/*************************************************************************************
 *************************************************************************************
 *                                                                                   *
 *  Revision      :   *
 *                                                                                   *
 *  Description   :  Register access macros for FALCON16_TSC
 *                                                                                   *
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$                                                            *
 *  No portions of this material may be reproduced in any form without               *
 *  the written permission of:                                                       *
 *      Broadcom Corporation                                                         *
 *      5300 California Avenue                                                       *
 *      Irvine, CA  92617                                                            *
 *                                                                                   *
 *  All information contained in this document is Broadcom Corporation               *
 *  company private proprietary, and trade secret.                                   *
 *                                                                                   *
 *************************************************************************************
 *************************************************************************************/

/** @file falcon16_tsc_fields.h 
 * Register access macros for FALCON16_TSC 
 */

/* THIS FILE IS GENERATED USING AN AUTOMATED SCRIPT... PLEASE DO NOT EDIT THIS FILE DIRECTLY !!! */

#ifndef FALCON16_TSC_FIELDS_H
#define FALCON16_TSC_FIELDS_H

#define rdc_ams_pll_cal_aux()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd110,0,12,__ERR)
#define wrc_ams_pll_cal_aux(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd110,0xf000,12,wr_val)
#define rdc_ams_pll_spare_11()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd110,4,15,__ERR)
#define wrc_ams_pll_spare_11(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd110,0x0800,11,wr_val)
#define rdc_ams_pll_lpf_rz()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd110,5,14,__ERR)
#define wrc_ams_pll_lpf_rz(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd110,0x0600,9,wr_val)
#define rdc_ams_pll_fp3_rh()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd110,7,15,__ERR)
#define wrc_ams_pll_fp3_rh(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd110,0x0100,8,wr_val)
#define rdc_ams_pll_fp3_ctrl()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd110,8,12,__ERR)
#define wrc_ams_pll_fp3_ctrl(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd110,0x00f0,4,wr_val)
#define rdc_ams_pll_cp_cmfdbk_iadj()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd110,12,14,__ERR)
#define wrc_ams_pll_cp_cmfdbk_iadj(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd110,0x000c,2,wr_val)
#define rdc_ams_pll_set_clk4pcs()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd110,14,14,__ERR)
#define wrc_ams_pll_set_clk4pcs(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd110,0x0003,0,wr_val)
#define rdc_ams_pll_enable_ftune()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd111,0,15,__ERR)
#define wrc_ams_pll_enable_ftune(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd111,0x8000,15,wr_val)
#define rdc_ams_pll_reset()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd111,1,15,__ERR)
#define wrc_ams_pll_reset(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd111,0x4000,14,wr_val)
#define rdc_ams_pll_ivco()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd111,2,13,__ERR)
#define wrc_ams_pll_ivco(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd111,0x3800,11,wr_val)
#define rdc_ams_pll_vco_indicator()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd111,5,15,__ERR)
#define wrc_ams_pll_vco_indicator(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd111,0x0400,10,wr_val)
#define rdc_ams_pll_vcoictrl()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd111,6,14,__ERR)
#define wrc_ams_pll_vcoictrl(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd111,0x0300,8,wr_val)
#define rdc_ams_pll_vco2_15g()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd111,8,15,__ERR)
#define wrc_ams_pll_vco2_15g(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd111,0x0080,7,wr_val)
#define rdc_ams_pll_vco_autogm()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd111,9,15,__ERR)
#define wrc_ams_pll_vco_autogm(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd111,0x0040,6,wr_val)
#define rdc_ams_pll_spare_21_20()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd111,10,14,__ERR)
#define wrc_ams_pll_spare_21_20(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd111,0x0030,4,wr_val)
#define rdc_ams_pll_drv_hv_disable()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd111,12,15,__ERR)
#define wrc_ams_pll_drv_hv_disable(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd111,0x0008,3,wr_val)
#define rdc_ams_pll_comp_thresh()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd111,13,13,__ERR)
#define wrc_ams_pll_comp_thresh(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd111,0x0007,0,wr_val)
#define rdc_ams_pll_imax_ick()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd112,0,15,__ERR)
#define wrc_ams_pll_imax_ick(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd112,0x8000,15,wr_val)
#define rdc_ams_pll_imode_ick()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd112,1,15,__ERR)
#define wrc_ams_pll_imode_ick(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd112,0x4000,14,wr_val)
#define rdc_ams_pll_imin_ick()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd112,2,15,__ERR)
#define wrc_ams_pll_imin_ick(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd112,0x2000,13,wr_val)
#define rdc_ams_pll_imax_icp()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd112,3,15,__ERR)
#define wrc_ams_pll_imax_icp(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd112,0x1000,12,wr_val)
#define rdc_ams_pll_imode_icp()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd112,4,15,__ERR)
#define wrc_ams_pll_imode_icp(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd112,0x0800,11,wr_val)
#define rdc_ams_pll_imin_icp()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd112,5,15,__ERR)
#define wrc_ams_pll_imin_icp(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd112,0x0400,10,wr_val)
#define rdc_ams_pll_imax_ibias()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd112,6,15,__ERR)
#define wrc_ams_pll_imax_ibias(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd112,0x0200,9,wr_val)
#define rdc_ams_pll_imode_ibias()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd112,7,15,__ERR)
#define wrc_ams_pll_imode_ibias(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd112,0x0100,8,wr_val)
#define rdc_ams_pll_imin_ibias()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd112,8,15,__ERR)
#define wrc_ams_pll_imin_ibias(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd112,0x0080,7,wr_val)
#define rdc_ams_pll_refh_pll()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd112,9,15,__ERR)
#define wrc_ams_pll_refh_pll(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd112,0x0040,6,wr_val)
#define rdc_ams_pll_refl_pll()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd112,10,15,__ERR)
#define wrc_ams_pll_refl_pll(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd112,0x0020,5,wr_val)
#define rdc_ams_pll_vdd88_en()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd112,11,15,__ERR)
#define wrc_ams_pll_vdd88_en(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd112,0x0010,4,wr_val)
#define rdc_ams_pll_iqp()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd112,12,12,__ERR)
#define wrc_ams_pll_iqp(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd112,0x000f,0,wr_val)
#define rdc_ams_pll_test_rx()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd113,0,15,__ERR)
#define wrc_ams_pll_test_rx(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd113,0x8000,15,wr_val)
#define rdc_ams_pll_test_pll()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd113,1,15,__ERR)
#define wrc_ams_pll_test_pll(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd113,0x4000,14,wr_val)
#define rdc_ams_pll_test_vc()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd113,2,15,__ERR)
#define wrc_ams_pll_test_vc(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd113,0x2000,13,wr_val)
#define rdc_ams_pll_test_vref()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd113,3,15,__ERR)
#define wrc_ams_pll_test_vref(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd113,0x1000,12,wr_val)
#define rdc_ams_pll_imax_iop()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd113,4,15,__ERR)
#define wrc_ams_pll_imax_iop(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd113,0x0800,11,wr_val)
#define rdc_ams_pll_imode_iop()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd113,5,15,__ERR)
#define wrc_ams_pll_imode_iop(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd113,0x0400,10,wr_val)
#define rdc_ams_pll_imin_iop()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd113,6,15,__ERR)
#define wrc_ams_pll_imin_iop(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd113,0x0200,9,wr_val)
#define rdc_ams_pll_imax_icomp()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd113,7,15,__ERR)
#define wrc_ams_pll_imax_icomp(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd113,0x0100,8,wr_val)
#define rdc_ams_pll_imode_icomp()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd113,8,15,__ERR)
#define wrc_ams_pll_imode_icomp(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd113,0x0080,7,wr_val)
#define rdc_ams_pll_imin_icomp()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd113,9,15,__ERR)
#define wrc_ams_pll_imin_icomp(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd113,0x0040,6,wr_val)
#define rdc_ams_pll_imax_icmldiv()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd113,10,15,__ERR)
#define wrc_ams_pll_imax_icmldiv(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd113,0x0020,5,wr_val)
#define rdc_ams_pll_imode_icmldiv()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd113,11,15,__ERR)
#define wrc_ams_pll_imode_icmldiv(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd113,0x0010,4,wr_val)
#define rdc_ams_pll_imin_icmldiv()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd113,12,15,__ERR)
#define wrc_ams_pll_imin_icmldiv(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd113,0x0008,3,wr_val)
#define rdc_ams_pll_imax_irxclkbuf()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd113,13,15,__ERR)
#define wrc_ams_pll_imax_irxclkbuf(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd113,0x0004,2,wr_val)
#define rdc_ams_pll_imode_irxclkbuf()                           _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd113,14,15,__ERR)
#define wrc_ams_pll_imode_irxclkbuf(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd113,0x0002,1,wr_val)
#define rdc_ams_pll_imin_irxclkbuf()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd113,15,15,__ERR)
#define wrc_ams_pll_imin_irxclkbuf(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd113,0x0001,0,wr_val)
#define rdc_ams_pll_force_rescal()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd114,0,15,__ERR)
#define wrc_ams_pll_force_rescal(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd114,0x8000,15,wr_val)
#define rdc_ams_pll_force_kvh_bw()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd114,1,15,__ERR)
#define wrc_ams_pll_force_kvh_bw(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd114,0x4000,14,wr_val)
#define rdc_ams_pll_kvh_force()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd114,2,14,__ERR)
#define wrc_ams_pll_kvh_force(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd114,0x3000,12,wr_val)
#define rdc_ams_pll_vddr_bgb()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd114,4,15,__ERR)
#define wrc_ams_pll_vddr_bgb(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd114,0x0800,11,wr_val)
#define rdc_ams_pll_test_vddr4bg()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd114,5,15,__ERR)
#define wrc_ams_pll_test_vddr4bg(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd114,0x0400,10,wr_val)
#define rdc_ams_pll_pll2rx_clkbw()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd114,6,14,__ERR)
#define wrc_ams_pll_pll2rx_clkbw(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd114,0x0300,8,wr_val)
#define rdc_ams_pll_bgr_ctatadj()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd114,8,12,__ERR)
#define wrc_ams_pll_bgr_ctatadj(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd114,0x00f0,4,wr_val)
#define rdc_ams_pll_bgr_ptatadj()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd114,12,12,__ERR)
#define wrc_ams_pll_bgr_ptatadj(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd114,0x000f,0,wr_val)
#define rdc_ams_pll_mix3p1c_calr_ptatadj()                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd115,0,11,__ERR)
#define wrc_ams_pll_mix3p1c_calr_ptatadj(wr_val)                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd115,0xf800,11,wr_val)
#define rdc_ams_pll_mix3p1c_calr_ctatadj()                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd115,5,11,__ERR)
#define wrc_ams_pll_mix3p1c_calr_ctatadj(wr_val)                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd115,0x07c0,6,wr_val)
#define rdc_ams_pll_test_pnp()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd115,10,14,__ERR)
#define wrc_ams_pll_test_pnp(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd115,0x0030,4,wr_val)
#define rdc_ams_pll_vbypass()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd115,12,15,__ERR)
#define wrc_ams_pll_vbypass(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd115,0x0008,3,wr_val)
#define rdc_ams_pll_bgint()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd115,13,15,__ERR)
#define wrc_ams_pll_bgint(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd115,0x0004,2,wr_val)
#define rdc_ams_pll_bgip()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd115,14,15,__ERR)
#define wrc_ams_pll_bgip(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd115,0x0002,1,wr_val)
#define rdc_ams_pll_test_port_max_amplitude()                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd115,15,15,__ERR)
#define wrc_ams_pll_test_port_max_amplitude(wr_val)             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd115,0x0001,0,wr_val)
#define rdc_ams_pll_refclk_doubler()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd116,0,15,__ERR)
#define wrc_ams_pll_refclk_doubler(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd116,0x8000,15,wr_val)
#define rdc_ams_pll_doubler_res()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd116,1,13,__ERR)
#define wrc_ams_pll_doubler_res(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd116,0x7000,12,wr_val)
#define rdc_ams_pll_spare_107()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd116,4,15,__ERR)
#define wrc_ams_pll_spare_107(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd116,0x0800,11,wr_val)
#define rdc_ams_pll_doubler_cap()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd116,5,13,__ERR)
#define wrc_ams_pll_doubler_cap(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd116,0x0700,8,wr_val)
#define rdc_ams_pll_spare_103_101()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd116,8,13,__ERR)
#define wrc_ams_pll_spare_103_101(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd116,0x00e0,5,wr_val)
#define rdc_ams_pll_rtermhiztbd()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd116,11,15,__ERR)
#define wrc_ams_pll_rtermhiztbd(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd116,0x0010,4,wr_val)
#define rdc_ams_pll_rterm400tbd()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd116,12,15,__ERR)
#define wrc_ams_pll_rterm400tbd(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd116,0x0008,3,wr_val)
#define rdc_ams_pll_div4()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd116,13,15,__ERR)
#define wrc_ams_pll_div4(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd116,0x0004,2,wr_val)
#define rdc_ams_pll_div2()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd116,14,15,__ERR)
#define wrc_ams_pll_div2(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd116,0x0002,1,wr_val)
#define rdc_ams_pll_rterm200()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd116,15,15,__ERR)
#define wrc_ams_pll_rterm200(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd116,0x0001,0,wr_val)
#define rdc_ams_pll_mix3p1cr_ptatadj()                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd117,0,11,__ERR)
#define wrc_ams_pll_mix3p1cr_ptatadj(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd117,0xf800,11,wr_val)
#define rdc_ams_pll_mix3p1cr_ctatadj()                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd117,5,11,__ERR)
#define wrc_ams_pll_mix3p1cr_ctatadj(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd117,0x07c0,6,wr_val)
#define rdc_ams_pll_spare_117()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd117,10,15,__ERR)
#define wrc_ams_pll_spare_117(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd117,0x0020,5,wr_val)
#define rdc_ams_pll_spare_116()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd117,11,15,__ERR)
#define wrc_ams_pll_spare_116(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd117,0x0010,4,wr_val)
#define rdc_ams_pll_pfd_ref_skew()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd117,12,15,__ERR)
#define wrc_ams_pll_pfd_ref_skew(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd117,0x0008,3,wr_val)
#define rdc_ams_pll_pfd_fb_skew()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd117,13,15,__ERR)
#define wrc_ams_pll_pfd_fb_skew(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd117,0x0004,2,wr_val)
#define rdc_ams_pll_pfd_skew_enlarge()                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd117,14,15,__ERR)
#define wrc_ams_pll_pfd_skew_enlarge(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd117,0x0002,1,wr_val)
#define rdc_ams_pll_test_fracn_en()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd117,15,15,__ERR)
#define wrc_ams_pll_test_fracn_en(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd117,0x0001,0,wr_val)
#define rdc_ams_pll_fracn_div()                                 _falcon16_tsc_pmd_rde_reg(sa__, 0xd118,__ERR)
#define wrc_ams_pll_fracn_div(wr_val)                           falcon16_tsc_pmd_wr_reg(sa__, 0xd118,wr_val)
#define rdc_ams_pll_fracn_sel()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd119,0,15,__ERR)
#define wrc_ams_pll_fracn_sel(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd119,0x8000,15,wr_val)
#define rdc_ams_pll_ditheren()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd119,1,15,__ERR)
#define wrc_ams_pll_ditheren(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd119,0x4000,14,wr_val)
#define rdc_ams_pll_fracn_ndiv_int()                            _falcon16_tsc_pmd_rde_field(sa__, 0xd119,2,6,__ERR)
#define wrc_ams_pll_fracn_ndiv_int(wr_val)                      falcon16_tsc_pmd_mwr_reg(sa__, 0xd119,0x3ff0,4,wr_val)
#define rdc_ams_pll_fracn_bypass()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd119,12,15,__ERR)
#define wrc_ams_pll_fracn_bypass(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd119,0x0008,3,wr_val)
#define rdc_ams_pll_fracn_divrange()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd119,13,15,__ERR)
#define wrc_ams_pll_fracn_divrange(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd119,0x0004,2,wr_val)
#define rdc_ams_pll_fracn_div_17_16()                           _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd119,14,14,__ERR)
#define wrc_ams_pll_fracn_div_17_16(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd119,0x0003,0,wr_val)
#define rdc_ams_pll_pwrdn()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd11b,13,15,__ERR)
#define wrc_ams_pll_pwrdn(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd11b,0x0004,2,wr_val)
#define rdc_ams_pll_div4_2_sel()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd11b,14,15,__ERR)
#define wrc_ams_pll_div4_2_sel(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd11b,0x0002,1,wr_val)
#define rdc_ams_pll_rterm200_sel()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd11b,15,15,__ERR)
#define wrc_ams_pll_rterm200_sel(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd11b,0x0001,0,wr_val)
#define rdc_ams_pll_kvh()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd11c,0,14,__ERR)
#define rdc_ams_pll_range()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd11c,2,8,__ERR)
#define rdc_ams_pll_low()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd11c,10,15,__ERR)
#define rdc_ams_pll_ndiv()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd11c,11,11,__ERR)
#define rd_ams_rx_peaking_filter_ibias()                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c0,0,13,__ERR)
#define wr_ams_rx_peaking_filter_ibias(wr_val)                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c0,0xe000,13,wr_val)
#define rd_ams_rx_dc_couple()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c0,3,15,__ERR)
#define wr_ams_rx_dc_couple(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c0,0x1000,12,wr_val)
#define rd_ams_rx_dfe_hgain_en()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c0,4,15,__ERR)
#define wr_ams_rx_dfe_hgain_en(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c0,0x0800,11,wr_val)
#define rd_ams_rx_eq_lz_en()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c0,5,15,__ERR)
#define wr_ams_rx_eq_lz_en(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c0,0x0400,10,wr_val)
#define rd_ams_rx_vga_10g_bw()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c0,6,15,__ERR)
#define wr_ams_rx_vga_10g_bw(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c0,0x0200,9,wr_val)
#define rd_ams_rx_tport_en()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c0,7,15,__ERR)
#define wr_ams_rx_tport_en(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c0,0x0100,8,wr_val)
#define rd_ams_rx_sigdet_bypass()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c0,8,15,__ERR)
#define wr_ams_rx_sigdet_bypass(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c0,0x0080,7,wr_val)
#define rd_ams_rx_sigdet_pwrdn()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c0,9,15,__ERR)
#define wr_ams_rx_sigdet_pwrdn(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c0,0x0040,6,wr_val)
#define rd_ams_rx_sigdet_threshold()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c0,10,13,__ERR)
#define wr_ams_rx_sigdet_threshold(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c0,0x0038,3,wr_val)
#define rd_ams_rx_master_diodes_ibias()                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c0,13,13,__ERR)
#define wr_ams_rx_master_diodes_ibias(wr_val)                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c0,0x0007,0,wr_val)
#define rd_ams_rx_cm_voltage_ibias()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c1,0,13,__ERR)
#define wr_ams_rx_cm_voltage_ibias(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c1,0xe000,13,wr_val)
#define rd_ams_rx_spare_28_26()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c1,3,13,__ERR)
#define wr_ams_rx_spare_28_26(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c1,0x1c00,10,wr_val)
#define rd_ams_rx_vga2_ibias()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c1,6,13,__ERR)
#define wr_ams_rx_vga2_ibias(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c1,0x0380,7,wr_val)
#define rd_ams_rx_vga1_ibias()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c1,9,13,__ERR)
#define wr_ams_rx_vga1_ibias(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c1,0x0070,4,wr_val)
#define rd_ams_rx_vga0_ibias()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c1,12,13,__ERR)
#define wr_ams_rx_vga0_ibias(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c1,0x000e,1,wr_val)
#define rd_ams_rx_spare_16()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c1,15,15,__ERR)
#define wr_ams_rx_spare_16(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c1,0x0001,0,wr_val)
#define rd_ams_rx_pwrdn_ftap()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c2,0,15,__ERR)
#define wr_ams_rx_pwrdn_ftap(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c2,0x8000,15,wr_val)
#define rd_ams_rx_sigdet_10g()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c2,1,15,__ERR)
#define wr_ams_rx_sigdet_10g(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c2,0x4000,14,wr_val)
#define rd_ams_rx_pd_ch_p1()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c2,2,15,__ERR)
#define wr_ams_rx_pd_ch_p1(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c2,0x2000,13,wr_val)
#define rd_ams_rx_sel_th4dfe()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c2,3,14,__ERR)
#define wr_ams_rx_sel_th4dfe(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c2,0x1800,11,wr_val)
#define rd_ams_rx_dfesum_bw()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c2,5,14,__ERR)
#define wr_ams_rx_dfesum_bw(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c2,0x0600,9,wr_val)
#define rd_ams_rx_dfe_tap_weight_ibias()                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c2,7,13,__ERR)
#define wr_ams_rx_dfe_tap_weight_ibias(wr_val)                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c2,0x01c0,6,wr_val)
#define rd_ams_rx_phase_interpolators_ibias()                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c2,10,13,__ERR)
#define wr_ams_rx_phase_interpolators_ibias(wr_val)             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c2,0x0038,3,wr_val)
#define rd_ams_rx_sigdet_ibias()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c2,13,13,__ERR)
#define wr_ams_rx_sigdet_ibias(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c2,0x0007,0,wr_val)
#define rd_ams_rx_spare_63()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c3,0,15,__ERR)
#define wr_ams_rx_spare_63(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c3,0x8000,15,wr_val)
#define rd_ams_rx_dfe_slicer_ibias()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c3,1,13,__ERR)
#define wr_ams_rx_dfe_slicer_ibias(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c3,0x7000,12,wr_val)
#define rd_ams_rx_dfe_sum_buf_ibias()                           _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c3,4,13,__ERR)
#define wr_ams_rx_dfe_sum_buf_ibias(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c3,0x0e00,9,wr_val)
#define rd_ams_rx_offset_correction_ibias()                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c3,7,13,__ERR)
#define wr_ams_rx_offset_correction_ibias(wr_val)               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c3,0x01c0,6,wr_val)
#define rd_ams_rx_dll_ibias()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c3,10,13,__ERR)
#define wr_ams_rx_dll_ibias(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c3,0x0038,3,wr_val)
#define rd_ams_rx_met_r_ibias()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c3,13,13,__ERR)
#define wr_ams_rx_met_r_ibias(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c3,0x0007,0,wr_val)
#define rd_ams_rx_vga1_rescal_mux()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c4,0,11,__ERR)
#define wr_ams_rx_vga1_rescal_mux(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c4,0xf800,11,wr_val)
#define rd_ams_rx_vga0_rescal_mux()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c4,5,11,__ERR)
#define wr_ams_rx_vga0_rescal_mux(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c4,0x07c0,6,wr_val)
#define rd_ams_rx_tbd_ibias()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c4,10,13,__ERR)
#define wr_ams_rx_tbd_ibias(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c4,0x0038,3,wr_val)
#define rd_ams_rx_spare_66_64()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c4,13,13,__ERR)
#define wr_ams_rx_spare_66_64(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c4,0x0007,0,wr_val)
#define rd_ams_rx_spare_95()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c5,0,15,__ERR)
#define wr_ams_rx_spare_95(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c5,0x8000,15,wr_val)
#define rd_ams_rx_testclk_mux()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c5,1,15,__ERR)
#define wr_ams_rx_testclk_mux(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c5,0x4000,14,wr_val)
#define rd_ams_rx_testclk_div()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c5,2,14,__ERR)
#define wr_ams_rx_testclk_div(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c5,0x3000,12,wr_val)
#define rd_ams_rx_spare_91_90()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c5,4,14,__ERR)
#define wr_ams_rx_spare_91_90(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c5,0x0c00,10,wr_val)
#define rd_ams_rx_spare_89_85()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c5,6,11,__ERR)
#define wr_ams_rx_spare_89_85(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c5,0x03e0,5,wr_val)
#define rd_ams_rx_vga2_rescal_mux()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c5,11,11,__ERR)
#define wr_ams_rx_vga2_rescal_mux(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c5,0x001f,0,wr_val)
#define rd_ams_rx_eq_pkcomp_dis()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c6,0,15,__ERR)
#define wr_ams_rx_eq_pkcomp_dis(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c6,0x8000,15,wr_val)
#define rd_ams_rx_eq_ind_dis()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c6,1,15,__ERR)
#define wr_ams_rx_eq_ind_dis(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c6,0x4000,14,wr_val)
#define rd_ams_rx_vga_bw_ctrl()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c6,2,14,__ERR)
#define wr_ams_rx_vga_bw_ctrl(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c6,0x3000,12,wr_val)
#define rd_ams_rx_cml_lp()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c6,4,15,__ERR)
#define wr_ams_rx_cml_lp(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c6,0x0800,11,wr_val)
#define rd_ams_rx_dfesum_lp()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c6,5,15,__ERR)
#define wr_ams_rx_dfesum_lp(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c6,0x0400,10,wr_val)
#define rd_ams_rx_vsr_nodfe()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c6,6,15,__ERR)
#define wr_ams_rx_vsr_nodfe(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c6,0x0200,9,wr_val)
#define rd_ams_rx_rxclk32_en()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c6,7,15,__ERR)
#define wr_ams_rx_rxclk32_en(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c6,0x0100,8,wr_val)
#define rd_ams_rx_offset_correction_rescal_mux()                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c6,8,12,__ERR)
#define wr_ams_rx_offset_correction_rescal_mux(wr_val)          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c6,0x00f0,4,wr_val)
#define rd_ams_rx_peaking_filter_rescal_mux()                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c6,12,12,__ERR)
#define wr_ams_rx_peaking_filter_rescal_mux(wr_val)             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c6,0x000f,0,wr_val)
#define rd_ams_rx_vga_step_mode()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c7,0,14,__ERR)
#define wr_ams_rx_vga_step_mode(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c7,0xc000,14,wr_val)
#define rd_ams_rx_vga_low_gain()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c7,2,14,__ERR)
#define wr_ams_rx_vga_low_gain(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c7,0x3000,12,wr_val)
#define rd_ams_rx_spare_123()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c7,4,15,__ERR)
#define wr_ams_rx_spare_123(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c7,0x0800,11,wr_val)
#define rd_ams_rx_short_vga_output()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c7,5,15,__ERR)
#define wr_ams_rx_short_vga_output(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c7,0x0400,10,wr_val)
#define rd_ams_rx_rx_offset_pd()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c7,6,15,__ERR)
#define wr_ams_rx_rx_offset_pd(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c7,0x0200,9,wr_val)
#define rd_ams_rx_dc_offset_range()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c7,7,15,__ERR)
#define wr_ams_rx_dc_offset_range(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c7,0x0100,8,wr_val)
#define rd_ams_rx_force_dc_offset()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c7,8,15,__ERR)
#define wr_ams_rx_force_dc_offset(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c7,0x0080,7,wr_val)
#define rd_ams_rx_dc_offset()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c7,9,9,__ERR)
#define wr_ams_rx_dc_offset(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c7,0x007f,0,wr_val)
#define rd_ams_rx_spare_143_142()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c8,0,14,__ERR)
#define wr_ams_rx_spare_143_142(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c8,0xc000,14,wr_val)
#define rd_ams_rx_dac4ck_phs()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c8,2,10,__ERR)
#define wr_ams_rx_dac4ck_phs(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c8,0x3f00,8,wr_val)
#define rd_ams_rx_spare_135_134()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c8,8,14,__ERR)
#define wr_ams_rx_spare_135_134(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c8,0x00c0,6,wr_val)
#define rd_ams_rx_dac4ck_lms()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c8,10,10,__ERR)
#define wr_ams_rx_dac4ck_lms(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c8,0x003f,0,wr_val)
#define rd_ams_rx_data12t_ll_en()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c9,0,15,__ERR)
#define wr_ams_rx_data12t_ll_en(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c9,0x8000,15,wr_val)
#define rd_ams_rx_d2c_clkbuf_ibias()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c9,1,13,__ERR)
#define wr_ams_rx_d2c_clkbuf_ibias(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c9,0x7000,12,wr_val)
#define rd_ams_rx_sel_d2clp()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c9,4,15,__ERR)
#define wr_ams_rx_sel_d2clp(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c9,0x0800,11,wr_val)
#define rd_ams_rx_spare_154()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c9,5,15,__ERR)
#define wr_ams_rx_spare_154(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c9,0x0400,10,wr_val)
#define rd_ams_rx_clk_bw_ctrl()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c9,6,14,__ERR)
#define wr_ams_rx_clk_bw_ctrl(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c9,0x0300,8,wr_val)
#define rd_ams_rx_en_tap9delay()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c9,8,14,__ERR)
#define wr_ams_rx_en_tap9delay(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c9,0x00c0,6,wr_val)
#define rd_ams_rx_dac4ck_dat()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0c9,10,10,__ERR)
#define wr_ams_rx_dac4ck_dat(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0c9,0x003f,0,wr_val)
#define rd_ams_rx_sigdet()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0cb,0,15,__ERR)
#define rd_ams_rx_pf()                                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0cb,1,12,__ERR)
#define rd_ams_rx_tap1_dfe_gray()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0cb,5,10,__ERR)
#define rd_ams_rx_vga()                                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0cb,11,11,__ERR)
#define rd_ams_tx_cal_aux()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d0,0,12,__ERR)
#define wr_ams_tx_cal_aux(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d0,0xf000,12,wr_val)
#define rd_ams_tx_cal_off()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d0,4,15,__ERR)
#define wr_ams_tx_cal_off(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d0,0x0800,11,wr_val)
#define rd_ams_tx_dcc_dis()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d0,5,15,__ERR)
#define wr_ams_tx_dcc_dis(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d0,0x0400,10,wr_val)
#define rd_ams_tx_dcc_sel()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d0,6,15,__ERR)
#define wr_ams_tx_dcc_sel(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d0,0x0200,9,wr_val)
#define rd_ams_tx_vddr_bgb()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d0,7,15,__ERR)
#define wr_ams_tx_vddr_bgb(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d0,0x0100,8,wr_val)
#define rd_ams_tx_ticksel()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d0,8,14,__ERR)
#define wr_ams_tx_ticksel(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d0,0x00c0,6,wr_val)
#define rd_ams_tx_test_data()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d0,10,14,__ERR)
#define wr_ams_tx_test_data(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d0,0x0030,4,wr_val)
#define rd_ams_tx_skew_en()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d0,12,15,__ERR)
#define wr_ams_tx_skew_en(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d0,0x0008,3,wr_val)
#define rd_ams_tx_skew_polarity()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d0,13,15,__ERR)
#define wr_ams_tx_skew_polarity(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d0,0x0004,2,wr_val)
#define rd_ams_tx_skew_pn()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d0,14,14,__ERR)
#define wr_ams_tx_skew_pn(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d0,0x0003,0,wr_val)
#define rd_ams_tx_txclk32_en()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d1,0,15,__ERR)
#define wr_ams_tx_txclk32_en(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d1,0x8000,15,wr_val)
#define rd_ams_tx_pulse_polarity()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d1,1,15,__ERR)
#define wr_ams_tx_pulse_polarity(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d1,0x4000,14,wr_val)
#define rd_ams_tx_ldo_vref()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d1,2,14,__ERR)
#define wr_ams_tx_ldo_vref(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d1,0x3000,12,wr_val)
#define rd_ams_tx_ildo()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d1,4,13,__ERR)
#define wr_ams_tx_ildo(wr_val)                                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d1,0x0e00,9,wr_val)
#define rd_ams_tx_icml()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d1,7,13,__ERR)
#define wr_ams_tx_icml(wr_val)                                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d1,0x01c0,6,wr_val)
#define rd_ams_tx_iphint()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d1,10,13,__ERR)
#define wr_ams_tx_iphint(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d1,0x0038,3,wr_val)
#define rd_ams_tx_ibias()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d1,13,13,__ERR)
#define wr_ams_tx_ibias(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d1,0x0007,0,wr_val)
#define rd_ams_tx_elec_idle_aux()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d2,0,15,__ERR)
#define wr_ams_tx_elec_idle_aux(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d2,0x8000,15,wr_val)
#define rd_ams_tx_fir_tap_load()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d2,1,15,__ERR)
#define wr_ams_tx_fir_tap_load(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d2,0x4000,14,wr_val)
#define rd_ams_tx_sign_post1()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d2,2,15,__ERR)
#define wr_ams_tx_sign_post1(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d2,0x2000,13,wr_val)
#define rd_ams_tx_sign_post2()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d2,3,15,__ERR)
#define wr_ams_tx_sign_post2(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d2,0x1000,12,wr_val)
#define rd_ams_tx_post2_coef()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d2,4,12,__ERR)
#define wr_ams_tx_post2_coef(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d2,0x0f00,8,wr_val)
#define rd_ams_tx_sign_post3()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d2,8,15,__ERR)
#define wr_ams_tx_sign_post3(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d2,0x0080,7,wr_val)
#define rd_ams_tx_post3_coef()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d2,9,13,__ERR)
#define wr_ams_tx_post3_coef(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d2,0x0070,4,wr_val)
#define rd_ams_tx_slew_rate()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d2,12,15,__ERR)
#define wr_ams_tx_slew_rate(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d2,0x0008,3,wr_val)
#define rd_ams_tx_spare_34()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d2,13,15,__ERR)
#define wr_ams_tx_spare_34(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d2,0x0004,2,wr_val)
#define rd_ams_tx_hpf_ctrl()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d2,14,14,__ERR)
#define wr_ams_tx_hpf_ctrl(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d2,0x0003,0,wr_val)
#define rd_ams_tx_spare_63_59()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d3,0,11,__ERR)
#define wr_ams_tx_spare_63_59(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d3,0xf800,11,wr_val)
#define rd_ams_tx_pibuf_ctrl()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d3,5,14,__ERR)
#define wr_ams_tx_pibuf_ctrl(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d3,0x0600,9,wr_val)
#define rd_ams_tx_pdet_ll_clk()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d3,7,15,__ERR)
#define wr_ams_tx_pdet_ll_clk(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d3,0x0100,8,wr_val)
#define rd_ams_tx_sel_txmaster()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d3,8,15,__ERR)
#define wr_ams_tx_sel_txmaster(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d3,0x0080,7,wr_val)
#define rd_ams_tx_sel_ll()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d3,9,15,__ERR)
#define wr_ams_tx_sel_ll(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d3,0x0040,6,wr_val)
#define rd_ams_tx_pdet_mode()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d3,10,14,__ERR)
#define wr_ams_tx_pdet_mode(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d3,0x0030,4,wr_val)
#define rd_ams_tx_sel_fifo_pol()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d3,12,15,__ERR)
#define wr_ams_tx_sel_fifo_pol(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d3,0x0008,3,wr_val)
#define rd_ams_tx_fifo_depth()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d3,13,13,__ERR)
#define wr_ams_tx_fifo_depth(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d3,0x0007,0,wr_val)
#define rd_auto_ll_selpath_tx_dis()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d8,15,15,__ERR)
#define wr_auto_ll_selpath_tx_dis(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0d8,0x0001,0,wr_val)
#define rd_ams_tx_lane_id()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d9,0,14,__ERR)
#define rd_ams_tx_drv_hv_disable()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d9,3,15,__ERR)
#define rd_ams_tx_ana_rescal()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d9,4,12,__ERR)
#define rd_ams_tx_version_id()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0d9,8,8,__ERR)
#define rd_cl93n72_ieee_lp_coeff_update()                       _falcon16_tsc_pmd_rde_reg(sa__, 0x0098,__ERR)
#define rd_cl93n72_ieee_lp_status_report()                      _falcon16_tsc_pmd_rde_reg(sa__, 0x0099,__ERR)
#define rd_cl93n72_ieee_training_enable()                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0x0096,14,15,__ERR)
#define wr_cl93n72_ieee_training_enable(wr_val)                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0x0096,0x0002,1,wr_val)
#define rd_cl93n72_ieee_restart_training()                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0x0096,15,15,__ERR)
#define wr_cl93n72_ieee_restart_training(wr_val)                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0x0096,0x0001,0,wr_val)
#define rd_cl93n72_ieee_training_failure()                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0x0097,12,15,__ERR)
#define rd_cl93n72_ieee_training_status()                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0x0097,13,15,__ERR)
#define rd_cl93n72_ieee_frame_lock()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0x0097,14,15,__ERR)
#define rd_cl93n72_ieee_receiver_status()                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0x0097,15,15,__ERR)
#define rd_cl93n72_ieee_ld_coeff_update()                       _falcon16_tsc_pmd_rde_reg(sa__, 0x009a,__ERR)
#define rd_cl93n72_ieee_ld_status_report()                      _falcon16_tsc_pmd_rde_reg(sa__, 0x009b,__ERR)
#define rd_cl93n72_rx_signal_ok()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd080,13,15,__ERR)
#define wr_cl93n72_rx_signal_ok(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd080,0x0004,2,wr_val)
#define rd_cl93n72_tr_coarse_lock()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd080,14,15,__ERR)
#define wr_cl93n72_tr_coarse_lock(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd080,0x0002,1,wr_val)
#define rd_cl93n72_rx_training_en()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd080,15,15,__ERR)
#define wr_cl93n72_rx_training_en(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd080,0x0001,0,wr_val)
#define rd_cl93n72_bad_marker_cnt()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd081,9,13,__ERR)
#define wr_cl93n72_bad_marker_cnt(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd081,0x0070,4,wr_val)
#define rd_cl93n72_good_marker_cnt()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd081,14,14,__ERR)
#define wr_cl93n72_good_marker_cnt(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd081,0x0003,0,wr_val)
#define rd_cl93n72_frame_consistency_chk_en()                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd082,6,15,__ERR)
#define wr_cl93n72_frame_consistency_chk_en(wr_val)             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd082,0x0200,9,wr_val)
#define rd_cl93n72_rx_dp_ln_clk_en()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd082,7,15,__ERR)
#define wr_cl93n72_rx_dp_ln_clk_en(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd082,0x0100,8,wr_val)
#define rd_cl93n72_ppm_offset_en()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd082,8,15,__ERR)
#define wr_cl93n72_ppm_offset_en(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd082,0x0080,7,wr_val)
#define rd_cl93n72_strict_marker_chk()                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd082,9,15,__ERR)
#define wr_cl93n72_strict_marker_chk(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd082,0x0040,6,wr_val)
#define rd_cl93n72_strict_dme_chk()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd082,10,15,__ERR)
#define wr_cl93n72_strict_dme_chk(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd082,0x0020,5,wr_val)
#define rd_cl93n72_dme_cell_boundary_chk()                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd082,11,15,__ERR)
#define wr_cl93n72_dme_cell_boundary_chk(wr_val)                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd082,0x0010,4,wr_val)
#define rd_cl93n72_ctrl_frame_dly()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd082,12,12,__ERR)
#define wr_cl93n72_ctrl_frame_dly(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd082,0x000f,0,wr_val)
#define rd_cl93n72_remote_rx_ready()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd083,14,15,__ERR)
#define rd_cl93n72_frame_lock()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd083,15,15,__ERR)
#define rd_cl93n72_micro_status_resp_int_frc_val()              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd084,4,15,__ERR)
#define wr_cl93n72_micro_status_resp_int_frc_val(wr_val)        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd084,0x0800,11,wr_val)
#define rd_cl93n72_micro_status_resp_int_frc()                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd084,5,15,__ERR)
#define wr_cl93n72_micro_status_resp_int_frc(wr_val)            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd084,0x0400,10,wr_val)
#define rd_cl93n72_micro_update_req_int_frc_val()               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd084,6,15,__ERR)
#define wr_cl93n72_micro_update_req_int_frc_val(wr_val)         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd084,0x0200,9,wr_val)
#define rd_cl93n72_micro_update_req_int_frc()                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd084,7,15,__ERR)
#define wr_cl93n72_micro_update_req_int_frc(wr_val)             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd084,0x0100,8,wr_val)
#define rd_cl93n72_micro_frame_lock_int_en()                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd084,13,15,__ERR)
#define wr_cl93n72_micro_frame_lock_int_en(wr_val)              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd084,0x0004,2,wr_val)
#define rd_cl93n72_micro_status_chg_int_en()                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd084,14,15,__ERR)
#define wr_cl93n72_micro_status_chg_int_en(wr_val)              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd084,0x0002,1,wr_val)
#define rd_cl93n72_micro_update_chg_int_en()                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd084,15,15,__ERR)
#define wr_cl93n72_micro_update_chg_int_en(wr_val)              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd084,0x0001,0,wr_val)
#define rd_cl93n72_micro_update_chg_lstatus()                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd085,15,15,__ERR)
#define rd_cl93n72_micro_frame_lock_lstatus()                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd086,14,15,__ERR)
#define rd_cl93n72_micro_status_chg_lstatus()                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd086,15,15,__ERR)
#define rd_cl93n72_xmt_update_page()                            _falcon16_tsc_pmd_rde_reg(sa__, 0xd090,__ERR)
#define wr_cl93n72_xmt_update_page(wr_val)                      falcon16_tsc_pmd_wr_reg(sa__, 0xd090,wr_val)
#define rd_cl93n72_ld_xmt_status_page()                         _falcon16_tsc_pmd_rde_reg(sa__, 0xd091,__ERR)
#define wr_cl93n72_ld_xmt_status_page(wr_val)                   falcon16_tsc_pmd_wr_reg(sa__, 0xd091,wr_val)
#define rd_cl93n72_sw_remote_rx_ready()                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd092,13,15,__ERR)
#define wr_cl93n72_sw_remote_rx_ready(wr_val)                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd092,0x0004,2,wr_val)
#define rd_cl93n72_sw_rx_trained()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd092,15,15,__ERR)
#define wr_cl93n72_sw_rx_trained(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd092,0x0001,0,wr_val)
#define rd_cl93n72_sw_frame_lock()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd092,14,15,__ERR)
#define wr_cl93n72_sw_frame_lock(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd092,0x0002,1,wr_val)
#define rd_cl93n72_timer_value_sel()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd093,0,15,__ERR)
#define wr_cl93n72_timer_value_sel(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd093,0x8000,15,wr_val)
#define rd_cl93n72_tx_dp_ln_clk_en()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd093,13,15,__ERR)
#define wr_cl93n72_tx_dp_ln_clk_en(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd093,0x0004,2,wr_val)
#define rd_cl93n72_dis_max_wait_timer()                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd093,14,15,__ERR)
#define wr_cl93n72_dis_max_wait_timer(wr_val)                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd093,0x0002,1,wr_val)
#define rd_cl93n72_brk_ring_osc()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd093,15,15,__ERR)
#define wr_cl93n72_brk_ring_osc(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd093,0x0001,0,wr_val)
#define rd_cl93n72_txfir_post()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd094,2,10,__ERR)
#define wr_cl93n72_txfir_post(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd094,0x3f00,8,wr_val)
#define rd_cl93n72_txfir_pre()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd094,11,11,__ERR)
#define wr_cl93n72_txfir_pre(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd094,0x001f,0,wr_val)
#define rd_cl93n72_txfir_main()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd095,9,9,__ERR)
#define wr_cl93n72_txfir_main(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd095,0x007f,0,wr_val)
#define rd_cl93n72_training_fsm_signal_detect()                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd096,14,15,__ERR)
#define rd_cl93n72_local_rx_ready()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd096,15,15,__ERR)
#define rd_cl93n72_prbs_seed_sel()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd097,0,14,__ERR)
#define wr_cl93n72_prbs_seed_sel(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd097,0xc000,14,wr_val)
#define rd_cl93n72_prbs_mode_sel()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd097,2,15,__ERR)
#define wr_cl93n72_prbs_mode_sel(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd097,0x2000,13,wr_val)
#define rd_cl93n72_cl93prbs_poly_sel()                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd097,3,14,__ERR)
#define wr_cl93n72_cl93prbs_poly_sel(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd097,0x1800,11,wr_val)
#define rd_cl93n72_prbs_seed_val()                              _falcon16_tsc_pmd_rde_field(sa__, 0xd097,5,5,__ERR)
#define wr_cl93n72_prbs_seed_val(wr_val)                        falcon16_tsc_pmd_mwr_reg(sa__, 0xd097,0x07ff,0,wr_val)
#define rdc_tx_lane_addr_0()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd180,3,11,__ERR)
#define wrc_tx_lane_addr_0(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd180,0x1f00,8,wr_val)
#define rdc_rx_lane_addr_0()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd180,11,11,__ERR)
#define wrc_rx_lane_addr_0(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd180,0x001f,0,wr_val)
#define rdc_tx_lane_addr_1()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd181,3,11,__ERR)
#define wrc_tx_lane_addr_1(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd181,0x1f00,8,wr_val)
#define rdc_rx_lane_addr_1()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd181,11,11,__ERR)
#define wrc_rx_lane_addr_1(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd181,0x001f,0,wr_val)
#define rdc_tx_lane_addr_2()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd182,3,11,__ERR)
#define wrc_tx_lane_addr_2(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd182,0x1f00,8,wr_val)
#define rdc_rx_lane_addr_2()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd182,11,11,__ERR)
#define wrc_rx_lane_addr_2(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd182,0x001f,0,wr_val)
#define rdc_tx_lane_addr_3()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd183,3,11,__ERR)
#define wrc_tx_lane_addr_3(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd183,0x1f00,8,wr_val)
#define rdc_rx_lane_addr_3()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd183,11,11,__ERR)
#define wrc_rx_lane_addr_3(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd183,0x001f,0,wr_val)
#define rdc_revid_rev_letter()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd100,0,14,__ERR)
#define rdc_revid_rev_number()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd100,2,13,__ERR)
#define rdc_revid_bonding()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd100,5,14,__ERR)
#define rdc_revid_process()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd100,7,13,__ERR)
#define rdc_revid_model()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd100,10,10,__ERR)
#define rdc_revid_multiplicity()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd10a,0,12,__ERR)
#define rdc_revid_mdio()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd10a,10,15,__ERR)
#define rdc_revid_micro()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd10a,11,15,__ERR)
#define rdc_revid_cl72()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd10a,12,15,__ERR)
#define rdc_revid_pir()                                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd10a,13,15,__ERR)
#define rdc_revid_llp()                                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd10a,14,15,__ERR)
#define rdc_revid_eee()                                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd10a,15,15,__ERR)
#define rdc_revid2()                                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd10e,12,12,__ERR)
#define rdc_core_s_rstb()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd101,15,15,__ERR)
#define wrc_core_s_rstb(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd101,0x0001,0,wr_val)
#define rdc_disable_ack_timeout()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd102,0,15,__ERR)
#define wrc_disable_ack_timeout(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd102,0x8000,15,wr_val)
#define rdc_afe_s_pll_reset_frc()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd102,2,15,__ERR)
#define wrc_afe_s_pll_reset_frc(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd102,0x2000,13,wr_val)
#define rdc_afe_s_pll_reset_frc_val()                           _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd102,3,15,__ERR)
#define wrc_afe_s_pll_reset_frc_val(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd102,0x1000,12,wr_val)
#define rdc_pmd_vcoclk4pcs_vld_frc_val()                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd102,5,15,__ERR)
#define wrc_pmd_vcoclk4pcs_vld_frc_val(wr_val)                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd102,0x0400,10,wr_val)
#define rdc_pmd_vcoclk4pcs_vld_frc()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd102,6,15,__ERR)
#define wrc_pmd_vcoclk4pcs_vld_frc(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd102,0x0200,9,wr_val)
#define rdc_vcoclk4pcs_s_comclk_frc_on()                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd102,7,15,__ERR)
#define wrc_vcoclk4pcs_s_comclk_frc_on(wr_val)                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd102,0x0100,8,wr_val)
#define rdc_vcoclk4pcs_s_comclk_sel()                           _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd102,8,15,__ERR)
#define wrc_vcoclk4pcs_s_comclk_sel(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd102,0x0080,7,wr_val)
#define rdc_pmd_mdio_trans_pkill()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd102,10,15,__ERR)
#define wrc_pmd_mdio_trans_pkill(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd102,0x0020,5,wr_val)
#define rdc_sup_rst_seq_frc()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd102,11,15,__ERR)
#define wrc_sup_rst_seq_frc(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd102,0x0010,4,wr_val)
#define rdc_sup_rst_seq_frc_val()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd102,12,15,__ERR)
#define wrc_sup_rst_seq_frc_val(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd102,0x0008,3,wr_val)
#define rdc_pmd_core_dp_h_rstb_pkill()                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd102,14,15,__ERR)
#define wrc_pmd_core_dp_h_rstb_pkill(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd102,0x0002,1,wr_val)
#define rdc_maskdata()                                          _falcon16_tsc_pmd_rde_reg(sa__, 0xd103,__ERR)
#define wrc_maskdata(wr_val)                                    falcon16_tsc_pmd_wr_reg(sa__, 0xd103,wr_val)
#define rdc_uc_active()                                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd104,0,15,__ERR)
#define wrc_uc_active(wr_val)                                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd104,0x8000,15,wr_val)
#define rdc_afe_s_pll_pwrdn()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd104,1,15,__ERR)
#define wrc_afe_s_pll_pwrdn(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd104,0x4000,14,wr_val)
#define rdc_core_dp_s_rstb()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd104,2,15,__ERR)
#define wrc_core_dp_s_rstb(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd104,0x2000,13,wr_val)
#define rdc_maskdata_bus_assign()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd104,4,14,__ERR)
#define wrc_maskdata_bus_assign(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd104,0x0c00,10,wr_val)
#define rdc_heartbeat_count_1us()                               _falcon16_tsc_pmd_rde_field(sa__, 0xd104,6,6,__ERR)
#define wrc_heartbeat_count_1us(wr_val)                         falcon16_tsc_pmd_mwr_reg(sa__, 0xd104,0x03ff,0,wr_val)
#define rdc_uc_ack_core_dp_reset()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd105,14,15,__ERR)
#define wrc_uc_ack_core_dp_reset(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd105,0x0002,1,wr_val)
#define rdc_uc_ack_core_cfg_done()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd105,15,15,__ERR)
#define wrc_uc_ack_core_cfg_done(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd105,0x0001,0,wr_val)
#define rdc_lane_reset_released()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd108,1,15,__ERR)
#define rdc_lane_reset_released_index()                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd108,3,11,__ERR)
#define rdc_tx_lane_reset_released()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd108,0,15,__ERR)
#define rdc_tx_lane_reset_released_index()                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd108,8,11,__ERR)
#define rdc_core_dp_reset_state()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd108,13,13,__ERR)
#define rdc_core_reg_reset_occurred()                           _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd106,15,15,__ERR)
#define wrc_core_reg_reset_occurred(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd106,0x0001,0,wr_val)
#define rdc_rst_seq_dis_flt_mode()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd107,0,14,__ERR)
#define wrc_rst_seq_dis_flt_mode(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd107,0xc000,14,wr_val)
#define rdc_pwrdn_seq_timer()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd107,5,13,__ERR)
#define wrc_pwrdn_seq_timer(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd107,0x0700,8,wr_val)
#define rdc_rst_seq_timer()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd107,13,13,__ERR)
#define wrc_rst_seq_timer(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd107,0x0007,0,wr_val)
#define rdc_pmd_core_mode()                                     _falcon16_tsc_pmd_rde_reg(sa__, 0xd109,__ERR)
#define rdc_pll_pwrdn_or()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd10c,15,15,__ERR)
#define rd_uc_dsc_supp_info()                                   _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd03d,0,8,__ERR)
#define wr_uc_dsc_supp_info(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd03d,0xff00,8,wr_val)
#define rd_uc_dsc_ready_for_cmd()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd03d,8,15,__ERR)
#define wr_uc_dsc_ready_for_cmd(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd03d,0x0080,7,wr_val)
#define rd_uc_dsc_error_found()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd03d,9,15,__ERR)
#define wr_uc_dsc_error_found(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd03d,0x0040,6,wr_val)
#define rd_uc_dsc_gp_uc_req()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd03d,10,10,__ERR)
#define wr_uc_dsc_gp_uc_req(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd03d,0x003f,0,wr_val)
#define rd_uc_dsc_data()                                        _falcon16_tsc_pmd_rde_reg(sa__, 0xd03e,__ERR)
#define wr_uc_dsc_data(wr_val)                                  falcon16_tsc_pmd_wr_reg(sa__, 0xd03e,wr_val)
#define rd_rx_pf_ctrl()                                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd000,1,12,__ERR)
#define wr_rx_pf_ctrl(wr_val)                                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd000,0x7800,11,wr_val)
#define rd_rx_pf2_ctrl()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd000,5,13,__ERR)
#define wr_rx_pf2_ctrl(wr_val)                                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd000,0x0700,8,wr_val)
#define rd_rxa_slicer_offset_adj_dn()                           _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd001,2,10,__ERR)
#define wr_rxa_slicer_offset_adj_dn(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd001,0x3f00,8,wr_val)
#define rd_rxa_slicer_offset_adj_dp()                           _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd001,10,10,__ERR)
#define wr_rxa_slicer_offset_adj_dp(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd001,0x003f,0,wr_val)
#define rd_rxa_slicer_offset_adj_zn()                           _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd002,2,10,__ERR)
#define wr_rxa_slicer_offset_adj_zn(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd002,0x3f00,8,wr_val)
#define rd_rxa_slicer_offset_adj_zp()                           _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd002,10,10,__ERR)
#define wr_rxa_slicer_offset_adj_zp(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd002,0x003f,0,wr_val)
#define rd_rxa_slicer_offset_adj_lms()                          _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd003,2,10,__ERR)
#define wr_rxa_slicer_offset_adj_lms(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd003,0x3f00,8,wr_val)
#define rd_rxb_slicer_offset_adj_lms()                          _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd003,10,10,__ERR)
#define wr_rxb_slicer_offset_adj_lms(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd003,0x003f,0,wr_val)
#define rd_rxb_slicer_offset_adj_dn()                           _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd004,2,10,__ERR)
#define wr_rxb_slicer_offset_adj_dn(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd004,0x3f00,8,wr_val)
#define rd_rxb_slicer_offset_adj_dp()                           _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd004,10,10,__ERR)
#define wr_rxb_slicer_offset_adj_dp(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd004,0x003f,0,wr_val)
#define rd_rxb_slicer_offset_adj_zn()                           _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd005,2,10,__ERR)
#define wr_rxb_slicer_offset_adj_zn(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd005,0x3f00,8,wr_val)
#define rd_rxb_slicer_offset_adj_zp()                           _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd005,10,10,__ERR)
#define wr_rxb_slicer_offset_adj_zp(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd005,0x003f,0,wr_val)
#define rd_rxc_slicer_offset_adj_dn()                           _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd006,2,10,__ERR)
#define wr_rxc_slicer_offset_adj_dn(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd006,0x3f00,8,wr_val)
#define rd_rxc_slicer_offset_adj_dp()                           _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd006,10,10,__ERR)
#define wr_rxc_slicer_offset_adj_dp(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd006,0x003f,0,wr_val)
#define rd_rxc_slicer_offset_adj_zn()                           _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd007,2,10,__ERR)
#define wr_rxc_slicer_offset_adj_zn(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd007,0x3f00,8,wr_val)
#define rd_rxc_slicer_offset_adj_zp()                           _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd007,10,10,__ERR)
#define wr_rxc_slicer_offset_adj_zp(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd007,0x003f,0,wr_val)
#define rd_rxc_slicer_offset_adj_lms()                          _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd008,2,10,__ERR)
#define wr_rxc_slicer_offset_adj_lms(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd008,0x3f00,8,wr_val)
#define rd_rxd_slicer_offset_adj_lms()                          _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd008,10,10,__ERR)
#define wr_rxd_slicer_offset_adj_lms(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd008,0x003f,0,wr_val)
#define rd_rxd_slicer_offset_adj_dn()                           _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd009,2,10,__ERR)
#define wr_rxd_slicer_offset_adj_dn(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd009,0x3f00,8,wr_val)
#define rd_rxd_slicer_offset_adj_dp()                           _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd009,10,10,__ERR)
#define wr_rxd_slicer_offset_adj_dp(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd009,0x003f,0,wr_val)
#define rd_rxd_slicer_offset_adj_zn()                           _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd00a,2,10,__ERR)
#define wr_rxd_slicer_offset_adj_zn(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd00a,0x3f00,8,wr_val)
#define rd_rxd_slicer_offset_adj_zp()                           _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd00a,10,10,__ERR)
#define wr_rxd_slicer_offset_adj_zp(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd00a,0x003f,0,wr_val)
#define rd_rx_phase_thresh_sel()                                _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd00b,1,9,__ERR)
#define wr_rx_phase_thresh_sel(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd00b,0x7f00,8,wr_val)
#define rd_rx_lms_thresh_sel()                                  _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd00b,8,8,__ERR)
#define wr_rx_lms_thresh_sel(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd00b,0x00ff,0,wr_val)
#define rd_rxa_dfe_tap2()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd010,3,11,__ERR)
#define wr_rxa_dfe_tap2(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd010,0x1f00,8,wr_val)
#define rd_rxb_dfe_tap2()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd010,11,11,__ERR)
#define wr_rxb_dfe_tap2(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd010,0x001f,0,wr_val)
#define rd_rxc_dfe_tap2()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd011,3,11,__ERR)
#define wr_rxc_dfe_tap2(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd011,0x1f00,8,wr_val)
#define rd_rxd_dfe_tap2()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd011,11,11,__ERR)
#define wr_rxd_dfe_tap2(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd011,0x001f,0,wr_val)
#define rd_rxa_dfe_tap3()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd012,3,11,__ERR)
#define wr_rxa_dfe_tap3(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd012,0x1f00,8,wr_val)
#define rd_rxb_dfe_tap3()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd012,11,11,__ERR)
#define wr_rxb_dfe_tap3(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd012,0x001f,0,wr_val)
#define rd_rxc_dfe_tap3()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd013,3,11,__ERR)
#define wr_rxc_dfe_tap3(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd013,0x1f00,8,wr_val)
#define rd_rxd_dfe_tap3()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd013,11,11,__ERR)
#define wr_rxd_dfe_tap3(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd013,0x001f,0,wr_val)
#define rd_rxa_dfe_tap4()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd014,0,12,__ERR)
#define wr_rxa_dfe_tap4(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd014,0xf000,12,wr_val)
#define rd_rxb_dfe_tap4()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd014,4,12,__ERR)
#define wr_rxb_dfe_tap4(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd014,0x0f00,8,wr_val)
#define rd_rxc_dfe_tap4()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd014,8,12,__ERR)
#define wr_rxc_dfe_tap4(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd014,0x00f0,4,wr_val)
#define rd_rxd_dfe_tap4()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd014,12,12,__ERR)
#define wr_rxd_dfe_tap4(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd014,0x000f,0,wr_val)
#define rd_rxa_dfe_tap5()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd015,0,12,__ERR)
#define wr_rxa_dfe_tap5(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd015,0xf000,12,wr_val)
#define rd_rxb_dfe_tap5()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd015,4,12,__ERR)
#define wr_rxb_dfe_tap5(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd015,0x0f00,8,wr_val)
#define rd_rxc_dfe_tap5()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd015,8,12,__ERR)
#define wr_rxc_dfe_tap5(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd015,0x00f0,4,wr_val)
#define rd_rxd_dfe_tap5()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd015,12,12,__ERR)
#define wr_rxd_dfe_tap5(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd015,0x000f,0,wr_val)
#define rd_rxa_dfe_tap6()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd016,0,12,__ERR)
#define wr_rxa_dfe_tap6(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd016,0xf000,12,wr_val)
#define rd_rxb_dfe_tap6()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd016,4,12,__ERR)
#define wr_rxb_dfe_tap6(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd016,0x0f00,8,wr_val)
#define rd_rxc_dfe_tap6()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd016,8,12,__ERR)
#define wr_rxc_dfe_tap6(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd016,0x00f0,4,wr_val)
#define rd_rxd_dfe_tap6()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd016,12,12,__ERR)
#define wr_rxd_dfe_tap6(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd016,0x000f,0,wr_val)
#define rd_rxa_dfe_tap7()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd017,0,12,__ERR)
#define wr_rxa_dfe_tap7(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd017,0xf000,12,wr_val)
#define rd_rxb_dfe_tap7()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd017,4,12,__ERR)
#define wr_rxb_dfe_tap7(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd017,0x0f00,8,wr_val)
#define rd_rxc_dfe_tap7()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd017,8,12,__ERR)
#define wr_rxc_dfe_tap7(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd017,0x00f0,4,wr_val)
#define rd_rxd_dfe_tap7()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd017,12,12,__ERR)
#define wr_rxd_dfe_tap7(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd017,0x000f,0,wr_val)
#define rd_rxa_dfe_tap8()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd018,0,12,__ERR)
#define wr_rxa_dfe_tap8(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd018,0xf000,12,wr_val)
#define rd_rxb_dfe_tap8()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd018,4,12,__ERR)
#define wr_rxb_dfe_tap8(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd018,0x0f00,8,wr_val)
#define rd_rxc_dfe_tap8()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd018,8,12,__ERR)
#define wr_rxc_dfe_tap8(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd018,0x00f0,4,wr_val)
#define rd_rxd_dfe_tap8()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd018,12,12,__ERR)
#define wr_rxd_dfe_tap8(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd018,0x000f,0,wr_val)
#define rd_rxa_dfe_tap9()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd019,0,12,__ERR)
#define wr_rxa_dfe_tap9(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd019,0xf000,12,wr_val)
#define rd_rxb_dfe_tap9()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd019,4,12,__ERR)
#define wr_rxb_dfe_tap9(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd019,0x0f00,8,wr_val)
#define rd_rxc_dfe_tap9()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd019,8,12,__ERR)
#define wr_rxc_dfe_tap9(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd019,0x00f0,4,wr_val)
#define rd_rxd_dfe_tap9()                                       _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd019,12,12,__ERR)
#define wr_rxd_dfe_tap9(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd019,0x000f,0,wr_val)
#define rd_rxa_dfe_tap10()                                      _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd020,0,12,__ERR)
#define wr_rxa_dfe_tap10(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd020,0xf000,12,wr_val)
#define rd_rxb_dfe_tap10()                                      _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd020,4,12,__ERR)
#define wr_rxb_dfe_tap10(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd020,0x0f00,8,wr_val)
#define rd_rxc_dfe_tap10()                                      _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd020,8,12,__ERR)
#define wr_rxc_dfe_tap10(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd020,0x00f0,4,wr_val)
#define rd_rxd_dfe_tap10()                                      _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd020,12,12,__ERR)
#define wr_rxd_dfe_tap10(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd020,0x000f,0,wr_val)
#define rd_rxa_dfe_tap11()                                      _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd021,0,12,__ERR)
#define wr_rxa_dfe_tap11(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd021,0xf000,12,wr_val)
#define rd_rxb_dfe_tap11()                                      _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd021,4,12,__ERR)
#define wr_rxb_dfe_tap11(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd021,0x0f00,8,wr_val)
#define rd_rxc_dfe_tap11()                                      _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd021,8,12,__ERR)
#define wr_rxc_dfe_tap11(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd021,0x00f0,4,wr_val)
#define rd_rxd_dfe_tap11()                                      _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd021,12,12,__ERR)
#define wr_rxd_dfe_tap11(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd021,0x000f,0,wr_val)
#define rd_rxa_dfe_tap12()                                      _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd022,0,12,__ERR)
#define wr_rxa_dfe_tap12(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd022,0xf000,12,wr_val)
#define rd_rxb_dfe_tap12()                                      _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd022,4,12,__ERR)
#define wr_rxb_dfe_tap12(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd022,0x0f00,8,wr_val)
#define rd_rxc_dfe_tap12()                                      _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd022,8,12,__ERR)
#define wr_rxc_dfe_tap12(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd022,0x00f0,4,wr_val)
#define rd_rxd_dfe_tap12()                                      _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd022,12,12,__ERR)
#define wr_rxd_dfe_tap12(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd022,0x000f,0,wr_val)
#define rd_rxa_dfe_tap13()                                      _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd023,0,12,__ERR)
#define wr_rxa_dfe_tap13(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd023,0xf000,12,wr_val)
#define rd_rxb_dfe_tap13()                                      _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd023,4,12,__ERR)
#define wr_rxb_dfe_tap13(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd023,0x0f00,8,wr_val)
#define rd_rxc_dfe_tap13()                                      _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd023,8,12,__ERR)
#define wr_rxc_dfe_tap13(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd023,0x00f0,4,wr_val)
#define rd_rxd_dfe_tap13()                                      _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd023,12,12,__ERR)
#define wr_rxd_dfe_tap13(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd023,0x000f,0,wr_val)
#define rd_rxa_dfe_tap14()                                      _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd024,0,12,__ERR)
#define wr_rxa_dfe_tap14(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd024,0xf000,12,wr_val)
#define rd_rxb_dfe_tap14()                                      _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd024,4,12,__ERR)
#define wr_rxb_dfe_tap14(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd024,0x0f00,8,wr_val)
#define rd_rxc_dfe_tap14()                                      _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd024,8,12,__ERR)
#define wr_rxc_dfe_tap14(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd024,0x00f0,4,wr_val)
#define rd_rxd_dfe_tap14()                                      _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd024,12,12,__ERR)
#define wr_rxd_dfe_tap14(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd024,0x000f,0,wr_val)
#define rd_rxa_dfe_tap7_mux()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd025,0,14,__ERR)
#define wr_rxa_dfe_tap7_mux(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd025,0xc000,14,wr_val)
#define rd_rxa_dfe_tap8_mux()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd025,2,14,__ERR)
#define wr_rxa_dfe_tap8_mux(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd025,0x3000,12,wr_val)
#define rd_rxb_dfe_tap7_mux()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd025,4,14,__ERR)
#define wr_rxb_dfe_tap7_mux(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd025,0x0c00,10,wr_val)
#define rd_rxb_dfe_tap8_mux()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd025,6,14,__ERR)
#define wr_rxb_dfe_tap8_mux(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd025,0x0300,8,wr_val)
#define rd_rxc_dfe_tap7_mux()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd025,8,14,__ERR)
#define wr_rxc_dfe_tap7_mux(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd025,0x00c0,6,wr_val)
#define rd_rxc_dfe_tap8_mux()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd025,10,14,__ERR)
#define wr_rxc_dfe_tap8_mux(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd025,0x0030,4,wr_val)
#define rd_rxd_dfe_tap7_mux()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd025,12,14,__ERR)
#define wr_rxd_dfe_tap7_mux(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd025,0x000c,2,wr_val)
#define rd_rxd_dfe_tap8_mux()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd025,14,14,__ERR)
#define wr_rxd_dfe_tap8_mux(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd025,0x0003,0,wr_val)
#define rd_rxa_dfe_tap9_mux()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd026,0,14,__ERR)
#define wr_rxa_dfe_tap9_mux(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd026,0xc000,14,wr_val)
#define rd_rxa_dfe_tap10_mux()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd026,2,14,__ERR)
#define wr_rxa_dfe_tap10_mux(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd026,0x3000,12,wr_val)
#define rd_rxb_dfe_tap9_mux()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd026,4,14,__ERR)
#define wr_rxb_dfe_tap9_mux(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd026,0x0c00,10,wr_val)
#define rd_rxb_dfe_tap10_mux()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd026,6,14,__ERR)
#define wr_rxb_dfe_tap10_mux(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd026,0x0300,8,wr_val)
#define rd_rxc_dfe_tap9_mux()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd026,8,14,__ERR)
#define wr_rxc_dfe_tap9_mux(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd026,0x00c0,6,wr_val)
#define rd_rxc_dfe_tap10_mux()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd026,10,14,__ERR)
#define wr_rxc_dfe_tap10_mux(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd026,0x0030,4,wr_val)
#define rd_rxd_dfe_tap9_mux()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd026,12,14,__ERR)
#define wr_rxd_dfe_tap9_mux(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd026,0x000c,2,wr_val)
#define rd_rxd_dfe_tap10_mux()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd026,14,14,__ERR)
#define wr_rxd_dfe_tap10_mux(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd026,0x0003,0,wr_val)
#define rd_rxa_dfe_tap11_mux()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd027,0,14,__ERR)
#define wr_rxa_dfe_tap11_mux(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd027,0xc000,14,wr_val)
#define rd_rxa_dfe_tap12_mux()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd027,2,14,__ERR)
#define wr_rxa_dfe_tap12_mux(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd027,0x3000,12,wr_val)
#define rd_rxb_dfe_tap11_mux()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd027,4,14,__ERR)
#define wr_rxb_dfe_tap11_mux(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd027,0x0c00,10,wr_val)
#define rd_rxb_dfe_tap12_mux()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd027,6,14,__ERR)
#define wr_rxb_dfe_tap12_mux(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd027,0x0300,8,wr_val)
#define rd_rxc_dfe_tap11_mux()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd027,8,14,__ERR)
#define wr_rxc_dfe_tap11_mux(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd027,0x00c0,6,wr_val)
#define rd_rxc_dfe_tap12_mux()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd027,10,14,__ERR)
#define wr_rxc_dfe_tap12_mux(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd027,0x0030,4,wr_val)
#define rd_rxd_dfe_tap11_mux()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd027,12,14,__ERR)
#define wr_rxd_dfe_tap11_mux(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd027,0x000c,2,wr_val)
#define rd_rxd_dfe_tap12_mux()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd027,14,14,__ERR)
#define wr_rxd_dfe_tap12_mux(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd027,0x0003,0,wr_val)
#define rd_rxa_dfe_tap13_mux()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd028,0,14,__ERR)
#define wr_rxa_dfe_tap13_mux(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd028,0xc000,14,wr_val)
#define rd_rxa_dfe_tap14_mux()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd028,2,14,__ERR)
#define wr_rxa_dfe_tap14_mux(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd028,0x3000,12,wr_val)
#define rd_rxb_dfe_tap13_mux()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd028,4,14,__ERR)
#define wr_rxb_dfe_tap13_mux(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd028,0x0c00,10,wr_val)
#define rd_rxb_dfe_tap14_mux()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd028,6,14,__ERR)
#define wr_rxb_dfe_tap14_mux(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd028,0x0300,8,wr_val)
#define rd_rxc_dfe_tap13_mux()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd028,8,14,__ERR)
#define wr_rxc_dfe_tap13_mux(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd028,0x00c0,6,wr_val)
#define rd_rxc_dfe_tap14_mux()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd028,10,14,__ERR)
#define wr_rxc_dfe_tap14_mux(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd028,0x0030,4,wr_val)
#define rd_rxd_dfe_tap13_mux()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd028,12,14,__ERR)
#define wr_rxd_dfe_tap13_mux(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd028,0x000c,2,wr_val)
#define rd_rxd_dfe_tap14_mux()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd028,14,14,__ERR)
#define wr_rxd_dfe_tap14_mux(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd028,0x0003,0,wr_val)
#define rd_preset_dsc_afe_bank()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd029,15,15,__ERR)
#define wr_preset_dsc_afe_bank(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd029,0x0001,0,wr_val)
#define rd_rx_vga_ctrl()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd04d,1,9,__ERR)
#define rd_rx_data_thresh_sel()                                 _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd04d,9,9,__ERR)
#define rd_dc_offset_bin()                                      _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd04c,9,9,__ERR)
#define rd_rx_pi_manual_strobe()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd053,4,15,__ERR)
#define wr_rx_pi_manual_strobe(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd053,0x0800,11,wr_val)
#define rd_rx_pi_manual_mode()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd053,5,15,__ERR)
#define wr_rx_pi_manual_mode(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd053,0x0400,10,wr_val)
#define rd_rx_pi_phase_step_dir()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd053,6,15,__ERR)
#define wr_rx_pi_phase_step_dir(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd053,0x0200,9,wr_val)
#define rd_rx_pi_phase_step_cnt()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd053,7,13,__ERR)
#define wr_rx_pi_phase_step_cnt(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd053,0x01c0,6,wr_val)
#define rd_rx_pi_slicers_en()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd053,10,10,__ERR)
#define wr_rx_pi_slicers_en(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd053,0x003f,0,wr_val)
#define rd_trnsum_eye_closure_err_sel()                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd054,10,15,__ERR)
#define wr_trnsum_eye_closure_err_sel(wr_val)                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd054,0x0020,5,wr_val)
#define rd_trnsum_eye_close_prev_en()                           _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd054,11,15,__ERR)
#define wr_trnsum_eye_close_prev_en(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd054,0x0010,4,wr_val)
#define rd_trnsum_pattern_match_sel()                           _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd054,12,14,__ERR)
#define wr_trnsum_pattern_match_sel(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd054,0x000c,2,wr_val)
#define rd_trnsum_disable_sm_clear()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd054,14,15,__ERR)
#define wr_trnsum_disable_sm_clear(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd054,0x0002,1,wr_val)
#define rd_trnsum_clr_sc()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd054,15,15,__ERR)
#define wr_trnsum_clr_sc(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd054,0x0001,0,wr_val)
#define rd_cdr_1g_manual_strobe()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd052,6,15,__ERR)
#define wr_cdr_1g_manual_strobe(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd052,0x0200,9,wr_val)
#define rd_cdr_1g_manual_mode()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd052,7,15,__ERR)
#define wr_cdr_1g_manual_mode(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd052,0x0100,8,wr_val)
#define rd_phs_sum_ignore_dsc_lock()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd052,8,15,__ERR)
#define wr_phs_sum_ignore_dsc_lock(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd052,0x0080,7,wr_val)
#define rd_tx_pi_loop_timing_src_sel()                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd052,9,15,__ERR)
#define wr_tx_pi_loop_timing_src_sel(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd052,0x0040,6,wr_val)
#define rd_cdr_1g_force_en()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd052,10,15,__ERR)
#define wr_cdr_1g_force_en(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd052,0x0020,5,wr_val)
#define rd_cdr_1g_swap_pz()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd052,11,15,__ERR)
#define wr_cdr_1g_swap_pz(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd052,0x0010,4,wr_val)
#define rd_cdr_lm_thr_sel()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd052,12,12,__ERR)
#define wr_cdr_lm_thr_sel(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd052,0x000f,0,wr_val)
#define rd_cdr_freq_override_val()                              _falcon16_tsc_pmd_rde_field_signed(sa__, 0xd051,0,5,__ERR)
#define wr_cdr_freq_override_val(wr_val)                        falcon16_tsc_pmd_mwr_reg(sa__, 0xd051,0xffe0,5,wr_val)
#define rd_cdr_zero_polarity()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd050,6,15,__ERR)
#define wr_cdr_zero_polarity(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd050,0x0200,9,wr_val)
#define rd_cdr_freq_override_en()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd050,7,15,__ERR)
#define wr_cdr_freq_override_en(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd050,0x0100,8,wr_val)
#define rd_cdr_integ_sat_sel()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd050,8,15,__ERR)
#define wr_cdr_integ_sat_sel(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd050,0x0080,7,wr_val)
#define rd_cdr_phase_err_frz()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd050,9,15,__ERR)
#define wr_cdr_phase_err_frz(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd050,0x0040,6,wr_val)
#define rd_cdr_integ_reg_clr()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd050,10,15,__ERR)
#define wr_cdr_integ_reg_clr(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd050,0x0020,5,wr_val)
#define rd_cdr_freq_en()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd050,12,15,__ERR)
#define wr_cdr_freq_en(wr_val)                                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd050,0x0008,3,wr_val)
#define rd_os_pattern_enhanced()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd050,13,15,__ERR)
#define wr_os_pattern_enhanced(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd050,0x0004,2,wr_val)
#define rd_br_pd_en()                                           _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd050,14,15,__ERR)
#define wr_br_pd_en(wr_val)                                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd050,0x0002,1,wr_val)
#define rd_os_all_edges()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd050,15,15,__ERR)
#define wr_os_all_edges(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd050,0x0001,0,wr_val)
#define rd_vga_write()                                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd05c,0,15,__ERR)
#define wr_vga_write(wr_val)                                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd05c,0x8000,15,wr_val)
#define rd_rx_vga_ctrl_val()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd05c,1,9,__ERR)
#define wr_rx_vga_ctrl_val(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd05c,0x7f00,8,wr_val)
#define rd_vga_inc()                                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd05c,8,15,__ERR)
#define wr_vga_inc(wr_val)                                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd05c,0x0080,7,wr_val)
#define rd_vga_dec()                                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd05c,10,15,__ERR)
#define wr_vga_dec(wr_val)                                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd05c,0x0020,5,wr_val)
#define rd_dc_offs_write_en()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd05c,11,15,__ERR)
#define wr_dc_offs_write_en(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd05c,0x0010,4,wr_val)
#define rd_uc_trnsum_en()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd05c,12,15,__ERR)
#define wr_uc_trnsum_en(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd05c,0x0008,3,wr_val)
#define rd_vga_timer_t2()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd05c,13,13,__ERR)
#define wr_vga_timer_t2(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd05c,0x0007,0,wr_val)
#define rd_data_thresh_write()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd05d,0,15,__ERR)
#define wr_data_thresh_write(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd05d,0x8000,15,wr_val)
#define rd_data_thresh_sel_val()                                _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd05d,1,9,__ERR)
#define wr_data_thresh_sel_val(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd05d,0x7f00,8,wr_val)
#define rd_thresh_step_size()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd05d,10,14,__ERR)
#define wr_thresh_step_size(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd05d,0x0030,4,wr_val)
#define rd_thresh_timer_t1()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd05d,14,14,__ERR)
#define wr_thresh_timer_t1(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd05d,0x0003,0,wr_val)
#define rd_dc_offs_write_frc_en()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd05e,0,15,__ERR)
#define wr_dc_offs_write_frc_en(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd05e,0x8000,15,wr_val)
#define rd_dc_offs_write_val()                                  _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd05e,1,9,__ERR)
#define wr_dc_offs_write_val(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd05e,0x7f00,8,wr_val)
#define rd_dc_offs_acc_clr()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd05e,8,15,__ERR)
#define wr_dc_offs_acc_clr(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd05e,0x0080,7,wr_val)
#define rd_dc_offs_gain()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd05e,9,14,__ERR)
#define wr_dc_offs_gain(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd05e,0x0060,5,wr_val)
#define rd_dc_offs_gradient_invert()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd05e,11,15,__ERR)
#define wr_dc_offs_gradient_invert(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd05e,0x0010,4,wr_val)
#define rd_dc_offs_hys_mag()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd05e,12,15,__ERR)
#define wr_dc_offs_hys_mag(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd05e,0x0008,3,wr_val)
#define rd_dc_offs_hys_en()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd05e,13,15,__ERR)
#define wr_dc_offs_hys_en(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd05e,0x0004,2,wr_val)
#define rd_dc_offs_en()                                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd05e,15,15,__ERR)
#define wr_dc_offs_en(wr_val)                                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd05e,0x0001,0,wr_val)
#define rd_eee_mode_en()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd060,14,15,__ERR)
#define wr_eee_mode_en(wr_val)                                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd060,0x0002,1,wr_val)
#define rd_eee_quiet_rx_afe_pwrdwn_val()                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd060,13,15,__ERR)
#define wr_eee_quiet_rx_afe_pwrdwn_val(wr_val)                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd060,0x0004,2,wr_val)
#define rd_ignore_rx_mode()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd060,12,15,__ERR)
#define wr_ignore_rx_mode(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd060,0x0008,3,wr_val)
#define rd_cl72_timer_en()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd060,11,15,__ERR)
#define wr_cl72_timer_en(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd060,0x0010,4,wr_val)
#define rd_uc_tune_en()                                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd060,10,15,__ERR)
#define wr_uc_tune_en(wr_val)                                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd060,0x0020,5,wr_val)
#define rd_hw_tune_en()                                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd060,9,15,__ERR)
#define wr_hw_tune_en(wr_val)                                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd060,0x0040,6,wr_val)
#define rd_eee_measure_en()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd060,7,15,__ERR)
#define wr_eee_measure_en(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd060,0x0100,8,wr_val)
#define rd_uc_ack_dsc_eee_done()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd060,4,15,__ERR)
#define wr_uc_ack_dsc_eee_done(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd060,0x0800,11,wr_val)
#define rd_uc_ack_dsc_restart()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd060,2,15,__ERR)
#define wr_uc_ack_dsc_restart(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd060,0x2000,13,wr_val)
#define rd_uc_ack_dsc_config()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd060,1,15,__ERR)
#define wr_uc_ack_dsc_config(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd060,0x4000,14,wr_val)
#define rd_set_meas_incomplete()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd060,0,15,__ERR)
#define wr_set_meas_incomplete(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd060,0x8000,15,wr_val)
#define rd_rx_dsc_lock_frc()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd061,15,15,__ERR)
#define wr_rx_dsc_lock_frc(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd061,0x0001,0,wr_val)
#define rd_rx_dsc_lock_frc_val()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd061,14,15,__ERR)
#define wr_rx_dsc_lock_frc_val(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd061,0x0002,1,wr_val)
#define rd_dsc_clr_frc()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd061,13,15,__ERR)
#define wr_dsc_clr_frc(wr_val)                                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd061,0x0004,2,wr_val)
#define rd_dsc_clr_frc_val()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd061,12,15,__ERR)
#define wr_dsc_clr_frc_val(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd061,0x0008,3,wr_val)
#define rd_trnsum_frz_frc()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd061,11,15,__ERR)
#define wr_trnsum_frz_frc(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd061,0x0010,4,wr_val)
#define rd_trnsum_frz_frc_val()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd061,10,15,__ERR)
#define wr_trnsum_frz_frc_val(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd061,0x0020,5,wr_val)
#define rd_timer_done_frc()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd061,9,15,__ERR)
#define wr_timer_done_frc(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd061,0x0040,6,wr_val)
#define rd_timer_done_frc_val()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd061,8,15,__ERR)
#define wr_timer_done_frc_val(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd061,0x0080,7,wr_val)
#define rd_freq_upd_en_frc()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd061,7,15,__ERR)
#define wr_freq_upd_en_frc(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd061,0x0100,8,wr_val)
#define rd_freq_upd_en_frc_val()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd061,6,15,__ERR)
#define wr_freq_upd_en_frc_val(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd061,0x0200,9,wr_val)
#define rd_cdr_frz_frc()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd061,5,15,__ERR)
#define wr_cdr_frz_frc(wr_val)                                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd061,0x0400,10,wr_val)
#define rd_cdr_frz_frc_val()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd061,4,15,__ERR)
#define wr_cdr_frz_frc_val(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd061,0x0800,11,wr_val)
#define rd_trnsum_clr_frc()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd061,3,15,__ERR)
#define wr_trnsum_clr_frc(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd061,0x1000,12,wr_val)
#define rd_trnsum_clr_frc_val()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd061,2,15,__ERR)
#define wr_trnsum_clr_frc_val(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd061,0x2000,13,wr_val)
#define rd_eee_lfsr_cnt()                                       _falcon16_tsc_pmd_rde_field(sa__, 0xd062,3,3,__ERR)
#define wr_eee_lfsr_cnt(wr_val)                                 falcon16_tsc_pmd_mwr_reg(sa__, 0xd062,0x1fff,0,wr_val)
#define rd_measure_lfsr_cnt()                                   _falcon16_tsc_pmd_rde_field(sa__, 0xd063,3,3,__ERR)
#define wr_measure_lfsr_cnt(wr_val)                             falcon16_tsc_pmd_mwr_reg(sa__, 0xd063,0x1fff,0,wr_val)
#define rd_acq_cdr_timeout()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd064,11,11,__ERR)
#define wr_acq_cdr_timeout(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd064,0x001f,0,wr_val)
#define rd_cdr_settle_timeout()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd064,6,11,__ERR)
#define wr_cdr_settle_timeout(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd064,0x03e0,5,wr_val)
#define rd_hw_tune_timeout()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd064,1,11,__ERR)
#define wr_hw_tune_timeout(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd064,0x7c00,10,wr_val)
#define rd_measure_timeout()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd065,11,11,__ERR)
#define wr_measure_timeout(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd065,0x001f,0,wr_val)
#define rd_eee_acq_cdr_timeout()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd065,6,11,__ERR)
#define wr_eee_acq_cdr_timeout(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd065,0x03e0,5,wr_val)
#define rd_eee_cdr_settle_timeout()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd065,1,11,__ERR)
#define wr_eee_cdr_settle_timeout(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd065,0x7c00,10,wr_val)
#define rd_eee_hw_tune_timeout()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd066,11,11,__ERR)
#define wr_eee_hw_tune_timeout(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd066,0x001f,0,wr_val)
#define rd_eee_ana_pwr_timeout()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd066,1,11,__ERR)
#define wr_eee_ana_pwr_timeout(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd066,0x7c00,10,wr_val)
#define rd_cdr_bwsel_integ_acqcdr()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd067,12,12,__ERR)
#define wr_cdr_bwsel_integ_acqcdr(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd067,0x000f,0,wr_val)
#define rd_cdr_bwsel_integ_eee_acqcdr()                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd067,8,12,__ERR)
#define wr_cdr_bwsel_integ_eee_acqcdr(wr_val)                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd067,0x00f0,4,wr_val)
#define rd_cdr_bwsel_integ_norm()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd067,4,12,__ERR)
#define wr_cdr_bwsel_integ_norm(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd067,0x0f00,8,wr_val)
#define rd_cdr_bwsel_prop_acqcdr()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd067,3,15,__ERR)
#define wr_cdr_bwsel_prop_acqcdr(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd067,0x1000,12,wr_val)
#define rd_cdr_bwsel_prop_norm()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd067,1,15,__ERR)
#define wr_cdr_bwsel_prop_norm(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd067,0x4000,14,wr_val)
#define rd_phase_err_offset()                                   _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd068,12,12,__ERR)
#define wr_phase_err_offset(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd068,0x000f,0,wr_val)
#define rd_eee_phase_err_offset()                               _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd068,8,12,__ERR)
#define wr_eee_phase_err_offset(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd068,0x00f0,4,wr_val)
#define rd_phase_err_offset_en()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd068,6,14,__ERR)
#define wr_phase_err_offset_en(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd068,0x0300,8,wr_val)
#define rd_eee_phase_err_offset_en()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd068,4,14,__ERR)
#define wr_eee_phase_err_offset_en(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd068,0x0c00,10,wr_val)
#define rd_cdr_bwsel_prop_eee_acqcdr()                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd068,1,15,__ERR)
#define wr_cdr_bwsel_prop_eee_acqcdr(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd068,0x4000,14,wr_val)
#define rd_rx_restart_pmd()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd069,15,15,__ERR)
#define wr_rx_restart_pmd(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd069,0x0001,0,wr_val)
#define rd_rx_restart_pmd_hold()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd069,14,15,__ERR)
#define wr_rx_restart_pmd_hold(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd069,0x0002,1,wr_val)
#define rd_dsc_state_one_hot()                                  _falcon16_tsc_pmd_rde_field(sa__, 0xd06b,6,6,__ERR)
#define rd_dsc_state_eee_one_hot()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd06c,9,9,__ERR)
#define rd_restart_pi_ext_mode()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd06d,15,15,__ERR)
#define rd_restart_sigdet()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd06d,14,15,__ERR)
#define rd_restart_pmd_restart()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd06d,13,15,__ERR)
#define rd_eee_quiet_from_eee_states()                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd06d,12,15,__ERR)
#define rd_dsc_state()                                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd06e,0,11,__ERR)
#define rd_dsc_sm_scratch()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd06e,5,13,__ERR)
#define rd_cdr_lm_outoflock()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd06e,8,15,__ERR)
#define rd_dsc_sm_gp_uc_req()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd06e,9,10,__ERR)
#define rd_dsc_sm_ready_for_cmd()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd06e,15,15,__ERR)
#define rd_eee_measure_cnt()                                    _falcon16_tsc_pmd_rde_field(sa__, 0xd06a,0,7,__ERR)
#define rd_meas_incomplete()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd06a,14,15,__ERR)
#define rd_rx_dsc_lock()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd06a,15,15,__ERR)
#define rd_rx_pi_cnt_bin_pq()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd076,0,8,__ERR)
#define rd_rx_pi_cnt_bin_p()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd076,8,8,__ERR)
#define rd_cdr_vco_reg()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd074,0,12,__ERR)
#define rd_cdr_phase_error()                                    _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd074,10,10,__ERR)
#define rd_rx_pi_cnt_bin_lq()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd077,0,8,__ERR)
#define rd_rx_pi_cnt_bin_l()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd077,8,8,__ERR)
#define rd_rx_pi_cnt_bin_dq()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd075,0,8,__ERR)
#define rd_rx_pi_cnt_bin_d()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd075,8,8,__ERR)
#define rd_rx_pi_cnt_bin_d_ld()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd071,0,8,__ERR)
#define rd_rx_pi_cnt_bin_l_ld()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd071,8,8,__ERR)
#define rd_rx_pi_cnt_bin_d_pd()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd070,0,8,__ERR)
#define rd_rx_pi_cnt_bin_p_pd()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd070,8,8,__ERR)
#define rd_rx_data_15_to_0()                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd072,__ERR)
#define rd_rx_data_35_to_20()                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd073,__ERR)
#define rd_cdr_integ_reg()                                      _falcon16_tsc_pmd_rde_field_signed(sa__, 0xd078,0,0,__ERR)
#define rd_cdr_1g_phase_pointer()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd07a,8,8,__ERR)
#define rdc_mdio_blk_addr()                                     _falcon16_tsc_pmd_rde_field(sa__, 0xffdf,1,5,__ERR)
#define wrc_mdio_blk_addr(wr_val)                               falcon16_tsc_pmd_mwr_reg(sa__, 0xffdf,0x7ff0,4,wr_val)
#define rdc_mdio_function()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0x000d,0,14,__ERR)
#define wrc_mdio_function(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0x000d,0xc000,14,wr_val)
#define rdc_mdio_devad()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0x000d,11,11,__ERR)
#define wrc_mdio_devad(wr_val)                                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0x000d,0x001f,0,wr_val)
#define rdc_mdio_addr_data()                                    _falcon16_tsc_pmd_rde_reg(sa__, 0x000e,__ERR)
#define wrc_mdio_addr_data(wr_val)                              falcon16_tsc_pmd_wr_reg(sa__, 0x000e,wr_val)
#define rdc_mdio_drv_comclk()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xffdc,0,15,__ERR)
#define wrc_mdio_drv_comclk(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xffdc,0x8000,15,wr_val)
#define rdc_mdio_brcst_port_addr()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xffdc,11,11,__ERR)
#define wrc_mdio_brcst_port_addr(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xffdc,0x001f,0,wr_val)
#define rdc_mdio_multi_prts_en()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xffdd,0,15,__ERR)
#define wrc_mdio_multi_prts_en(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xffdd,0x8000,15,wr_val)
#define rdc_mdio_multi_mmds_en()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xffdd,1,15,__ERR)
#define wrc_mdio_multi_mmds_en(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xffdd,0x4000,14,wr_val)
#define rdc_mdio_dev_pcs_en()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xffdd,9,15,__ERR)
#define wrc_mdio_dev_pcs_en(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xffdd,0x0040,6,wr_val)
#define rdc_mdio_dev_dte_en()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xffdd,10,15,__ERR)
#define wrc_mdio_dev_dte_en(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xffdd,0x0020,5,wr_val)
#define rdc_mdio_dev_phy_en()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xffdd,11,15,__ERR)
#define wrc_mdio_dev_phy_en(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xffdd,0x0010,4,wr_val)
#define rdc_mdio_dev_an_en()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xffdd,12,15,__ERR)
#define wrc_mdio_dev_an_en(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xffdd,0x0008,3,wr_val)
#define rdc_mdio_dev_pmd_en()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xffdd,13,15,__ERR)
#define wrc_mdio_dev_pmd_en(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xffdd,0x0004,2,wr_val)
#define rdc_mdio_dev_cl22_en()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xffdd,15,15,__ERR)
#define wrc_mdio_dev_cl22_en(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xffdd,0x0001,0,wr_val)
#define rdc_mdio_aer()                                          _falcon16_tsc_pmd_rde_reg(sa__, 0xffde,__ERR)
#define wrc_mdio_aer(wr_val)                                    falcon16_tsc_pmd_wr_reg(sa__, 0xffde,wr_val)
#define rdc_micro_core_clk_en()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd200,14,15,__ERR)
#define wrc_micro_core_clk_en(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd200,0x0002,1,wr_val)
#define rdc_micro_master_clk_en()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd200,15,15,__ERR)
#define wrc_micro_master_clk_en(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd200,0x0001,0,wr_val)
#define rdc_micro_pram_if_rstb()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd201,12,15,__ERR)
#define wrc_micro_pram_if_rstb(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd201,0x0008,3,wr_val)
#define rdc_micro_core_rstb()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd201,14,15,__ERR)
#define wrc_micro_core_rstb(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd201,0x0002,1,wr_val)
#define rdc_micro_master_rstb()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd201,15,15,__ERR)
#define wrc_micro_master_rstb(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd201,0x0001,0,wr_val)
#define rdc_micro_autoinc_rdaddr_en()                           _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd202,2,15,__ERR)
#define wrc_micro_autoinc_rdaddr_en(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd202,0x2000,13,wr_val)
#define rdc_micro_autoinc_wraddr_en()                           _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd202,3,15,__ERR)
#define wrc_micro_autoinc_wraddr_en(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd202,0x1000,12,wr_val)
#define rdc_micro_ra_init()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd202,6,14,__ERR)
#define wrc_micro_ra_init(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd202,0x0300,8,wr_val)
#define rdc_micro_ra_rddatasize()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd202,10,14,__ERR)
#define wrc_micro_ra_rddatasize(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd202,0x0030,4,wr_val)
#define rdc_micro_ra_wrdatasize()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd202,14,14,__ERR)
#define wrc_micro_ra_wrdatasize(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd202,0x0003,0,wr_val)
#define rdc_micro_ra_initdone()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd203,15,15,__ERR)
#define rdc_micro_ra_wraddr_lsw()                               _falcon16_tsc_pmd_rde_reg(sa__, 0xd204,__ERR)
#define wrc_micro_ra_wraddr_lsw(wr_val)                         falcon16_tsc_pmd_wr_reg(sa__, 0xd204,wr_val)
#define rdc_micro_ra_wraddr_msw()                               _falcon16_tsc_pmd_rde_reg(sa__, 0xd205,__ERR)
#define wrc_micro_ra_wraddr_msw(wr_val)                         falcon16_tsc_pmd_wr_reg(sa__, 0xd205,wr_val)
#define rdc_micro_ra_wrdata_lsw()                               _falcon16_tsc_pmd_rde_reg(sa__, 0xd206,__ERR)
#define wrc_micro_ra_wrdata_lsw(wr_val)                         falcon16_tsc_pmd_wr_reg(sa__, 0xd206,wr_val)
#define rdc_micro_ra_wrdata_msw()                               _falcon16_tsc_pmd_rde_reg(sa__, 0xd207,__ERR)
#define wrc_micro_ra_wrdata_msw(wr_val)                         falcon16_tsc_pmd_wr_reg(sa__, 0xd207,wr_val)
#define rdc_micro_ra_rdaddr_lsw()                               _falcon16_tsc_pmd_rde_reg(sa__, 0xd208,__ERR)
#define wrc_micro_ra_rdaddr_lsw(wr_val)                         falcon16_tsc_pmd_wr_reg(sa__, 0xd208,wr_val)
#define rdc_micro_ra_rdaddr_msw()                               _falcon16_tsc_pmd_rde_reg(sa__, 0xd209,__ERR)
#define wrc_micro_ra_rdaddr_msw(wr_val)                         falcon16_tsc_pmd_wr_reg(sa__, 0xd209,wr_val)
#define rdc_micro_ra_rddata_lsw()                               _falcon16_tsc_pmd_rde_reg(sa__, 0xd20a,__ERR)
#define rdc_micro_ra_rddata_msw()                               _falcon16_tsc_pmd_rde_reg(sa__, 0xd20b,__ERR)
#define rdc_micro_pramif_en()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd20c,15,15,__ERR)
#define wrc_micro_pramif_en(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd20c,0x0001,0,wr_val)
#define rdc_micro_pramif_ahb_wraddr_lsw()                       _falcon16_tsc_pmd_rde_field(sa__, 0xd20d,0,2,__ERR)
#define wrc_micro_pramif_ahb_wraddr_lsw(wr_val)                 falcon16_tsc_pmd_mwr_reg(sa__, 0xd20d,0xfffc,2,wr_val)
#define rdc_micro_pramif_ahb_wraddr_msw()                       _falcon16_tsc_pmd_rde_reg(sa__, 0xd20e,__ERR)
#define wrc_micro_pramif_ahb_wraddr_msw(wr_val)                 falcon16_tsc_pmd_wr_reg(sa__, 0xd20e,wr_val)
#define rdc_micro_pvt_tempdata_rmi()                            _falcon16_tsc_pmd_rde_field(sa__, 0xd210,6,6,__ERR)
#define rdc_micro_rmi_to_micro_mbox0()                          _falcon16_tsc_pmd_rde_reg(sa__, 0xd211,__ERR)
#define wrc_micro_rmi_to_micro_mbox0(wr_val)                    falcon16_tsc_pmd_wr_reg(sa__, 0xd211,wr_val)
#define rdc_micro_rmi_to_micro_mbox1()                          _falcon16_tsc_pmd_rde_reg(sa__, 0xd212,__ERR)
#define wrc_micro_rmi_to_micro_mbox1(wr_val)                    falcon16_tsc_pmd_wr_reg(sa__, 0xd212,wr_val)
#define rdc_micro_to_rmi_mbox0()                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd213,__ERR)
#define rdc_micro_to_rmi_mbox1()                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd214,__ERR)
#define rdc_micro_gen_intr_rmi_mbox1wr()                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd215,13,15,__ERR)
#define wrc_micro_gen_intr_rmi_mbox1wr(wr_val)                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd215,0x0004,2,wr_val)
#define rdc_micro_gen_intr_rmi_mbox0wr()                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd215,14,15,__ERR)
#define wrc_micro_gen_intr_rmi_mbox0wr(wr_val)                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd215,0x0002,1,wr_val)
#define rdc_micro_rmi_mbox_send_msgin()                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd215,15,15,__ERR)
#define wrc_micro_rmi_mbox_send_msgin(wr_val)                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd215,0x0001,0,wr_val)
#define rdc_micro_pmi_hp_ext_ack_timeout_dis()                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd216,11,15,__ERR)
#define wrc_micro_pmi_hp_ext_ack_timeout_dis(wr_val)            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd216,0x0010,4,wr_val)
#define rdc_micro_pmi_hp_ack_timeout_dis()                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd216,12,15,__ERR)
#define wrc_micro_pmi_hp_ack_timeout_dis(wr_val)                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd216,0x0008,3,wr_val)
#define rdc_micro_sw_pmi_hp_ext_rstb()                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd216,13,15,__ERR)
#define wrc_micro_sw_pmi_hp_ext_rstb(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd216,0x0004,2,wr_val)
#define rdc_micro_sw_pmi_hp_rstb()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd216,14,15,__ERR)
#define wrc_micro_sw_pmi_hp_rstb(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd216,0x0002,1,wr_val)
#define rdc_micro_m0_hresp_en()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd216,15,15,__ERR)
#define wrc_micro_m0_hresp_en(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd216,0x0001,0,wr_val)
#define rdc_micro_pr_default_slave_error()                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd217,13,15,__ERR)
#define rdc_micro_rmi_default_slave_error()                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd217,14,15,__ERR)
#define rdc_micro_m0_default_slave_error()                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd217,15,15,__ERR)
#define rdc_micro_ra_autoinc_nxt_wraddr_lsw()                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd218,__ERR)
#define rdc_micro_ra_autoinc_nxt_rdaddr_lsw()                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd219,__ERR)
#define rdc_micro_pr_autoinc_nxt_wraddr_lsw()                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd21a,__ERR)
#define rdc_micro_pvt_tempdata_frc()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd21b,3,15,__ERR)
#define wrc_micro_pvt_tempdata_frc(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd21b,0x1000,12,wr_val)
#define rdc_micro_pvt_tempdata_frcval()                         _falcon16_tsc_pmd_rde_field(sa__, 0xd21b,6,6,__ERR)
#define wrc_micro_pvt_tempdata_frcval(wr_val)                   falcon16_tsc_pmd_mwr_reg(sa__, 0xd21b,0x03ff,0,wr_val)
#define rdc_micro_ecc_corrupt()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd220,10,14,__ERR)
#define wrc_micro_ecc_corrupt(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd220,0x0030,4,wr_val)
#define rdc_micro_ecc_frc_disable()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd220,14,15,__ERR)
#define wrc_micro_ecc_frc_disable(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd220,0x0002,1,wr_val)
#define rdc_micro_eccg_mode()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd220,15,15,__ERR)
#define wrc_micro_eccg_mode(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd220,0x0001,0,wr_val)
#define rdc_micro_ra_ecc_wrdata()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd221,9,9,__ERR)
#define wrc_micro_ra_ecc_wrdata(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd221,0x007f,0,wr_val)
#define rdc_micro_code_ram_ecc_address()                        _falcon16_tsc_pmd_rde_field(sa__, 0xd222,1,1,__ERR)
#define rdc_micro_ra_ecc_rddata()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd223,9,9,__ERR)
#define rdc_micro_code_ram_tm()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd224,9,9,__ERR)
#define wrc_micro_code_ram_tm(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd224,0x007f,0,wr_val)
#define rdc_micro_ignore_m0_code_writes()                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd225,0,15,__ERR)
#define wrc_micro_ignore_m0_code_writes(wr_val)                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd225,0x8000,15,wr_val)
#define rdc_micro_ramclk_noninv()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd225,1,15,__ERR)
#define wrc_micro_ramclk_noninv(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd225,0x4000,14,wr_val)
#define rdc_micro_dr_size()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd225,2,10,__ERR)
#define wrc_micro_dr_size(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd225,0x3f00,8,wr_val)
#define rdc_micro_protect_fwcode()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd225,14,15,__ERR)
#define wrc_micro_protect_fwcode(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd225,0x0002,1,wr_val)
#define rdc_micro_dr_looktab_en()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd225,15,15,__ERR)
#define wrc_micro_dr_looktab_en(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd225,0x0001,0,wr_val)
#define rdc_micro_rmi_m0_systemresetreq_status()                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd227,6,15,__ERR)
#define rdc_micro_rmi_m0_lockup_status()                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd227,7,15,__ERR)
#define rdc_micro_rmi_ecc_multirow_err_status()                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd227,9,15,__ERR)
#define rdc_micro_rmi_ecc_uncorr_err_status()                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd227,10,15,__ERR)
#define rdc_micro_rmi_ecc_corr_err_status()                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd227,11,15,__ERR)
#define rdc_micro_rmi_mbox_msgout_status()                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd227,15,15,__ERR)
#define rdc_micro_rmi_m0_systemresetreq_intr_en()               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd226,6,15,__ERR)
#define wrc_micro_rmi_m0_systemresetreq_intr_en(wr_val)         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd226,0x0200,9,wr_val)
#define rdc_micro_rmi_m0_lockup_intr_en()                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd226,7,15,__ERR)
#define wrc_micro_rmi_m0_lockup_intr_en(wr_val)                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd226,0x0100,8,wr_val)
#define rdc_micro_rmi_ecc_multirow_err_intr_en()                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd226,9,15,__ERR)
#define wrc_micro_rmi_ecc_multirow_err_intr_en(wr_val)          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd226,0x0040,6,wr_val)
#define rdc_micro_rmi_ecc_uncorr_err_intr_en()                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd226,10,15,__ERR)
#define wrc_micro_rmi_ecc_uncorr_err_intr_en(wr_val)            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd226,0x0020,5,wr_val)
#define rdc_micro_rmi_ecc_corr_err_intr_en()                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd226,11,15,__ERR)
#define wrc_micro_rmi_ecc_corr_err_intr_en(wr_val)              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd226,0x0010,4,wr_val)
#define rdc_micro_rmi_mbox_msgout_intr_en()                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd226,15,15,__ERR)
#define wrc_micro_rmi_mbox_msgout_intr_en(wr_val)               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd226,0x0001,0,wr_val)
#define rdc_micro_pmi_hp_ext_fast_bktobk_en()                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd228,5,15,__ERR)
#define wrc_micro_pmi_hp_ext_fast_bktobk_en(wr_val)             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd228,0x0400,10,wr_val)
#define rdc_micro_pmi_hp_ext_fast_dual_meta_ff_en()             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd228,6,15,__ERR)
#define wrc_micro_pmi_hp_ext_fast_dual_meta_ff_en(wr_val)       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd228,0x0200,9,wr_val)
#define rdc_micro_pmi_hp_ext_fast_read_en()                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd228,7,15,__ERR)
#define wrc_micro_pmi_hp_ext_fast_read_en(wr_val)               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd228,0x0100,8,wr_val)
#define rdc_micro_pmi_hp_fast_bktobk_en()                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd228,13,15,__ERR)
#define wrc_micro_pmi_hp_fast_bktobk_en(wr_val)                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd228,0x0004,2,wr_val)
#define rdc_micro_pmi_hp_fast_dual_meta_ff_en()                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd228,14,15,__ERR)
#define wrc_micro_pmi_hp_fast_dual_meta_ff_en(wr_val)           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd228,0x0002,1,wr_val)
#define rdc_micro_pmi_hp_fast_read_en()                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd228,15,15,__ERR)
#define wrc_micro_pmi_hp_fast_read_en(wr_val)                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd228,0x0001,0,wr_val)
#define rdc_micro_silicon_debug_status_mux_sel()                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd229,14,14,__ERR)
#define wrc_micro_silicon_debug_status_mux_sel(wr_val)          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd229,0x0003,0,wr_val)
#define rdc_micro_silicon_debug_status_muxed_data()             _falcon16_tsc_pmd_rde_reg(sa__, 0xd22a,__ERR)
#define rdc_patt_gen_seq_0()                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd120,__ERR)
#define wrc_patt_gen_seq_0(wr_val)                              falcon16_tsc_pmd_wr_reg(sa__, 0xd120,wr_val)
#define rdc_patt_gen_seq_1()                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd121,__ERR)
#define wrc_patt_gen_seq_1(wr_val)                              falcon16_tsc_pmd_wr_reg(sa__, 0xd121,wr_val)
#define rdc_patt_gen_seq_2()                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd122,__ERR)
#define wrc_patt_gen_seq_2(wr_val)                              falcon16_tsc_pmd_wr_reg(sa__, 0xd122,wr_val)
#define rdc_patt_gen_seq_3()                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd123,__ERR)
#define wrc_patt_gen_seq_3(wr_val)                              falcon16_tsc_pmd_wr_reg(sa__, 0xd123,wr_val)
#define rdc_patt_gen_seq_4()                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd124,__ERR)
#define wrc_patt_gen_seq_4(wr_val)                              falcon16_tsc_pmd_wr_reg(sa__, 0xd124,wr_val)
#define rdc_patt_gen_seq_5()                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd125,__ERR)
#define wrc_patt_gen_seq_5(wr_val)                              falcon16_tsc_pmd_wr_reg(sa__, 0xd125,wr_val)
#define rdc_patt_gen_seq_6()                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd126,__ERR)
#define wrc_patt_gen_seq_6(wr_val)                              falcon16_tsc_pmd_wr_reg(sa__, 0xd126,wr_val)
#define rdc_patt_gen_seq_7()                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd127,__ERR)
#define wrc_patt_gen_seq_7(wr_val)                              falcon16_tsc_pmd_wr_reg(sa__, 0xd127,wr_val)
#define rdc_patt_gen_seq_8()                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd128,__ERR)
#define wrc_patt_gen_seq_8(wr_val)                              falcon16_tsc_pmd_wr_reg(sa__, 0xd128,wr_val)
#define rdc_patt_gen_seq_9()                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd129,__ERR)
#define wrc_patt_gen_seq_9(wr_val)                              falcon16_tsc_pmd_wr_reg(sa__, 0xd129,wr_val)
#define rdc_patt_gen_seq_10()                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd12a,__ERR)
#define wrc_patt_gen_seq_10(wr_val)                             falcon16_tsc_pmd_wr_reg(sa__, 0xd12a,wr_val)
#define rdc_patt_gen_seq_11()                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd12b,__ERR)
#define wrc_patt_gen_seq_11(wr_val)                             falcon16_tsc_pmd_wr_reg(sa__, 0xd12b,wr_val)
#define rdc_patt_gen_seq_12()                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd12c,__ERR)
#define wrc_patt_gen_seq_12(wr_val)                             falcon16_tsc_pmd_wr_reg(sa__, 0xd12c,wr_val)
#define rdc_patt_gen_seq_13()                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd12d,__ERR)
#define wrc_patt_gen_seq_13(wr_val)                             falcon16_tsc_pmd_wr_reg(sa__, 0xd12d,wr_val)
#define rdc_patt_gen_seq_14()                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd12e,__ERR)
#define wrc_patt_gen_seq_14(wr_val)                             falcon16_tsc_pmd_wr_reg(sa__, 0xd12e,wr_val)
#define rdc_refclk_divcnt_sel()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd146,13,13,__ERR)
#define wrc_refclk_divcnt_sel(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd146,0x0007,0,wr_val)
#define rdc_rescal_in()                                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd149,4,12,__ERR)
#define rdc_cap_select()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd149,8,8,__ERR)
#define rdc_dbg_pll_state_one_hot()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd14a,0,8,__ERR)
#define rdc_dbg_cap_state_one_hot()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd14a,8,11,__ERR)
#define rdc_dbg_fdbck()                                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd14a,13,15,__ERR)
#define rdc_dbg_slowdn_change()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd14a,14,15,__ERR)
#define rdc_dbg_slowdn()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd14a,15,15,__ERR)
#define rdc_refclk_divcnt()                                     _falcon16_tsc_pmd_rde_field(sa__, 0xd145,2,2,__ERR)
#define wrc_refclk_divcnt(wr_val)                               falcon16_tsc_pmd_mwr_reg(sa__, 0xd145,0x3fff,0,wr_val)
#define rdc_pll_seq_start()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd144,0,15,__ERR)
#define wrc_pll_seq_start(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd144,0x8000,15,wr_val)
#define rdc_vco_done_en()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd144,1,15,__ERR)
#define wrc_vco_done_en(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd144,0x4000,14,wr_val)
#define rdc_freq_det_retry_en()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd144,2,15,__ERR)
#define wrc_freq_det_retry_en(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd144,0x2000,13,wr_val)
#define rdc_freq_det_restart_en()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd144,3,15,__ERR)
#define wrc_freq_det_restart_en(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd144,0x1000,12,wr_val)
#define rdc_freq_monitor_en()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd144,4,15,__ERR)
#define wrc_freq_monitor_en(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd144,0x0800,11,wr_val)
#define rdc_slowdn_xor()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd144,5,15,__ERR)
#define wrc_slowdn_xor(wr_val)                                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd144,0x0400,10,wr_val)
#define rdc_vco_rst_en()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd144,6,15,__ERR)
#define wrc_vco_rst_en(wr_val)                                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd144,0x0200,9,wr_val)
#define rdc_pll_force_fdone_en()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd144,7,15,__ERR)
#define wrc_pll_force_fdone_en(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd144,0x0100,8,wr_val)
#define rdc_pll_force_fdone()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd144,8,15,__ERR)
#define wrc_pll_force_fdone(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd144,0x0080,7,wr_val)
#define rdc_pll_force_fpass()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd144,9,15,__ERR)
#define wrc_pll_force_fpass(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd144,0x0040,6,wr_val)
#define rdc_pll_force_cap_done_en()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd144,10,15,__ERR)
#define wrc_pll_force_cap_done_en(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd144,0x0020,5,wr_val)
#define rdc_pll_force_cap_done()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd144,11,15,__ERR)
#define wrc_pll_force_cap_done(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd144,0x0010,4,wr_val)
#define rdc_pll_force_cap_pass_en()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd144,12,15,__ERR)
#define wrc_pll_force_cap_pass_en(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd144,0x0008,3,wr_val)
#define rdc_pll_force_cap_pass()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd144,13,15,__ERR)
#define wrc_pll_force_cap_pass(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd144,0x0004,2,wr_val)
#define rdc_pll_lock_frc()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd144,14,15,__ERR)
#define wrc_pll_lock_frc(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd144,0x0002,1,wr_val)
#define rdc_pll_lock_frc_val()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd144,15,15,__ERR)
#define wrc_pll_lock_frc_val(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd144,0x0001,0,wr_val)
#define rdc_vco_range_adjust()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd147,0,11,__ERR)
#define wrc_vco_range_adjust(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd147,0xf800,11,wr_val)
#define rdc_rescal_frc()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd147,5,15,__ERR)
#define wrc_rescal_frc(wr_val)                                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd147,0x0400,10,wr_val)
#define rdc_rescal_frc_val()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd147,6,12,__ERR)
#define wrc_rescal_frc_val(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd147,0x03c0,6,wr_val)
#define rdc_pll_mode()                                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd147,11,11,__ERR)
#define wrc_pll_mode(wr_val)                                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd147,0x001f,0,wr_val)
#define rdc_cap_select_m()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd143,0,8,__ERR)
#define wrc_cap_select_m(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd143,0xff00,8,wr_val)
#define rdc_cap_select_m_en()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd143,8,15,__ERR)
#define wrc_cap_select_m_en(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd143,0x0080,7,wr_val)
#define rdc_cap_force_slowdown_en()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd143,9,15,__ERR)
#define wrc_cap_force_slowdown_en(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd143,0x0040,6,wr_val)
#define rdc_cap_force_slowdown()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd143,10,15,__ERR)
#define wrc_cap_force_slowdown(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd143,0x0020,5,wr_val)
#define rdc_cap_retry_en()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd143,11,15,__ERR)
#define wrc_cap_retry_en(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd143,0x0010,4,wr_val)
#define rdc_cap_restart()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd143,12,15,__ERR)
#define wrc_cap_restart(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd143,0x0008,3,wr_val)
#define rdc_cap_seq_cya()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd143,13,15,__ERR)
#define wrc_cap_seq_cya(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd143,0x0004,2,wr_val)
#define rdc_cap_cnt_mask_en()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd143,14,15,__ERR)
#define wrc_cap_cnt_mask_en(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd143,0x0002,1,wr_val)
#define rdc_fast_search_mode()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd143,15,15,__ERR)
#define wrc_fast_search_mode(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd143,0x0001,0,wr_val)
#define rdc_lost_pll_lock_sm()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd148,0,15,__ERR)
#define rdc_cap_done()                                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd148,1,15,__ERR)
#define rdc_cap_pass()                                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd148,2,15,__ERR)
#define rdc_freq_done_sm()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd148,3,15,__ERR)
#define rdc_freq_pass_sm()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd148,4,15,__ERR)
#define rdc_pll_seq_done()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd148,5,15,__ERR)
#define rdc_pll_seq_pass()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd148,6,15,__ERR)
#define rdc_pll_lock()                                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd148,7,15,__ERR)
#define rdc_cap_done_lh_ll()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd148,9,15,__ERR)
#define rdc_cap_pass_lh_ll()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd148,10,15,__ERR)
#define rdc_freq_done_sm_lh_ll()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd148,11,15,__ERR)
#define rdc_freq_pass_sm_lh_ll()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd148,12,15,__ERR)
#define rdc_pll_seq_done_lh_ll()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd148,13,15,__ERR)
#define rdc_pll_seq_pass_lh_ll()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd148,14,15,__ERR)
#define rdc_pll_lock_lh_ll()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd148,15,15,__ERR)
#define rdc_res_cal_cntr()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd142,0,8,__ERR)
#define wrc_res_cal_cntr(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd142,0xff00,8,wr_val)
#define rdc_win_cal_cntr()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd142,8,8,__ERR)
#define wrc_win_cal_cntr(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd142,0x00ff,0,wr_val)
#define rdc_pre_freq_det_time()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd141,0,8,__ERR)
#define wrc_pre_freq_det_time(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd141,0xff00,8,wr_val)
#define rdc_retry_time()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd141,8,8,__ERR)
#define wrc_retry_time(wr_val)                                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd141,0x00ff,0,wr_val)
#define rdc_vco_start_time()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd140,0,8,__ERR)
#define wrc_vco_start_time(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd140,0xff00,8,wr_val)
#define rdc_vco_step_time()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd140,8,8,__ERR)
#define wrc_vco_step_time(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd140,0x00ff,0,wr_val)
#define rd_afe_sigdet_pwrdn()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd191,14,15,__ERR)
#define wr_afe_sigdet_pwrdn(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd191,0x0002,1,wr_val)
#define rd_ln_rx_s_pwrdn()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd191,15,15,__ERR)
#define wr_ln_rx_s_pwrdn(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd191,0x0001,0,wr_val)
#define rd_ln_rclk20_s_clkgate_frc_on()                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd197,10,15,__ERR)
#define wr_ln_rclk20_s_clkgate_frc_on(wr_val)                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd197,0x0020,5,wr_val)
#define rd_pmd_rx_clk_vld_frc_val()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd197,11,15,__ERR)
#define wr_pmd_rx_clk_vld_frc_val(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd197,0x0010,4,wr_val)
#define rd_pmd_rx_clk_vld_frc()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd197,12,15,__ERR)
#define wr_pmd_rx_clk_vld_frc(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd197,0x0008,3,wr_val)
#define rd_ln_rx_s_comclk_frc_on()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd197,13,15,__ERR)
#define wr_ln_rx_s_comclk_frc_on(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd197,0x0004,2,wr_val)
#define rd_ln_rx_s_comclk_sel()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd197,14,15,__ERR)
#define wr_ln_rx_s_comclk_sel(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd197,0x0002,1,wr_val)
#define rd_ln_rx_s_clkgate_frc_on()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd197,15,15,__ERR)
#define wr_ln_rx_s_clkgate_frc_on(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd197,0x0001,0,wr_val)
#define rd_sigdet_dp_rstb_en()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd194,13,15,__ERR)
#define wr_sigdet_dp_rstb_en(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd194,0x0004,2,wr_val)
#define rd_ln_rx_dp_s_rstb()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd194,14,15,__ERR)
#define wr_ln_rx_dp_s_rstb(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd194,0x0002,1,wr_val)
#define rd_ln_rx_s_rstb()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd194,15,15,__ERR)
#define wr_ln_rx_s_rstb(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd194,0x0001,0,wr_val)
#define rd_afe_rx_rclk20_pwrdn_frc_val()                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd192,10,15,__ERR)
#define wr_afe_rx_rclk20_pwrdn_frc_val(wr_val)                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd192,0x0020,5,wr_val)
#define rd_afe_rx_rclk20_pwrdn_frc()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd192,11,15,__ERR)
#define wr_afe_rx_rclk20_pwrdn_frc(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd192,0x0010,4,wr_val)
#define rd_afe_rx_reset_frc_val()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd192,12,15,__ERR)
#define wr_afe_rx_reset_frc_val(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd192,0x0008,3,wr_val)
#define rd_afe_rx_reset_frc()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd192,13,15,__ERR)
#define wr_afe_rx_reset_frc(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd192,0x0004,2,wr_val)
#define rd_afe_rx_pwrdn_frc_val()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd192,14,15,__ERR)
#define wr_afe_rx_pwrdn_frc_val(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd192,0x0002,1,wr_val)
#define rd_afe_rx_pwrdn_frc()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd192,15,15,__ERR)
#define wr_afe_rx_pwrdn_frc(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd192,0x0001,0,wr_val)
#define rd_pmd_ln_rx_h_pwrdn_pkill()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd193,15,15,__ERR)
#define wr_pmd_ln_rx_h_pwrdn_pkill(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd193,0x0001,0,wr_val)
#define rd_pmd_lane_mode()                                      _falcon16_tsc_pmd_rde_reg(sa__, 0xd198,__ERR)
#define rd_afe_rx_rclk20_pwrdn()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd19c,13,15,__ERR)
#define rd_afe_rx_reset()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd19c,14,15,__ERR)
#define rd_afe_rx_pwrdn()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd19c,15,15,__ERR)
#define rd_rx_osr_mode_frc()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1b0,0,15,__ERR)
#define wr_rx_osr_mode_frc(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1b0,0x8000,15,wr_val)
#define rd_rx_osr_mode_frc_val()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1b0,12,12,__ERR)
#define wr_rx_osr_mode_frc_val(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1b0,0x000f,0,wr_val)
#define rd_rx_ln_dp_s_rstb()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1b1,15,15,__ERR)
#define wr_rx_ln_dp_s_rstb(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1b1,0x0001,0,wr_val)
#define rd_rx_ln_s_rstb()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1be,15,15,__ERR)
#define wr_rx_ln_s_rstb(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1be,0x0001,0,wr_val)
#define rd_pmd_ln_rx_dp_h_rstb_pkill()                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1b3,14,15,__ERR)
#define wr_pmd_ln_rx_dp_h_rstb_pkill(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1b3,0x0002,1,wr_val)
#define rd_pmd_ln_rx_h_rstb_pkill()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1b3,15,15,__ERR)
#define wr_pmd_ln_rx_h_rstb_pkill(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1b3,0x0001,0,wr_val)
#define rd_rx_uc_ack_lane_dp_reset()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1b5,14,15,__ERR)
#define wr_rx_uc_ack_lane_dp_reset(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1b5,0x0002,1,wr_val)
#define rd_rx_uc_ack_lane_cfg_done()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1b5,15,15,__ERR)
#define wr_rx_uc_ack_lane_cfg_done(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1b5,0x0001,0,wr_val)
#define rd_rx_lane_dp_reset_state()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1b9,13,13,__ERR)
#define rd_rx_lane_reg_reset_occurred()                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1b6,15,15,__ERR)
#define wr_rx_lane_reg_reset_occurred(wr_val)                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1b6,0x0001,0,wr_val)
#define rd_rx_multicast_mask_control()                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1ba,15,15,__ERR)
#define wr_rx_multicast_mask_control(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1ba,0x0001,0,wr_val)
#define rd_rx_multicast_mask_control_status()                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1bb,11,15,__ERR)
#define rd_rx_osr_mode()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1bb,12,12,__ERR)
#define rd_rx_osr_mode_pin()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1bc,12,12,__ERR)
#define rd_osr_mode_frc()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0b0,0,15,__ERR)
#define wr_osr_mode_frc(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0b0,0x8000,15,wr_val)
#define rd_osr_mode_frc_val()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0b0,12,12,__ERR)
#define wr_osr_mode_frc_val(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0b0,0x000f,0,wr_val)
#define rd_ln_dp_s_rstb()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0b1,15,15,__ERR)
#define wr_ln_dp_s_rstb(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0b1,0x0001,0,wr_val)
#define rd_ln_s_rstb()                                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0be,15,15,__ERR)
#define wr_ln_s_rstb(wr_val)                                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0be,0x0001,0,wr_val)
#define rd_pmd_ln_dp_h_rstb_pkill()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0b3,14,15,__ERR)
#define wr_pmd_ln_dp_h_rstb_pkill(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0b3,0x0002,1,wr_val)
#define rd_pmd_ln_h_rstb_pkill()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0b3,15,15,__ERR)
#define wr_pmd_ln_h_rstb_pkill(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0b3,0x0001,0,wr_val)
#define rd_uc_ack_lane_dp_reset()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0b5,14,15,__ERR)
#define wr_uc_ack_lane_dp_reset(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0b5,0x0002,1,wr_val)
#define rd_uc_ack_lane_cfg_done()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0b5,15,15,__ERR)
#define wr_uc_ack_lane_cfg_done(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0b5,0x0001,0,wr_val)
#define rd_lane_dp_reset_state()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0b9,13,13,__ERR)
#define rd_lane_reg_reset_occurred()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0b6,15,15,__ERR)
#define wr_lane_reg_reset_occurred(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0b6,0x0001,0,wr_val)
#define rd_multicast_mask_control()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0ba,15,15,__ERR)
#define wr_multicast_mask_control(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0ba,0x0001,0,wr_val)
#define rd_multicast_mask_control_status()                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0bb,11,15,__ERR)
#define rd_osr_mode()                                           _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0bb,12,12,__ERR)
#define rd_osr_mode_pin()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0bc,12,12,__ERR)
#define rd_signal_detect_filter_count()                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e0,11,11,__ERR)
#define wr_signal_detect_filter_count(wr_val)                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0e0,0x001f,0,wr_val)
#define rd_los_filter_count()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e0,3,11,__ERR)
#define wr_los_filter_count(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0e0,0x1f00,8,wr_val)
#define rd_energy_detect_mask_count()                           _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e1,0,11,__ERR)
#define wr_energy_detect_mask_count(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0e1,0xf800,11,wr_val)
#define rd_afe_signal_detect_dis()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e1,15,15,__ERR)
#define wr_afe_signal_detect_dis(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0e1,0x0001,0,wr_val)
#define rd_ext_los_en()                                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e1,14,15,__ERR)
#define wr_ext_los_en(wr_val)                                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0e1,0x0002,1,wr_val)
#define rd_ext_los_inv()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e1,13,15,__ERR)
#define wr_ext_los_inv(wr_val)                                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0e1,0x0004,2,wr_val)
#define rd_ignore_lp_mode()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e1,12,15,__ERR)
#define wr_ignore_lp_mode(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0e1,0x0008,3,wr_val)
#define rd_signal_detect_filter_1us()                           _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e1,11,15,__ERR)
#define wr_signal_detect_filter_1us(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0e1,0x0010,4,wr_val)
#define rd_energy_detect_frc()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e1,10,15,__ERR)
#define wr_energy_detect_frc(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0e1,0x0020,5,wr_val)
#define rd_energy_detect_frc_val()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e1,9,15,__ERR)
#define wr_energy_detect_frc_val(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0e1,0x0040,6,wr_val)
#define rd_signal_detect_frc()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e1,8,15,__ERR)
#define wr_signal_detect_frc(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0e1,0x0080,7,wr_val)
#define rd_signal_detect_frc_val()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e1,7,15,__ERR)
#define wr_signal_detect_frc_val(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0e1,0x0100,8,wr_val)
#define rd_los_thresh()                                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e2,13,13,__ERR)
#define wr_los_thresh(wr_val)                                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0e2,0x0007,0,wr_val)
#define rd_signal_detect_thresh()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e2,9,13,__ERR)
#define wr_signal_detect_thresh(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0e2,0x0070,4,wr_val)
#define rd_hold_los_count()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e2,5,13,__ERR)
#define wr_hold_los_count(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0e2,0x0700,8,wr_val)
#define rd_hold_sd_count()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e2,2,13,__ERR)
#define wr_hold_sd_count(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0e2,0x3800,11,wr_val)
#define rd_signal_detect()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e8,15,15,__ERR)
#define rd_signal_detect_change()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e8,14,15,__ERR)
#define rd_signal_detect_raw()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e8,11,15,__ERR)
#define rd_signal_detect_raw_change()                           _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e8,10,15,__ERR)
#define rd_ext_sigdet()                                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e8,9,15,__ERR)
#define rd_ext_sigdet_change()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e8,8,15,__ERR)
#define rd_afe_sigdet()                                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e8,7,15,__ERR)
#define rd_afe_sigdet_change()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e8,6,15,__ERR)
#define rd_uc_signal_detect()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e9,15,15,__ERR)
#define rd_uc_signal_detect_change()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e9,14,15,__ERR)
#define rd_uc_ext_sigdet()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e9,9,15,__ERR)
#define rd_uc_ext_sigdet_change()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e9,8,15,__ERR)
#define rd_uc_afe_sigdet()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e9,7,15,__ERR)
#define rd_uc_afe_sigdet_change()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0e9,6,15,__ERR)
#define rd_energy_detect()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0ea,15,15,__ERR)
#define rd_energy_detect_change()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0ea,14,15,__ERR)
#define rd_pmd_signal_detect()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0eb,15,15,__ERR)
#define rd_afe_sigdet_thresh()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0ec,13,13,__ERR)
#define rdc_test_ctl_ckgt_en()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xe000,8,15,__ERR)
#define wrc_test_ctl_ckgt_en(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xe000,0x0080,7,wr_val)
#define rdc_test_ctl_rstb()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xe000,9,15,__ERR)
#define wrc_test_ctl_rstb(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xe000,0x0040,6,wr_val)
#define rdc_test_phfifo_err_lh_clr()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xe000,11,15,__ERR)
#define wrc_test_phfifo_err_lh_clr(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xe000,0x0010,4,wr_val)
#define rdc_test_phfifo_auto_recenter_en()                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xe000,13,15,__ERR)
#define wrc_test_phfifo_auto_recenter_en(wr_val)                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xe000,0x0004,2,wr_val)
#define rdc_test_phfifo_recenter()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xe000,14,15,__ERR)
#define wrc_test_phfifo_recenter(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xe000,0x0002,1,wr_val)
#define rdc_test_ext_rmt_lpbk_en()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xe000,15,15,__ERR)
#define wrc_test_ext_rmt_lpbk_en(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xe000,0x0001,0,wr_val)
#define rdc_test_i20_prbs_gen_mode_sel()                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xe001,1,13,__ERR)
#define wrc_test_i20_prbs_gen_mode_sel(wr_val)                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xe001,0x7000,12,wr_val)
#define rdc_test_i20_prbs_gen_err_ins()                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xe001,5,15,__ERR)
#define wrc_test_i20_prbs_gen_err_ins(wr_val)                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xe001,0x0400,10,wr_val)
#define rdc_test_i20_prbs_gen_inv()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xe001,6,15,__ERR)
#define wrc_test_i20_prbs_gen_inv(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xe001,0x0200,9,wr_val)
#define rdc_test_i20_prbs_gen_en()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xe001,7,15,__ERR)
#define wrc_test_i20_prbs_gen_en(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xe001,0x0100,8,wr_val)
#define rdc_test_i20_phfifo_err_lh_clr()                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xe001,11,15,__ERR)
#define wrc_test_i20_phfifo_err_lh_clr(wr_val)                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xe001,0x0010,4,wr_val)
#define rdc_test_i20_phfifo_auto_recenter_en()                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xe001,13,15,__ERR)
#define wrc_test_i20_phfifo_auto_recenter_en(wr_val)            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xe001,0x0004,2,wr_val)
#define rdc_test_i20_phfifo_recenter()                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xe001,14,15,__ERR)
#define wrc_test_i20_phfifo_recenter(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xe001,0x0002,1,wr_val)
#define rdc_test_i20_ext_rmt_lpbk_en()                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xe001,15,15,__ERR)
#define wrc_test_i20_ext_rmt_lpbk_en(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xe001,0x0001,0,wr_val)
#define rdc_test_i20_sta_phfifo_err()                           _falcon16_tsc_pmd_rde_field_byte(sa__, 0xe002,14,15,__ERR)
#define rdc_test_sta_phfifo_err()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xe002,15,15,__ERR)
#define rd_prbs_chk_burst_err_cnt_en()                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd161,0,15,__ERR)
#define wr_prbs_chk_burst_err_cnt_en(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd161,0x8000,15,wr_val)
#define rd_prbs_chk_clk_en_frc_on()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd161,4,15,__ERR)
#define wr_prbs_chk_clk_en_frc_on(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd161,0x0800,11,wr_val)
#define rd_trnsum_error_count_en()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd161,5,15,__ERR)
#define wr_trnsum_error_count_en(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd161,0x0400,10,wr_val)
#define rd_prbs_chk_err_cnt_burst_mode()                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd161,6,15,__ERR)
#define wr_prbs_chk_err_cnt_burst_mode(wr_val)                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd161,0x0200,9,wr_val)
#define rd_prbs_burst_len_chk_en()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd161,7,15,__ERR)
#define wr_prbs_burst_len_chk_en(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd161,0x0100,8,wr_val)
#define rd_prbs_chk_en_auto_mode()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd161,8,15,__ERR)
#define wr_prbs_chk_en_auto_mode(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd161,0x0080,7,wr_val)
#define rd_prbs_chk_mode()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd161,9,14,__ERR)
#define wr_prbs_chk_mode(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd161,0x0060,5,wr_val)
#define rd_prbs_chk_inv()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd161,11,15,__ERR)
#define wr_prbs_chk_inv(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd161,0x0010,4,wr_val)
#define rd_prbs_chk_mode_sel()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd161,12,13,__ERR)
#define wr_prbs_chk_mode_sel(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd161,0x000e,1,wr_val)
#define rd_prbs_chk_en()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd161,15,15,__ERR)
#define wr_prbs_chk_en(wr_val)                                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd161,0x0001,0,wr_val)
#define rd_prbs_chk_lock_cnt()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd160,11,11,__ERR)
#define wr_prbs_chk_lock_cnt(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd160,0x001f,0,wr_val)
#define rd_prbs_chk_ool_cnt()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd160,3,11,__ERR)
#define wr_prbs_chk_ool_cnt(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd160,0x1f00,8,wr_val)
#define rd_dig_lpbk_pd_bias_en()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd162,12,15,__ERR)
#define wr_dig_lpbk_pd_bias_en(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd162,0x0008,3,wr_val)
#define rd_dig_lpbk_pd_mode()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd162,14,15,__ERR)
#define wr_dig_lpbk_pd_mode(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd162,0x0002,1,wr_val)
#define rd_dig_lpbk_en()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd162,15,15,__ERR)
#define wr_dig_lpbk_en(wr_val)                                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd162,0x0001,0,wr_val)
#define rd_tlb_rx_diff_dec_en()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd163,12,15,__ERR)
#define wr_tlb_rx_diff_dec_en(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd163,0x0008,3,wr_val)
#define rd_dbg_mask_dig_lpbk_en()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd163,13,15,__ERR)
#define wr_dbg_mask_dig_lpbk_en(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd163,0x0004,2,wr_val)
#define rd_rx_pmd_dp_invert()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd163,15,15,__ERR)
#define wr_rx_pmd_dp_invert(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd163,0x0001,0,wr_val)
#define rd_prbs_chk_en_timeout()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd164,3,11,__ERR)
#define wr_prbs_chk_en_timeout(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd164,0x1f00,8,wr_val)
#define rd_prbs_chk_en_timer_mode()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd164,14,14,__ERR)
#define wr_prbs_chk_en_timer_mode(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd164,0x0003,0,wr_val)
#define rd_dig_lpbk_pd_early_ind()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd168,14,15,__ERR)
#define rd_dig_lpbk_pd_late_ind()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd168,15,15,__ERR)
#define rd_prbs_chk_err_cnt_no_clr()                            _falcon16_tsc_pmd_rde_field(sa__, 0xd169,0,1,__ERR)
#define rd_prbs_chk_lock()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd169,15,15,__ERR)
#define rd_prbs_chk_lock_lost_lh()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd16a,0,15,__ERR)
#define rd_prbs_chk_err_cnt_msb()                               _falcon16_tsc_pmd_rde_field(sa__, 0xd16a,1,1,__ERR)
#define rd_prbs_chk_err_cnt_lsb()                               _falcon16_tsc_pmd_rde_reg(sa__, 0xd16b,__ERR)
#define rd_pmd_rx_lock()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd16c,15,15,__ERR)
#define rd_pmd_rx_lock_change()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd16c,14,15,__ERR)
#define rd_dbg_pmd_rx_lock()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd166,15,15,__ERR)
#define rd_dbg_pmd_rx_lock_change()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd166,14,15,__ERR)
#define rd_uc_pmd_rx_lock()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd167,15,15,__ERR)
#define rd_uc_pmd_rx_lock_change()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd167,14,15,__ERR)
#define rd_prbs_burst_err_length_status()                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd16d,10,10,__ERR)
#define rd_max_prbs_burst_err_length_status()                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd16e,10,10,__ERR)
#define rd_prbs_chk_burst_err_cnt()                             _falcon16_tsc_pmd_rde_field(sa__, 0xd165,6,6,__ERR)
#define rd_patt_gen_start_pos()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd170,0,12,__ERR)
#define wr_patt_gen_start_pos(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd170,0xf000,12,wr_val)
#define rd_patt_gen_stop_pos()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd170,4,12,__ERR)
#define wr_patt_gen_stop_pos(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd170,0x0f00,8,wr_val)
#define rd_patt_gen_en()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd170,15,15,__ERR)
#define wr_patt_gen_en(wr_val)                                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd170,0x0001,0,wr_val)
#define rd_prbs_gen_err_ins()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd171,10,15,__ERR)
#define wr_prbs_gen_err_ins(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd171,0x0020,5,wr_val)
#define rd_prbs_gen_inv()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd171,11,15,__ERR)
#define wr_prbs_gen_inv(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd171,0x0010,4,wr_val)
#define rd_prbs_gen_mode_sel()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd171,12,13,__ERR)
#define wr_prbs_gen_mode_sel(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd171,0x000e,1,wr_val)
#define rd_prbs_gen_en()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd171,15,15,__ERR)
#define wr_prbs_gen_en(wr_val)                                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd171,0x0001,0,wr_val)
#define rd_rmt_lpbk_pd_frc_on()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd172,13,15,__ERR)
#define wr_rmt_lpbk_pd_frc_on(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd172,0x0004,2,wr_val)
#define rd_rmt_lpbk_pd_mode()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd172,14,15,__ERR)
#define wr_rmt_lpbk_pd_mode(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd172,0x0002,1,wr_val)
#define rd_rmt_lpbk_en()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd172,15,15,__ERR)
#define wr_rmt_lpbk_en(wr_val)                                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd172,0x0001,0,wr_val)
#define rd_tlb_tx_diff_enc_en()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd173,12,15,__ERR)
#define wr_tlb_tx_diff_enc_en(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd173,0x0008,3,wr_val)
#define rd_tx_mux_sel_order()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd173,13,15,__ERR)
#define wr_tx_mux_sel_order(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd173,0x0004,2,wr_val)
#define rd_tx_pcs_native_ana_frmt_en()                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd173,14,15,__ERR)
#define wr_tx_pcs_native_ana_frmt_en(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd173,0x0002,1,wr_val)
#define rd_tx_pmd_dp_invert()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd173,15,15,__ERR)
#define wr_tx_pmd_dp_invert(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd173,0x0001,0,wr_val)
#define rd_rmt_lpbk_pd_early_ind()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd178,14,15,__ERR)
#define rd_rmt_lpbk_pd_late_ind()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd178,15,15,__ERR)
#define rd_afe_tx_reset_deassert()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1a1,0,15,__ERR)
#define wr_afe_tx_reset_deassert(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1a1,0x8000,15,wr_val)
#define rd_ln_tx_s_pwrdn()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1a1,15,15,__ERR)
#define wr_ln_tx_s_pwrdn(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1a1,0x0001,0,wr_val)
#define rd_ln_tclk20_s_clkgate_frc_on()                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1a7,10,15,__ERR)
#define wr_ln_tclk20_s_clkgate_frc_on(wr_val)                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1a7,0x0020,5,wr_val)
#define rd_pmd_tx_clk_vld_frc_val()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1a7,11,15,__ERR)
#define wr_pmd_tx_clk_vld_frc_val(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1a7,0x0010,4,wr_val)
#define rd_pmd_tx_clk_vld_frc()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1a7,12,15,__ERR)
#define wr_pmd_tx_clk_vld_frc(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1a7,0x0008,3,wr_val)
#define rd_ln_tx_s_comclk_frc_on()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1a7,13,15,__ERR)
#define wr_ln_tx_s_comclk_frc_on(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1a7,0x0004,2,wr_val)
#define rd_ln_tx_s_comclk_sel()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1a7,14,15,__ERR)
#define wr_ln_tx_s_comclk_sel(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1a7,0x0002,1,wr_val)
#define rd_ln_tx_s_clkgate_frc_on()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1a7,15,15,__ERR)
#define wr_ln_tx_s_clkgate_frc_on(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1a7,0x0001,0,wr_val)
#define rd_ln_tx_dp_s_rstb()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1a4,14,15,__ERR)
#define wr_ln_tx_dp_s_rstb(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1a4,0x0002,1,wr_val)
#define rd_ln_tx_s_rstb()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1a4,15,15,__ERR)
#define wr_ln_tx_s_rstb(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1a4,0x0001,0,wr_val)
#define rd_afe_tx_reset_frc_val()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1a2,12,15,__ERR)
#define wr_afe_tx_reset_frc_val(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1a2,0x0008,3,wr_val)
#define rd_afe_tx_reset_frc()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1a2,13,15,__ERR)
#define wr_afe_tx_reset_frc(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1a2,0x0004,2,wr_val)
#define rd_afe_tx_pwrdn_frc_val()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1a2,14,15,__ERR)
#define wr_afe_tx_pwrdn_frc_val(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1a2,0x0002,1,wr_val)
#define rd_afe_tx_pwrdn_frc()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1a2,15,15,__ERR)
#define wr_afe_tx_pwrdn_frc(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1a2,0x0001,0,wr_val)
#define rd_pmd_ln_tx_h_pwrdn_pkill()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1a3,15,15,__ERR)
#define wr_pmd_ln_tx_h_pwrdn_pkill(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1a3,0x0001,0,wr_val)
#define rd_afe_tx_reset()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1ac,14,15,__ERR)
#define rd_afe_tx_pwrdn()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1ac,15,15,__ERR)
#define rd_tx_pi_loop_filter_stable()                           _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1ad,15,15,__ERR)
#define wr_tx_pi_loop_filter_stable(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1ad,0x0001,0,wr_val)
#define rd_txfir_main()                                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd130,9,9,__ERR)
#define wr_txfir_main(wr_val)                                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd130,0x007f,0,wr_val)
#define rd_txfir_pre()                                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd131,3,11,__ERR)
#define wr_txfir_pre(wr_val)                                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd131,0x1f00,8,wr_val)
#define rd_txfir_sign_post1()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd131,9,15,__ERR)
#define wr_txfir_sign_post1(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd131,0x0040,6,wr_val)
#define rd_txfir_post1()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd131,10,10,__ERR)
#define wr_txfir_post1(wr_val)                                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd131,0x003f,0,wr_val)
#define rd_txfir_sign_post3()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd132,4,15,__ERR)
#define wr_txfir_sign_post3(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd132,0x0800,11,wr_val)
#define rd_txfir_post3()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd132,5,13,__ERR)
#define wr_txfir_post3(wr_val)                                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd132,0x0700,8,wr_val)
#define rd_txfir_sign_post2()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd132,11,15,__ERR)
#define wr_txfir_sign_post2(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd132,0x0010,4,wr_val)
#define rd_txfir_post2()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd132,12,12,__ERR)
#define wr_txfir_post2(wr_val)                                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd132,0x000f,0,wr_val)
#define rd_txfir_rpara()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd133,9,9,__ERR)
#define wr_txfir_rpara(wr_val)                                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd133,0x007f,0,wr_val)
#define rd_txfir_tap_load()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd134,15,15,__ERR)
#define wr_txfir_tap_load(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd134,0x0001,0,wr_val)
#define rd_tx_eee_alert_en()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd13a,0,15,__ERR)
#define wr_tx_eee_alert_en(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd13a,0x8000,15,wr_val)
#define rd_tx_eee_quiet_en()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd13a,1,15,__ERR)
#define wr_tx_eee_quiet_en(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd13a,0x4000,14,wr_val)
#define rd_tx_disable_timer_ctrl()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd13a,6,10,__ERR)
#define wr_tx_disable_timer_ctrl(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd13a,0x03f0,4,wr_val)
#define rd_pmd_tx_disable_pkill()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd13a,12,15,__ERR)
#define wr_pmd_tx_disable_pkill(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd13a,0x0008,3,wr_val)
#define rd_dp_reset_tx_disable_dis()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd13a,13,15,__ERR)
#define wr_dp_reset_tx_disable_dis(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd13a,0x0004,2,wr_val)
#define rd_tx_disable_trigger()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd13a,14,15,__ERR)
#define wr_tx_disable_trigger(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd13a,0x0002,1,wr_val)
#define rd_micro_tx_disable()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd13a,15,15,__ERR)
#define wr_micro_tx_disable(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd13a,0x0001,0,wr_val)
#define rd_convert_taps_to_afe_error()                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd13b,9,15,__ERR)
#define wr_convert_taps_to_afe_error(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd13b,0x0040,6,wr_val)
#define rd_convert_taps_to_afe_int_en()                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd13b,10,15,__ERR)
#define wr_convert_taps_to_afe_int_en(wr_val)                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd13b,0x0020,5,wr_val)
#define rd_convert_taps_to_afe()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd13b,11,15,__ERR)
#define wr_convert_taps_to_afe(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd13b,0x0010,4,wr_val)
#define rd_tx_disable_output_sel()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd13b,12,14,__ERR)
#define wr_tx_disable_output_sel(wr_val)                        _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd13b,0x000c,2,wr_val)
#define rd_sdk_tx_disable()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd13b,15,15,__ERR)
#define wr_sdk_tx_disable(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd13b,0x0001,0,wr_val)
#define rd_tx_elec_idle_status()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd13c,14,15,__ERR)
#define rd_tx_disable_status()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd13c,15,15,__ERR)
#define rd_auto_pcs20bit_selpath_tx_dis()                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd13d,14,15,__ERR)
#define wr_auto_pcs20bit_selpath_tx_dis(wr_val)                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd13d,0x0002,1,wr_val)
#define rd_pcs20bit_selpath_tx()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd13d,15,15,__ERR)
#define wr_pcs20bit_selpath_tx(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd13d,0x0001,0,wr_val)
#define rd_tx_pi_en()                                           _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a0,15,15,__ERR)
#define wr_tx_pi_en(wr_val)                                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a0,0x0001,0,wr_val)
#define rd_tx_pi_jitter_filter_en()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a0,14,15,__ERR)
#define wr_tx_pi_jitter_filter_en(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a0,0x0002,1,wr_val)
#define rd_tx_pi_ext_ctrl_en()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a0,13,15,__ERR)
#define wr_tx_pi_ext_ctrl_en(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a0,0x0004,2,wr_val)
#define rd_tx_pi_freq_override_en()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a0,12,15,__ERR)
#define wr_tx_pi_freq_override_en(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a0,0x0008,3,wr_val)
#define rd_tx_pi_sj_gen_en()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a0,11,15,__ERR)
#define wr_tx_pi_sj_gen_en(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a0,0x0010,4,wr_val)
#define rd_tx_pi_ssc_gen_en()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a0,10,15,__ERR)
#define wr_tx_pi_ssc_gen_en(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a0,0x0020,5,wr_val)
#define rd_tx_pi_jit_ssc_freq_mode()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a0,9,15,__ERR)
#define wr_tx_pi_jit_ssc_freq_mode(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a0,0x0040,6,wr_val)
#define rd_tx_pi_second_order_loop_en()                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a0,8,15,__ERR)
#define wr_tx_pi_second_order_loop_en(wr_val)                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a0,0x0080,7,wr_val)
#define rd_tx_pi_first_order_bwsel_integ()                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a0,6,14,__ERR)
#define wr_tx_pi_first_order_bwsel_integ(wr_val)                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a0,0x0300,8,wr_val)
#define rd_tx_pi_second_order_bwsel_integ()                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a0,4,14,__ERR)
#define wr_tx_pi_second_order_bwsel_integ(wr_val)               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a0,0x0c00,10,wr_val)
#define rd_tx_pi_ext_phase_bwsel_integ()                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a0,1,13,__ERR)
#define wr_tx_pi_ext_phase_bwsel_integ(wr_val)                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a0,0x7000,12,wr_val)
#define rd_tx_pi_freq_override_val()                            _falcon16_tsc_pmd_rde_field_signed(sa__, 0xd0a1,1,1,__ERR)
#define wr_tx_pi_freq_override_val(wr_val)                      falcon16_tsc_pmd_mwr_reg(sa__, 0xd0a1,0x7fff,0,wr_val)
#define rd_tx_pi_jit_freq_idx()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a2,10,10,__ERR)
#define wr_tx_pi_jit_freq_idx(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a2,0x003f,0,wr_val)
#define rd_tx_pi_jit_amp()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a2,2,10,__ERR)
#define wr_tx_pi_jit_amp(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a2,0x3f00,8,wr_val)
#define rd_tx_pi_phase_override()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a3,15,15,__ERR)
#define wr_tx_pi_phase_override(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a3,0x0001,0,wr_val)
#define rd_tx_pi_phase_strobe()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a3,14,15,__ERR)
#define wr_tx_pi_phase_strobe(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a3,0x0002,1,wr_val)
#define rd_tx_pi_phase_step_dir()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a3,13,15,__ERR)
#define wr_tx_pi_phase_step_dir(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a3,0x0004,2,wr_val)
#define rd_tx_pi_phase_invert()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a3,11,15,__ERR)
#define wr_tx_pi_phase_invert(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a3,0x0010,4,wr_val)
#define rd_tx_pi_phase_step_num()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a3,4,12,__ERR)
#define wr_tx_pi_phase_step_num(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a3,0x0f00,8,wr_val)
#define rd_tx_pi_frz_frc()                                      _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a4,15,15,__ERR)
#define wr_tx_pi_frz_frc(wr_val)                                _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a4,0x0001,0,wr_val)
#define rd_tx_pi_frz_frc_val()                                  _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a4,14,15,__ERR)
#define wr_tx_pi_frz_frc_val(wr_val)                            _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a4,0x0002,1,wr_val)
#define rd_tx_pi_frz_mode()                                     _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a4,13,15,__ERR)
#define wr_tx_pi_frz_mode(wr_val)                               _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a4,0x0004,2,wr_val)
#define rd_tx_pi_reset_code_dbg()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a4,12,15,__ERR)
#define wr_tx_pi_reset_code_dbg(wr_val)                         _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a4,0x0008,3,wr_val)
#define rd_tx_pi_hs_fifo_phserr_invert()                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a5,14,15,__ERR)
#define wr_tx_pi_hs_fifo_phserr_invert(wr_val)                  _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a5,0x0002,1,wr_val)
#define rd_tx_pi_repeater_mode_en()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a5,13,15,__ERR)
#define wr_tx_pi_repeater_mode_en(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a5,0x0004,2,wr_val)
#define rd_tx_pi_ext_pd_sel()                                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a5,12,15,__ERR)
#define wr_tx_pi_ext_pd_sel(wr_val)                             _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a5,0x0008,3,wr_val)
#define rd_afe_tx_fifo_resetb()                                 _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a5,7,15,__ERR)
#define wr_afe_tx_fifo_resetb(wr_val)                           _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a5,0x0100,8,wr_val)
#define rd_afe_tx_fifo_resetb_frc()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a5,6,15,__ERR)
#define wr_afe_tx_fifo_resetb_frc(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a5,0x0200,9,wr_val)
#define rd_tx_pi_pd_bypass_flt()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a5,5,15,__ERR)
#define wr_tx_pi_pd_bypass_flt(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a5,0x0400,10,wr_val)
#define rd_tx_pi_pd_bypass_vco()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0a5,4,15,__ERR)
#define wr_tx_pi_pd_bypass_vco(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd0a5,0x0800,11,wr_val)
#define rd_tx_pi_phase_cntr()                                   _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd0a8,9,9,__ERR)
#define rd_tx_pi_integ1_reg()                                   _falcon16_tsc_pmd_rde_field_signed(sa__, 0xd0a9,2,2,__ERR)
#define rd_tx_pi_integ2_reg()                                   _falcon16_tsc_pmd_rde_field_signed(sa__, 0xd0aa,1,1,__ERR)
#define rd_tx_pi_phase_err()                                    _falcon16_tsc_pmd_rde_field_signed_byte(sa__, 0xd0ab,10,10,__ERR)
#define rd_st_afe_tx_fifo_resetb()                              _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0ac,14,15,__ERR)
#define rd_tx_pi_hs_fifo_phserr()                               _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0ac,15,15,__ERR)
#define rd_tx_fifo_ovfb_fall_edge_lh()                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0ad,14,15,__ERR)
#define rd_tx_fifo_ovfb()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd0ad,15,15,__ERR)
#define rd_tx_osr_mode_frc()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1c0,0,15,__ERR)
#define wr_tx_osr_mode_frc(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1c0,0x8000,15,wr_val)
#define rd_tx_osr_mode_frc_val()                                _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1c0,12,12,__ERR)
#define wr_tx_osr_mode_frc_val(wr_val)                          _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1c0,0x000f,0,wr_val)
#define rd_tx_ln_dp_s_rstb()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1c1,15,15,__ERR)
#define wr_tx_ln_dp_s_rstb(wr_val)                              _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1c1,0x0001,0,wr_val)
#define rd_tx_ln_s_rstb()                                       _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1ce,15,15,__ERR)
#define wr_tx_ln_s_rstb(wr_val)                                 _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1ce,0x0001,0,wr_val)
#define rd_pmd_ln_tx_dp_h_rstb_pkill()                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1c3,14,15,__ERR)
#define wr_pmd_ln_tx_dp_h_rstb_pkill(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1c3,0x0002,1,wr_val)
#define rd_pmd_ln_tx_h_rstb_pkill()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1c3,15,15,__ERR)
#define wr_pmd_ln_tx_h_rstb_pkill(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1c3,0x0001,0,wr_val)
#define rd_tx_uc_ack_lane_dp_reset()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1c5,14,15,__ERR)
#define wr_tx_uc_ack_lane_dp_reset(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1c5,0x0002,1,wr_val)
#define rd_tx_uc_ack_lane_cfg_done()                            _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1c5,15,15,__ERR)
#define wr_tx_uc_ack_lane_cfg_done(wr_val)                      _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1c5,0x0001,0,wr_val)
#define rd_tx_lane_dp_reset_state()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1c9,13,13,__ERR)
#define rd_tx_lane_reg_reset_occurred()                         _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1c6,15,15,__ERR)
#define wr_tx_lane_reg_reset_occurred(wr_val)                   _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1c6,0x0001,0,wr_val)
#define rd_tx_multicast_mask_control()                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1ca,15,15,__ERR)
#define wr_tx_multicast_mask_control(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd1ca,0x0001,0,wr_val)
#define rd_tx_multicast_mask_control_status()                   _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1cb,11,15,__ERR)
#define rd_tx_osr_mode()                                        _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1cb,12,12,__ERR)
#define rd_tx_osr_mode_pin()                                    _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd1cc,12,12,__ERR)
#define rdc_txcom_pre_tap_alert_val()                           _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd150,3,11,__ERR)
#define wrc_txcom_pre_tap_alert_val(wr_val)                     _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd150,0x1f00,8,wr_val)
#define rdc_txcom_post_tap_alert_val()                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd150,10,10,__ERR)
#define wrc_txcom_post_tap_alert_val(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd150,0x003f,0,wr_val)
#define rdc_txcom_rpara_alert_val()                             _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd151,1,9,__ERR)
#define wrc_txcom_rpara_alert_val(wr_val)                       _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd151,0x7f00,8,wr_val)
#define rdc_txcom_main_tap_alert_val()                          _falcon16_tsc_pmd_rde_field_byte(sa__, 0xd151,9,9,__ERR)
#define wrc_txcom_main_tap_alert_val(wr_val)                    _falcon16_tsc_pmd_mwr_reg_byte(sa__, 0xd151,0x007f,0,wr_val)
#define rdc_txcom_cl93n72_max_wait_timer_period()               _falcon16_tsc_pmd_rde_reg(sa__, 0xd152,__ERR)
#define wrc_txcom_cl93n72_max_wait_timer_period(wr_val)         falcon16_tsc_pmd_wr_reg(sa__, 0xd152,wr_val)
#define rdc_txcom_cl93n72_wait_cntr_limit()                     _falcon16_tsc_pmd_rde_field(sa__, 0xd153,7,7,__ERR)
#define wrc_txcom_cl93n72_wait_cntr_limit(wr_val)               falcon16_tsc_pmd_mwr_reg(sa__, 0xd153,0x01ff,0,wr_val)
#define rdc_txcom_cl93n72_max_wait_timer_period_2ndset()        _falcon16_tsc_pmd_rde_reg(sa__, 0xd154,__ERR)
#define wrc_txcom_cl93n72_max_wait_timer_period_2ndset(wr_val)  falcon16_tsc_pmd_wr_reg(sa__, 0xd154,wr_val)
#define rdc_txcom_cl93n72_wait_cntr_limit_2ndset()              _falcon16_tsc_pmd_rde_field(sa__, 0xd155,7,7,__ERR)
#define wrc_txcom_cl93n72_wait_cntr_limit_2ndset(wr_val)        falcon16_tsc_pmd_mwr_reg(sa__, 0xd155,0x01ff,0,wr_val)

#define reg_rdc_AMS_COM_PLL_CONTROL_0()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd110,__ERR)
#define reg_wrc_AMS_COM_PLL_CONTROL_0(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd110,wr_val)
#define reg_rdc_AMS_COM_PLL_CONTROL_1()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd111,__ERR)
#define reg_wrc_AMS_COM_PLL_CONTROL_1(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd111,wr_val)
#define reg_rdc_AMS_COM_PLL_CONTROL_2()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd112,__ERR)
#define reg_wrc_AMS_COM_PLL_CONTROL_2(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd112,wr_val)
#define reg_rdc_AMS_COM_PLL_CONTROL_3()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd113,__ERR)
#define reg_wrc_AMS_COM_PLL_CONTROL_3(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd113,wr_val)
#define reg_rdc_AMS_COM_PLL_CONTROL_4()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd114,__ERR)
#define reg_wrc_AMS_COM_PLL_CONTROL_4(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd114,wr_val)
#define reg_rdc_AMS_COM_PLL_CONTROL_5()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd115,__ERR)
#define reg_wrc_AMS_COM_PLL_CONTROL_5(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd115,wr_val)
#define reg_rdc_AMS_COM_PLL_CONTROL_6()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd116,__ERR)
#define reg_wrc_AMS_COM_PLL_CONTROL_6(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd116,wr_val)
#define reg_rdc_AMS_COM_PLL_CONTROL_7()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd117,__ERR)
#define reg_wrc_AMS_COM_PLL_CONTROL_7(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd117,wr_val)
#define reg_rdc_AMS_COM_PLL_CONTROL_8()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd118,__ERR)
#define reg_wrc_AMS_COM_PLL_CONTROL_8(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd118,wr_val)
#define reg_rdc_AMS_COM_PLL_CONTROL_9()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd119,__ERR)
#define reg_wrc_AMS_COM_PLL_CONTROL_9(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd119,wr_val)
#define reg_rdc_AMS_COM_PLL_INTCTRL()                                                  _falcon16_tsc_pmd_rde_reg(sa__, 0xd11b,__ERR)
#define reg_wrc_AMS_COM_PLL_INTCTRL(wr_val)                                            falcon16_tsc_pmd_wr_reg(sa__, 0xd11b,wr_val)
#define reg_rdc_AMS_COM_PLL_STATUS()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd11c,__ERR)
#define reg_wrc_AMS_COM_PLL_STATUS(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd11c,wr_val)
#define reg_rd_AMS_RX_RXCONTROL_0()                                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd0c0,__ERR)
#define reg_wr_AMS_RX_RXCONTROL_0(wr_val)                                              falcon16_tsc_pmd_wr_reg(sa__, 0xd0c0,wr_val)
#define reg_rd_AMS_RX_RXCONTROL_1()                                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd0c1,__ERR)
#define reg_wr_AMS_RX_RXCONTROL_1(wr_val)                                              falcon16_tsc_pmd_wr_reg(sa__, 0xd0c1,wr_val)
#define reg_rd_AMS_RX_RXCONTROL_2()                                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd0c2,__ERR)
#define reg_wr_AMS_RX_RXCONTROL_2(wr_val)                                              falcon16_tsc_pmd_wr_reg(sa__, 0xd0c2,wr_val)
#define reg_rd_AMS_RX_RXCONTROL_3()                                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd0c3,__ERR)
#define reg_wr_AMS_RX_RXCONTROL_3(wr_val)                                              falcon16_tsc_pmd_wr_reg(sa__, 0xd0c3,wr_val)
#define reg_rd_AMS_RX_RXCONTROL_4()                                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd0c4,__ERR)
#define reg_wr_AMS_RX_RXCONTROL_4(wr_val)                                              falcon16_tsc_pmd_wr_reg(sa__, 0xd0c4,wr_val)
#define reg_rd_AMS_RX_RXCONTROL_5()                                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd0c5,__ERR)
#define reg_wr_AMS_RX_RXCONTROL_5(wr_val)                                              falcon16_tsc_pmd_wr_reg(sa__, 0xd0c5,wr_val)
#define reg_rd_AMS_RX_RXCONTROL_6()                                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd0c6,__ERR)
#define reg_wr_AMS_RX_RXCONTROL_6(wr_val)                                              falcon16_tsc_pmd_wr_reg(sa__, 0xd0c6,wr_val)
#define reg_rd_AMS_RX_RXCONTROL_7()                                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd0c7,__ERR)
#define reg_wr_AMS_RX_RXCONTROL_7(wr_val)                                              falcon16_tsc_pmd_wr_reg(sa__, 0xd0c7,wr_val)
#define reg_rd_AMS_RX_RXCONTROL_8()                                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd0c8,__ERR)
#define reg_wr_AMS_RX_RXCONTROL_8(wr_val)                                              falcon16_tsc_pmd_wr_reg(sa__, 0xd0c8,wr_val)
#define reg_rd_AMS_RX_RXCONTROL_9()                                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd0c9,__ERR)
#define reg_wr_AMS_RX_RXCONTROL_9(wr_val)                                              falcon16_tsc_pmd_wr_reg(sa__, 0xd0c9,wr_val)
#define reg_rd_AMS_RX_RXSTATUS()                                                       _falcon16_tsc_pmd_rde_reg(sa__, 0xd0cb,__ERR)
#define reg_wr_AMS_RX_RXSTATUS(wr_val)                                                 falcon16_tsc_pmd_wr_reg(sa__, 0xd0cb,wr_val)
#define reg_rd_AMS_TX_TXCONTROL_0()                                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd0d0,__ERR)
#define reg_wr_AMS_TX_TXCONTROL_0(wr_val)                                              falcon16_tsc_pmd_wr_reg(sa__, 0xd0d0,wr_val)
#define reg_rd_AMS_TX_TXCONTROL_1()                                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd0d1,__ERR)
#define reg_wr_AMS_TX_TXCONTROL_1(wr_val)                                              falcon16_tsc_pmd_wr_reg(sa__, 0xd0d1,wr_val)
#define reg_rd_AMS_TX_TXCONTROL_2()                                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd0d2,__ERR)
#define reg_wr_AMS_TX_TXCONTROL_2(wr_val)                                              falcon16_tsc_pmd_wr_reg(sa__, 0xd0d2,wr_val)
#define reg_rd_AMS_TX_TXCONTROL_3()                                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd0d3,__ERR)
#define reg_wr_AMS_TX_TXCONTROL_3(wr_val)                                              falcon16_tsc_pmd_wr_reg(sa__, 0xd0d3,wr_val)
#define reg_rd_AMS_TX_TXINTCTRL()                                                      _falcon16_tsc_pmd_rde_reg(sa__, 0xd0d8,__ERR)
#define reg_wr_AMS_TX_TXINTCTRL(wr_val)                                                falcon16_tsc_pmd_wr_reg(sa__, 0xd0d8,wr_val)
#define reg_rd_AMS_TX_TXSTATUS()                                                       _falcon16_tsc_pmd_rde_reg(sa__, 0xd0d9,__ERR)
#define reg_wr_AMS_TX_TXSTATUS(wr_val)                                                 falcon16_tsc_pmd_wr_reg(sa__, 0xd0d9,wr_val)
#define reg_rd_CL93N72_IEEE_RX_CL93N72IR_BASE_R_LP_COEFF_UPDATE_REGISTER_152()         _falcon16_tsc_pmd_rde_reg(sa__, 0x0098,__ERR)
#define reg_wr_CL93N72_IEEE_RX_CL93N72IR_BASE_R_LP_COEFF_UPDATE_REGISTER_152(wr_val)   falcon16_tsc_pmd_wr_reg(sa__, 0x0098,wr_val)
#define reg_rd_CL93N72_IEEE_RX_CL93N72IR_BASE_R_LP_STATUS_REPORT_REGISTER_153()        _falcon16_tsc_pmd_rde_reg(sa__, 0x0099,__ERR)
#define reg_wr_CL93N72_IEEE_RX_CL93N72IR_BASE_R_LP_STATUS_REPORT_REGISTER_153(wr_val)  falcon16_tsc_pmd_wr_reg(sa__, 0x0099,wr_val)
#define reg_rd_CL93N72_IEEE_TX_CL93N72IT_BASE_R_PMD_CONTROL_REGISTER_150()             _falcon16_tsc_pmd_rde_reg(sa__, 0x0096,__ERR)
#define reg_wr_CL93N72_IEEE_TX_CL93N72IT_BASE_R_PMD_CONTROL_REGISTER_150(wr_val)       falcon16_tsc_pmd_wr_reg(sa__, 0x0096,wr_val)
#define reg_rd_CL93N72_IEEE_TX_CL93N72IT_BASE_R_PMD_STATUS_REGISTER_151()              _falcon16_tsc_pmd_rde_reg(sa__, 0x0097,__ERR)
#define reg_wr_CL93N72_IEEE_TX_CL93N72IT_BASE_R_PMD_STATUS_REGISTER_151(wr_val)        falcon16_tsc_pmd_wr_reg(sa__, 0x0097,wr_val)
#define reg_rd_CL93N72_IEEE_TX_CL93N72IT_BASE_R_LD_COEFF_UPDATE_REGISTER_154()         _falcon16_tsc_pmd_rde_reg(sa__, 0x009a,__ERR)
#define reg_wr_CL93N72_IEEE_TX_CL93N72IT_BASE_R_LD_COEFF_UPDATE_REGISTER_154(wr_val)   falcon16_tsc_pmd_wr_reg(sa__, 0x009a,wr_val)
#define reg_rd_CL93N72_IEEE_TX_CL93N72IT_BASE_R_LD_STATUS_REPORT_REGISTER_155()        _falcon16_tsc_pmd_rde_reg(sa__, 0x009b,__ERR)
#define reg_wr_CL93N72_IEEE_TX_CL93N72IT_BASE_R_LD_STATUS_REPORT_REGISTER_155(wr_val)  falcon16_tsc_pmd_wr_reg(sa__, 0x009b,wr_val)
#define reg_rd_CL93N72_USER_RX_CL93N72UR_CONTROL0_REGISTER()                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd080,__ERR)
#define reg_wr_CL93N72_USER_RX_CL93N72UR_CONTROL0_REGISTER(wr_val)                     falcon16_tsc_pmd_wr_reg(sa__, 0xd080,wr_val)
#define reg_rd_CL93N72_USER_RX_CL93N72UR_CONTROL1_REGISTER()                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd081,__ERR)
#define reg_wr_CL93N72_USER_RX_CL93N72UR_CONTROL1_REGISTER(wr_val)                     falcon16_tsc_pmd_wr_reg(sa__, 0xd081,wr_val)
#define reg_rd_CL93N72_USER_RX_CL93N72UR_CONTROL2_REGISTER()                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd082,__ERR)
#define reg_wr_CL93N72_USER_RX_CL93N72UR_CONTROL2_REGISTER(wr_val)                     falcon16_tsc_pmd_wr_reg(sa__, 0xd082,wr_val)
#define reg_rd_CL93N72_USER_RX_CL93N72UR_STATUS0_REGISTER()                            _falcon16_tsc_pmd_rde_reg(sa__, 0xd083,__ERR)
#define reg_wr_CL93N72_USER_RX_CL93N72UR_STATUS0_REGISTER(wr_val)                      falcon16_tsc_pmd_wr_reg(sa__, 0xd083,wr_val)
#define reg_rd_CL93N72_USER_RX_CL93N72UR_MICRO_INTERRUPT_CONTROL0_REGISTER()           _falcon16_tsc_pmd_rde_reg(sa__, 0xd084,__ERR)
#define reg_wr_CL93N72_USER_RX_CL93N72UR_MICRO_INTERRUPT_CONTROL0_REGISTER(wr_val)     falcon16_tsc_pmd_wr_reg(sa__, 0xd084,wr_val)
#define reg_rd_CL93N72_USER_RX_CL93N72UR_MICRO_STATUS0_REGISTER()                      _falcon16_tsc_pmd_rde_reg(sa__, 0xd085,__ERR)
#define reg_wr_CL93N72_USER_RX_CL93N72UR_MICRO_STATUS0_REGISTER(wr_val)                falcon16_tsc_pmd_wr_reg(sa__, 0xd085,wr_val)
#define reg_rd_CL93N72_USER_RX_CL93N72UR_MICRO_STATUS1_REGISTER()                      _falcon16_tsc_pmd_rde_reg(sa__, 0xd086,__ERR)
#define reg_wr_CL93N72_USER_RX_CL93N72UR_MICRO_STATUS1_REGISTER(wr_val)                falcon16_tsc_pmd_wr_reg(sa__, 0xd086,wr_val)
#define reg_rd_CL93N72_USER_TX_CL93N72UT_XMT_UPDATE_PAGE_REGISTER()                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd090,__ERR)
#define reg_wr_CL93N72_USER_TX_CL93N72UT_XMT_UPDATE_PAGE_REGISTER(wr_val)              falcon16_tsc_pmd_wr_reg(sa__, 0xd090,wr_val)
#define reg_rd_CL93N72_USER_TX_CL93N72UT_LD_XMT_STATUS_PAGE()                          _falcon16_tsc_pmd_rde_reg(sa__, 0xd091,__ERR)
#define reg_wr_CL93N72_USER_TX_CL93N72UT_LD_XMT_STATUS_PAGE(wr_val)                    falcon16_tsc_pmd_wr_reg(sa__, 0xd091,wr_val)
#define reg_rd_CL93N72_USER_TX_CL93N72UT_CONTROL0_REGISTER()                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd092,__ERR)
#define reg_wr_CL93N72_USER_TX_CL93N72UT_CONTROL0_REGISTER(wr_val)                     falcon16_tsc_pmd_wr_reg(sa__, 0xd092,wr_val)
#define reg_rd_CL93N72_USER_TX_CL93N72UT_CONTROL1_REGISTER()                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd093,__ERR)
#define reg_wr_CL93N72_USER_TX_CL93N72UT_CONTROL1_REGISTER(wr_val)                     falcon16_tsc_pmd_wr_reg(sa__, 0xd093,wr_val)
#define reg_rd_CL93N72_USER_TX_CL93N72UT_CONTROL2_REGISTER()                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd094,__ERR)
#define reg_wr_CL93N72_USER_TX_CL93N72UT_CONTROL2_REGISTER(wr_val)                     falcon16_tsc_pmd_wr_reg(sa__, 0xd094,wr_val)
#define reg_rd_CL93N72_USER_TX_CL93N72UT_CONTROL3_REGISTER()                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd095,__ERR)
#define reg_wr_CL93N72_USER_TX_CL93N72UT_CONTROL3_REGISTER(wr_val)                     falcon16_tsc_pmd_wr_reg(sa__, 0xd095,wr_val)
#define reg_rd_CL93N72_USER_TX_CL93N72UT_STATUS0_REGISTER()                            _falcon16_tsc_pmd_rde_reg(sa__, 0xd096,__ERR)
#define reg_wr_CL93N72_USER_TX_CL93N72UT_STATUS0_REGISTER(wr_val)                      falcon16_tsc_pmd_wr_reg(sa__, 0xd096,wr_val)
#define reg_rd_CL93N72_USER_TX_CL93N72UT_CONTROL4_REGISTER()                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd097,__ERR)
#define reg_wr_CL93N72_USER_TX_CL93N72UT_CONTROL4_REGISTER(wr_val)                     falcon16_tsc_pmd_wr_reg(sa__, 0xd097,wr_val)
#define reg_rdc_DIG_COM_B_LANE_ADDR_0()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd180,__ERR)
#define reg_wrc_DIG_COM_B_LANE_ADDR_0(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd180,wr_val)
#define reg_rdc_DIG_COM_B_LANE_ADDR_1()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd181,__ERR)
#define reg_wrc_DIG_COM_B_LANE_ADDR_1(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd181,wr_val)
#define reg_rdc_DIG_COM_B_LANE_ADDR_2()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd182,__ERR)
#define reg_wrc_DIG_COM_B_LANE_ADDR_2(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd182,wr_val)
#define reg_rdc_DIG_COM_B_LANE_ADDR_3()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd183,__ERR)
#define reg_wrc_DIG_COM_B_LANE_ADDR_3(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd183,wr_val)
#define reg_rdc_DIG_COM_REVID0()                                                       _falcon16_tsc_pmd_rde_reg(sa__, 0xd100,__ERR)
#define reg_wrc_DIG_COM_REVID0(wr_val)                                                 falcon16_tsc_pmd_wr_reg(sa__, 0xd100,wr_val)
#define reg_rdc_DIG_COM_REVID1()                                                       _falcon16_tsc_pmd_rde_reg(sa__, 0xd10a,__ERR)
#define reg_wrc_DIG_COM_REVID1(wr_val)                                                 falcon16_tsc_pmd_wr_reg(sa__, 0xd10a,wr_val)
#define reg_rdc_DIG_COM_REVID2()                                                       _falcon16_tsc_pmd_rde_reg(sa__, 0xd10e,__ERR)
#define reg_wrc_DIG_COM_REVID2(wr_val)                                                 falcon16_tsc_pmd_wr_reg(sa__, 0xd10e,wr_val)
#define reg_rdc_DIG_COM_RESET_CONTROL_PMD()                                            _falcon16_tsc_pmd_rde_reg(sa__, 0xd101,__ERR)
#define reg_wrc_DIG_COM_RESET_CONTROL_PMD(wr_val)                                      falcon16_tsc_pmd_wr_reg(sa__, 0xd101,wr_val)
#define reg_rdc_DIG_COM_RESET_CONTROL_CORE_DP()                                        _falcon16_tsc_pmd_rde_reg(sa__, 0xd102,__ERR)
#define reg_wrc_DIG_COM_RESET_CONTROL_CORE_DP(wr_val)                                  falcon16_tsc_pmd_wr_reg(sa__, 0xd102,wr_val)
#define reg_rdc_DIG_COM_MASKDATA_REG()                                                 _falcon16_tsc_pmd_rde_reg(sa__, 0xd103,__ERR)
#define reg_wrc_DIG_COM_MASKDATA_REG(wr_val)                                           falcon16_tsc_pmd_wr_reg(sa__, 0xd103,wr_val)
#define reg_rdc_DIG_COM_TOP_USER_CONTROL_0()                                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd104,__ERR)
#define reg_wrc_DIG_COM_TOP_USER_CONTROL_0(wr_val)                                     falcon16_tsc_pmd_wr_reg(sa__, 0xd104,wr_val)
#define reg_rdc_DIG_COM_UC_ACK_CORE_CONTROL()                                          _falcon16_tsc_pmd_rde_reg(sa__, 0xd105,__ERR)
#define reg_wrc_DIG_COM_UC_ACK_CORE_CONTROL(wr_val)                                    falcon16_tsc_pmd_wr_reg(sa__, 0xd105,wr_val)
#define reg_rdc_DIG_COM_CORE_DP_RESET_STATE_STATUS()                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd108,__ERR)
#define reg_wrc_DIG_COM_CORE_DP_RESET_STATE_STATUS(wr_val)                             falcon16_tsc_pmd_wr_reg(sa__, 0xd108,wr_val)
#define reg_rdc_DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL()                              _falcon16_tsc_pmd_rde_reg(sa__, 0xd106,__ERR)
#define reg_wrc_DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL(wr_val)                        falcon16_tsc_pmd_wr_reg(sa__, 0xd106,wr_val)
#define reg_rdc_DIG_COM_RST_SEQ_TIMER_CONTROL()                                        _falcon16_tsc_pmd_rde_reg(sa__, 0xd107,__ERR)
#define reg_wrc_DIG_COM_RST_SEQ_TIMER_CONTROL(wr_val)                                  falcon16_tsc_pmd_wr_reg(sa__, 0xd107,wr_val)
#define reg_rdc_DIG_COM_PMD_CORE_MODE_STATUS()                                         _falcon16_tsc_pmd_rde_reg(sa__, 0xd109,__ERR)
#define reg_wrc_DIG_COM_PMD_CORE_MODE_STATUS(wr_val)                                   falcon16_tsc_pmd_wr_reg(sa__, 0xd109,wr_val)
#define reg_rdc_DIG_COM_DIG_COM_STATUS_2()                                             _falcon16_tsc_pmd_rde_reg(sa__, 0xd10c,__ERR)
#define reg_wrc_DIG_COM_DIG_COM_STATUS_2(wr_val)                                       falcon16_tsc_pmd_wr_reg(sa__, 0xd10c,wr_val)
#define reg_rd_DSC_A_DSC_UC_CTRL()                                                     _falcon16_tsc_pmd_rde_reg(sa__, 0xd03d,__ERR)
#define reg_wr_DSC_A_DSC_UC_CTRL(wr_val)                                               falcon16_tsc_pmd_wr_reg(sa__, 0xd03d,wr_val)
#define reg_rd_DSC_A_DSC_SCRATCH()                                                     _falcon16_tsc_pmd_rde_reg(sa__, 0xd03e,__ERR)
#define reg_wr_DSC_A_DSC_SCRATCH(wr_val)                                               falcon16_tsc_pmd_wr_reg(sa__, 0xd03e,wr_val)
#define reg_rd_DSC_AFE1_RX_PF_CTRL_DC_OFFSET()                                         _falcon16_tsc_pmd_rde_reg(sa__, 0xd000,__ERR)
#define reg_wr_DSC_AFE1_RX_PF_CTRL_DC_OFFSET(wr_val)                                   falcon16_tsc_pmd_wr_reg(sa__, 0xd000,wr_val)
#define reg_rd_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_DN_DP()                                  _falcon16_tsc_pmd_rde_reg(sa__, 0xd001,__ERR)
#define reg_wr_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_DN_DP(wr_val)                            falcon16_tsc_pmd_wr_reg(sa__, 0xd001,wr_val)
#define reg_rd_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_ZN_ZP()                                  _falcon16_tsc_pmd_rde_reg(sa__, 0xd002,__ERR)
#define reg_wr_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_ZN_ZP(wr_val)                            falcon16_tsc_pmd_wr_reg(sa__, 0xd002,wr_val)
#define reg_rd_DSC_AFE1_RXAB_SLICER_OFFSET_ADJ_LMS()                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd003,__ERR)
#define reg_wr_DSC_AFE1_RXAB_SLICER_OFFSET_ADJ_LMS(wr_val)                             falcon16_tsc_pmd_wr_reg(sa__, 0xd003,wr_val)
#define reg_rd_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_DN_DP()                                  _falcon16_tsc_pmd_rde_reg(sa__, 0xd004,__ERR)
#define reg_wr_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_DN_DP(wr_val)                            falcon16_tsc_pmd_wr_reg(sa__, 0xd004,wr_val)
#define reg_rd_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_ZN_ZP()                                  _falcon16_tsc_pmd_rde_reg(sa__, 0xd005,__ERR)
#define reg_wr_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_ZN_ZP(wr_val)                            falcon16_tsc_pmd_wr_reg(sa__, 0xd005,wr_val)
#define reg_rd_DSC_AFE1_RXC_SLICER_OFFSET_ADJ_DN_DP()                                  _falcon16_tsc_pmd_rde_reg(sa__, 0xd006,__ERR)
#define reg_wr_DSC_AFE1_RXC_SLICER_OFFSET_ADJ_DN_DP(wr_val)                            falcon16_tsc_pmd_wr_reg(sa__, 0xd006,wr_val)
#define reg_rd_DSC_AFE1_RXC_SLICER_OFFSET_ADJ_ZN_ZP()                                  _falcon16_tsc_pmd_rde_reg(sa__, 0xd007,__ERR)
#define reg_wr_DSC_AFE1_RXC_SLICER_OFFSET_ADJ_ZN_ZP(wr_val)                            falcon16_tsc_pmd_wr_reg(sa__, 0xd007,wr_val)
#define reg_rd_DSC_AFE1_RXCD_SLICER_OFFSET_ADJ_LMS()                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd008,__ERR)
#define reg_wr_DSC_AFE1_RXCD_SLICER_OFFSET_ADJ_LMS(wr_val)                             falcon16_tsc_pmd_wr_reg(sa__, 0xd008,wr_val)
#define reg_rd_DSC_AFE1_RXD_SLICER_OFFSET_ADJ_DN_DP()                                  _falcon16_tsc_pmd_rde_reg(sa__, 0xd009,__ERR)
#define reg_wr_DSC_AFE1_RXD_SLICER_OFFSET_ADJ_DN_DP(wr_val)                            falcon16_tsc_pmd_wr_reg(sa__, 0xd009,wr_val)
#define reg_rd_DSC_AFE1_RXD_SLICER_OFFSET_ADJ_ZN_ZP()                                  _falcon16_tsc_pmd_rde_reg(sa__, 0xd00a,__ERR)
#define reg_wr_DSC_AFE1_RXD_SLICER_OFFSET_ADJ_ZN_ZP(wr_val)                            falcon16_tsc_pmd_wr_reg(sa__, 0xd00a,wr_val)
#define reg_rd_DSC_AFE1_RX_PHASE_LMS_THRESH_SEL()                                      _falcon16_tsc_pmd_rde_reg(sa__, 0xd00b,__ERR)
#define reg_wr_DSC_AFE1_RX_PHASE_LMS_THRESH_SEL(wr_val)                                falcon16_tsc_pmd_wr_reg(sa__, 0xd00b,wr_val)
#define reg_rd_DSC_AFE2_RX_DFE_TAP2_AB()                                               _falcon16_tsc_pmd_rde_reg(sa__, 0xd010,__ERR)
#define reg_wr_DSC_AFE2_RX_DFE_TAP2_AB(wr_val)                                         falcon16_tsc_pmd_wr_reg(sa__, 0xd010,wr_val)
#define reg_rd_DSC_AFE2_RX_DFE_TAP2_CD()                                               _falcon16_tsc_pmd_rde_reg(sa__, 0xd011,__ERR)
#define reg_wr_DSC_AFE2_RX_DFE_TAP2_CD(wr_val)                                         falcon16_tsc_pmd_wr_reg(sa__, 0xd011,wr_val)
#define reg_rd_DSC_AFE2_RX_DFE_TAP3_AB()                                               _falcon16_tsc_pmd_rde_reg(sa__, 0xd012,__ERR)
#define reg_wr_DSC_AFE2_RX_DFE_TAP3_AB(wr_val)                                         falcon16_tsc_pmd_wr_reg(sa__, 0xd012,wr_val)
#define reg_rd_DSC_AFE2_RX_DFE_TAP3_CD()                                               _falcon16_tsc_pmd_rde_reg(sa__, 0xd013,__ERR)
#define reg_wr_DSC_AFE2_RX_DFE_TAP3_CD(wr_val)                                         falcon16_tsc_pmd_wr_reg(sa__, 0xd013,wr_val)
#define reg_rd_DSC_AFE2_RX_DFE_TAP4_ABCD()                                             _falcon16_tsc_pmd_rde_reg(sa__, 0xd014,__ERR)
#define reg_wr_DSC_AFE2_RX_DFE_TAP4_ABCD(wr_val)                                       falcon16_tsc_pmd_wr_reg(sa__, 0xd014,wr_val)
#define reg_rd_DSC_AFE2_RX_DFE_TAP5_ABCD()                                             _falcon16_tsc_pmd_rde_reg(sa__, 0xd015,__ERR)
#define reg_wr_DSC_AFE2_RX_DFE_TAP5_ABCD(wr_val)                                       falcon16_tsc_pmd_wr_reg(sa__, 0xd015,wr_val)
#define reg_rd_DSC_AFE2_RX_DFE_TAP6_ABCD()                                             _falcon16_tsc_pmd_rde_reg(sa__, 0xd016,__ERR)
#define reg_wr_DSC_AFE2_RX_DFE_TAP6_ABCD(wr_val)                                       falcon16_tsc_pmd_wr_reg(sa__, 0xd016,wr_val)
#define reg_rd_DSC_AFE2_RX_DFE_TAP7_ABCD()                                             _falcon16_tsc_pmd_rde_reg(sa__, 0xd017,__ERR)
#define reg_wr_DSC_AFE2_RX_DFE_TAP7_ABCD(wr_val)                                       falcon16_tsc_pmd_wr_reg(sa__, 0xd017,wr_val)
#define reg_rd_DSC_AFE2_RX_DFE_TAP8_ABCD()                                             _falcon16_tsc_pmd_rde_reg(sa__, 0xd018,__ERR)
#define reg_wr_DSC_AFE2_RX_DFE_TAP8_ABCD(wr_val)                                       falcon16_tsc_pmd_wr_reg(sa__, 0xd018,wr_val)
#define reg_rd_DSC_AFE2_RX_DFE_TAP9_ABCD()                                             _falcon16_tsc_pmd_rde_reg(sa__, 0xd019,__ERR)
#define reg_wr_DSC_AFE2_RX_DFE_TAP9_ABCD(wr_val)                                       falcon16_tsc_pmd_wr_reg(sa__, 0xd019,wr_val)
#define reg_rd_DSC_AFE3_RX_DFE_TAP10_ABCD()                                            _falcon16_tsc_pmd_rde_reg(sa__, 0xd020,__ERR)
#define reg_wr_DSC_AFE3_RX_DFE_TAP10_ABCD(wr_val)                                      falcon16_tsc_pmd_wr_reg(sa__, 0xd020,wr_val)
#define reg_rd_DSC_AFE3_RX_DFE_TAP11_ABCD()                                            _falcon16_tsc_pmd_rde_reg(sa__, 0xd021,__ERR)
#define reg_wr_DSC_AFE3_RX_DFE_TAP11_ABCD(wr_val)                                      falcon16_tsc_pmd_wr_reg(sa__, 0xd021,wr_val)
#define reg_rd_DSC_AFE3_RX_DFE_TAP12_ABCD()                                            _falcon16_tsc_pmd_rde_reg(sa__, 0xd022,__ERR)
#define reg_wr_DSC_AFE3_RX_DFE_TAP12_ABCD(wr_val)                                      falcon16_tsc_pmd_wr_reg(sa__, 0xd022,wr_val)
#define reg_rd_DSC_AFE3_RX_DFE_TAP13_ABCD()                                            _falcon16_tsc_pmd_rde_reg(sa__, 0xd023,__ERR)
#define reg_wr_DSC_AFE3_RX_DFE_TAP13_ABCD(wr_val)                                      falcon16_tsc_pmd_wr_reg(sa__, 0xd023,wr_val)
#define reg_rd_DSC_AFE3_RX_DFE_TAP14_ABCD()                                            _falcon16_tsc_pmd_rde_reg(sa__, 0xd024,__ERR)
#define reg_wr_DSC_AFE3_RX_DFE_TAP14_ABCD(wr_val)                                      falcon16_tsc_pmd_wr_reg(sa__, 0xd024,wr_val)
#define reg_rd_DSC_AFE3_RX_DFE_TAP7_8_MUX_ABCD()                                       _falcon16_tsc_pmd_rde_reg(sa__, 0xd025,__ERR)
#define reg_wr_DSC_AFE3_RX_DFE_TAP7_8_MUX_ABCD(wr_val)                                 falcon16_tsc_pmd_wr_reg(sa__, 0xd025,wr_val)
#define reg_rd_DSC_AFE3_RX_DFE_TAP9_10_MUX_ABCD()                                      _falcon16_tsc_pmd_rde_reg(sa__, 0xd026,__ERR)
#define reg_wr_DSC_AFE3_RX_DFE_TAP9_10_MUX_ABCD(wr_val)                                falcon16_tsc_pmd_wr_reg(sa__, 0xd026,wr_val)
#define reg_rd_DSC_AFE3_RX_DFE_TAP11_12_MUX_ABCD()                                     _falcon16_tsc_pmd_rde_reg(sa__, 0xd027,__ERR)
#define reg_wr_DSC_AFE3_RX_DFE_TAP11_12_MUX_ABCD(wr_val)                               falcon16_tsc_pmd_wr_reg(sa__, 0xd027,wr_val)
#define reg_rd_DSC_AFE3_RX_DFE_TAP13_14_MUX_ABCD()                                     _falcon16_tsc_pmd_rde_reg(sa__, 0xd028,__ERR)
#define reg_wr_DSC_AFE3_RX_DFE_TAP13_14_MUX_ABCD(wr_val)                               falcon16_tsc_pmd_wr_reg(sa__, 0xd028,wr_val)
#define reg_rd_DSC_AFE3_LOAD_PRESETS()                                                 _falcon16_tsc_pmd_rde_reg(sa__, 0xd029,__ERR)
#define reg_wr_DSC_AFE3_LOAD_PRESETS(wr_val)                                           falcon16_tsc_pmd_wr_reg(sa__, 0xd029,wr_val)
#define reg_rd_DSC_B_VGA_D_THRESH_STATUS()                                             _falcon16_tsc_pmd_rde_reg(sa__, 0xd04d,__ERR)
#define reg_wr_DSC_B_VGA_D_THRESH_STATUS(wr_val)                                       falcon16_tsc_pmd_wr_reg(sa__, 0xd04d,wr_val)
#define reg_rd_DSC_B_DC_OFFSET_STATUS()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd04c,__ERR)
#define reg_wr_DSC_B_DC_OFFSET_STATUS(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd04c,wr_val)
#define reg_rd_DSC_C_RX_PI_CONTROL()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd053,__ERR)
#define reg_wr_DSC_C_RX_PI_CONTROL(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd053,wr_val)
#define reg_rd_DSC_C_TRNSUM_CONTROL2()                                                 _falcon16_tsc_pmd_rde_reg(sa__, 0xd054,__ERR)
#define reg_wr_DSC_C_TRNSUM_CONTROL2(wr_val)                                           falcon16_tsc_pmd_wr_reg(sa__, 0xd054,wr_val)
#define reg_rd_DSC_C_CDR_CONTROL_2()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd052,__ERR)
#define reg_wr_DSC_C_CDR_CONTROL_2(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd052,wr_val)
#define reg_rd_DSC_C_CDR_CONTROL_1()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd051,__ERR)
#define reg_wr_DSC_C_CDR_CONTROL_1(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd051,wr_val)
#define reg_rd_DSC_C_CDR_CONTROL_0()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd050,__ERR)
#define reg_wr_DSC_C_CDR_CONTROL_0(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd050,wr_val)
#define reg_rd_DSC_C_VGA_CTRL_1()                                                      _falcon16_tsc_pmd_rde_reg(sa__, 0xd05c,__ERR)
#define reg_wr_DSC_C_VGA_CTRL_1(wr_val)                                                falcon16_tsc_pmd_wr_reg(sa__, 0xd05c,wr_val)
#define reg_rd_DSC_C_DATA_SLICER_THRESH_CTRL()                                         _falcon16_tsc_pmd_rde_reg(sa__, 0xd05d,__ERR)
#define reg_wr_DSC_C_DATA_SLICER_THRESH_CTRL(wr_val)                                   falcon16_tsc_pmd_wr_reg(sa__, 0xd05d,wr_val)
#define reg_rd_DSC_C_DC_OFFSET_CONTROL()                                               _falcon16_tsc_pmd_rde_reg(sa__, 0xd05e,__ERR)
#define reg_wr_DSC_C_DC_OFFSET_CONTROL(wr_val)                                         falcon16_tsc_pmd_wr_reg(sa__, 0xd05e,wr_val)
#define reg_rd_DSC_D_DSC_SM_CTRL_0()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd060,__ERR)
#define reg_wr_DSC_D_DSC_SM_CTRL_0(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd060,wr_val)
#define reg_rd_DSC_D_DSC_SM_CTRL_1()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd061,__ERR)
#define reg_wr_DSC_D_DSC_SM_CTRL_1(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd061,wr_val)
#define reg_rd_DSC_D_DSC_SM_CTRL_2()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd062,__ERR)
#define reg_wr_DSC_D_DSC_SM_CTRL_2(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd062,wr_val)
#define reg_rd_DSC_D_DSC_SM_CTRL_3()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd063,__ERR)
#define reg_wr_DSC_D_DSC_SM_CTRL_3(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd063,wr_val)
#define reg_rd_DSC_D_DSC_SM_CTRL_4()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd064,__ERR)
#define reg_wr_DSC_D_DSC_SM_CTRL_4(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd064,wr_val)
#define reg_rd_DSC_D_DSC_SM_CTRL_5()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd065,__ERR)
#define reg_wr_DSC_D_DSC_SM_CTRL_5(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd065,wr_val)
#define reg_rd_DSC_D_DSC_SM_CTRL_6()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd066,__ERR)
#define reg_wr_DSC_D_DSC_SM_CTRL_6(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd066,wr_val)
#define reg_rd_DSC_D_DSC_SM_CTRL_7()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd067,__ERR)
#define reg_wr_DSC_D_DSC_SM_CTRL_7(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd067,wr_val)
#define reg_rd_DSC_D_DSC_SM_CTRL_8()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd068,__ERR)
#define reg_wr_DSC_D_DSC_SM_CTRL_8(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd068,wr_val)
#define reg_rd_DSC_D_DSC_SM_CTRL_9()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd069,__ERR)
#define reg_wr_DSC_D_DSC_SM_CTRL_9(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd069,wr_val)
#define reg_rd_DSC_D_DSC_SM_STATUS_DSC_STATE_ONE_HOT()                                 _falcon16_tsc_pmd_rde_reg(sa__, 0xd06b,__ERR)
#define reg_wr_DSC_D_DSC_SM_STATUS_DSC_STATE_ONE_HOT(wr_val)                           falcon16_tsc_pmd_wr_reg(sa__, 0xd06b,wr_val)
#define reg_rd_DSC_D_DSC_SM_STATUS_DSC_STATE_EEE_ONE_HOT()                             _falcon16_tsc_pmd_rde_reg(sa__, 0xd06c,__ERR)
#define reg_wr_DSC_D_DSC_SM_STATUS_DSC_STATE_EEE_ONE_HOT(wr_val)                       falcon16_tsc_pmd_wr_reg(sa__, 0xd06c,wr_val)
#define reg_rd_DSC_D_DSC_SM_STATUS_RESTART()                                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd06d,__ERR)
#define reg_wr_DSC_D_DSC_SM_STATUS_RESTART(wr_val)                                     falcon16_tsc_pmd_wr_reg(sa__, 0xd06d,wr_val)
#define reg_rd_DSC_D_DSC_SM_STATUS_DSC_STATE()                                         _falcon16_tsc_pmd_rde_reg(sa__, 0xd06e,__ERR)
#define reg_wr_DSC_D_DSC_SM_STATUS_DSC_STATE(wr_val)                                   falcon16_tsc_pmd_wr_reg(sa__, 0xd06e,wr_val)
#define reg_rd_DSC_D_DSC_SM_STATUS_DSC_LOCK()                                          _falcon16_tsc_pmd_rde_reg(sa__, 0xd06a,__ERR)
#define reg_wr_DSC_D_DSC_SM_STATUS_DSC_LOCK(wr_val)                                    falcon16_tsc_pmd_wr_reg(sa__, 0xd06a,wr_val)
#define reg_rd_DSC_E_RX_PI_CNT_BIN_P()                                                 _falcon16_tsc_pmd_rde_reg(sa__, 0xd076,__ERR)
#define reg_wr_DSC_E_RX_PI_CNT_BIN_P(wr_val)                                           falcon16_tsc_pmd_wr_reg(sa__, 0xd076,wr_val)
#define reg_rd_DSC_E_CDR_STATUS_PHASE_ERROR()                                          _falcon16_tsc_pmd_rde_reg(sa__, 0xd074,__ERR)
#define reg_wr_DSC_E_CDR_STATUS_PHASE_ERROR(wr_val)                                    falcon16_tsc_pmd_wr_reg(sa__, 0xd074,wr_val)
#define reg_rd_DSC_E_RX_PI_CNT_BIN_L()                                                 _falcon16_tsc_pmd_rde_reg(sa__, 0xd077,__ERR)
#define reg_wr_DSC_E_RX_PI_CNT_BIN_L(wr_val)                                           falcon16_tsc_pmd_wr_reg(sa__, 0xd077,wr_val)
#define reg_rd_DSC_E_RX_PI_CNT_BIN_D()                                                 _falcon16_tsc_pmd_rde_reg(sa__, 0xd075,__ERR)
#define reg_wr_DSC_E_RX_PI_CNT_BIN_D(wr_val)                                           falcon16_tsc_pmd_wr_reg(sa__, 0xd075,wr_val)
#define reg_rd_DSC_E_RX_PI_CNT_BIN_LD()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd071,__ERR)
#define reg_wr_DSC_E_RX_PI_CNT_BIN_LD(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd071,wr_val)
#define reg_rd_DSC_E_RX_PI_CNT_BIN_PD()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd070,__ERR)
#define reg_wr_DSC_E_RX_PI_CNT_BIN_PD(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd070,wr_val)
#define reg_rd_DSC_E_RX_DATA_15_TO_0()                                                 _falcon16_tsc_pmd_rde_reg(sa__, 0xd072,__ERR)
#define reg_wr_DSC_E_RX_DATA_15_TO_0(wr_val)                                           falcon16_tsc_pmd_wr_reg(sa__, 0xd072,wr_val)
#define reg_rd_DSC_E_RX_DATA_35_TO_20()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd073,__ERR)
#define reg_wr_DSC_E_RX_DATA_35_TO_20(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd073,wr_val)
#define reg_rd_DSC_E_CDR_STATUS_INTEG_REG()                                            _falcon16_tsc_pmd_rde_reg(sa__, 0xd078,__ERR)
#define reg_wr_DSC_E_CDR_STATUS_INTEG_REG(wr_val)                                      falcon16_tsc_pmd_wr_reg(sa__, 0xd078,wr_val)
#define reg_rd_DSC_E_CDR_1G_STATUS()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd07a,__ERR)
#define reg_wr_DSC_E_CDR_1G_STATUS(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd07a,wr_val)
#define reg_rdc_MDIO_BLK_ADDR_COM_BLK_ADDR()                                           _falcon16_tsc_pmd_rde_reg(sa__, 0xffdf,__ERR)
#define reg_wrc_MDIO_BLK_ADDR_COM_BLK_ADDR(wr_val)                                     falcon16_tsc_pmd_wr_reg(sa__, 0xffdf,wr_val)
#define reg_rdc_MDIO_CL22_IEEE_COM_ACC_CTRL()                                          _falcon16_tsc_pmd_rde_reg(sa__, 0x000d,__ERR)
#define reg_wrc_MDIO_CL22_IEEE_COM_ACC_CTRL(wr_val)                                    falcon16_tsc_pmd_wr_reg(sa__, 0x000d,wr_val)
#define reg_rdc_MDIO_CL22_IEEE_COM_ACC_ADDR_DATA()                                     _falcon16_tsc_pmd_rde_reg(sa__, 0x000e,__ERR)
#define reg_wrc_MDIO_CL22_IEEE_COM_ACC_ADDR_DATA(wr_val)                               falcon16_tsc_pmd_wr_reg(sa__, 0x000e,wr_val)
#define reg_rdc_MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR()                             _falcon16_tsc_pmd_rde_reg(sa__, 0xffdc,__ERR)
#define reg_wrc_MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR(wr_val)                       falcon16_tsc_pmd_wr_reg(sa__, 0xffdc,wr_val)
#define reg_rdc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT()                                  _falcon16_tsc_pmd_rde_reg(sa__, 0xffdd,__ERR)
#define reg_wrc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT(wr_val)                            falcon16_tsc_pmd_wr_reg(sa__, 0xffdd,wr_val)
#define reg_rdc_MDIO_MMDSEL_AER_COM_MDIO_AER()                                         _falcon16_tsc_pmd_rde_reg(sa__, 0xffde,__ERR)
#define reg_wrc_MDIO_MMDSEL_AER_COM_MDIO_AER(wr_val)                                   falcon16_tsc_pmd_wr_reg(sa__, 0xffde,wr_val)
#define reg_rdc_MICRO_A_COM_CLOCK_CONTROL0()                                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd200,__ERR)
#define reg_wrc_MICRO_A_COM_CLOCK_CONTROL0(wr_val)                                     falcon16_tsc_pmd_wr_reg(sa__, 0xd200,wr_val)
#define reg_rdc_MICRO_A_COM_RESET_CONTROL0()                                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd201,__ERR)
#define reg_wrc_MICRO_A_COM_RESET_CONTROL0(wr_val)                                     falcon16_tsc_pmd_wr_reg(sa__, 0xd201,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_CONTROL0()                                             _falcon16_tsc_pmd_rde_reg(sa__, 0xd202,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_CONTROL0(wr_val)                                       falcon16_tsc_pmd_wr_reg(sa__, 0xd202,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_STATUS0()                                              _falcon16_tsc_pmd_rde_reg(sa__, 0xd203,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_STATUS0(wr_val)                                        falcon16_tsc_pmd_wr_reg(sa__, 0xd203,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_WRADDR_LSW()                                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd204,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_WRADDR_LSW(wr_val)                                     falcon16_tsc_pmd_wr_reg(sa__, 0xd204,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_WRADDR_MSW()                                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd205,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_WRADDR_MSW(wr_val)                                     falcon16_tsc_pmd_wr_reg(sa__, 0xd205,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_WRDATA_LSW()                                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd206,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_WRDATA_LSW(wr_val)                                     falcon16_tsc_pmd_wr_reg(sa__, 0xd206,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_WRDATA_MSW()                                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd207,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_WRDATA_MSW(wr_val)                                     falcon16_tsc_pmd_wr_reg(sa__, 0xd207,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_RDADDR_LSW()                                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd208,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_RDADDR_LSW(wr_val)                                     falcon16_tsc_pmd_wr_reg(sa__, 0xd208,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_RDADDR_MSW()                                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd209,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_RDADDR_MSW(wr_val)                                     falcon16_tsc_pmd_wr_reg(sa__, 0xd209,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_RDDATA_LSW()                                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd20a,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_RDDATA_LSW(wr_val)                                     falcon16_tsc_pmd_wr_reg(sa__, 0xd20a,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_RDDATA_MSW()                                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd20b,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_RDDATA_MSW(wr_val)                                     falcon16_tsc_pmd_wr_reg(sa__, 0xd20b,wr_val)
#define reg_rdc_MICRO_A_COM_PRAMIF_CONTROL0()                                          _falcon16_tsc_pmd_rde_reg(sa__, 0xd20c,__ERR)
#define reg_wrc_MICRO_A_COM_PRAMIF_CONTROL0(wr_val)                                    falcon16_tsc_pmd_wr_reg(sa__, 0xd20c,wr_val)
#define reg_rdc_MICRO_A_COM_PRAMIF_AHB_WRADDR_LSW()                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd20d,__ERR)
#define reg_wrc_MICRO_A_COM_PRAMIF_AHB_WRADDR_LSW(wr_val)                              falcon16_tsc_pmd_wr_reg(sa__, 0xd20d,wr_val)
#define reg_rdc_MICRO_A_COM_PRAMIF_AHB_WRADDR_MSW()                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd20e,__ERR)
#define reg_wrc_MICRO_A_COM_PRAMIF_AHB_WRADDR_MSW(wr_val)                              falcon16_tsc_pmd_wr_reg(sa__, 0xd20e,wr_val)
#define reg_rdc_MICRO_B_COM_PVT_STATUS0()                                              _falcon16_tsc_pmd_rde_reg(sa__, 0xd210,__ERR)
#define reg_wrc_MICRO_B_COM_PVT_STATUS0(wr_val)                                        falcon16_tsc_pmd_wr_reg(sa__, 0xd210,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_TO_MICRO_MBOX0()                                       _falcon16_tsc_pmd_rde_reg(sa__, 0xd211,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_TO_MICRO_MBOX0(wr_val)                                 falcon16_tsc_pmd_wr_reg(sa__, 0xd211,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_TO_MICRO_MBOX1()                                       _falcon16_tsc_pmd_rde_reg(sa__, 0xd212,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_TO_MICRO_MBOX1(wr_val)                                 falcon16_tsc_pmd_wr_reg(sa__, 0xd212,wr_val)
#define reg_rdc_MICRO_B_COM_MICRO_TO_RMI_MBOX0()                                       _falcon16_tsc_pmd_rde_reg(sa__, 0xd213,__ERR)
#define reg_wrc_MICRO_B_COM_MICRO_TO_RMI_MBOX0(wr_val)                                 falcon16_tsc_pmd_wr_reg(sa__, 0xd213,wr_val)
#define reg_rdc_MICRO_B_COM_MICRO_TO_RMI_MBOX1()                                       _falcon16_tsc_pmd_rde_reg(sa__, 0xd214,__ERR)
#define reg_wrc_MICRO_B_COM_MICRO_TO_RMI_MBOX1(wr_val)                                 falcon16_tsc_pmd_wr_reg(sa__, 0xd214,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_MBOX_CONTROL0()                                        _falcon16_tsc_pmd_rde_reg(sa__, 0xd215,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_MBOX_CONTROL0(wr_val)                                  falcon16_tsc_pmd_wr_reg(sa__, 0xd215,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_AHB_CONTROL1()                                         _falcon16_tsc_pmd_rde_reg(sa__, 0xd216,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_AHB_CONTROL1(wr_val)                                   falcon16_tsc_pmd_wr_reg(sa__, 0xd216,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_AHB_STATUS1()                                          _falcon16_tsc_pmd_rde_reg(sa__, 0xd217,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_AHB_STATUS1(wr_val)                                    falcon16_tsc_pmd_wr_reg(sa__, 0xd217,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_RA_AUTOINC_NXT_WRADDR_LSW()                            _falcon16_tsc_pmd_rde_reg(sa__, 0xd218,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_RA_AUTOINC_NXT_WRADDR_LSW(wr_val)                      falcon16_tsc_pmd_wr_reg(sa__, 0xd218,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_RA_AUTOINC_NXT_RDADDR_LSW()                            _falcon16_tsc_pmd_rde_reg(sa__, 0xd219,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_RA_AUTOINC_NXT_RDADDR_LSW(wr_val)                      falcon16_tsc_pmd_wr_reg(sa__, 0xd219,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_PR_AUTOINC_NXT_WRADDR_LSW()                            _falcon16_tsc_pmd_rde_reg(sa__, 0xd21a,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_PR_AUTOINC_NXT_WRADDR_LSW(wr_val)                      falcon16_tsc_pmd_wr_reg(sa__, 0xd21a,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_PVT_CONTROL0()                                         _falcon16_tsc_pmd_rde_reg(sa__, 0xd21b,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_PVT_CONTROL0(wr_val)                                   falcon16_tsc_pmd_wr_reg(sa__, 0xd21b,wr_val)
#define reg_rdc_MICRO_C_COM_CODE_RAM_ECCCONTROL0()                                     _falcon16_tsc_pmd_rde_reg(sa__, 0xd220,__ERR)
#define reg_wrc_MICRO_C_COM_CODE_RAM_ECCCONTROL0(wr_val)                               falcon16_tsc_pmd_wr_reg(sa__, 0xd220,wr_val)
#define reg_rdc_MICRO_C_COM_CODE_RAM_ECCCONTRO1()                                      _falcon16_tsc_pmd_rde_reg(sa__, 0xd221,__ERR)
#define reg_wrc_MICRO_C_COM_CODE_RAM_ECCCONTRO1(wr_val)                                falcon16_tsc_pmd_wr_reg(sa__, 0xd221,wr_val)
#define reg_rdc_MICRO_C_COM_CODE_RAM_ECCSTATUS0()                                      _falcon16_tsc_pmd_rde_reg(sa__, 0xd222,__ERR)
#define reg_wrc_MICRO_C_COM_CODE_RAM_ECCSTATUS0(wr_val)                                falcon16_tsc_pmd_wr_reg(sa__, 0xd222,wr_val)
#define reg_rdc_MICRO_C_COM_CODE_RAM_ECCSTATUS1()                                      _falcon16_tsc_pmd_rde_reg(sa__, 0xd223,__ERR)
#define reg_wrc_MICRO_C_COM_CODE_RAM_ECCSTATUS1(wr_val)                                falcon16_tsc_pmd_wr_reg(sa__, 0xd223,wr_val)
#define reg_rdc_MICRO_C_COM_CODE_RAM_TESTIFCONTROL0()                                  _falcon16_tsc_pmd_rde_reg(sa__, 0xd224,__ERR)
#define reg_wrc_MICRO_C_COM_CODE_RAM_TESTIFCONTROL0(wr_val)                            falcon16_tsc_pmd_wr_reg(sa__, 0xd224,wr_val)
#define reg_rdc_MICRO_C_COM_RAM_CONTROL0()                                             _falcon16_tsc_pmd_rde_reg(sa__, 0xd225,__ERR)
#define reg_wrc_MICRO_C_COM_RAM_CONTROL0(wr_val)                                       falcon16_tsc_pmd_wr_reg(sa__, 0xd225,wr_val)
#define reg_rdc_MICRO_C_COM_RMI_EXT_INTR_STATUS0()                                     _falcon16_tsc_pmd_rde_reg(sa__, 0xd227,__ERR)
#define reg_wrc_MICRO_C_COM_RMI_EXT_INTR_STATUS0(wr_val)                               falcon16_tsc_pmd_wr_reg(sa__, 0xd227,wr_val)
#define reg_rdc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0()                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd226,__ERR)
#define reg_wrc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0(wr_val)                              falcon16_tsc_pmd_wr_reg(sa__, 0xd226,wr_val)
#define reg_rdc_MICRO_C_COM_RMI_PMI_IF_CONTROL0()                                      _falcon16_tsc_pmd_rde_reg(sa__, 0xd228,__ERR)
#define reg_wrc_MICRO_C_COM_RMI_PMI_IF_CONTROL0(wr_val)                                falcon16_tsc_pmd_wr_reg(sa__, 0xd228,wr_val)
#define reg_rdc_MICRO_C_COM_RMI_SILICON_DEBUG_CONTROL0()                               _falcon16_tsc_pmd_rde_reg(sa__, 0xd229,__ERR)
#define reg_wrc_MICRO_C_COM_RMI_SILICON_DEBUG_CONTROL0(wr_val)                         falcon16_tsc_pmd_wr_reg(sa__, 0xd229,wr_val)
#define reg_rdc_MICRO_C_COM_RMI_SILICON_DEBUG_STATUS0()                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd22a,__ERR)
#define reg_wrc_MICRO_C_COM_RMI_SILICON_DEBUG_STATUS0(wr_val)                          falcon16_tsc_pmd_wr_reg(sa__, 0xd22a,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_0()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd120,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_0(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd120,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_1()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd121,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_1(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd121,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_2()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd122,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_2(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd122,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_3()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd123,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_3(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd123,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_4()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd124,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_4(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd124,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_5()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd125,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_5(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd125,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_6()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd126,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_6(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd126,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_7()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd127,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_7(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd127,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_8()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd128,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_8(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd128,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_9()                                                   _falcon16_tsc_pmd_rde_reg(sa__, 0xd129,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_9(wr_val)                                             falcon16_tsc_pmd_wr_reg(sa__, 0xd129,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_10()                                                  _falcon16_tsc_pmd_rde_reg(sa__, 0xd12a,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_10(wr_val)                                            falcon16_tsc_pmd_wr_reg(sa__, 0xd12a,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_11()                                                  _falcon16_tsc_pmd_rde_reg(sa__, 0xd12b,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_11(wr_val)                                            falcon16_tsc_pmd_wr_reg(sa__, 0xd12b,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_12()                                                  _falcon16_tsc_pmd_rde_reg(sa__, 0xd12c,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_12(wr_val)                                            falcon16_tsc_pmd_wr_reg(sa__, 0xd12c,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_13()                                                  _falcon16_tsc_pmd_rde_reg(sa__, 0xd12d,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_13(wr_val)                                            falcon16_tsc_pmd_wr_reg(sa__, 0xd12d,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_14()                                                  _falcon16_tsc_pmd_rde_reg(sa__, 0xd12e,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_14(wr_val)                                            falcon16_tsc_pmd_wr_reg(sa__, 0xd12e,wr_val)
#define reg_rdc_PLL_CAL_COM_CTL_6()                                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd146,__ERR)
#define reg_wrc_PLL_CAL_COM_CTL_6(wr_val)                                              falcon16_tsc_pmd_wr_reg(sa__, 0xd146,wr_val)
#define reg_rdc_PLL_CAL_COM_CTL_STATUS_1()                                             _falcon16_tsc_pmd_rde_reg(sa__, 0xd149,__ERR)
#define reg_wrc_PLL_CAL_COM_CTL_STATUS_1(wr_val)                                       falcon16_tsc_pmd_wr_reg(sa__, 0xd149,wr_val)
#define reg_rdc_PLL_CAL_COM_CTL_STATUS_DBG()                                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd14a,__ERR)
#define reg_wrc_PLL_CAL_COM_CTL_STATUS_DBG(wr_val)                                     falcon16_tsc_pmd_wr_reg(sa__, 0xd14a,wr_val)
#define reg_rdc_PLL_CAL_COM_CTL_5()                                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd145,__ERR)
#define reg_wrc_PLL_CAL_COM_CTL_5(wr_val)                                              falcon16_tsc_pmd_wr_reg(sa__, 0xd145,wr_val)
#define reg_rdc_PLL_CAL_COM_CTL_4()                                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd144,__ERR)
#define reg_wrc_PLL_CAL_COM_CTL_4(wr_val)                                              falcon16_tsc_pmd_wr_reg(sa__, 0xd144,wr_val)
#define reg_rdc_PLL_CAL_COM_CTL_7()                                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd147,__ERR)
#define reg_wrc_PLL_CAL_COM_CTL_7(wr_val)                                              falcon16_tsc_pmd_wr_reg(sa__, 0xd147,wr_val)
#define reg_rdc_PLL_CAL_COM_CTL_3()                                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd143,__ERR)
#define reg_wrc_PLL_CAL_COM_CTL_3(wr_val)                                              falcon16_tsc_pmd_wr_reg(sa__, 0xd143,wr_val)
#define reg_rdc_PLL_CAL_COM_CTL_STATUS_0()                                             _falcon16_tsc_pmd_rde_reg(sa__, 0xd148,__ERR)
#define reg_wrc_PLL_CAL_COM_CTL_STATUS_0(wr_val)                                       falcon16_tsc_pmd_wr_reg(sa__, 0xd148,wr_val)
#define reg_rdc_PLL_CAL_COM_CTL_2()                                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd142,__ERR)
#define reg_wrc_PLL_CAL_COM_CTL_2(wr_val)                                              falcon16_tsc_pmd_wr_reg(sa__, 0xd142,wr_val)
#define reg_rdc_PLL_CAL_COM_CTL_1()                                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd141,__ERR)
#define reg_wrc_PLL_CAL_COM_CTL_1(wr_val)                                              falcon16_tsc_pmd_wr_reg(sa__, 0xd141,wr_val)
#define reg_rdc_PLL_CAL_COM_CTL_0()                                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd140,__ERR)
#define reg_wrc_PLL_CAL_COM_CTL_0(wr_val)                                              falcon16_tsc_pmd_wr_reg(sa__, 0xd140,wr_val)
#define reg_rd_RX_CKRST_CTRL_TSC_RX_LANE_CLK_RESET_N_POWERDOWN_CONTROL()               _falcon16_tsc_pmd_rde_reg(sa__, 0xd191,__ERR)
#define reg_wr_RX_CKRST_CTRL_TSC_RX_LANE_CLK_RESET_N_POWERDOWN_CONTROL(wr_val)         falcon16_tsc_pmd_wr_reg(sa__, 0xd191,wr_val)
#define reg_rd_RX_CKRST_CTRL_TSC_RX_CLOCK_N_RESET_DEBUG_CONTROL()                      _falcon16_tsc_pmd_rde_reg(sa__, 0xd197,__ERR)
#define reg_wr_RX_CKRST_CTRL_TSC_RX_CLOCK_N_RESET_DEBUG_CONTROL(wr_val)                falcon16_tsc_pmd_wr_reg(sa__, 0xd197,wr_val)
#define reg_rd_RX_CKRST_CTRL_TSC_RX_LANE_DEBUG_RESET_CONTROL()                         _falcon16_tsc_pmd_rde_reg(sa__, 0xd194,__ERR)
#define reg_wr_RX_CKRST_CTRL_TSC_RX_LANE_DEBUG_RESET_CONTROL(wr_val)                   falcon16_tsc_pmd_wr_reg(sa__, 0xd194,wr_val)
#define reg_rd_RX_CKRST_CTRL_TSC_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL()            _falcon16_tsc_pmd_rde_reg(sa__, 0xd192,__ERR)
#define reg_wr_RX_CKRST_CTRL_TSC_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL(wr_val)      falcon16_tsc_pmd_wr_reg(sa__, 0xd192,wr_val)
#define reg_rd_RX_CKRST_CTRL_TSC_RX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL()              _falcon16_tsc_pmd_rde_reg(sa__, 0xd193,__ERR)
#define reg_wr_RX_CKRST_CTRL_TSC_RX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL(wr_val)        falcon16_tsc_pmd_wr_reg(sa__, 0xd193,wr_val)
#define reg_rd_RX_CKRST_CTRL_TSC_RX_PMD_LANE_MODE_STATUS()                             _falcon16_tsc_pmd_rde_reg(sa__, 0xd198,__ERR)
#define reg_wr_RX_CKRST_CTRL_TSC_RX_PMD_LANE_MODE_STATUS(wr_val)                       falcon16_tsc_pmd_wr_reg(sa__, 0xd198,wr_val)
#define reg_rd_RX_CKRST_CTRL_TSC_RX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS()              _falcon16_tsc_pmd_rde_reg(sa__, 0xd19c,__ERR)
#define reg_wr_RX_CKRST_CTRL_TSC_RX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS(wr_val)        falcon16_tsc_pmd_wr_reg(sa__, 0xd19c,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_TSC_RXCOM_OSR_MODE_CONTROL()                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd1b0,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_TSC_RXCOM_OSR_MODE_CONTROL(wr_val)                     falcon16_tsc_pmd_wr_reg(sa__, 0xd1b0,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_TSC_RXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL()         _falcon16_tsc_pmd_rde_reg(sa__, 0xd1b1,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_TSC_RXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL(wr_val)   falcon16_tsc_pmd_wr_reg(sa__, 0xd1b1,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_TSC_RXCOM_LN_S_RSTB_CONTROL()                          _falcon16_tsc_pmd_rde_reg(sa__, 0xd1be,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_TSC_RXCOM_LN_S_RSTB_CONTROL(wr_val)                    falcon16_tsc_pmd_wr_reg(sa__, 0xd1be,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_TSC_RXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL()        _falcon16_tsc_pmd_rde_reg(sa__, 0xd1b3,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_TSC_RXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL(wr_val)  falcon16_tsc_pmd_wr_reg(sa__, 0xd1b3,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_TSC_RXCOM_UC_ACK_LANE_CONTROL()                        _falcon16_tsc_pmd_rde_reg(sa__, 0xd1b5,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_TSC_RXCOM_UC_ACK_LANE_CONTROL(wr_val)                  falcon16_tsc_pmd_wr_reg(sa__, 0xd1b5,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_TSC_RXCOM_LANE_DP_RESET_STATE_STATUS()                 _falcon16_tsc_pmd_rde_reg(sa__, 0xd1b9,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_TSC_RXCOM_LANE_DP_RESET_STATE_STATUS(wr_val)           falcon16_tsc_pmd_wr_reg(sa__, 0xd1b9,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_TSC_RXCOM_LANE_REG_RESET_OCCURRED_CONTROL()            _falcon16_tsc_pmd_rde_reg(sa__, 0xd1b6,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_TSC_RXCOM_LANE_REG_RESET_OCCURRED_CONTROL(wr_val)      falcon16_tsc_pmd_wr_reg(sa__, 0xd1b6,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_TSC_RXCOM_MULTICAST_MASK_CONTROL()                     _falcon16_tsc_pmd_rde_reg(sa__, 0xd1ba,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_TSC_RXCOM_MULTICAST_MASK_CONTROL(wr_val)               falcon16_tsc_pmd_wr_reg(sa__, 0xd1ba,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_TSC_RXCOM_OSR_MODE_STATUS_MC_MASK()                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd1bb,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_TSC_RXCOM_OSR_MODE_STATUS_MC_MASK(wr_val)              falcon16_tsc_pmd_wr_reg(sa__, 0xd1bb,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_TSC_RXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS()        _falcon16_tsc_pmd_rde_reg(sa__, 0xd1bc,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_TSC_RXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS(wr_val)  falcon16_tsc_pmd_wr_reg(sa__, 0xd1bc,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_OSR_MODE_CONTROL()                       _falcon16_tsc_pmd_rde_reg(sa__, 0xd0b0,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_OSR_MODE_CONTROL(wr_val)                 falcon16_tsc_pmd_wr_reg(sa__, 0xd0b0,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL()        _falcon16_tsc_pmd_rde_reg(sa__, 0xd0b1,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL(wr_val)  falcon16_tsc_pmd_wr_reg(sa__, 0xd0b1,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_LN_S_RSTB_CONTROL()                      _falcon16_tsc_pmd_rde_reg(sa__, 0xd0be,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_LN_S_RSTB_CONTROL(wr_val)                falcon16_tsc_pmd_wr_reg(sa__, 0xd0be,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL()        _falcon16_tsc_pmd_rde_reg(sa__, 0xd0b3,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL(wr_val)  falcon16_tsc_pmd_wr_reg(sa__, 0xd0b3,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_UC_ACK_LANE_CONTROL()                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd0b5,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_UC_ACK_LANE_CONTROL(wr_val)              falcon16_tsc_pmd_wr_reg(sa__, 0xd0b5,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_LANE_DP_RESET_STATE_STATUS()             _falcon16_tsc_pmd_rde_reg(sa__, 0xd0b9,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_LANE_DP_RESET_STATE_STATUS(wr_val)       falcon16_tsc_pmd_wr_reg(sa__, 0xd0b9,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_LANE_REG_RESET_OCCURRED_CONTROL()        _falcon16_tsc_pmd_rde_reg(sa__, 0xd0b6,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_LANE_REG_RESET_OCCURRED_CONTROL(wr_val)  falcon16_tsc_pmd_wr_reg(sa__, 0xd0b6,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_MULTICAST_MASK_CONTROL()                 _falcon16_tsc_pmd_rde_reg(sa__, 0xd0ba,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_MULTICAST_MASK_CONTROL(wr_val)           falcon16_tsc_pmd_wr_reg(sa__, 0xd0ba,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_OSR_MODE_STATUS_MC_MASK()                _falcon16_tsc_pmd_rde_reg(sa__, 0xd0bb,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_OSR_MODE_STATUS_MC_MASK(wr_val)          falcon16_tsc_pmd_wr_reg(sa__, 0xd0bb,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS()        _falcon16_tsc_pmd_rde_reg(sa__, 0xd0bc,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS(wr_val)  falcon16_tsc_pmd_wr_reg(sa__, 0xd0bc,wr_val)
#define reg_rd_SIGDET_SDCTRL_0()                                                       _falcon16_tsc_pmd_rde_reg(sa__, 0xd0e0,__ERR)
#define reg_wr_SIGDET_SDCTRL_0(wr_val)                                                 falcon16_tsc_pmd_wr_reg(sa__, 0xd0e0,wr_val)
#define reg_rd_SIGDET_SDCTRL_1()                                                       _falcon16_tsc_pmd_rde_reg(sa__, 0xd0e1,__ERR)
#define reg_wr_SIGDET_SDCTRL_1(wr_val)                                                 falcon16_tsc_pmd_wr_reg(sa__, 0xd0e1,wr_val)
#define reg_rd_SIGDET_SDCTRL_2()                                                       _falcon16_tsc_pmd_rde_reg(sa__, 0xd0e2,__ERR)
#define reg_wr_SIGDET_SDCTRL_2(wr_val)                                                 falcon16_tsc_pmd_wr_reg(sa__, 0xd0e2,wr_val)
#define reg_rd_SIGDET_SDSTATUS_0()                                                     _falcon16_tsc_pmd_rde_reg(sa__, 0xd0e8,__ERR)
#define reg_wr_SIGDET_SDSTATUS_0(wr_val)                                               falcon16_tsc_pmd_wr_reg(sa__, 0xd0e8,wr_val)
#define reg_rd_SIGDET_SDSTATUS_1()                                                     _falcon16_tsc_pmd_rde_reg(sa__, 0xd0e9,__ERR)
#define reg_wr_SIGDET_SDSTATUS_1(wr_val)                                               falcon16_tsc_pmd_wr_reg(sa__, 0xd0e9,wr_val)
#define reg_rd_SIGDET_SDSTATUS_2()                                                     _falcon16_tsc_pmd_rde_reg(sa__, 0xd0ea,__ERR)
#define reg_wr_SIGDET_SDSTATUS_2(wr_val)                                               falcon16_tsc_pmd_wr_reg(sa__, 0xd0ea,wr_val)
#define reg_rd_SIGDET_SDSTATUS_3()                                                     _falcon16_tsc_pmd_rde_reg(sa__, 0xd0eb,__ERR)
#define reg_wr_SIGDET_SDSTATUS_3(wr_val)                                               falcon16_tsc_pmd_wr_reg(sa__, 0xd0eb,wr_val)
#define reg_rd_SIGDET_SDSTATUS_4()                                                     _falcon16_tsc_pmd_rde_reg(sa__, 0xd0ec,__ERR)
#define reg_wr_SIGDET_SDSTATUS_4(wr_val)                                               falcon16_tsc_pmd_wr_reg(sa__, 0xd0ec,wr_val)
#define reg_rdc_TEST_WRAPPER_CONTROL_0()                                               _falcon16_tsc_pmd_rde_reg(sa__, 0xe000,__ERR)
#define reg_wrc_TEST_WRAPPER_CONTROL_0(wr_val)                                         falcon16_tsc_pmd_wr_reg(sa__, 0xe000,wr_val)
#define reg_rdc_TEST_WRAPPER_I20_CONTROL_0()                                           _falcon16_tsc_pmd_rde_reg(sa__, 0xe001,__ERR)
#define reg_wrc_TEST_WRAPPER_I20_CONTROL_0(wr_val)                                     falcon16_tsc_pmd_wr_reg(sa__, 0xe001,wr_val)
#define reg_rdc_TEST_WRAPPER_STATUS_0()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xe002,__ERR)
#define reg_wrc_TEST_WRAPPER_STATUS_0(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xe002,wr_val)
#define reg_rd_TLB_RX_RXPRBS_CHK_CONFIG()                                              _falcon16_tsc_pmd_rde_reg(sa__, 0xd161,__ERR)
#define reg_wr_TLB_RX_RXPRBS_CHK_CONFIG(wr_val)                                        falcon16_tsc_pmd_wr_reg(sa__, 0xd161,wr_val)
#define reg_rd_TLB_RX_RXPRBS_CHK_CNT_CONFIG()                                          _falcon16_tsc_pmd_rde_reg(sa__, 0xd160,__ERR)
#define reg_wr_TLB_RX_RXPRBS_CHK_CNT_CONFIG(wr_val)                                    falcon16_tsc_pmd_wr_reg(sa__, 0xd160,wr_val)
#define reg_rd_TLB_RX_RXDIG_LPBK_CONFIG()                                              _falcon16_tsc_pmd_rde_reg(sa__, 0xd162,__ERR)
#define reg_wr_TLB_RX_RXDIG_LPBK_CONFIG(wr_val)                                        falcon16_tsc_pmd_wr_reg(sa__, 0xd162,wr_val)
#define reg_rd_TLB_RX_RXMISC_CONFIG()                                                  _falcon16_tsc_pmd_rde_reg(sa__, 0xd163,__ERR)
#define reg_wr_TLB_RX_RXMISC_CONFIG(wr_val)                                            falcon16_tsc_pmd_wr_reg(sa__, 0xd163,wr_val)
#define reg_rd_TLB_RX_RXPRBS_CHK_EN_TIMER_CONTROL()                                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd164,__ERR)
#define reg_wr_TLB_RX_RXPRBS_CHK_EN_TIMER_CONTROL(wr_val)                              falcon16_tsc_pmd_wr_reg(sa__, 0xd164,wr_val)
#define reg_rd_TLB_RX_RXDIG_LPBK_PD_STATUS()                                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd168,__ERR)
#define reg_wr_TLB_RX_RXDIG_LPBK_PD_STATUS(wr_val)                                     falcon16_tsc_pmd_wr_reg(sa__, 0xd168,wr_val)
#define reg_rd_TLB_RX_RXPRBS_CHK_LOCK_STATUS()                                         _falcon16_tsc_pmd_rde_reg(sa__, 0xd169,__ERR)
#define reg_wr_TLB_RX_RXPRBS_CHK_LOCK_STATUS(wr_val)                                   falcon16_tsc_pmd_wr_reg(sa__, 0xd169,wr_val)
#define reg_rd_TLB_RX_RXPRBS_CHK_ERR_CNT_MSB_STATUS()                                  _falcon16_tsc_pmd_rde_reg(sa__, 0xd16a,__ERR)
#define reg_wr_TLB_RX_RXPRBS_CHK_ERR_CNT_MSB_STATUS(wr_val)                            falcon16_tsc_pmd_wr_reg(sa__, 0xd16a,wr_val)
#define reg_rd_TLB_RX_RXPRBS_CHK_ERR_CNT_LSB_STATUS()                                  _falcon16_tsc_pmd_rde_reg(sa__, 0xd16b,__ERR)
#define reg_wr_TLB_RX_RXPRBS_CHK_ERR_CNT_LSB_STATUS(wr_val)                            falcon16_tsc_pmd_wr_reg(sa__, 0xd16b,wr_val)
#define reg_rd_TLB_RX_RXPMD_RX_LOCK_STATUS()                                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd16c,__ERR)
#define reg_wr_TLB_RX_RXPMD_RX_LOCK_STATUS(wr_val)                                     falcon16_tsc_pmd_wr_reg(sa__, 0xd16c,wr_val)
#define reg_rd_TLB_RX_RXDBG_PMD_RX_LOCK_STATUS()                                       _falcon16_tsc_pmd_rde_reg(sa__, 0xd166,__ERR)
#define reg_wr_TLB_RX_RXDBG_PMD_RX_LOCK_STATUS(wr_val)                                 falcon16_tsc_pmd_wr_reg(sa__, 0xd166,wr_val)
#define reg_rd_TLB_RX_RXUC_PMD_RX_LOCK_STATUS()                                        _falcon16_tsc_pmd_rde_reg(sa__, 0xd167,__ERR)
#define reg_wr_TLB_RX_RXUC_PMD_RX_LOCK_STATUS(wr_val)                                  falcon16_tsc_pmd_wr_reg(sa__, 0xd167,wr_val)
#define reg_rd_TLB_RX_RXPRBS_BURST_ERR_LENGTH_STATUS()                                 _falcon16_tsc_pmd_rde_reg(sa__, 0xd16d,__ERR)
#define reg_wr_TLB_RX_RXPRBS_BURST_ERR_LENGTH_STATUS(wr_val)                           falcon16_tsc_pmd_wr_reg(sa__, 0xd16d,wr_val)
#define reg_rd_TLB_RX_RXMAX_PRBS_BURST_ERR_LENGTH_STATUS()                             _falcon16_tsc_pmd_rde_reg(sa__, 0xd16e,__ERR)
#define reg_wr_TLB_RX_RXMAX_PRBS_BURST_ERR_LENGTH_STATUS(wr_val)                       falcon16_tsc_pmd_wr_reg(sa__, 0xd16e,wr_val)
#define reg_rd_TLB_RX_RXPRBS_CHK_BURST_ERR_CNT_STATUS()                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd165,__ERR)
#define reg_wr_TLB_RX_RXPRBS_CHK_BURST_ERR_CNT_STATUS(wr_val)                          falcon16_tsc_pmd_wr_reg(sa__, 0xd165,wr_val)
#define reg_rd_TLB_TX_TXPATT_GEN_CONFIG()                                              _falcon16_tsc_pmd_rde_reg(sa__, 0xd170,__ERR)
#define reg_wr_TLB_TX_TXPATT_GEN_CONFIG(wr_val)                                        falcon16_tsc_pmd_wr_reg(sa__, 0xd170,wr_val)
#define reg_rd_TLB_TX_TXPRBS_GEN_CONFIG()                                              _falcon16_tsc_pmd_rde_reg(sa__, 0xd171,__ERR)
#define reg_wr_TLB_TX_TXPRBS_GEN_CONFIG(wr_val)                                        falcon16_tsc_pmd_wr_reg(sa__, 0xd171,wr_val)
#define reg_rd_TLB_TX_TXRMT_LPBK_CONFIG()                                              _falcon16_tsc_pmd_rde_reg(sa__, 0xd172,__ERR)
#define reg_wr_TLB_TX_TXRMT_LPBK_CONFIG(wr_val)                                        falcon16_tsc_pmd_wr_reg(sa__, 0xd172,wr_val)
#define reg_rd_TLB_TX_TXMISC_CONFIG()                                                  _falcon16_tsc_pmd_rde_reg(sa__, 0xd173,__ERR)
#define reg_wr_TLB_TX_TXMISC_CONFIG(wr_val)                                            falcon16_tsc_pmd_wr_reg(sa__, 0xd173,wr_val)
#define reg_rd_TLB_TX_TXRMT_LPBK_PD_STATUS()                                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd178,__ERR)
#define reg_wr_TLB_TX_TXRMT_LPBK_PD_STATUS(wr_val)                                     falcon16_tsc_pmd_wr_reg(sa__, 0xd178,wr_val)
#define reg_rd_TX_CKRST_CTRL_TSC_TX_LANE_CLK_RESET_N_POWERDOWN_CONTROL()               _falcon16_tsc_pmd_rde_reg(sa__, 0xd1a1,__ERR)
#define reg_wr_TX_CKRST_CTRL_TSC_TX_LANE_CLK_RESET_N_POWERDOWN_CONTROL(wr_val)         falcon16_tsc_pmd_wr_reg(sa__, 0xd1a1,wr_val)
#define reg_rd_TX_CKRST_CTRL_TSC_TX_CLOCK_N_RESET_DEBUG_CONTROL()                      _falcon16_tsc_pmd_rde_reg(sa__, 0xd1a7,__ERR)
#define reg_wr_TX_CKRST_CTRL_TSC_TX_CLOCK_N_RESET_DEBUG_CONTROL(wr_val)                falcon16_tsc_pmd_wr_reg(sa__, 0xd1a7,wr_val)
#define reg_rd_TX_CKRST_CTRL_TSC_TX_LANE_DEBUG_RESET_CONTROL()                         _falcon16_tsc_pmd_rde_reg(sa__, 0xd1a4,__ERR)
#define reg_wr_TX_CKRST_CTRL_TSC_TX_LANE_DEBUG_RESET_CONTROL(wr_val)                   falcon16_tsc_pmd_wr_reg(sa__, 0xd1a4,wr_val)
#define reg_rd_TX_CKRST_CTRL_TSC_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL()            _falcon16_tsc_pmd_rde_reg(sa__, 0xd1a2,__ERR)
#define reg_wr_TX_CKRST_CTRL_TSC_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL(wr_val)      falcon16_tsc_pmd_wr_reg(sa__, 0xd1a2,wr_val)
#define reg_rd_TX_CKRST_CTRL_TSC_TX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL()              _falcon16_tsc_pmd_rde_reg(sa__, 0xd1a3,__ERR)
#define reg_wr_TX_CKRST_CTRL_TSC_TX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL(wr_val)        falcon16_tsc_pmd_wr_reg(sa__, 0xd1a3,wr_val)
#define reg_rd_TX_CKRST_CTRL_TSC_TX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS()              _falcon16_tsc_pmd_rde_reg(sa__, 0xd1ac,__ERR)
#define reg_wr_TX_CKRST_CTRL_TSC_TX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS(wr_val)        falcon16_tsc_pmd_wr_reg(sa__, 0xd1ac,wr_val)
#define reg_rd_TX_CKRST_CTRL_TSC_TX_CLOCK_N_RESET_MISC_CONTROL()                       _falcon16_tsc_pmd_rde_reg(sa__, 0xd1ad,__ERR)
#define reg_wr_TX_CKRST_CTRL_TSC_TX_CLOCK_N_RESET_MISC_CONTROL(wr_val)                 falcon16_tsc_pmd_wr_reg(sa__, 0xd1ad,wr_val)
#define reg_rd_TX_FED_TXFIR_CONTROL0()                                                 _falcon16_tsc_pmd_rde_reg(sa__, 0xd130,__ERR)
#define reg_wr_TX_FED_TXFIR_CONTROL0(wr_val)                                           falcon16_tsc_pmd_wr_reg(sa__, 0xd130,wr_val)
#define reg_rd_TX_FED_TXFIR_CONTROL1()                                                 _falcon16_tsc_pmd_rde_reg(sa__, 0xd131,__ERR)
#define reg_wr_TX_FED_TXFIR_CONTROL1(wr_val)                                           falcon16_tsc_pmd_wr_reg(sa__, 0xd131,wr_val)
#define reg_rd_TX_FED_TXFIR_CONTROL2()                                                 _falcon16_tsc_pmd_rde_reg(sa__, 0xd132,__ERR)
#define reg_wr_TX_FED_TXFIR_CONTROL2(wr_val)                                           falcon16_tsc_pmd_wr_reg(sa__, 0xd132,wr_val)
#define reg_rd_TX_FED_TXFIR_CONTROL3()                                                 _falcon16_tsc_pmd_rde_reg(sa__, 0xd133,__ERR)
#define reg_wr_TX_FED_TXFIR_CONTROL3(wr_val)                                           falcon16_tsc_pmd_wr_reg(sa__, 0xd133,wr_val)
#define reg_rd_TX_FED_TXFIR_CONTROL4()                                                 _falcon16_tsc_pmd_rde_reg(sa__, 0xd134,__ERR)
#define reg_wr_TX_FED_TXFIR_CONTROL4(wr_val)                                           falcon16_tsc_pmd_wr_reg(sa__, 0xd134,wr_val)
#define reg_rd_TX_FED_TXFIR_MICRO_CONTROL0()                                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd13a,__ERR)
#define reg_wr_TX_FED_TXFIR_MICRO_CONTROL0(wr_val)                                     falcon16_tsc_pmd_wr_reg(sa__, 0xd13a,wr_val)
#define reg_rd_TX_FED_TXFIR_MISC_CONTROL0()                                            _falcon16_tsc_pmd_rde_reg(sa__, 0xd13b,__ERR)
#define reg_wr_TX_FED_TXFIR_MISC_CONTROL0(wr_val)                                      falcon16_tsc_pmd_wr_reg(sa__, 0xd13b,wr_val)
#define reg_rd_TX_FED_TXFIR_MISC_STATUS0()                                             _falcon16_tsc_pmd_rde_reg(sa__, 0xd13c,__ERR)
#define reg_wr_TX_FED_TXFIR_MISC_STATUS0(wr_val)                                       falcon16_tsc_pmd_wr_reg(sa__, 0xd13c,wr_val)
#define reg_rd_TX_FED_TXFIR_MISC_CONTROL1()                                            _falcon16_tsc_pmd_rde_reg(sa__, 0xd13d,__ERR)
#define reg_wr_TX_FED_TXFIR_MISC_CONTROL1(wr_val)                                      falcon16_tsc_pmd_wr_reg(sa__, 0xd13d,wr_val)
#define reg_rd_TX_PI_TSC_TXPICONTROL_0()                                               _falcon16_tsc_pmd_rde_reg(sa__, 0xd0a0,__ERR)
#define reg_wr_TX_PI_TSC_TXPICONTROL_0(wr_val)                                         falcon16_tsc_pmd_wr_reg(sa__, 0xd0a0,wr_val)
#define reg_rd_TX_PI_TSC_TXPICONTROL_1()                                               _falcon16_tsc_pmd_rde_reg(sa__, 0xd0a1,__ERR)
#define reg_wr_TX_PI_TSC_TXPICONTROL_1(wr_val)                                         falcon16_tsc_pmd_wr_reg(sa__, 0xd0a1,wr_val)
#define reg_rd_TX_PI_TSC_TXPICONTROL_2()                                               _falcon16_tsc_pmd_rde_reg(sa__, 0xd0a2,__ERR)
#define reg_wr_TX_PI_TSC_TXPICONTROL_2(wr_val)                                         falcon16_tsc_pmd_wr_reg(sa__, 0xd0a2,wr_val)
#define reg_rd_TX_PI_TSC_TXPICONTROL_3()                                               _falcon16_tsc_pmd_rde_reg(sa__, 0xd0a3,__ERR)
#define reg_wr_TX_PI_TSC_TXPICONTROL_3(wr_val)                                         falcon16_tsc_pmd_wr_reg(sa__, 0xd0a3,wr_val)
#define reg_rd_TX_PI_TSC_TXPICONTROL_4()                                               _falcon16_tsc_pmd_rde_reg(sa__, 0xd0a4,__ERR)
#define reg_wr_TX_PI_TSC_TXPICONTROL_4(wr_val)                                         falcon16_tsc_pmd_wr_reg(sa__, 0xd0a4,wr_val)
#define reg_rd_TX_PI_TSC_TXPICONTROL_5()                                               _falcon16_tsc_pmd_rde_reg(sa__, 0xd0a5,__ERR)
#define reg_wr_TX_PI_TSC_TXPICONTROL_5(wr_val)                                         falcon16_tsc_pmd_wr_reg(sa__, 0xd0a5,wr_val)
#define reg_rd_TX_PI_TSC_TXPISTATUS_0()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd0a8,__ERR)
#define reg_wr_TX_PI_TSC_TXPISTATUS_0(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd0a8,wr_val)
#define reg_rd_TX_PI_TSC_TXPISTATUS_1()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd0a9,__ERR)
#define reg_wr_TX_PI_TSC_TXPISTATUS_1(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd0a9,wr_val)
#define reg_rd_TX_PI_TSC_TXPISTATUS_2()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd0aa,__ERR)
#define reg_wr_TX_PI_TSC_TXPISTATUS_2(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd0aa,wr_val)
#define reg_rd_TX_PI_TSC_TXPISTATUS_3()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd0ab,__ERR)
#define reg_wr_TX_PI_TSC_TXPISTATUS_3(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd0ab,wr_val)
#define reg_rd_TX_PI_TSC_TXPISTATUS_4()                                                _falcon16_tsc_pmd_rde_reg(sa__, 0xd0ac,__ERR)
#define reg_wr_TX_PI_TSC_TXPISTATUS_4(wr_val)                                          falcon16_tsc_pmd_wr_reg(sa__, 0xd0ac,wr_val)
#define reg_rd_TX_PI_TSC_TX_FIFO_OVFB_STATUS()                                         _falcon16_tsc_pmd_rde_reg(sa__, 0xd0ad,__ERR)
#define reg_wr_TX_PI_TSC_TX_FIFO_OVFB_STATUS(wr_val)                                   falcon16_tsc_pmd_wr_reg(sa__, 0xd0ad,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TSC_TXCOM_OSR_MODE_CONTROL()                           _falcon16_tsc_pmd_rde_reg(sa__, 0xd1c0,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TSC_TXCOM_OSR_MODE_CONTROL(wr_val)                     falcon16_tsc_pmd_wr_reg(sa__, 0xd1c0,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TSC_TXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL()         _falcon16_tsc_pmd_rde_reg(sa__, 0xd1c1,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TSC_TXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL(wr_val)   falcon16_tsc_pmd_wr_reg(sa__, 0xd1c1,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TSC_TXCOM_LN_S_RSTB_CONTROL()                          _falcon16_tsc_pmd_rde_reg(sa__, 0xd1ce,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TSC_TXCOM_LN_S_RSTB_CONTROL(wr_val)                    falcon16_tsc_pmd_wr_reg(sa__, 0xd1ce,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TSC_TXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL()        _falcon16_tsc_pmd_rde_reg(sa__, 0xd1c3,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TSC_TXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL(wr_val)  falcon16_tsc_pmd_wr_reg(sa__, 0xd1c3,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TSC_TXCOM_UC_ACK_LANE_CONTROL()                        _falcon16_tsc_pmd_rde_reg(sa__, 0xd1c5,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TSC_TXCOM_UC_ACK_LANE_CONTROL(wr_val)                  falcon16_tsc_pmd_wr_reg(sa__, 0xd1c5,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TSC_TXCOM_LANE_DP_RESET_STATE_STATUS()                 _falcon16_tsc_pmd_rde_reg(sa__, 0xd1c9,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TSC_TXCOM_LANE_DP_RESET_STATE_STATUS(wr_val)           falcon16_tsc_pmd_wr_reg(sa__, 0xd1c9,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TSC_TXCOM_LANE_REG_RESET_OCCURRED_CONTROL()            _falcon16_tsc_pmd_rde_reg(sa__, 0xd1c6,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TSC_TXCOM_LANE_REG_RESET_OCCURRED_CONTROL(wr_val)      falcon16_tsc_pmd_wr_reg(sa__, 0xd1c6,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TSC_TXCOM_MULTICAST_MASK_CONTROL()                     _falcon16_tsc_pmd_rde_reg(sa__, 0xd1ca,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TSC_TXCOM_MULTICAST_MASK_CONTROL(wr_val)               falcon16_tsc_pmd_wr_reg(sa__, 0xd1ca,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TSC_TXCOM_OSR_MODE_STATUS_MC_MASK()                    _falcon16_tsc_pmd_rde_reg(sa__, 0xd1cb,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TSC_TXCOM_OSR_MODE_STATUS_MC_MASK(wr_val)              falcon16_tsc_pmd_wr_reg(sa__, 0xd1cb,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TSC_TXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS()        _falcon16_tsc_pmd_rde_reg(sa__, 0xd1cc,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TSC_TXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS(wr_val)  falcon16_tsc_pmd_wr_reg(sa__, 0xd1cc,wr_val)
#define reg_rdc_TX_COM_CONTROL0_REGISTER()                                             _falcon16_tsc_pmd_rde_reg(sa__, 0xd150,__ERR)
#define reg_wrc_TX_COM_CONTROL0_REGISTER(wr_val)                                       falcon16_tsc_pmd_wr_reg(sa__, 0xd150,wr_val)
#define reg_rdc_TX_COM_CONTROL1_REGISTER()                                             _falcon16_tsc_pmd_rde_reg(sa__, 0xd151,__ERR)
#define reg_wrc_TX_COM_CONTROL1_REGISTER(wr_val)                                       falcon16_tsc_pmd_wr_reg(sa__, 0xd151,wr_val)
#define reg_rdc_TX_COM_CONTROL2_REGISTER()                                             _falcon16_tsc_pmd_rde_reg(sa__, 0xd152,__ERR)
#define reg_wrc_TX_COM_CONTROL2_REGISTER(wr_val)                                       falcon16_tsc_pmd_wr_reg(sa__, 0xd152,wr_val)
#define reg_rdc_TX_COM_CONTROL3_REGISTER()                                             _falcon16_tsc_pmd_rde_reg(sa__, 0xd153,__ERR)
#define reg_wrc_TX_COM_CONTROL3_REGISTER(wr_val)                                       falcon16_tsc_pmd_wr_reg(sa__, 0xd153,wr_val)
#define reg_rdc_TX_COM_CONTROL4_REGISTER()                                             _falcon16_tsc_pmd_rde_reg(sa__, 0xd154,__ERR)
#define reg_wrc_TX_COM_CONTROL4_REGISTER(wr_val)                                       falcon16_tsc_pmd_wr_reg(sa__, 0xd154,wr_val)
#define reg_rdc_TX_COM_CONTROL5_REGISTER()                                             _falcon16_tsc_pmd_rde_reg(sa__, 0xd155,__ERR)
#define reg_wrc_TX_COM_CONTROL5_REGISTER(wr_val)                                       falcon16_tsc_pmd_wr_reg(sa__, 0xd155,wr_val)

#define exc_AMS_COM_PLL_CONTROL_0__ams_pll_cal_aux(reg_value)                                                             extract_field((reg_value),15,12)
#define exc_AMS_COM_PLL_CONTROL_0__ams_pll_spare_11(reg_value)                                                            extract_field((reg_value),11,11)
#define exc_AMS_COM_PLL_CONTROL_0__ams_pll_lpf_rz(reg_value)                                                              extract_field((reg_value),10,9)
#define exc_AMS_COM_PLL_CONTROL_0__ams_pll_fp3_rh(reg_value)                                                              extract_field((reg_value),8,8)
#define exc_AMS_COM_PLL_CONTROL_0__ams_pll_fp3_ctrl(reg_value)                                                            extract_field((reg_value),7,4)
#define exc_AMS_COM_PLL_CONTROL_0__ams_pll_cp_cmfdbk_iadj(reg_value)                                                      extract_field((reg_value),3,2)
#define exc_AMS_COM_PLL_CONTROL_0__ams_pll_set_clk4pcs(reg_value)                                                         extract_field((reg_value),1,0)
#define exc_AMS_COM_PLL_CONTROL_1__ams_pll_enable_ftune(reg_value)                                                        extract_field((reg_value),15,15)
#define exc_AMS_COM_PLL_CONTROL_1__ams_pll_reset(reg_value)                                                               extract_field((reg_value),14,14)
#define exc_AMS_COM_PLL_CONTROL_1__ams_pll_ivco(reg_value)                                                                extract_field((reg_value),13,11)
#define exc_AMS_COM_PLL_CONTROL_1__ams_pll_vco_indicator(reg_value)                                                       extract_field((reg_value),10,10)
#define exc_AMS_COM_PLL_CONTROL_1__ams_pll_vcoictrl(reg_value)                                                            extract_field((reg_value),9,8)
#define exc_AMS_COM_PLL_CONTROL_1__ams_pll_vco2_15g(reg_value)                                                            extract_field((reg_value),7,7)
#define exc_AMS_COM_PLL_CONTROL_1__ams_pll_vco_autogm(reg_value)                                                          extract_field((reg_value),6,6)
#define exc_AMS_COM_PLL_CONTROL_1__ams_pll_spare_21_20(reg_value)                                                         extract_field((reg_value),5,4)
#define exc_AMS_COM_PLL_CONTROL_1__ams_pll_drv_hv_disable(reg_value)                                                      extract_field((reg_value),3,3)
#define exc_AMS_COM_PLL_CONTROL_1__ams_pll_comp_thresh(reg_value)                                                         extract_field((reg_value),2,0)
#define exc_AMS_COM_PLL_CONTROL_2__ams_pll_imax_ick(reg_value)                                                            extract_field((reg_value),15,15)
#define exc_AMS_COM_PLL_CONTROL_2__ams_pll_imode_ick(reg_value)                                                           extract_field((reg_value),14,14)
#define exc_AMS_COM_PLL_CONTROL_2__ams_pll_imin_ick(reg_value)                                                            extract_field((reg_value),13,13)
#define exc_AMS_COM_PLL_CONTROL_2__ams_pll_imax_icp(reg_value)                                                            extract_field((reg_value),12,12)
#define exc_AMS_COM_PLL_CONTROL_2__ams_pll_imode_icp(reg_value)                                                           extract_field((reg_value),11,11)
#define exc_AMS_COM_PLL_CONTROL_2__ams_pll_imin_icp(reg_value)                                                            extract_field((reg_value),10,10)
#define exc_AMS_COM_PLL_CONTROL_2__ams_pll_imax_ibias(reg_value)                                                          extract_field((reg_value),9,9)
#define exc_AMS_COM_PLL_CONTROL_2__ams_pll_imode_ibias(reg_value)                                                         extract_field((reg_value),8,8)
#define exc_AMS_COM_PLL_CONTROL_2__ams_pll_imin_ibias(reg_value)                                                          extract_field((reg_value),7,7)
#define exc_AMS_COM_PLL_CONTROL_2__ams_pll_refh_pll(reg_value)                                                            extract_field((reg_value),6,6)
#define exc_AMS_COM_PLL_CONTROL_2__ams_pll_refl_pll(reg_value)                                                            extract_field((reg_value),5,5)
#define exc_AMS_COM_PLL_CONTROL_2__ams_pll_vdd88_en(reg_value)                                                            extract_field((reg_value),4,4)
#define exc_AMS_COM_PLL_CONTROL_2__ams_pll_iqp(reg_value)                                                                 extract_field((reg_value),3,0)
#define exc_AMS_COM_PLL_CONTROL_3__ams_pll_test_rx(reg_value)                                                             extract_field((reg_value),15,15)
#define exc_AMS_COM_PLL_CONTROL_3__ams_pll_test_pll(reg_value)                                                            extract_field((reg_value),14,14)
#define exc_AMS_COM_PLL_CONTROL_3__ams_pll_test_vc(reg_value)                                                             extract_field((reg_value),13,13)
#define exc_AMS_COM_PLL_CONTROL_3__ams_pll_test_vref(reg_value)                                                           extract_field((reg_value),12,12)
#define exc_AMS_COM_PLL_CONTROL_3__ams_pll_imax_iop(reg_value)                                                            extract_field((reg_value),11,11)
#define exc_AMS_COM_PLL_CONTROL_3__ams_pll_imode_iop(reg_value)                                                           extract_field((reg_value),10,10)
#define exc_AMS_COM_PLL_CONTROL_3__ams_pll_imin_iop(reg_value)                                                            extract_field((reg_value),9,9)
#define exc_AMS_COM_PLL_CONTROL_3__ams_pll_imax_icomp(reg_value)                                                          extract_field((reg_value),8,8)
#define exc_AMS_COM_PLL_CONTROL_3__ams_pll_imode_icomp(reg_value)                                                         extract_field((reg_value),7,7)
#define exc_AMS_COM_PLL_CONTROL_3__ams_pll_imin_icomp(reg_value)                                                          extract_field((reg_value),6,6)
#define exc_AMS_COM_PLL_CONTROL_3__ams_pll_imax_icmldiv(reg_value)                                                        extract_field((reg_value),5,5)
#define exc_AMS_COM_PLL_CONTROL_3__ams_pll_imode_icmldiv(reg_value)                                                       extract_field((reg_value),4,4)
#define exc_AMS_COM_PLL_CONTROL_3__ams_pll_imin_icmldiv(reg_value)                                                        extract_field((reg_value),3,3)
#define exc_AMS_COM_PLL_CONTROL_3__ams_pll_imax_irxclkbuf(reg_value)                                                      extract_field((reg_value),2,2)
#define exc_AMS_COM_PLL_CONTROL_3__ams_pll_imode_irxclkbuf(reg_value)                                                     extract_field((reg_value),1,1)
#define exc_AMS_COM_PLL_CONTROL_3__ams_pll_imin_irxclkbuf(reg_value)                                                      extract_field((reg_value),0,0)
#define exc_AMS_COM_PLL_CONTROL_4__ams_pll_force_rescal(reg_value)                                                        extract_field((reg_value),15,15)
#define exc_AMS_COM_PLL_CONTROL_4__ams_pll_force_kvh_bw(reg_value)                                                        extract_field((reg_value),14,14)
#define exc_AMS_COM_PLL_CONTROL_4__ams_pll_kvh_force(reg_value)                                                           extract_field((reg_value),13,12)
#define exc_AMS_COM_PLL_CONTROL_4__ams_pll_vddr_bgb(reg_value)                                                            extract_field((reg_value),11,11)
#define exc_AMS_COM_PLL_CONTROL_4__ams_pll_test_vddr4bg(reg_value)                                                        extract_field((reg_value),10,10)
#define exc_AMS_COM_PLL_CONTROL_4__ams_pll_pll2rx_clkbw(reg_value)                                                        extract_field((reg_value),9,8)
#define exc_AMS_COM_PLL_CONTROL_4__ams_pll_bgr_ctatadj(reg_value)                                                         extract_field((reg_value),7,4)
#define exc_AMS_COM_PLL_CONTROL_4__ams_pll_bgr_ptatadj(reg_value)                                                         extract_field((reg_value),3,0)
#define exc_AMS_COM_PLL_CONTROL_5__ams_pll_mix3p1c_calr_ptatadj(reg_value)                                                extract_field((reg_value),15,11)
#define exc_AMS_COM_PLL_CONTROL_5__ams_pll_mix3p1c_calr_ctatadj(reg_value)                                                extract_field((reg_value),10,6)
#define exc_AMS_COM_PLL_CONTROL_5__ams_pll_test_pnp(reg_value)                                                            extract_field((reg_value),5,4)
#define exc_AMS_COM_PLL_CONTROL_5__ams_pll_vbypass(reg_value)                                                             extract_field((reg_value),3,3)
#define exc_AMS_COM_PLL_CONTROL_5__ams_pll_bgint(reg_value)                                                               extract_field((reg_value),2,2)
#define exc_AMS_COM_PLL_CONTROL_5__ams_pll_bgip(reg_value)                                                                extract_field((reg_value),1,1)
#define exc_AMS_COM_PLL_CONTROL_5__ams_pll_test_port_max_amplitude(reg_value)                                             extract_field((reg_value),0,0)
#define exc_AMS_COM_PLL_CONTROL_6__ams_pll_refclk_doubler(reg_value)                                                      extract_field((reg_value),15,15)
#define exc_AMS_COM_PLL_CONTROL_6__ams_pll_doubler_res(reg_value)                                                         extract_field((reg_value),14,12)
#define exc_AMS_COM_PLL_CONTROL_6__ams_pll_spare_107(reg_value)                                                           extract_field((reg_value),11,11)
#define exc_AMS_COM_PLL_CONTROL_6__ams_pll_doubler_cap(reg_value)                                                         extract_field((reg_value),10,8)
#define exc_AMS_COM_PLL_CONTROL_6__ams_pll_spare_103_101(reg_value)                                                       extract_field((reg_value),7,5)
#define exc_AMS_COM_PLL_CONTROL_6__ams_pll_rtermhiztbd(reg_value)                                                         extract_field((reg_value),4,4)
#define exc_AMS_COM_PLL_CONTROL_6__ams_pll_rterm400tbd(reg_value)                                                         extract_field((reg_value),3,3)
#define exc_AMS_COM_PLL_CONTROL_6__ams_pll_div4(reg_value)                                                                extract_field((reg_value),2,2)
#define exc_AMS_COM_PLL_CONTROL_6__ams_pll_div2(reg_value)                                                                extract_field((reg_value),1,1)
#define exc_AMS_COM_PLL_CONTROL_6__ams_pll_rterm200(reg_value)                                                            extract_field((reg_value),0,0)
#define exc_AMS_COM_PLL_CONTROL_7__ams_pll_mix3p1cr_ptatadj(reg_value)                                                    extract_field((reg_value),15,11)
#define exc_AMS_COM_PLL_CONTROL_7__ams_pll_mix3p1cr_ctatadj(reg_value)                                                    extract_field((reg_value),10,6)
#define exc_AMS_COM_PLL_CONTROL_7__ams_pll_spare_117(reg_value)                                                           extract_field((reg_value),5,5)
#define exc_AMS_COM_PLL_CONTROL_7__ams_pll_spare_116(reg_value)                                                           extract_field((reg_value),4,4)
#define exc_AMS_COM_PLL_CONTROL_7__ams_pll_pfd_ref_skew(reg_value)                                                        extract_field((reg_value),3,3)
#define exc_AMS_COM_PLL_CONTROL_7__ams_pll_pfd_fb_skew(reg_value)                                                         extract_field((reg_value),2,2)
#define exc_AMS_COM_PLL_CONTROL_7__ams_pll_pfd_skew_enlarge(reg_value)                                                    extract_field((reg_value),1,1)
#define exc_AMS_COM_PLL_CONTROL_7__ams_pll_test_fracn_en(reg_value)                                                       extract_field((reg_value),0,0)
#define exc_AMS_COM_PLL_CONTROL_8__ams_pll_fracn_div(reg_value)                                                           extract_field((reg_value),15,0)
#define exc_AMS_COM_PLL_CONTROL_9__ams_pll_fracn_sel(reg_value)                                                           extract_field((reg_value),15,15)
#define exc_AMS_COM_PLL_CONTROL_9__ams_pll_ditheren(reg_value)                                                            extract_field((reg_value),14,14)
#define exc_AMS_COM_PLL_CONTROL_9__ams_pll_fracn_ndiv_int(reg_value)                                                      extract_field((reg_value),13,4)
#define exc_AMS_COM_PLL_CONTROL_9__ams_pll_fracn_bypass(reg_value)                                                        extract_field((reg_value),3,3)
#define exc_AMS_COM_PLL_CONTROL_9__ams_pll_fracn_divrange(reg_value)                                                      extract_field((reg_value),2,2)
#define exc_AMS_COM_PLL_CONTROL_9__ams_pll_fracn_div_17_16(reg_value)                                                     extract_field((reg_value),1,0)
#define exc_AMS_COM_PLL_INTCTRL__ams_pll_pwrdn(reg_value)                                                                 extract_field((reg_value),2,2)
#define exc_AMS_COM_PLL_INTCTRL__ams_pll_div4_2_sel(reg_value)                                                            extract_field((reg_value),1,1)
#define exc_AMS_COM_PLL_INTCTRL__ams_pll_rterm200_sel(reg_value)                                                          extract_field((reg_value),0,0)
#define exc_AMS_COM_PLL_STATUS__ams_pll_kvh(reg_value)                                                                    extract_field((reg_value),15,14)
#define exc_AMS_COM_PLL_STATUS__ams_pll_range(reg_value)                                                                  extract_field((reg_value),13,6)
#define exc_AMS_COM_PLL_STATUS__ams_pll_low(reg_value)                                                                    extract_field((reg_value),5,5)
#define exc_AMS_COM_PLL_STATUS__ams_pll_ndiv(reg_value)                                                                   extract_field((reg_value),4,0)
#define ex_AMS_RX_RXCONTROL_0__ams_rx_peaking_filter_ibias(reg_value)                                                     extract_field((reg_value),15,13)
#define ex_AMS_RX_RXCONTROL_0__ams_rx_dc_couple(reg_value)                                                                extract_field((reg_value),12,12)
#define ex_AMS_RX_RXCONTROL_0__ams_rx_dfe_hgain_en(reg_value)                                                             extract_field((reg_value),11,11)
#define ex_AMS_RX_RXCONTROL_0__ams_rx_eq_lz_en(reg_value)                                                                 extract_field((reg_value),10,10)
#define ex_AMS_RX_RXCONTROL_0__ams_rx_vga_10g_bw(reg_value)                                                               extract_field((reg_value),9,9)
#define ex_AMS_RX_RXCONTROL_0__ams_rx_tport_en(reg_value)                                                                 extract_field((reg_value),8,8)
#define ex_AMS_RX_RXCONTROL_0__ams_rx_sigdet_bypass(reg_value)                                                            extract_field((reg_value),7,7)
#define ex_AMS_RX_RXCONTROL_0__ams_rx_sigdet_pwrdn(reg_value)                                                             extract_field((reg_value),6,6)
#define ex_AMS_RX_RXCONTROL_0__ams_rx_sigdet_threshold(reg_value)                                                         extract_field((reg_value),5,3)
#define ex_AMS_RX_RXCONTROL_0__ams_rx_master_diodes_ibias(reg_value)                                                      extract_field((reg_value),2,0)
#define ex_AMS_RX_RXCONTROL_1__ams_rx_cm_voltage_ibias(reg_value)                                                         extract_field((reg_value),15,13)
#define ex_AMS_RX_RXCONTROL_1__ams_rx_spare_28_26(reg_value)                                                              extract_field((reg_value),12,10)
#define ex_AMS_RX_RXCONTROL_1__ams_rx_vga2_ibias(reg_value)                                                               extract_field((reg_value),9,7)
#define ex_AMS_RX_RXCONTROL_1__ams_rx_vga1_ibias(reg_value)                                                               extract_field((reg_value),6,4)
#define ex_AMS_RX_RXCONTROL_1__ams_rx_vga0_ibias(reg_value)                                                               extract_field((reg_value),3,1)
#define ex_AMS_RX_RXCONTROL_1__ams_rx_spare_16(reg_value)                                                                 extract_field((reg_value),0,0)
#define ex_AMS_RX_RXCONTROL_2__ams_rx_pwrdn_ftap(reg_value)                                                               extract_field((reg_value),15,15)
#define ex_AMS_RX_RXCONTROL_2__ams_rx_sigdet_10g(reg_value)                                                               extract_field((reg_value),14,14)
#define ex_AMS_RX_RXCONTROL_2__ams_rx_pd_ch_p1(reg_value)                                                                 extract_field((reg_value),13,13)
#define ex_AMS_RX_RXCONTROL_2__ams_rx_sel_th4dfe(reg_value)                                                               extract_field((reg_value),12,11)
#define ex_AMS_RX_RXCONTROL_2__ams_rx_dfesum_bw(reg_value)                                                                extract_field((reg_value),10,9)
#define ex_AMS_RX_RXCONTROL_2__ams_rx_dfe_tap_weight_ibias(reg_value)                                                     extract_field((reg_value),8,6)
#define ex_AMS_RX_RXCONTROL_2__ams_rx_phase_interpolators_ibias(reg_value)                                                extract_field((reg_value),5,3)
#define ex_AMS_RX_RXCONTROL_2__ams_rx_sigdet_ibias(reg_value)                                                             extract_field((reg_value),2,0)
#define ex_AMS_RX_RXCONTROL_3__ams_rx_spare_63(reg_value)                                                                 extract_field((reg_value),15,15)
#define ex_AMS_RX_RXCONTROL_3__ams_rx_dfe_slicer_ibias(reg_value)                                                         extract_field((reg_value),14,12)
#define ex_AMS_RX_RXCONTROL_3__ams_rx_dfe_sum_buf_ibias(reg_value)                                                        extract_field((reg_value),11,9)
#define ex_AMS_RX_RXCONTROL_3__ams_rx_offset_correction_ibias(reg_value)                                                  extract_field((reg_value),8,6)
#define ex_AMS_RX_RXCONTROL_3__ams_rx_dll_ibias(reg_value)                                                                extract_field((reg_value),5,3)
#define ex_AMS_RX_RXCONTROL_3__ams_rx_met_r_ibias(reg_value)                                                              extract_field((reg_value),2,0)
#define ex_AMS_RX_RXCONTROL_4__ams_rx_vga1_rescal_mux(reg_value)                                                          extract_field((reg_value),15,11)
#define ex_AMS_RX_RXCONTROL_4__ams_rx_vga0_rescal_mux(reg_value)                                                          extract_field((reg_value),10,6)
#define ex_AMS_RX_RXCONTROL_4__ams_rx_tbd_ibias(reg_value)                                                                extract_field((reg_value),5,3)
#define ex_AMS_RX_RXCONTROL_4__ams_rx_spare_66_64(reg_value)                                                              extract_field((reg_value),2,0)
#define ex_AMS_RX_RXCONTROL_5__ams_rx_spare_95(reg_value)                                                                 extract_field((reg_value),15,15)
#define ex_AMS_RX_RXCONTROL_5__ams_rx_testclk_mux(reg_value)                                                              extract_field((reg_value),14,14)
#define ex_AMS_RX_RXCONTROL_5__ams_rx_testclk_div(reg_value)                                                              extract_field((reg_value),13,12)
#define ex_AMS_RX_RXCONTROL_5__ams_rx_spare_91_90(reg_value)                                                              extract_field((reg_value),11,10)
#define ex_AMS_RX_RXCONTROL_5__ams_rx_spare_89_85(reg_value)                                                              extract_field((reg_value),9,5)
#define ex_AMS_RX_RXCONTROL_5__ams_rx_vga2_rescal_mux(reg_value)                                                          extract_field((reg_value),4,0)
#define ex_AMS_RX_RXCONTROL_6__ams_rx_eq_pkcomp_dis(reg_value)                                                            extract_field((reg_value),15,15)
#define ex_AMS_RX_RXCONTROL_6__ams_rx_eq_ind_dis(reg_value)                                                               extract_field((reg_value),14,14)
#define ex_AMS_RX_RXCONTROL_6__ams_rx_vga_bw_ctrl(reg_value)                                                              extract_field((reg_value),13,12)
#define ex_AMS_RX_RXCONTROL_6__ams_rx_cml_lp(reg_value)                                                                   extract_field((reg_value),11,11)
#define ex_AMS_RX_RXCONTROL_6__ams_rx_dfesum_lp(reg_value)                                                                extract_field((reg_value),10,10)
#define ex_AMS_RX_RXCONTROL_6__ams_rx_vsr_nodfe(reg_value)                                                                extract_field((reg_value),9,9)
#define ex_AMS_RX_RXCONTROL_6__ams_rx_rxclk32_en(reg_value)                                                               extract_field((reg_value),8,8)
#define ex_AMS_RX_RXCONTROL_6__ams_rx_offset_correction_rescal_mux(reg_value)                                             extract_field((reg_value),7,4)
#define ex_AMS_RX_RXCONTROL_6__ams_rx_peaking_filter_rescal_mux(reg_value)                                                extract_field((reg_value),3,0)
#define ex_AMS_RX_RXCONTROL_7__ams_rx_vga_step_mode(reg_value)                                                            extract_field((reg_value),15,14)
#define ex_AMS_RX_RXCONTROL_7__ams_rx_vga_low_gain(reg_value)                                                             extract_field((reg_value),13,12)
#define ex_AMS_RX_RXCONTROL_7__ams_rx_spare_123(reg_value)                                                                extract_field((reg_value),11,11)
#define ex_AMS_RX_RXCONTROL_7__ams_rx_short_vga_output(reg_value)                                                         extract_field((reg_value),10,10)
#define ex_AMS_RX_RXCONTROL_7__ams_rx_rx_offset_pd(reg_value)                                                             extract_field((reg_value),9,9)
#define ex_AMS_RX_RXCONTROL_7__ams_rx_dc_offset_range(reg_value)                                                          extract_field((reg_value),8,8)
#define ex_AMS_RX_RXCONTROL_7__ams_rx_force_dc_offset(reg_value)                                                          extract_field((reg_value),7,7)
#define ex_AMS_RX_RXCONTROL_7__ams_rx_dc_offset(reg_value)                                                                extract_field((reg_value),6,0)
#define ex_AMS_RX_RXCONTROL_8__ams_rx_spare_143_142(reg_value)                                                            extract_field((reg_value),15,14)
#define ex_AMS_RX_RXCONTROL_8__ams_rx_dac4ck_phs(reg_value)                                                               extract_field((reg_value),13,8)
#define ex_AMS_RX_RXCONTROL_8__ams_rx_spare_135_134(reg_value)                                                            extract_field((reg_value),7,6)
#define ex_AMS_RX_RXCONTROL_8__ams_rx_dac4ck_lms(reg_value)                                                               extract_field((reg_value),5,0)
#define ex_AMS_RX_RXCONTROL_9__ams_rx_data12t_ll_en(reg_value)                                                            extract_field((reg_value),15,15)
#define ex_AMS_RX_RXCONTROL_9__ams_rx_d2c_clkbuf_ibias(reg_value)                                                         extract_field((reg_value),14,12)
#define ex_AMS_RX_RXCONTROL_9__ams_rx_sel_d2clp(reg_value)                                                                extract_field((reg_value),11,11)
#define ex_AMS_RX_RXCONTROL_9__ams_rx_spare_154(reg_value)                                                                extract_field((reg_value),10,10)
#define ex_AMS_RX_RXCONTROL_9__ams_rx_clk_bw_ctrl(reg_value)                                                              extract_field((reg_value),9,8)
#define ex_AMS_RX_RXCONTROL_9__ams_rx_en_tap9delay(reg_value)                                                             extract_field((reg_value),7,6)
#define ex_AMS_RX_RXCONTROL_9__ams_rx_dac4ck_dat(reg_value)                                                               extract_field((reg_value),5,0)
#define ex_AMS_RX_RXSTATUS__ams_rx_sigdet(reg_value)                                                                      extract_field((reg_value),15,15)
#define ex_AMS_RX_RXSTATUS__ams_rx_pf(reg_value)                                                                          extract_field((reg_value),14,11)
#define ex_AMS_RX_RXSTATUS__ams_rx_tap1_dfe_gray(reg_value)                                                               extract_field((reg_value),10,5)
#define ex_AMS_RX_RXSTATUS__ams_rx_vga(reg_value)                                                                         extract_field((reg_value),4,0)
#define ex_AMS_TX_TXCONTROL_0__ams_tx_cal_aux(reg_value)                                                                  extract_field((reg_value),15,12)
#define ex_AMS_TX_TXCONTROL_0__ams_tx_cal_off(reg_value)                                                                  extract_field((reg_value),11,11)
#define ex_AMS_TX_TXCONTROL_0__ams_tx_dcc_dis(reg_value)                                                                  extract_field((reg_value),10,10)
#define ex_AMS_TX_TXCONTROL_0__ams_tx_dcc_sel(reg_value)                                                                  extract_field((reg_value),9,9)
#define ex_AMS_TX_TXCONTROL_0__ams_tx_vddr_bgb(reg_value)                                                                 extract_field((reg_value),8,8)
#define ex_AMS_TX_TXCONTROL_0__ams_tx_ticksel(reg_value)                                                                  extract_field((reg_value),7,6)
#define ex_AMS_TX_TXCONTROL_0__ams_tx_test_data(reg_value)                                                                extract_field((reg_value),5,4)
#define ex_AMS_TX_TXCONTROL_0__ams_tx_skew_en(reg_value)                                                                  extract_field((reg_value),3,3)
#define ex_AMS_TX_TXCONTROL_0__ams_tx_skew_polarity(reg_value)                                                            extract_field((reg_value),2,2)
#define ex_AMS_TX_TXCONTROL_0__ams_tx_skew_pn(reg_value)                                                                  extract_field((reg_value),1,0)
#define ex_AMS_TX_TXCONTROL_1__ams_tx_txclk32_en(reg_value)                                                               extract_field((reg_value),15,15)
#define ex_AMS_TX_TXCONTROL_1__ams_tx_pulse_polarity(reg_value)                                                           extract_field((reg_value),14,14)
#define ex_AMS_TX_TXCONTROL_1__ams_tx_ldo_vref(reg_value)                                                                 extract_field((reg_value),13,12)
#define ex_AMS_TX_TXCONTROL_1__ams_tx_ildo(reg_value)                                                                     extract_field((reg_value),11,9)
#define ex_AMS_TX_TXCONTROL_1__ams_tx_icml(reg_value)                                                                     extract_field((reg_value),8,6)
#define ex_AMS_TX_TXCONTROL_1__ams_tx_iphint(reg_value)                                                                   extract_field((reg_value),5,3)
#define ex_AMS_TX_TXCONTROL_1__ams_tx_ibias(reg_value)                                                                    extract_field((reg_value),2,0)
#define ex_AMS_TX_TXCONTROL_2__ams_tx_elec_idle_aux(reg_value)                                                            extract_field((reg_value),15,15)
#define ex_AMS_TX_TXCONTROL_2__ams_tx_fir_tap_load(reg_value)                                                             extract_field((reg_value),14,14)
#define ex_AMS_TX_TXCONTROL_2__ams_tx_sign_post1(reg_value)                                                               extract_field((reg_value),13,13)
#define ex_AMS_TX_TXCONTROL_2__ams_tx_sign_post2(reg_value)                                                               extract_field((reg_value),12,12)
#define ex_AMS_TX_TXCONTROL_2__ams_tx_post2_coef(reg_value)                                                               extract_field((reg_value),11,8)
#define ex_AMS_TX_TXCONTROL_2__ams_tx_sign_post3(reg_value)                                                               extract_field((reg_value),7,7)
#define ex_AMS_TX_TXCONTROL_2__ams_tx_post3_coef(reg_value)                                                               extract_field((reg_value),6,4)
#define ex_AMS_TX_TXCONTROL_2__ams_tx_slew_rate(reg_value)                                                                extract_field((reg_value),3,3)
#define ex_AMS_TX_TXCONTROL_2__ams_tx_spare_34(reg_value)                                                                 extract_field((reg_value),2,2)
#define ex_AMS_TX_TXCONTROL_2__ams_tx_hpf_ctrl(reg_value)                                                                 extract_field((reg_value),1,0)
#define ex_AMS_TX_TXCONTROL_3__ams_tx_spare_63_59(reg_value)                                                              extract_field((reg_value),15,11)
#define ex_AMS_TX_TXCONTROL_3__ams_tx_pibuf_ctrl(reg_value)                                                               extract_field((reg_value),10,9)
#define ex_AMS_TX_TXCONTROL_3__ams_tx_pdet_ll_clk(reg_value)                                                              extract_field((reg_value),8,8)
#define ex_AMS_TX_TXCONTROL_3__ams_tx_sel_txmaster(reg_value)                                                             extract_field((reg_value),7,7)
#define ex_AMS_TX_TXCONTROL_3__ams_tx_sel_ll(reg_value)                                                                   extract_field((reg_value),6,6)
#define ex_AMS_TX_TXCONTROL_3__ams_tx_pdet_mode(reg_value)                                                                extract_field((reg_value),5,4)
#define ex_AMS_TX_TXCONTROL_3__ams_tx_sel_fifo_pol(reg_value)                                                             extract_field((reg_value),3,3)
#define ex_AMS_TX_TXCONTROL_3__ams_tx_fifo_depth(reg_value)                                                               extract_field((reg_value),2,0)
#define ex_AMS_TX_TXINTCTRL__auto_ll_selpath_tx_dis(reg_value)                                                            extract_field((reg_value),0,0)
#define ex_AMS_TX_TXSTATUS__ams_tx_lane_id(reg_value)                                                                     extract_field((reg_value),15,14)
#define ex_AMS_TX_TXSTATUS__ams_tx_drv_hv_disable(reg_value)                                                              extract_field((reg_value),12,12)
#define ex_AMS_TX_TXSTATUS__ams_tx_ana_rescal(reg_value)                                                                  extract_field((reg_value),11,8)
#define ex_AMS_TX_TXSTATUS__ams_tx_version_id(reg_value)                                                                  extract_field((reg_value),7,0)
#define ex_CL93N72_IEEE_RX_CL93N72IR_BASE_R_LP_COEFF_UPDATE_REGISTER_152__cl93n72_ieee_lp_coeff_update(reg_value)         extract_field((reg_value),15,0)
#define ex_CL93N72_IEEE_RX_CL93N72IR_BASE_R_LP_STATUS_REPORT_REGISTER_153__cl93n72_ieee_lp_status_report(reg_value)       extract_field((reg_value),15,0)
#define ex_CL93N72_IEEE_TX_CL93N72IT_BASE_R_PMD_CONTROL_REGISTER_150__cl93n72_ieee_training_enable(reg_value)             extract_field((reg_value),1,1)
#define ex_CL93N72_IEEE_TX_CL93N72IT_BASE_R_PMD_CONTROL_REGISTER_150__cl93n72_ieee_restart_training(reg_value)            extract_field((reg_value),0,0)
#define ex_CL93N72_IEEE_TX_CL93N72IT_BASE_R_PMD_STATUS_REGISTER_151__cl93n72_ieee_training_failure(reg_value)             extract_field((reg_value),3,3)
#define ex_CL93N72_IEEE_TX_CL93N72IT_BASE_R_PMD_STATUS_REGISTER_151__cl93n72_ieee_training_status(reg_value)              extract_field((reg_value),2,2)
#define ex_CL93N72_IEEE_TX_CL93N72IT_BASE_R_PMD_STATUS_REGISTER_151__cl93n72_ieee_frame_lock(reg_value)                   extract_field((reg_value),1,1)
#define ex_CL93N72_IEEE_TX_CL93N72IT_BASE_R_PMD_STATUS_REGISTER_151__cl93n72_ieee_receiver_status(reg_value)              extract_field((reg_value),0,0)
#define ex_CL93N72_IEEE_TX_CL93N72IT_BASE_R_LD_COEFF_UPDATE_REGISTER_154__cl93n72_ieee_ld_coeff_update(reg_value)         extract_field((reg_value),15,0)
#define ex_CL93N72_IEEE_TX_CL93N72IT_BASE_R_LD_STATUS_REPORT_REGISTER_155__cl93n72_ieee_ld_status_report(reg_value)       extract_field((reg_value),15,0)
#define ex_CL93N72_USER_RX_CL93N72UR_CONTROL0_REGISTER__cl93n72_rx_signal_ok(reg_value)                                   extract_field((reg_value),2,2)
#define ex_CL93N72_USER_RX_CL93N72UR_CONTROL0_REGISTER__cl93n72_tr_coarse_lock(reg_value)                                 extract_field((reg_value),1,1)
#define ex_CL93N72_USER_RX_CL93N72UR_CONTROL0_REGISTER__cl93n72_rx_training_en(reg_value)                                 extract_field((reg_value),0,0)
#define ex_CL93N72_USER_RX_CL93N72UR_CONTROL1_REGISTER__cl93n72_bad_marker_cnt(reg_value)                                 extract_field((reg_value),6,4)
#define ex_CL93N72_USER_RX_CL93N72UR_CONTROL1_REGISTER__cl93n72_good_marker_cnt(reg_value)                                extract_field((reg_value),1,0)
#define ex_CL93N72_USER_RX_CL93N72UR_CONTROL2_REGISTER__cl93n72_frame_consistency_chk_en(reg_value)                       extract_field((reg_value),9,9)
#define ex_CL93N72_USER_RX_CL93N72UR_CONTROL2_REGISTER__cl93n72_rx_dp_ln_clk_en(reg_value)                                extract_field((reg_value),8,8)
#define ex_CL93N72_USER_RX_CL93N72UR_CONTROL2_REGISTER__cl93n72_ppm_offset_en(reg_value)                                  extract_field((reg_value),7,7)
#define ex_CL93N72_USER_RX_CL93N72UR_CONTROL2_REGISTER__cl93n72_strict_marker_chk(reg_value)                              extract_field((reg_value),6,6)
#define ex_CL93N72_USER_RX_CL93N72UR_CONTROL2_REGISTER__cl93n72_strict_dme_chk(reg_value)                                 extract_field((reg_value),5,5)
#define ex_CL93N72_USER_RX_CL93N72UR_CONTROL2_REGISTER__cl93n72_dme_cell_boundary_chk(reg_value)                          extract_field((reg_value),4,4)
#define ex_CL93N72_USER_RX_CL93N72UR_CONTROL2_REGISTER__cl93n72_ctrl_frame_dly(reg_value)                                 extract_field((reg_value),3,0)
#define ex_CL93N72_USER_RX_CL93N72UR_STATUS0_REGISTER__cl93n72_remote_rx_ready(reg_value)                                 extract_field((reg_value),1,1)
#define ex_CL93N72_USER_RX_CL93N72UR_STATUS0_REGISTER__cl93n72_frame_lock(reg_value)                                      extract_field((reg_value),0,0)
#define ex_CL93N72_USER_RX_CL93N72UR_MICRO_INTERRUPT_CONTROL0_REGISTER__cl93n72_micro_status_resp_int_frc_val(reg_value)  extract_field((reg_value),11,11)
#define ex_CL93N72_USER_RX_CL93N72UR_MICRO_INTERRUPT_CONTROL0_REGISTER__cl93n72_micro_status_resp_int_frc(reg_value)      extract_field((reg_value),10,10)
#define ex_CL93N72_USER_RX_CL93N72UR_MICRO_INTERRUPT_CONTROL0_REGISTER__cl93n72_micro_update_req_int_frc_val(reg_value)   extract_field((reg_value),9,9)
#define ex_CL93N72_USER_RX_CL93N72UR_MICRO_INTERRUPT_CONTROL0_REGISTER__cl93n72_micro_update_req_int_frc(reg_value)       extract_field((reg_value),8,8)
#define ex_CL93N72_USER_RX_CL93N72UR_MICRO_INTERRUPT_CONTROL0_REGISTER__cl93n72_micro_frame_lock_int_en(reg_value)        extract_field((reg_value),2,2)
#define ex_CL93N72_USER_RX_CL93N72UR_MICRO_INTERRUPT_CONTROL0_REGISTER__cl93n72_micro_status_chg_int_en(reg_value)        extract_field((reg_value),1,1)
#define ex_CL93N72_USER_RX_CL93N72UR_MICRO_INTERRUPT_CONTROL0_REGISTER__cl93n72_micro_update_chg_int_en(reg_value)        extract_field((reg_value),0,0)
#define ex_CL93N72_USER_RX_CL93N72UR_MICRO_STATUS0_REGISTER__cl93n72_micro_update_chg_lstatus(reg_value)                  extract_field((reg_value),0,0)
#define ex_CL93N72_USER_RX_CL93N72UR_MICRO_STATUS1_REGISTER__cl93n72_micro_frame_lock_lstatus(reg_value)                  extract_field((reg_value),1,1)
#define ex_CL93N72_USER_RX_CL93N72UR_MICRO_STATUS1_REGISTER__cl93n72_micro_status_chg_lstatus(reg_value)                  extract_field((reg_value),0,0)
#define ex_CL93N72_USER_TX_CL93N72UT_XMT_UPDATE_PAGE_REGISTER__cl93n72_xmt_update_page(reg_value)                         extract_field((reg_value),15,0)
#define ex_CL93N72_USER_TX_CL93N72UT_LD_XMT_STATUS_PAGE__cl93n72_ld_xmt_status_page(reg_value)                            extract_field((reg_value),15,0)
#define ex_CL93N72_USER_TX_CL93N72UT_CONTROL0_REGISTER__cl93n72_sw_remote_rx_ready(reg_value)                             extract_field((reg_value),2,2)
#define ex_CL93N72_USER_TX_CL93N72UT_CONTROL0_REGISTER__cl93n72_sw_rx_trained(reg_value)                                  extract_field((reg_value),0,0)
#define ex_CL93N72_USER_TX_CL93N72UT_CONTROL0_REGISTER__cl93n72_sw_frame_lock(reg_value)                                  extract_field((reg_value),1,1)
#define ex_CL93N72_USER_TX_CL93N72UT_CONTROL1_REGISTER__cl93n72_timer_value_sel(reg_value)                                extract_field((reg_value),15,15)
#define ex_CL93N72_USER_TX_CL93N72UT_CONTROL1_REGISTER__cl93n72_tx_dp_ln_clk_en(reg_value)                                extract_field((reg_value),2,2)
#define ex_CL93N72_USER_TX_CL93N72UT_CONTROL1_REGISTER__cl93n72_dis_max_wait_timer(reg_value)                             extract_field((reg_value),1,1)
#define ex_CL93N72_USER_TX_CL93N72UT_CONTROL1_REGISTER__cl93n72_brk_ring_osc(reg_value)                                   extract_field((reg_value),0,0)
#define ex_CL93N72_USER_TX_CL93N72UT_CONTROL2_REGISTER__cl93n72_txfir_post(reg_value)                                     extract_field((reg_value),13,8)
#define ex_CL93N72_USER_TX_CL93N72UT_CONTROL2_REGISTER__cl93n72_txfir_pre(reg_value)                                      extract_field((reg_value),4,0)
#define ex_CL93N72_USER_TX_CL93N72UT_CONTROL3_REGISTER__cl93n72_txfir_main(reg_value)                                     extract_field((reg_value),6,0)
#define ex_CL93N72_USER_TX_CL93N72UT_STATUS0_REGISTER__cl93n72_training_fsm_signal_detect(reg_value)                      extract_field((reg_value),1,1)
#define ex_CL93N72_USER_TX_CL93N72UT_STATUS0_REGISTER__cl93n72_local_rx_ready(reg_value)                                  extract_field((reg_value),0,0)
#define ex_CL93N72_USER_TX_CL93N72UT_CONTROL4_REGISTER__cl93n72_prbs_seed_sel(reg_value)                                  extract_field((reg_value),15,14)
#define ex_CL93N72_USER_TX_CL93N72UT_CONTROL4_REGISTER__cl93n72_prbs_mode_sel(reg_value)                                  extract_field((reg_value),13,13)
#define ex_CL93N72_USER_TX_CL93N72UT_CONTROL4_REGISTER__cl93n72_cl93prbs_poly_sel(reg_value)                              extract_field((reg_value),12,11)
#define ex_CL93N72_USER_TX_CL93N72UT_CONTROL4_REGISTER__cl93n72_prbs_seed_val(reg_value)                                  extract_field((reg_value),10,0)
#define exc_DIG_COM_B_LANE_ADDR_0__tx_lane_addr_0(reg_value)                                                              extract_field((reg_value),12,8)
#define exc_DIG_COM_B_LANE_ADDR_0__rx_lane_addr_0(reg_value)                                                              extract_field((reg_value),4,0)
#define exc_DIG_COM_B_LANE_ADDR_1__tx_lane_addr_1(reg_value)                                                              extract_field((reg_value),12,8)
#define exc_DIG_COM_B_LANE_ADDR_1__rx_lane_addr_1(reg_value)                                                              extract_field((reg_value),4,0)
#define exc_DIG_COM_B_LANE_ADDR_2__tx_lane_addr_2(reg_value)                                                              extract_field((reg_value),12,8)
#define exc_DIG_COM_B_LANE_ADDR_2__rx_lane_addr_2(reg_value)                                                              extract_field((reg_value),4,0)
#define exc_DIG_COM_B_LANE_ADDR_3__tx_lane_addr_3(reg_value)                                                              extract_field((reg_value),12,8)
#define exc_DIG_COM_B_LANE_ADDR_3__rx_lane_addr_3(reg_value)                                                              extract_field((reg_value),4,0)
#define exc_DIG_COM_REVID0__revid_rev_letter(reg_value)                                                                   extract_field((reg_value),15,14)
#define exc_DIG_COM_REVID0__revid_rev_number(reg_value)                                                                   extract_field((reg_value),13,11)
#define exc_DIG_COM_REVID0__revid_bonding(reg_value)                                                                      extract_field((reg_value),10,9)
#define exc_DIG_COM_REVID0__revid_process(reg_value)                                                                      extract_field((reg_value),8,6)
#define exc_DIG_COM_REVID0__revid_model(reg_value)                                                                        extract_field((reg_value),5,0)
#define exc_DIG_COM_REVID1__revid_multiplicity(reg_value)                                                                 extract_field((reg_value),15,12)
#define exc_DIG_COM_REVID1__revid_mdio(reg_value)                                                                         extract_field((reg_value),5,5)
#define exc_DIG_COM_REVID1__revid_micro(reg_value)                                                                        extract_field((reg_value),4,4)
#define exc_DIG_COM_REVID1__revid_cl72(reg_value)                                                                         extract_field((reg_value),3,3)
#define exc_DIG_COM_REVID1__revid_pir(reg_value)                                                                          extract_field((reg_value),2,2)
#define exc_DIG_COM_REVID1__revid_llp(reg_value)                                                                          extract_field((reg_value),1,1)
#define exc_DIG_COM_REVID1__revid_eee(reg_value)                                                                          extract_field((reg_value),0,0)
#define exc_DIG_COM_REVID2__revid2(reg_value)                                                                             extract_field((reg_value),3,0)
#define exc_DIG_COM_RESET_CONTROL_PMD__core_s_rstb(reg_value)                                                             extract_field((reg_value),0,0)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__disable_ack_timeout(reg_value)                                                 extract_field((reg_value),15,15)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__afe_s_pll_reset_frc(reg_value)                                                 extract_field((reg_value),13,13)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__afe_s_pll_reset_frc_val(reg_value)                                             extract_field((reg_value),12,12)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__pmd_vcoclk4pcs_vld_frc_val(reg_value)                                          extract_field((reg_value),10,10)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__pmd_vcoclk4pcs_vld_frc(reg_value)                                              extract_field((reg_value),9,9)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__vcoclk4pcs_s_comclk_frc_on(reg_value)                                          extract_field((reg_value),8,8)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__vcoclk4pcs_s_comclk_sel(reg_value)                                             extract_field((reg_value),7,7)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__pmd_mdio_trans_pkill(reg_value)                                                extract_field((reg_value),5,5)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__sup_rst_seq_frc(reg_value)                                                     extract_field((reg_value),4,4)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__sup_rst_seq_frc_val(reg_value)                                                 extract_field((reg_value),3,3)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__pmd_core_dp_h_rstb_pkill(reg_value)                                            extract_field((reg_value),1,1)
#define exc_DIG_COM_MASKDATA_REG__maskdata(reg_value)                                                                     extract_field((reg_value),15,0)
#define exc_DIG_COM_TOP_USER_CONTROL_0__uc_active(reg_value)                                                              extract_field((reg_value),15,15)
#define exc_DIG_COM_TOP_USER_CONTROL_0__afe_s_pll_pwrdn(reg_value)                                                        extract_field((reg_value),14,14)
#define exc_DIG_COM_TOP_USER_CONTROL_0__core_dp_s_rstb(reg_value)                                                         extract_field((reg_value),13,13)
#define exc_DIG_COM_TOP_USER_CONTROL_0__maskdata_bus_assign(reg_value)                                                    extract_field((reg_value),11,10)
#define exc_DIG_COM_TOP_USER_CONTROL_0__heartbeat_count_1us(reg_value)                                                    extract_field((reg_value),9,0)
#define exc_DIG_COM_UC_ACK_CORE_CONTROL__uc_ack_core_dp_reset(reg_value)                                                  extract_field((reg_value),1,1)
#define exc_DIG_COM_UC_ACK_CORE_CONTROL__uc_ack_core_cfg_done(reg_value)                                                  extract_field((reg_value),0,0)
#define exc_DIG_COM_CORE_DP_RESET_STATE_STATUS__lane_reset_released(reg_value)                                            extract_field((reg_value),14,14)
#define exc_DIG_COM_CORE_DP_RESET_STATE_STATUS__lane_reset_released_index(reg_value)                                      extract_field((reg_value),12,8)
#define exc_DIG_COM_CORE_DP_RESET_STATE_STATUS__tx_lane_reset_released(reg_value)                                         extract_field((reg_value),15,15)
#define exc_DIG_COM_CORE_DP_RESET_STATE_STATUS__tx_lane_reset_released_index(reg_value)                                   extract_field((reg_value),7,3)
#define exc_DIG_COM_CORE_DP_RESET_STATE_STATUS__core_dp_reset_state(reg_value)                                            extract_field((reg_value),2,0)
#define exc_DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL__core_reg_reset_occurred(reg_value)                                   extract_field((reg_value),0,0)
#define exc_DIG_COM_RST_SEQ_TIMER_CONTROL__rst_seq_dis_flt_mode(reg_value)                                                extract_field((reg_value),15,14)
#define exc_DIG_COM_RST_SEQ_TIMER_CONTROL__pwrdn_seq_timer(reg_value)                                                     extract_field((reg_value),10,8)
#define exc_DIG_COM_RST_SEQ_TIMER_CONTROL__rst_seq_timer(reg_value)                                                       extract_field((reg_value),2,0)
#define exc_DIG_COM_PMD_CORE_MODE_STATUS__pmd_core_mode(reg_value)                                                        extract_field((reg_value),15,0)
#define exc_DIG_COM_DIG_COM_STATUS_2__pll_pwrdn_or(reg_value)                                                             extract_field((reg_value),0,0)
#define ex_DSC_A_DSC_UC_CTRL__uc_dsc_supp_info(reg_value)                                                                 extract_field_signed((reg_value),15,8)
#define ex_DSC_A_DSC_UC_CTRL__uc_dsc_ready_for_cmd(reg_value)                                                             extract_field((reg_value),7,7)
#define ex_DSC_A_DSC_UC_CTRL__uc_dsc_error_found(reg_value)                                                               extract_field((reg_value),6,6)
#define ex_DSC_A_DSC_UC_CTRL__uc_dsc_gp_uc_req(reg_value)                                                                 extract_field((reg_value),5,0)
#define ex_DSC_A_DSC_SCRATCH__uc_dsc_data(reg_value)                                                                      extract_field((reg_value),15,0)
#define ex_DSC_AFE1_RX_PF_CTRL_DC_OFFSET__rx_pf_ctrl(reg_value)                                                           extract_field((reg_value),14,11)
#define ex_DSC_AFE1_RX_PF_CTRL_DC_OFFSET__rx_pf2_ctrl(reg_value)                                                          extract_field((reg_value),10,8)
#define ex_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_DN_DP__rxa_slicer_offset_adj_dn(reg_value)                                      extract_field_signed((reg_value),13,8)
#define ex_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_DN_DP__rxa_slicer_offset_adj_dp(reg_value)                                      extract_field_signed((reg_value),5,0)
#define ex_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_ZN_ZP__rxa_slicer_offset_adj_zn(reg_value)                                      extract_field_signed((reg_value),13,8)
#define ex_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_ZN_ZP__rxa_slicer_offset_adj_zp(reg_value)                                      extract_field_signed((reg_value),5,0)
#define ex_DSC_AFE1_RXAB_SLICER_OFFSET_ADJ_LMS__rxa_slicer_offset_adj_lms(reg_value)                                      extract_field_signed((reg_value),13,8)
#define ex_DSC_AFE1_RXAB_SLICER_OFFSET_ADJ_LMS__rxb_slicer_offset_adj_lms(reg_value)                                      extract_field_signed((reg_value),5,0)
#define ex_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_DN_DP__rxb_slicer_offset_adj_dn(reg_value)                                      extract_field_signed((reg_value),13,8)
#define ex_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_DN_DP__rxb_slicer_offset_adj_dp(reg_value)                                      extract_field_signed((reg_value),5,0)
#define ex_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_ZN_ZP__rxb_slicer_offset_adj_zn(reg_value)                                      extract_field_signed((reg_value),13,8)
#define ex_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_ZN_ZP__rxb_slicer_offset_adj_zp(reg_value)                                      extract_field_signed((reg_value),5,0)
#define ex_DSC_AFE1_RXC_SLICER_OFFSET_ADJ_DN_DP__rxc_slicer_offset_adj_dn(reg_value)                                      extract_field_signed((reg_value),13,8)
#define ex_DSC_AFE1_RXC_SLICER_OFFSET_ADJ_DN_DP__rxc_slicer_offset_adj_dp(reg_value)                                      extract_field_signed((reg_value),5,0)
#define ex_DSC_AFE1_RXC_SLICER_OFFSET_ADJ_ZN_ZP__rxc_slicer_offset_adj_zn(reg_value)                                      extract_field_signed((reg_value),13,8)
#define ex_DSC_AFE1_RXC_SLICER_OFFSET_ADJ_ZN_ZP__rxc_slicer_offset_adj_zp(reg_value)                                      extract_field_signed((reg_value),5,0)
#define ex_DSC_AFE1_RXCD_SLICER_OFFSET_ADJ_LMS__rxc_slicer_offset_adj_lms(reg_value)                                      extract_field_signed((reg_value),13,8)
#define ex_DSC_AFE1_RXCD_SLICER_OFFSET_ADJ_LMS__rxd_slicer_offset_adj_lms(reg_value)                                      extract_field_signed((reg_value),5,0)
#define ex_DSC_AFE1_RXD_SLICER_OFFSET_ADJ_DN_DP__rxd_slicer_offset_adj_dn(reg_value)                                      extract_field_signed((reg_value),13,8)
#define ex_DSC_AFE1_RXD_SLICER_OFFSET_ADJ_DN_DP__rxd_slicer_offset_adj_dp(reg_value)                                      extract_field_signed((reg_value),5,0)
#define ex_DSC_AFE1_RXD_SLICER_OFFSET_ADJ_ZN_ZP__rxd_slicer_offset_adj_zn(reg_value)                                      extract_field_signed((reg_value),13,8)
#define ex_DSC_AFE1_RXD_SLICER_OFFSET_ADJ_ZN_ZP__rxd_slicer_offset_adj_zp(reg_value)                                      extract_field_signed((reg_value),5,0)
#define ex_DSC_AFE1_RX_PHASE_LMS_THRESH_SEL__rx_phase_thresh_sel(reg_value)                                               extract_field_signed((reg_value),14,8)
#define ex_DSC_AFE1_RX_PHASE_LMS_THRESH_SEL__rx_lms_thresh_sel(reg_value)                                                 extract_field_signed((reg_value),7,0)
#define ex_DSC_AFE2_RX_DFE_TAP2_AB__rxa_dfe_tap2(reg_value)                                                               extract_field_signed((reg_value),12,8)
#define ex_DSC_AFE2_RX_DFE_TAP2_AB__rxb_dfe_tap2(reg_value)                                                               extract_field_signed((reg_value),4,0)
#define ex_DSC_AFE2_RX_DFE_TAP2_CD__rxc_dfe_tap2(reg_value)                                                               extract_field_signed((reg_value),12,8)
#define ex_DSC_AFE2_RX_DFE_TAP2_CD__rxd_dfe_tap2(reg_value)                                                               extract_field_signed((reg_value),4,0)
#define ex_DSC_AFE2_RX_DFE_TAP3_AB__rxa_dfe_tap3(reg_value)                                                               extract_field_signed((reg_value),12,8)
#define ex_DSC_AFE2_RX_DFE_TAP3_AB__rxb_dfe_tap3(reg_value)                                                               extract_field_signed((reg_value),4,0)
#define ex_DSC_AFE2_RX_DFE_TAP3_CD__rxc_dfe_tap3(reg_value)                                                               extract_field_signed((reg_value),12,8)
#define ex_DSC_AFE2_RX_DFE_TAP3_CD__rxd_dfe_tap3(reg_value)                                                               extract_field_signed((reg_value),4,0)
#define ex_DSC_AFE2_RX_DFE_TAP4_ABCD__rxa_dfe_tap4(reg_value)                                                             extract_field_signed((reg_value),15,12)
#define ex_DSC_AFE2_RX_DFE_TAP4_ABCD__rxb_dfe_tap4(reg_value)                                                             extract_field_signed((reg_value),11,8)
#define ex_DSC_AFE2_RX_DFE_TAP4_ABCD__rxc_dfe_tap4(reg_value)                                                             extract_field_signed((reg_value),7,4)
#define ex_DSC_AFE2_RX_DFE_TAP4_ABCD__rxd_dfe_tap4(reg_value)                                                             extract_field_signed((reg_value),3,0)
#define ex_DSC_AFE2_RX_DFE_TAP5_ABCD__rxa_dfe_tap5(reg_value)                                                             extract_field_signed((reg_value),15,12)
#define ex_DSC_AFE2_RX_DFE_TAP5_ABCD__rxb_dfe_tap5(reg_value)                                                             extract_field_signed((reg_value),11,8)
#define ex_DSC_AFE2_RX_DFE_TAP5_ABCD__rxc_dfe_tap5(reg_value)                                                             extract_field_signed((reg_value),7,4)
#define ex_DSC_AFE2_RX_DFE_TAP5_ABCD__rxd_dfe_tap5(reg_value)                                                             extract_field_signed((reg_value),3,0)
#define ex_DSC_AFE2_RX_DFE_TAP6_ABCD__rxa_dfe_tap6(reg_value)                                                             extract_field_signed((reg_value),15,12)
#define ex_DSC_AFE2_RX_DFE_TAP6_ABCD__rxb_dfe_tap6(reg_value)                                                             extract_field_signed((reg_value),11,8)
#define ex_DSC_AFE2_RX_DFE_TAP6_ABCD__rxc_dfe_tap6(reg_value)                                                             extract_field_signed((reg_value),7,4)
#define ex_DSC_AFE2_RX_DFE_TAP6_ABCD__rxd_dfe_tap6(reg_value)                                                             extract_field_signed((reg_value),3,0)
#define ex_DSC_AFE2_RX_DFE_TAP7_ABCD__rxa_dfe_tap7(reg_value)                                                             extract_field_signed((reg_value),15,12)
#define ex_DSC_AFE2_RX_DFE_TAP7_ABCD__rxb_dfe_tap7(reg_value)                                                             extract_field_signed((reg_value),11,8)
#define ex_DSC_AFE2_RX_DFE_TAP7_ABCD__rxc_dfe_tap7(reg_value)                                                             extract_field_signed((reg_value),7,4)
#define ex_DSC_AFE2_RX_DFE_TAP7_ABCD__rxd_dfe_tap7(reg_value)                                                             extract_field_signed((reg_value),3,0)
#define ex_DSC_AFE2_RX_DFE_TAP8_ABCD__rxa_dfe_tap8(reg_value)                                                             extract_field_signed((reg_value),15,12)
#define ex_DSC_AFE2_RX_DFE_TAP8_ABCD__rxb_dfe_tap8(reg_value)                                                             extract_field_signed((reg_value),11,8)
#define ex_DSC_AFE2_RX_DFE_TAP8_ABCD__rxc_dfe_tap8(reg_value)                                                             extract_field_signed((reg_value),7,4)
#define ex_DSC_AFE2_RX_DFE_TAP8_ABCD__rxd_dfe_tap8(reg_value)                                                             extract_field_signed((reg_value),3,0)
#define ex_DSC_AFE2_RX_DFE_TAP9_ABCD__rxa_dfe_tap9(reg_value)                                                             extract_field_signed((reg_value),15,12)
#define ex_DSC_AFE2_RX_DFE_TAP9_ABCD__rxb_dfe_tap9(reg_value)                                                             extract_field_signed((reg_value),11,8)
#define ex_DSC_AFE2_RX_DFE_TAP9_ABCD__rxc_dfe_tap9(reg_value)                                                             extract_field_signed((reg_value),7,4)
#define ex_DSC_AFE2_RX_DFE_TAP9_ABCD__rxd_dfe_tap9(reg_value)                                                             extract_field_signed((reg_value),3,0)
#define ex_DSC_AFE3_RX_DFE_TAP10_ABCD__rxa_dfe_tap10(reg_value)                                                           extract_field_signed((reg_value),15,12)
#define ex_DSC_AFE3_RX_DFE_TAP10_ABCD__rxb_dfe_tap10(reg_value)                                                           extract_field_signed((reg_value),11,8)
#define ex_DSC_AFE3_RX_DFE_TAP10_ABCD__rxc_dfe_tap10(reg_value)                                                           extract_field_signed((reg_value),7,4)
#define ex_DSC_AFE3_RX_DFE_TAP10_ABCD__rxd_dfe_tap10(reg_value)                                                           extract_field_signed((reg_value),3,0)
#define ex_DSC_AFE3_RX_DFE_TAP11_ABCD__rxa_dfe_tap11(reg_value)                                                           extract_field_signed((reg_value),15,12)
#define ex_DSC_AFE3_RX_DFE_TAP11_ABCD__rxb_dfe_tap11(reg_value)                                                           extract_field_signed((reg_value),11,8)
#define ex_DSC_AFE3_RX_DFE_TAP11_ABCD__rxc_dfe_tap11(reg_value)                                                           extract_field_signed((reg_value),7,4)
#define ex_DSC_AFE3_RX_DFE_TAP11_ABCD__rxd_dfe_tap11(reg_value)                                                           extract_field_signed((reg_value),3,0)
#define ex_DSC_AFE3_RX_DFE_TAP12_ABCD__rxa_dfe_tap12(reg_value)                                                           extract_field_signed((reg_value),15,12)
#define ex_DSC_AFE3_RX_DFE_TAP12_ABCD__rxb_dfe_tap12(reg_value)                                                           extract_field_signed((reg_value),11,8)
#define ex_DSC_AFE3_RX_DFE_TAP12_ABCD__rxc_dfe_tap12(reg_value)                                                           extract_field_signed((reg_value),7,4)
#define ex_DSC_AFE3_RX_DFE_TAP12_ABCD__rxd_dfe_tap12(reg_value)                                                           extract_field_signed((reg_value),3,0)
#define ex_DSC_AFE3_RX_DFE_TAP13_ABCD__rxa_dfe_tap13(reg_value)                                                           extract_field_signed((reg_value),15,12)
#define ex_DSC_AFE3_RX_DFE_TAP13_ABCD__rxb_dfe_tap13(reg_value)                                                           extract_field_signed((reg_value),11,8)
#define ex_DSC_AFE3_RX_DFE_TAP13_ABCD__rxc_dfe_tap13(reg_value)                                                           extract_field_signed((reg_value),7,4)
#define ex_DSC_AFE3_RX_DFE_TAP13_ABCD__rxd_dfe_tap13(reg_value)                                                           extract_field_signed((reg_value),3,0)
#define ex_DSC_AFE3_RX_DFE_TAP14_ABCD__rxa_dfe_tap14(reg_value)                                                           extract_field_signed((reg_value),15,12)
#define ex_DSC_AFE3_RX_DFE_TAP14_ABCD__rxb_dfe_tap14(reg_value)                                                           extract_field_signed((reg_value),11,8)
#define ex_DSC_AFE3_RX_DFE_TAP14_ABCD__rxc_dfe_tap14(reg_value)                                                           extract_field_signed((reg_value),7,4)
#define ex_DSC_AFE3_RX_DFE_TAP14_ABCD__rxd_dfe_tap14(reg_value)                                                           extract_field_signed((reg_value),3,0)
#define ex_DSC_AFE3_RX_DFE_TAP7_8_MUX_ABCD__rxa_dfe_tap7_mux(reg_value)                                                   extract_field((reg_value),15,14)
#define ex_DSC_AFE3_RX_DFE_TAP7_8_MUX_ABCD__rxa_dfe_tap8_mux(reg_value)                                                   extract_field((reg_value),13,12)
#define ex_DSC_AFE3_RX_DFE_TAP7_8_MUX_ABCD__rxb_dfe_tap7_mux(reg_value)                                                   extract_field((reg_value),11,10)
#define ex_DSC_AFE3_RX_DFE_TAP7_8_MUX_ABCD__rxb_dfe_tap8_mux(reg_value)                                                   extract_field((reg_value),9,8)
#define ex_DSC_AFE3_RX_DFE_TAP7_8_MUX_ABCD__rxc_dfe_tap7_mux(reg_value)                                                   extract_field((reg_value),7,6)
#define ex_DSC_AFE3_RX_DFE_TAP7_8_MUX_ABCD__rxc_dfe_tap8_mux(reg_value)                                                   extract_field((reg_value),5,4)
#define ex_DSC_AFE3_RX_DFE_TAP7_8_MUX_ABCD__rxd_dfe_tap7_mux(reg_value)                                                   extract_field((reg_value),3,2)
#define ex_DSC_AFE3_RX_DFE_TAP7_8_MUX_ABCD__rxd_dfe_tap8_mux(reg_value)                                                   extract_field((reg_value),1,0)
#define ex_DSC_AFE3_RX_DFE_TAP9_10_MUX_ABCD__rxa_dfe_tap9_mux(reg_value)                                                  extract_field((reg_value),15,14)
#define ex_DSC_AFE3_RX_DFE_TAP9_10_MUX_ABCD__rxa_dfe_tap10_mux(reg_value)                                                 extract_field((reg_value),13,12)
#define ex_DSC_AFE3_RX_DFE_TAP9_10_MUX_ABCD__rxb_dfe_tap9_mux(reg_value)                                                  extract_field((reg_value),11,10)
#define ex_DSC_AFE3_RX_DFE_TAP9_10_MUX_ABCD__rxb_dfe_tap10_mux(reg_value)                                                 extract_field((reg_value),9,8)
#define ex_DSC_AFE3_RX_DFE_TAP9_10_MUX_ABCD__rxc_dfe_tap9_mux(reg_value)                                                  extract_field((reg_value),7,6)
#define ex_DSC_AFE3_RX_DFE_TAP9_10_MUX_ABCD__rxc_dfe_tap10_mux(reg_value)                                                 extract_field((reg_value),5,4)
#define ex_DSC_AFE3_RX_DFE_TAP9_10_MUX_ABCD__rxd_dfe_tap9_mux(reg_value)                                                  extract_field((reg_value),3,2)
#define ex_DSC_AFE3_RX_DFE_TAP9_10_MUX_ABCD__rxd_dfe_tap10_mux(reg_value)                                                 extract_field((reg_value),1,0)
#define ex_DSC_AFE3_RX_DFE_TAP11_12_MUX_ABCD__rxa_dfe_tap11_mux(reg_value)                                                extract_field((reg_value),15,14)
#define ex_DSC_AFE3_RX_DFE_TAP11_12_MUX_ABCD__rxa_dfe_tap12_mux(reg_value)                                                extract_field((reg_value),13,12)
#define ex_DSC_AFE3_RX_DFE_TAP11_12_MUX_ABCD__rxb_dfe_tap11_mux(reg_value)                                                extract_field((reg_value),11,10)
#define ex_DSC_AFE3_RX_DFE_TAP11_12_MUX_ABCD__rxb_dfe_tap12_mux(reg_value)                                                extract_field((reg_value),9,8)
#define ex_DSC_AFE3_RX_DFE_TAP11_12_MUX_ABCD__rxc_dfe_tap11_mux(reg_value)                                                extract_field((reg_value),7,6)
#define ex_DSC_AFE3_RX_DFE_TAP11_12_MUX_ABCD__rxc_dfe_tap12_mux(reg_value)                                                extract_field((reg_value),5,4)
#define ex_DSC_AFE3_RX_DFE_TAP11_12_MUX_ABCD__rxd_dfe_tap11_mux(reg_value)                                                extract_field((reg_value),3,2)
#define ex_DSC_AFE3_RX_DFE_TAP11_12_MUX_ABCD__rxd_dfe_tap12_mux(reg_value)                                                extract_field((reg_value),1,0)
#define ex_DSC_AFE3_RX_DFE_TAP13_14_MUX_ABCD__rxa_dfe_tap13_mux(reg_value)                                                extract_field((reg_value),15,14)
#define ex_DSC_AFE3_RX_DFE_TAP13_14_MUX_ABCD__rxa_dfe_tap14_mux(reg_value)                                                extract_field((reg_value),13,12)
#define ex_DSC_AFE3_RX_DFE_TAP13_14_MUX_ABCD__rxb_dfe_tap13_mux(reg_value)                                                extract_field((reg_value),11,10)
#define ex_DSC_AFE3_RX_DFE_TAP13_14_MUX_ABCD__rxb_dfe_tap14_mux(reg_value)                                                extract_field((reg_value),9,8)
#define ex_DSC_AFE3_RX_DFE_TAP13_14_MUX_ABCD__rxc_dfe_tap13_mux(reg_value)                                                extract_field((reg_value),7,6)
#define ex_DSC_AFE3_RX_DFE_TAP13_14_MUX_ABCD__rxc_dfe_tap14_mux(reg_value)                                                extract_field((reg_value),5,4)
#define ex_DSC_AFE3_RX_DFE_TAP13_14_MUX_ABCD__rxd_dfe_tap13_mux(reg_value)                                                extract_field((reg_value),3,2)
#define ex_DSC_AFE3_RX_DFE_TAP13_14_MUX_ABCD__rxd_dfe_tap14_mux(reg_value)                                                extract_field((reg_value),1,0)
#define ex_DSC_AFE3_LOAD_PRESETS__preset_dsc_afe_bank(reg_value)                                                          extract_field((reg_value),0,0)
#define ex_DSC_B_VGA_D_THRESH_STATUS__rx_vga_ctrl(reg_value)                                                              extract_field((reg_value),14,8)
#define ex_DSC_B_VGA_D_THRESH_STATUS__rx_data_thresh_sel(reg_value)                                                       extract_field_signed((reg_value),6,0)
#define ex_DSC_B_DC_OFFSET_STATUS__dc_offset_bin(reg_value)                                                               extract_field_signed((reg_value),6,0)
#define ex_DSC_C_RX_PI_CONTROL__rx_pi_manual_strobe(reg_value)                                                            extract_field((reg_value),11,11)
#define ex_DSC_C_RX_PI_CONTROL__rx_pi_manual_mode(reg_value)                                                              extract_field((reg_value),10,10)
#define ex_DSC_C_RX_PI_CONTROL__rx_pi_phase_step_dir(reg_value)                                                           extract_field((reg_value),9,9)
#define ex_DSC_C_RX_PI_CONTROL__rx_pi_phase_step_cnt(reg_value)                                                           extract_field((reg_value),8,6)
#define ex_DSC_C_RX_PI_CONTROL__rx_pi_slicers_en(reg_value)                                                               extract_field((reg_value),5,0)
#define ex_DSC_C_TRNSUM_CONTROL2__trnsum_eye_closure_err_sel(reg_value)                                                   extract_field((reg_value),5,5)
#define ex_DSC_C_TRNSUM_CONTROL2__trnsum_eye_close_prev_en(reg_value)                                                     extract_field((reg_value),4,4)
#define ex_DSC_C_TRNSUM_CONTROL2__trnsum_pattern_match_sel(reg_value)                                                     extract_field((reg_value),3,2)
#define ex_DSC_C_TRNSUM_CONTROL2__trnsum_disable_sm_clear(reg_value)                                                      extract_field((reg_value),1,1)
#define ex_DSC_C_TRNSUM_CONTROL2__trnsum_clr_sc(reg_value)                                                                extract_field((reg_value),0,0)
#define ex_DSC_C_CDR_CONTROL_2__cdr_1g_manual_strobe(reg_value)                                                           extract_field((reg_value),9,9)
#define ex_DSC_C_CDR_CONTROL_2__cdr_1g_manual_mode(reg_value)                                                             extract_field((reg_value),8,8)
#define ex_DSC_C_CDR_CONTROL_2__phs_sum_ignore_dsc_lock(reg_value)                                                        extract_field((reg_value),7,7)
#define ex_DSC_C_CDR_CONTROL_2__tx_pi_loop_timing_src_sel(reg_value)                                                      extract_field((reg_value),6,6)
#define ex_DSC_C_CDR_CONTROL_2__cdr_1g_force_en(reg_value)                                                                extract_field((reg_value),5,5)
#define ex_DSC_C_CDR_CONTROL_2__cdr_1g_swap_pz(reg_value)                                                                 extract_field((reg_value),4,4)
#define ex_DSC_C_CDR_CONTROL_2__cdr_lm_thr_sel(reg_value)                                                                 extract_field((reg_value),3,0)
#define ex_DSC_C_CDR_CONTROL_1__cdr_freq_override_val(reg_value)                                                          extract_field_signed((reg_value),15,5)
#define ex_DSC_C_CDR_CONTROL_0__cdr_zero_polarity(reg_value)                                                              extract_field((reg_value),9,9)
#define ex_DSC_C_CDR_CONTROL_0__cdr_freq_override_en(reg_value)                                                           extract_field((reg_value),8,8)
#define ex_DSC_C_CDR_CONTROL_0__cdr_integ_sat_sel(reg_value)                                                              extract_field((reg_value),7,7)
#define ex_DSC_C_CDR_CONTROL_0__cdr_phase_err_frz(reg_value)                                                              extract_field((reg_value),6,6)
#define ex_DSC_C_CDR_CONTROL_0__cdr_integ_reg_clr(reg_value)                                                              extract_field((reg_value),5,5)
#define ex_DSC_C_CDR_CONTROL_0__cdr_freq_en(reg_value)                                                                    extract_field((reg_value),3,3)
#define ex_DSC_C_CDR_CONTROL_0__os_pattern_enhanced(reg_value)                                                            extract_field((reg_value),2,2)
#define ex_DSC_C_CDR_CONTROL_0__br_pd_en(reg_value)                                                                       extract_field((reg_value),1,1)
#define ex_DSC_C_CDR_CONTROL_0__os_all_edges(reg_value)                                                                   extract_field((reg_value),0,0)
#define ex_DSC_C_VGA_CTRL_1__vga_write(reg_value)                                                                         extract_field((reg_value),15,15)
#define ex_DSC_C_VGA_CTRL_1__rx_vga_ctrl_val(reg_value)                                                                   extract_field((reg_value),14,8)
#define ex_DSC_C_VGA_CTRL_1__vga_inc(reg_value)                                                                           extract_field((reg_value),7,7)
#define ex_DSC_C_VGA_CTRL_1__vga_dec(reg_value)                                                                           extract_field((reg_value),5,5)
#define ex_DSC_C_VGA_CTRL_1__dc_offs_write_en(reg_value)                                                                  extract_field((reg_value),4,4)
#define ex_DSC_C_VGA_CTRL_1__uc_trnsum_en(reg_value)                                                                      extract_field((reg_value),3,3)
#define ex_DSC_C_VGA_CTRL_1__vga_timer_t2(reg_value)                                                                      extract_field((reg_value),2,0)
#define ex_DSC_C_DATA_SLICER_THRESH_CTRL__data_thresh_write(reg_value)                                                    extract_field((reg_value),15,15)
#define ex_DSC_C_DATA_SLICER_THRESH_CTRL__data_thresh_sel_val(reg_value)                                                  extract_field_signed((reg_value),14,8)
#define ex_DSC_C_DATA_SLICER_THRESH_CTRL__thresh_step_size(reg_value)                                                     extract_field((reg_value),5,4)
#define ex_DSC_C_DATA_SLICER_THRESH_CTRL__thresh_timer_t1(reg_value)                                                      extract_field((reg_value),1,0)
#define ex_DSC_C_DC_OFFSET_CONTROL__dc_offs_write_frc_en(reg_value)                                                       extract_field((reg_value),15,15)
#define ex_DSC_C_DC_OFFSET_CONTROL__dc_offs_write_val(reg_value)                                                          extract_field_signed((reg_value),14,8)
#define ex_DSC_C_DC_OFFSET_CONTROL__dc_offs_acc_clr(reg_value)                                                            extract_field((reg_value),7,7)
#define ex_DSC_C_DC_OFFSET_CONTROL__dc_offs_gain(reg_value)                                                               extract_field((reg_value),6,5)
#define ex_DSC_C_DC_OFFSET_CONTROL__dc_offs_gradient_invert(reg_value)                                                    extract_field((reg_value),4,4)
#define ex_DSC_C_DC_OFFSET_CONTROL__dc_offs_hys_mag(reg_value)                                                            extract_field((reg_value),3,3)
#define ex_DSC_C_DC_OFFSET_CONTROL__dc_offs_hys_en(reg_value)                                                             extract_field((reg_value),2,2)
#define ex_DSC_C_DC_OFFSET_CONTROL__dc_offs_en(reg_value)                                                                 extract_field((reg_value),0,0)
#define ex_DSC_D_DSC_SM_CTRL_0__eee_mode_en(reg_value)                                                                    extract_field((reg_value),1,1)
#define ex_DSC_D_DSC_SM_CTRL_0__eee_quiet_rx_afe_pwrdwn_val(reg_value)                                                    extract_field((reg_value),2,2)
#define ex_DSC_D_DSC_SM_CTRL_0__ignore_rx_mode(reg_value)                                                                 extract_field((reg_value),3,3)
#define ex_DSC_D_DSC_SM_CTRL_0__cl72_timer_en(reg_value)                                                                  extract_field((reg_value),4,4)
#define ex_DSC_D_DSC_SM_CTRL_0__uc_tune_en(reg_value)                                                                     extract_field((reg_value),5,5)
#define ex_DSC_D_DSC_SM_CTRL_0__hw_tune_en(reg_value)                                                                     extract_field((reg_value),6,6)
#define ex_DSC_D_DSC_SM_CTRL_0__eee_measure_en(reg_value)                                                                 extract_field((reg_value),8,8)
#define ex_DSC_D_DSC_SM_CTRL_0__uc_ack_dsc_eee_done(reg_value)                                                            extract_field((reg_value),11,11)
#define ex_DSC_D_DSC_SM_CTRL_0__uc_ack_dsc_restart(reg_value)                                                             extract_field((reg_value),13,13)
#define ex_DSC_D_DSC_SM_CTRL_0__uc_ack_dsc_config(reg_value)                                                              extract_field((reg_value),14,14)
#define ex_DSC_D_DSC_SM_CTRL_0__set_meas_incomplete(reg_value)                                                            extract_field((reg_value),15,15)
#define ex_DSC_D_DSC_SM_CTRL_1__rx_dsc_lock_frc(reg_value)                                                                extract_field((reg_value),0,0)
#define ex_DSC_D_DSC_SM_CTRL_1__rx_dsc_lock_frc_val(reg_value)                                                            extract_field((reg_value),1,1)
#define ex_DSC_D_DSC_SM_CTRL_1__dsc_clr_frc(reg_value)                                                                    extract_field((reg_value),2,2)
#define ex_DSC_D_DSC_SM_CTRL_1__dsc_clr_frc_val(reg_value)                                                                extract_field((reg_value),3,3)
#define ex_DSC_D_DSC_SM_CTRL_1__trnsum_frz_frc(reg_value)                                                                 extract_field((reg_value),4,4)
#define ex_DSC_D_DSC_SM_CTRL_1__trnsum_frz_frc_val(reg_value)                                                             extract_field((reg_value),5,5)
#define ex_DSC_D_DSC_SM_CTRL_1__timer_done_frc(reg_value)                                                                 extract_field((reg_value),6,6)
#define ex_DSC_D_DSC_SM_CTRL_1__timer_done_frc_val(reg_value)                                                             extract_field((reg_value),7,7)
#define ex_DSC_D_DSC_SM_CTRL_1__freq_upd_en_frc(reg_value)                                                                extract_field((reg_value),8,8)
#define ex_DSC_D_DSC_SM_CTRL_1__freq_upd_en_frc_val(reg_value)                                                            extract_field((reg_value),9,9)
#define ex_DSC_D_DSC_SM_CTRL_1__cdr_frz_frc(reg_value)                                                                    extract_field((reg_value),10,10)
#define ex_DSC_D_DSC_SM_CTRL_1__cdr_frz_frc_val(reg_value)                                                                extract_field((reg_value),11,11)
#define ex_DSC_D_DSC_SM_CTRL_1__trnsum_clr_frc(reg_value)                                                                 extract_field((reg_value),12,12)
#define ex_DSC_D_DSC_SM_CTRL_1__trnsum_clr_frc_val(reg_value)                                                             extract_field((reg_value),13,13)
#define ex_DSC_D_DSC_SM_CTRL_2__eee_lfsr_cnt(reg_value)                                                                   extract_field((reg_value),12,0)
#define ex_DSC_D_DSC_SM_CTRL_3__measure_lfsr_cnt(reg_value)                                                               extract_field((reg_value),12,0)
#define ex_DSC_D_DSC_SM_CTRL_4__acq_cdr_timeout(reg_value)                                                                extract_field((reg_value),4,0)
#define ex_DSC_D_DSC_SM_CTRL_4__cdr_settle_timeout(reg_value)                                                             extract_field((reg_value),9,5)
#define ex_DSC_D_DSC_SM_CTRL_4__hw_tune_timeout(reg_value)                                                                extract_field((reg_value),14,10)
#define ex_DSC_D_DSC_SM_CTRL_5__measure_timeout(reg_value)                                                                extract_field((reg_value),4,0)
#define ex_DSC_D_DSC_SM_CTRL_5__eee_acq_cdr_timeout(reg_value)                                                            extract_field((reg_value),9,5)
#define ex_DSC_D_DSC_SM_CTRL_5__eee_cdr_settle_timeout(reg_value)                                                         extract_field((reg_value),14,10)
#define ex_DSC_D_DSC_SM_CTRL_6__eee_hw_tune_timeout(reg_value)                                                            extract_field((reg_value),4,0)
#define ex_DSC_D_DSC_SM_CTRL_6__eee_ana_pwr_timeout(reg_value)                                                            extract_field((reg_value),14,10)
#define ex_DSC_D_DSC_SM_CTRL_7__cdr_bwsel_integ_acqcdr(reg_value)                                                         extract_field((reg_value),3,0)
#define ex_DSC_D_DSC_SM_CTRL_7__cdr_bwsel_integ_eee_acqcdr(reg_value)                                                     extract_field((reg_value),7,4)
#define ex_DSC_D_DSC_SM_CTRL_7__cdr_bwsel_integ_norm(reg_value)                                                           extract_field((reg_value),11,8)
#define ex_DSC_D_DSC_SM_CTRL_7__cdr_bwsel_prop_acqcdr(reg_value)                                                          extract_field((reg_value),12,12)
#define ex_DSC_D_DSC_SM_CTRL_7__cdr_bwsel_prop_norm(reg_value)                                                            extract_field((reg_value),14,14)
#define ex_DSC_D_DSC_SM_CTRL_8__phase_err_offset(reg_value)                                                               extract_field_signed((reg_value),3,0)
#define ex_DSC_D_DSC_SM_CTRL_8__eee_phase_err_offset(reg_value)                                                           extract_field_signed((reg_value),7,4)
#define ex_DSC_D_DSC_SM_CTRL_8__phase_err_offset_en(reg_value)                                                            extract_field((reg_value),9,8)
#define ex_DSC_D_DSC_SM_CTRL_8__eee_phase_err_offset_en(reg_value)                                                        extract_field((reg_value),11,10)
#define ex_DSC_D_DSC_SM_CTRL_8__cdr_bwsel_prop_eee_acqcdr(reg_value)                                                      extract_field((reg_value),14,14)
#define ex_DSC_D_DSC_SM_CTRL_9__rx_restart_pmd(reg_value)                                                                 extract_field((reg_value),0,0)
#define ex_DSC_D_DSC_SM_CTRL_9__rx_restart_pmd_hold(reg_value)                                                            extract_field((reg_value),1,1)
#define ex_DSC_D_DSC_SM_STATUS_DSC_STATE_ONE_HOT__dsc_state_one_hot(reg_value)                                            extract_field((reg_value),9,0)
#define ex_DSC_D_DSC_SM_STATUS_DSC_STATE_EEE_ONE_HOT__dsc_state_eee_one_hot(reg_value)                                    extract_field((reg_value),6,0)
#define ex_DSC_D_DSC_SM_STATUS_RESTART__restart_pi_ext_mode(reg_value)                                                    extract_field((reg_value),0,0)
#define ex_DSC_D_DSC_SM_STATUS_RESTART__restart_sigdet(reg_value)                                                         extract_field((reg_value),1,1)
#define ex_DSC_D_DSC_SM_STATUS_RESTART__restart_pmd_restart(reg_value)                                                    extract_field((reg_value),2,2)
#define ex_DSC_D_DSC_SM_STATUS_RESTART__eee_quiet_from_eee_states(reg_value)                                              extract_field((reg_value),3,3)
#define ex_DSC_D_DSC_SM_STATUS_DSC_STATE__dsc_state(reg_value)                                                            extract_field((reg_value),15,11)
#define ex_DSC_D_DSC_SM_STATUS_DSC_STATE__dsc_sm_scratch(reg_value)                                                       extract_field((reg_value),10,8)
#define ex_DSC_D_DSC_SM_STATUS_DSC_STATE__cdr_lm_outoflock(reg_value)                                                     extract_field((reg_value),7,7)
#define ex_DSC_D_DSC_SM_STATUS_DSC_STATE__dsc_sm_gp_uc_req(reg_value)                                                     extract_field((reg_value),6,1)
#define ex_DSC_D_DSC_SM_STATUS_DSC_STATE__dsc_sm_ready_for_cmd(reg_value)                                                 extract_field((reg_value),0,0)
#define ex_DSC_D_DSC_SM_STATUS_DSC_LOCK__eee_measure_cnt(reg_value)                                                       extract_field((reg_value),15,7)
#define ex_DSC_D_DSC_SM_STATUS_DSC_LOCK__meas_incomplete(reg_value)                                                       extract_field((reg_value),1,1)
#define ex_DSC_D_DSC_SM_STATUS_DSC_LOCK__rx_dsc_lock(reg_value)                                                           extract_field((reg_value),0,0)
#define ex_DSC_E_RX_PI_CNT_BIN_P__rx_pi_cnt_bin_pq(reg_value)                                                             extract_field((reg_value),15,8)
#define ex_DSC_E_RX_PI_CNT_BIN_P__rx_pi_cnt_bin_p(reg_value)                                                              extract_field((reg_value),7,0)
#define ex_DSC_E_CDR_STATUS_PHASE_ERROR__cdr_vco_reg(reg_value)                                                           extract_field((reg_value),15,12)
#define ex_DSC_E_CDR_STATUS_PHASE_ERROR__cdr_phase_error(reg_value)                                                       extract_field_signed((reg_value),5,0)
#define ex_DSC_E_RX_PI_CNT_BIN_L__rx_pi_cnt_bin_lq(reg_value)                                                             extract_field((reg_value),15,8)
#define ex_DSC_E_RX_PI_CNT_BIN_L__rx_pi_cnt_bin_l(reg_value)                                                              extract_field((reg_value),7,0)
#define ex_DSC_E_RX_PI_CNT_BIN_D__rx_pi_cnt_bin_dq(reg_value)                                                             extract_field((reg_value),15,8)
#define ex_DSC_E_RX_PI_CNT_BIN_D__rx_pi_cnt_bin_d(reg_value)                                                              extract_field((reg_value),7,0)
#define ex_DSC_E_RX_PI_CNT_BIN_LD__rx_pi_cnt_bin_d_ld(reg_value)                                                          extract_field((reg_value),15,8)
#define ex_DSC_E_RX_PI_CNT_BIN_LD__rx_pi_cnt_bin_l_ld(reg_value)                                                          extract_field((reg_value),7,0)
#define ex_DSC_E_RX_PI_CNT_BIN_PD__rx_pi_cnt_bin_d_pd(reg_value)                                                          extract_field((reg_value),15,8)
#define ex_DSC_E_RX_PI_CNT_BIN_PD__rx_pi_cnt_bin_p_pd(reg_value)                                                          extract_field((reg_value),7,0)
#define ex_DSC_E_RX_DATA_15_TO_0__rx_data_15_to_0(reg_value)                                                              extract_field((reg_value),15,0)
#define ex_DSC_E_RX_DATA_35_TO_20__rx_data_35_to_20(reg_value)                                                            extract_field((reg_value),15,0)
#define ex_DSC_E_CDR_STATUS_INTEG_REG__cdr_integ_reg(reg_value)                                                           extract_field_signed((reg_value),15,0)
#define ex_DSC_E_CDR_1G_STATUS__cdr_1g_phase_pointer(reg_value)                                                           extract_field((reg_value),7,0)
#define exc_MDIO_BLK_ADDR_COM_BLK_ADDR__mdio_blk_addr(reg_value)                                                          extract_field((reg_value),14,4)
#define exc_MDIO_CL22_IEEE_COM_ACC_CTRL__mdio_function(reg_value)                                                         extract_field((reg_value),15,14)
#define exc_MDIO_CL22_IEEE_COM_ACC_CTRL__mdio_devad(reg_value)                                                            extract_field((reg_value),4,0)
#define exc_MDIO_CL22_IEEE_COM_ACC_ADDR_DATA__mdio_addr_data(reg_value)                                                   extract_field((reg_value),15,0)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR__mdio_drv_comclk(reg_value)                                          extract_field((reg_value),15,15)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR__mdio_brcst_port_addr(reg_value)                                     extract_field((reg_value),4,0)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_multi_prts_en(reg_value)                                            extract_field((reg_value),15,15)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_multi_mmds_en(reg_value)                                            extract_field((reg_value),14,14)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_dev_pcs_en(reg_value)                                               extract_field((reg_value),6,6)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_dev_dte_en(reg_value)                                               extract_field((reg_value),5,5)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_dev_phy_en(reg_value)                                               extract_field((reg_value),4,4)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_dev_an_en(reg_value)                                                extract_field((reg_value),3,3)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_dev_pmd_en(reg_value)                                               extract_field((reg_value),2,2)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_dev_cl22_en(reg_value)                                              extract_field((reg_value),0,0)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_AER__mdio_aer(reg_value)                                                             extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_CLOCK_CONTROL0__micro_core_clk_en(reg_value)                                                      extract_field((reg_value),1,1)
#define exc_MICRO_A_COM_CLOCK_CONTROL0__micro_master_clk_en(reg_value)                                                    extract_field((reg_value),0,0)
#define exc_MICRO_A_COM_RESET_CONTROL0__micro_pram_if_rstb(reg_value)                                                     extract_field((reg_value),3,3)
#define exc_MICRO_A_COM_RESET_CONTROL0__micro_core_rstb(reg_value)                                                        extract_field((reg_value),1,1)
#define exc_MICRO_A_COM_RESET_CONTROL0__micro_master_rstb(reg_value)                                                      extract_field((reg_value),0,0)
#define exc_MICRO_A_COM_AHB_CONTROL0__micro_autoinc_rdaddr_en(reg_value)                                                  extract_field((reg_value),13,13)
#define exc_MICRO_A_COM_AHB_CONTROL0__micro_autoinc_wraddr_en(reg_value)                                                  extract_field((reg_value),12,12)
#define exc_MICRO_A_COM_AHB_CONTROL0__micro_ra_init(reg_value)                                                            extract_field((reg_value),9,8)
#define exc_MICRO_A_COM_AHB_CONTROL0__micro_ra_rddatasize(reg_value)                                                      extract_field((reg_value),5,4)
#define exc_MICRO_A_COM_AHB_CONTROL0__micro_ra_wrdatasize(reg_value)                                                      extract_field((reg_value),1,0)
#define exc_MICRO_A_COM_AHB_STATUS0__micro_ra_initdone(reg_value)                                                         extract_field((reg_value),0,0)
#define exc_MICRO_A_COM_AHB_WRADDR_LSW__micro_ra_wraddr_lsw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_AHB_WRADDR_MSW__micro_ra_wraddr_msw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_AHB_WRDATA_LSW__micro_ra_wrdata_lsw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_AHB_WRDATA_MSW__micro_ra_wrdata_msw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_AHB_RDADDR_LSW__micro_ra_rdaddr_lsw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_AHB_RDADDR_MSW__micro_ra_rdaddr_msw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_AHB_RDDATA_LSW__micro_ra_rddata_lsw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_AHB_RDDATA_MSW__micro_ra_rddata_msw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_PRAMIF_CONTROL0__micro_pramif_en(reg_value)                                                       extract_field((reg_value),0,0)
#define exc_MICRO_A_COM_PRAMIF_AHB_WRADDR_LSW__micro_pramif_ahb_wraddr_lsw(reg_value)                                     extract_field((reg_value),15,2)
#define exc_MICRO_A_COM_PRAMIF_AHB_WRADDR_MSW__micro_pramif_ahb_wraddr_msw(reg_value)                                     extract_field((reg_value),15,0)
#define exc_MICRO_B_COM_PVT_STATUS0__micro_pvt_tempdata_rmi(reg_value)                                                    extract_field((reg_value),9,0)
#define exc_MICRO_B_COM_RMI_TO_MICRO_MBOX0__micro_rmi_to_micro_mbox0(reg_value)                                           extract_field((reg_value),15,0)
#define exc_MICRO_B_COM_RMI_TO_MICRO_MBOX1__micro_rmi_to_micro_mbox1(reg_value)                                           extract_field((reg_value),15,0)
#define exc_MICRO_B_COM_MICRO_TO_RMI_MBOX0__micro_to_rmi_mbox0(reg_value)                                                 extract_field((reg_value),15,0)
#define exc_MICRO_B_COM_MICRO_TO_RMI_MBOX1__micro_to_rmi_mbox1(reg_value)                                                 extract_field((reg_value),15,0)
#define exc_MICRO_B_COM_RMI_MBOX_CONTROL0__micro_gen_intr_rmi_mbox1wr(reg_value)                                          extract_field((reg_value),2,2)
#define exc_MICRO_B_COM_RMI_MBOX_CONTROL0__micro_gen_intr_rmi_mbox0wr(reg_value)                                          extract_field((reg_value),1,1)
#define exc_MICRO_B_COM_RMI_MBOX_CONTROL0__micro_rmi_mbox_send_msgin(reg_value)                                           extract_field((reg_value),0,0)
#define exc_MICRO_B_COM_RMI_AHB_CONTROL1__micro_pmi_hp_ext_ack_timeout_dis(reg_value)                                     extract_field((reg_value),4,4)
#define exc_MICRO_B_COM_RMI_AHB_CONTROL1__micro_pmi_hp_ack_timeout_dis(reg_value)                                         extract_field((reg_value),3,3)
#define exc_MICRO_B_COM_RMI_AHB_CONTROL1__micro_sw_pmi_hp_ext_rstb(reg_value)                                             extract_field((reg_value),2,2)
#define exc_MICRO_B_COM_RMI_AHB_CONTROL1__micro_sw_pmi_hp_rstb(reg_value)                                                 extract_field((reg_value),1,1)
#define exc_MICRO_B_COM_RMI_AHB_CONTROL1__micro_m0_hresp_en(reg_value)                                                    extract_field((reg_value),0,0)
#define exc_MICRO_B_COM_RMI_AHB_STATUS1__micro_pr_default_slave_error(reg_value)                                          extract_field((reg_value),2,2)
#define exc_MICRO_B_COM_RMI_AHB_STATUS1__micro_rmi_default_slave_error(reg_value)                                         extract_field((reg_value),1,1)
#define exc_MICRO_B_COM_RMI_AHB_STATUS1__micro_m0_default_slave_error(reg_value)                                          extract_field((reg_value),0,0)
#define exc_MICRO_B_COM_RMI_RA_AUTOINC_NXT_WRADDR_LSW__micro_ra_autoinc_nxt_wraddr_lsw(reg_value)                         extract_field((reg_value),15,0)
#define exc_MICRO_B_COM_RMI_RA_AUTOINC_NXT_RDADDR_LSW__micro_ra_autoinc_nxt_rdaddr_lsw(reg_value)                         extract_field((reg_value),15,0)
#define exc_MICRO_B_COM_RMI_PR_AUTOINC_NXT_WRADDR_LSW__micro_pr_autoinc_nxt_wraddr_lsw(reg_value)                         extract_field((reg_value),15,0)
#define exc_MICRO_B_COM_RMI_PVT_CONTROL0__micro_pvt_tempdata_frc(reg_value)                                               extract_field((reg_value),12,12)
#define exc_MICRO_B_COM_RMI_PVT_CONTROL0__micro_pvt_tempdata_frcval(reg_value)                                            extract_field((reg_value),9,0)
#define exc_MICRO_C_COM_CODE_RAM_ECCCONTROL0__micro_ecc_corrupt(reg_value)                                                extract_field((reg_value),5,4)
#define exc_MICRO_C_COM_CODE_RAM_ECCCONTROL0__micro_ecc_frc_disable(reg_value)                                            extract_field((reg_value),1,1)
#define exc_MICRO_C_COM_CODE_RAM_ECCCONTROL0__micro_eccg_mode(reg_value)                                                  extract_field((reg_value),0,0)
#define exc_MICRO_C_COM_CODE_RAM_ECCCONTRO1__micro_ra_ecc_wrdata(reg_value)                                               extract_field((reg_value),6,0)
#define exc_MICRO_C_COM_CODE_RAM_ECCSTATUS0__micro_code_ram_ecc_address(reg_value)                                        extract_field((reg_value),14,0)
#define exc_MICRO_C_COM_CODE_RAM_ECCSTATUS1__micro_ra_ecc_rddata(reg_value)                                               extract_field((reg_value),6,0)
#define exc_MICRO_C_COM_CODE_RAM_TESTIFCONTROL0__micro_code_ram_tm(reg_value)                                             extract_field((reg_value),6,0)
#define exc_MICRO_C_COM_RAM_CONTROL0__micro_ignore_m0_code_writes(reg_value)                                              extract_field((reg_value),15,15)
#define exc_MICRO_C_COM_RAM_CONTROL0__micro_ramclk_noninv(reg_value)                                                      extract_field((reg_value),14,14)
#define exc_MICRO_C_COM_RAM_CONTROL0__micro_dr_size(reg_value)                                                            extract_field((reg_value),13,8)
#define exc_MICRO_C_COM_RAM_CONTROL0__micro_protect_fwcode(reg_value)                                                     extract_field((reg_value),1,1)
#define exc_MICRO_C_COM_RAM_CONTROL0__micro_dr_looktab_en(reg_value)                                                      extract_field((reg_value),0,0)
#define exc_MICRO_C_COM_RMI_EXT_INTR_STATUS0__micro_rmi_m0_systemresetreq_status(reg_value)                               extract_field((reg_value),9,9)
#define exc_MICRO_C_COM_RMI_EXT_INTR_STATUS0__micro_rmi_m0_lockup_status(reg_value)                                       extract_field((reg_value),8,8)
#define exc_MICRO_C_COM_RMI_EXT_INTR_STATUS0__micro_rmi_ecc_multirow_err_status(reg_value)                                extract_field((reg_value),6,6)
#define exc_MICRO_C_COM_RMI_EXT_INTR_STATUS0__micro_rmi_ecc_uncorr_err_status(reg_value)                                  extract_field((reg_value),5,5)
#define exc_MICRO_C_COM_RMI_EXT_INTR_STATUS0__micro_rmi_ecc_corr_err_status(reg_value)                                    extract_field((reg_value),4,4)
#define exc_MICRO_C_COM_RMI_EXT_INTR_STATUS0__micro_rmi_mbox_msgout_status(reg_value)                                     extract_field((reg_value),0,0)
#define exc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0__micro_rmi_m0_systemresetreq_intr_en(reg_value)                             extract_field((reg_value),9,9)
#define exc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0__micro_rmi_m0_lockup_intr_en(reg_value)                                     extract_field((reg_value),8,8)
#define exc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0__micro_rmi_ecc_multirow_err_intr_en(reg_value)                              extract_field((reg_value),6,6)
#define exc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0__micro_rmi_ecc_uncorr_err_intr_en(reg_value)                                extract_field((reg_value),5,5)
#define exc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0__micro_rmi_ecc_corr_err_intr_en(reg_value)                                  extract_field((reg_value),4,4)
#define exc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0__micro_rmi_mbox_msgout_intr_en(reg_value)                                   extract_field((reg_value),0,0)
#define exc_MICRO_C_COM_RMI_PMI_IF_CONTROL0__micro_pmi_hp_ext_fast_bktobk_en(reg_value)                                   extract_field((reg_value),10,10)
#define exc_MICRO_C_COM_RMI_PMI_IF_CONTROL0__micro_pmi_hp_ext_fast_dual_meta_ff_en(reg_value)                             extract_field((reg_value),9,9)
#define exc_MICRO_C_COM_RMI_PMI_IF_CONTROL0__micro_pmi_hp_ext_fast_read_en(reg_value)                                     extract_field((reg_value),8,8)
#define exc_MICRO_C_COM_RMI_PMI_IF_CONTROL0__micro_pmi_hp_fast_bktobk_en(reg_value)                                       extract_field((reg_value),2,2)
#define exc_MICRO_C_COM_RMI_PMI_IF_CONTROL0__micro_pmi_hp_fast_dual_meta_ff_en(reg_value)                                 extract_field((reg_value),1,1)
#define exc_MICRO_C_COM_RMI_PMI_IF_CONTROL0__micro_pmi_hp_fast_read_en(reg_value)                                         extract_field((reg_value),0,0)
#define exc_MICRO_C_COM_RMI_SILICON_DEBUG_CONTROL0__micro_silicon_debug_status_mux_sel(reg_value)                         extract_field((reg_value),1,0)
#define exc_MICRO_C_COM_RMI_SILICON_DEBUG_STATUS0__micro_silicon_debug_status_muxed_data(reg_value)                       extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_0__patt_gen_seq_0(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_1__patt_gen_seq_1(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_2__patt_gen_seq_2(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_3__patt_gen_seq_3(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_4__patt_gen_seq_4(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_5__patt_gen_seq_5(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_6__patt_gen_seq_6(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_7__patt_gen_seq_7(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_8__patt_gen_seq_8(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_9__patt_gen_seq_9(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_10__patt_gen_seq_10(reg_value)                                                               extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_11__patt_gen_seq_11(reg_value)                                                               extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_12__patt_gen_seq_12(reg_value)                                                               extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_13__patt_gen_seq_13(reg_value)                                                               extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_14__patt_gen_seq_14(reg_value)                                                               extract_field((reg_value),15,0)
#define exc_PLL_CAL_COM_CTL_6__refclk_divcnt_sel(reg_value)                                                               extract_field((reg_value),2,0)
#define exc_PLL_CAL_COM_CTL_STATUS_1__rescal_in(reg_value)                                                                extract_field((reg_value),11,8)
#define exc_PLL_CAL_COM_CTL_STATUS_1__cap_select(reg_value)                                                               extract_field((reg_value),7,0)
#define exc_PLL_CAL_COM_CTL_STATUS_DBG__dbg_pll_state_one_hot(reg_value)                                                  extract_field((reg_value),15,8)
#define exc_PLL_CAL_COM_CTL_STATUS_DBG__dbg_cap_state_one_hot(reg_value)                                                  extract_field((reg_value),7,3)
#define exc_PLL_CAL_COM_CTL_STATUS_DBG__dbg_fdbck(reg_value)                                                              extract_field((reg_value),2,2)
#define exc_PLL_CAL_COM_CTL_STATUS_DBG__dbg_slowdn_change(reg_value)                                                      extract_field((reg_value),1,1)
#define exc_PLL_CAL_COM_CTL_STATUS_DBG__dbg_slowdn(reg_value)                                                             extract_field((reg_value),0,0)
#define exc_PLL_CAL_COM_CTL_5__refclk_divcnt(reg_value)                                                                   extract_field((reg_value),13,0)
#define exc_PLL_CAL_COM_CTL_4__pll_seq_start(reg_value)                                                                   extract_field((reg_value),15,15)
#define exc_PLL_CAL_COM_CTL_4__vco_done_en(reg_value)                                                                     extract_field((reg_value),14,14)
#define exc_PLL_CAL_COM_CTL_4__freq_det_retry_en(reg_value)                                                               extract_field((reg_value),13,13)
#define exc_PLL_CAL_COM_CTL_4__freq_det_restart_en(reg_value)                                                             extract_field((reg_value),12,12)
#define exc_PLL_CAL_COM_CTL_4__freq_monitor_en(reg_value)                                                                 extract_field((reg_value),11,11)
#define exc_PLL_CAL_COM_CTL_4__slowdn_xor(reg_value)                                                                      extract_field((reg_value),10,10)
#define exc_PLL_CAL_COM_CTL_4__vco_rst_en(reg_value)                                                                      extract_field((reg_value),9,9)
#define exc_PLL_CAL_COM_CTL_4__pll_force_fdone_en(reg_value)                                                              extract_field((reg_value),8,8)
#define exc_PLL_CAL_COM_CTL_4__pll_force_fdone(reg_value)                                                                 extract_field((reg_value),7,7)
#define exc_PLL_CAL_COM_CTL_4__pll_force_fpass(reg_value)                                                                 extract_field((reg_value),6,6)
#define exc_PLL_CAL_COM_CTL_4__pll_force_cap_done_en(reg_value)                                                           extract_field((reg_value),5,5)
#define exc_PLL_CAL_COM_CTL_4__pll_force_cap_done(reg_value)                                                              extract_field((reg_value),4,4)
#define exc_PLL_CAL_COM_CTL_4__pll_force_cap_pass_en(reg_value)                                                           extract_field((reg_value),3,3)
#define exc_PLL_CAL_COM_CTL_4__pll_force_cap_pass(reg_value)                                                              extract_field((reg_value),2,2)
#define exc_PLL_CAL_COM_CTL_4__pll_lock_frc(reg_value)                                                                    extract_field((reg_value),1,1)
#define exc_PLL_CAL_COM_CTL_4__pll_lock_frc_val(reg_value)                                                                extract_field((reg_value),0,0)
#define exc_PLL_CAL_COM_CTL_7__vco_range_adjust(reg_value)                                                                extract_field((reg_value),15,11)
#define exc_PLL_CAL_COM_CTL_7__rescal_frc(reg_value)                                                                      extract_field((reg_value),10,10)
#define exc_PLL_CAL_COM_CTL_7__rescal_frc_val(reg_value)                                                                  extract_field((reg_value),9,6)
#define exc_PLL_CAL_COM_CTL_7__pll_mode(reg_value)                                                                        extract_field((reg_value),4,0)
#define exc_PLL_CAL_COM_CTL_3__cap_select_m(reg_value)                                                                    extract_field((reg_value),15,8)
#define exc_PLL_CAL_COM_CTL_3__cap_select_m_en(reg_value)                                                                 extract_field((reg_value),7,7)
#define exc_PLL_CAL_COM_CTL_3__cap_force_slowdown_en(reg_value)                                                           extract_field((reg_value),6,6)
#define exc_PLL_CAL_COM_CTL_3__cap_force_slowdown(reg_value)                                                              extract_field((reg_value),5,5)
#define exc_PLL_CAL_COM_CTL_3__cap_retry_en(reg_value)                                                                    extract_field((reg_value),4,4)
#define exc_PLL_CAL_COM_CTL_3__cap_restart(reg_value)                                                                     extract_field((reg_value),3,3)
#define exc_PLL_CAL_COM_CTL_3__cap_seq_cya(reg_value)                                                                     extract_field((reg_value),2,2)
#define exc_PLL_CAL_COM_CTL_3__cap_cnt_mask_en(reg_value)                                                                 extract_field((reg_value),1,1)
#define exc_PLL_CAL_COM_CTL_3__fast_search_mode(reg_value)                                                                extract_field((reg_value),0,0)
#define exc_PLL_CAL_COM_CTL_STATUS_0__lost_pll_lock_sm(reg_value)                                                         extract_field((reg_value),15,15)
#define exc_PLL_CAL_COM_CTL_STATUS_0__cap_done(reg_value)                                                                 extract_field((reg_value),14,14)
#define exc_PLL_CAL_COM_CTL_STATUS_0__cap_pass(reg_value)                                                                 extract_field((reg_value),13,13)
#define exc_PLL_CAL_COM_CTL_STATUS_0__freq_done_sm(reg_value)                                                             extract_field((reg_value),12,12)
#define exc_PLL_CAL_COM_CTL_STATUS_0__freq_pass_sm(reg_value)                                                             extract_field((reg_value),11,11)
#define exc_PLL_CAL_COM_CTL_STATUS_0__pll_seq_done(reg_value)                                                             extract_field((reg_value),10,10)
#define exc_PLL_CAL_COM_CTL_STATUS_0__pll_seq_pass(reg_value)                                                             extract_field((reg_value),9,9)
#define exc_PLL_CAL_COM_CTL_STATUS_0__pll_lock(reg_value)                                                                 extract_field((reg_value),8,8)
#define exc_PLL_CAL_COM_CTL_STATUS_0__cap_done_lh_ll(reg_value)                                                           extract_field((reg_value),6,6)
#define exc_PLL_CAL_COM_CTL_STATUS_0__cap_pass_lh_ll(reg_value)                                                           extract_field((reg_value),5,5)
#define exc_PLL_CAL_COM_CTL_STATUS_0__freq_done_sm_lh_ll(reg_value)                                                       extract_field((reg_value),4,4)
#define exc_PLL_CAL_COM_CTL_STATUS_0__freq_pass_sm_lh_ll(reg_value)                                                       extract_field((reg_value),3,3)
#define exc_PLL_CAL_COM_CTL_STATUS_0__pll_seq_done_lh_ll(reg_value)                                                       extract_field((reg_value),2,2)
#define exc_PLL_CAL_COM_CTL_STATUS_0__pll_seq_pass_lh_ll(reg_value)                                                       extract_field((reg_value),1,1)
#define exc_PLL_CAL_COM_CTL_STATUS_0__pll_lock_lh_ll(reg_value)                                                           extract_field((reg_value),0,0)
#define exc_PLL_CAL_COM_CTL_2__res_cal_cntr(reg_value)                                                                    extract_field((reg_value),15,8)
#define exc_PLL_CAL_COM_CTL_2__win_cal_cntr(reg_value)                                                                    extract_field((reg_value),7,0)
#define exc_PLL_CAL_COM_CTL_1__pre_freq_det_time(reg_value)                                                               extract_field((reg_value),15,8)
#define exc_PLL_CAL_COM_CTL_1__retry_time(reg_value)                                                                      extract_field((reg_value),7,0)
#define exc_PLL_CAL_COM_CTL_0__vco_start_time(reg_value)                                                                  extract_field((reg_value),15,8)
#define exc_PLL_CAL_COM_CTL_0__vco_step_time(reg_value)                                                                   extract_field((reg_value),7,0)
#define ex_RX_CKRST_CTRL_TSC_RX_LANE_CLK_RESET_N_POWERDOWN_CONTROL__afe_sigdet_pwrdn(reg_value)                           extract_field((reg_value),1,1)
#define ex_RX_CKRST_CTRL_TSC_RX_LANE_CLK_RESET_N_POWERDOWN_CONTROL__ln_rx_s_pwrdn(reg_value)                              extract_field((reg_value),0,0)
#define ex_RX_CKRST_CTRL_TSC_RX_CLOCK_N_RESET_DEBUG_CONTROL__ln_rclk20_s_clkgate_frc_on(reg_value)                        extract_field((reg_value),5,5)
#define ex_RX_CKRST_CTRL_TSC_RX_CLOCK_N_RESET_DEBUG_CONTROL__pmd_rx_clk_vld_frc_val(reg_value)                            extract_field((reg_value),4,4)
#define ex_RX_CKRST_CTRL_TSC_RX_CLOCK_N_RESET_DEBUG_CONTROL__pmd_rx_clk_vld_frc(reg_value)                                extract_field((reg_value),3,3)
#define ex_RX_CKRST_CTRL_TSC_RX_CLOCK_N_RESET_DEBUG_CONTROL__ln_rx_s_comclk_frc_on(reg_value)                             extract_field((reg_value),2,2)
#define ex_RX_CKRST_CTRL_TSC_RX_CLOCK_N_RESET_DEBUG_CONTROL__ln_rx_s_comclk_sel(reg_value)                                extract_field((reg_value),1,1)
#define ex_RX_CKRST_CTRL_TSC_RX_CLOCK_N_RESET_DEBUG_CONTROL__ln_rx_s_clkgate_frc_on(reg_value)                            extract_field((reg_value),0,0)
#define ex_RX_CKRST_CTRL_TSC_RX_LANE_DEBUG_RESET_CONTROL__sigdet_dp_rstb_en(reg_value)                                    extract_field((reg_value),2,2)
#define ex_RX_CKRST_CTRL_TSC_RX_LANE_DEBUG_RESET_CONTROL__ln_rx_dp_s_rstb(reg_value)                                      extract_field((reg_value),1,1)
#define ex_RX_CKRST_CTRL_TSC_RX_LANE_DEBUG_RESET_CONTROL__ln_rx_s_rstb(reg_value)                                         extract_field((reg_value),0,0)
#define ex_RX_CKRST_CTRL_TSC_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_rx_rclk20_pwrdn_frc_val(reg_value)             extract_field((reg_value),5,5)
#define ex_RX_CKRST_CTRL_TSC_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_rx_rclk20_pwrdn_frc(reg_value)                 extract_field((reg_value),4,4)
#define ex_RX_CKRST_CTRL_TSC_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_rx_reset_frc_val(reg_value)                    extract_field((reg_value),3,3)
#define ex_RX_CKRST_CTRL_TSC_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_rx_reset_frc(reg_value)                        extract_field((reg_value),2,2)
#define ex_RX_CKRST_CTRL_TSC_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_rx_pwrdn_frc_val(reg_value)                    extract_field((reg_value),1,1)
#define ex_RX_CKRST_CTRL_TSC_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_rx_pwrdn_frc(reg_value)                        extract_field((reg_value),0,0)
#define ex_RX_CKRST_CTRL_TSC_RX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_rx_h_pwrdn_pkill(reg_value)                   extract_field((reg_value),0,0)
#define ex_RX_CKRST_CTRL_TSC_RX_PMD_LANE_MODE_STATUS__pmd_lane_mode(reg_value)                                            extract_field((reg_value),15,0)
#define ex_RX_CKRST_CTRL_TSC_RX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS__afe_rx_rclk20_pwrdn(reg_value)                       extract_field((reg_value),2,2)
#define ex_RX_CKRST_CTRL_TSC_RX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS__afe_rx_reset(reg_value)                              extract_field((reg_value),1,1)
#define ex_RX_CKRST_CTRL_TSC_RX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS__afe_rx_pwrdn(reg_value)                              extract_field((reg_value),0,0)
#define ex_RXCOM_CKRST_CTRL_TSC_RXCOM_OSR_MODE_CONTROL__rx_osr_mode_frc(reg_value)                                        extract_field((reg_value),15,15)
#define ex_RXCOM_CKRST_CTRL_TSC_RXCOM_OSR_MODE_CONTROL__rx_osr_mode_frc_val(reg_value)                                    extract_field((reg_value),3,0)
#define ex_RXCOM_CKRST_CTRL_TSC_RXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL__rx_ln_dp_s_rstb(reg_value)                      extract_field((reg_value),0,0)
#define ex_RXCOM_CKRST_CTRL_TSC_RXCOM_LN_S_RSTB_CONTROL__rx_ln_s_rstb(reg_value)                                          extract_field((reg_value),0,0)
#define ex_RXCOM_CKRST_CTRL_TSC_RXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_rx_dp_h_rstb_pkill(reg_value)           extract_field((reg_value),1,1)
#define ex_RXCOM_CKRST_CTRL_TSC_RXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_rx_h_rstb_pkill(reg_value)              extract_field((reg_value),0,0)
#define ex_RXCOM_CKRST_CTRL_TSC_RXCOM_UC_ACK_LANE_CONTROL__rx_uc_ack_lane_dp_reset(reg_value)                             extract_field((reg_value),1,1)
#define ex_RXCOM_CKRST_CTRL_TSC_RXCOM_UC_ACK_LANE_CONTROL__rx_uc_ack_lane_cfg_done(reg_value)                             extract_field((reg_value),0,0)
#define ex_RXCOM_CKRST_CTRL_TSC_RXCOM_LANE_DP_RESET_STATE_STATUS__rx_lane_dp_reset_state(reg_value)                       extract_field((reg_value),2,0)
#define ex_RXCOM_CKRST_CTRL_TSC_RXCOM_LANE_REG_RESET_OCCURRED_CONTROL__rx_lane_reg_reset_occurred(reg_value)              extract_field((reg_value),0,0)
#define ex_RXCOM_CKRST_CTRL_TSC_RXCOM_MULTICAST_MASK_CONTROL__rx_multicast_mask_control(reg_value)                        extract_field((reg_value),0,0)
#define ex_RXCOM_CKRST_CTRL_TSC_RXCOM_OSR_MODE_STATUS_MC_MASK__rx_multicast_mask_control_status(reg_value)                extract_field((reg_value),4,4)
#define ex_RXCOM_CKRST_CTRL_TSC_RXCOM_OSR_MODE_STATUS_MC_MASK__rx_osr_mode(reg_value)                                     extract_field((reg_value),3,0)
#define ex_RXCOM_CKRST_CTRL_TSC_RXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS__rx_osr_mode_pin(reg_value)                     extract_field((reg_value),3,0)
#define ex_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_OSR_MODE_CONTROL__osr_mode_frc(reg_value)                                       extract_field((reg_value),15,15)
#define ex_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_OSR_MODE_CONTROL__osr_mode_frc_val(reg_value)                                   extract_field((reg_value),3,0)
#define ex_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL__ln_dp_s_rstb(reg_value)                     extract_field((reg_value),0,0)
#define ex_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_LN_S_RSTB_CONTROL__ln_s_rstb(reg_value)                                         extract_field((reg_value),0,0)
#define ex_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_dp_h_rstb_pkill(reg_value)          extract_field((reg_value),1,1)
#define ex_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_h_rstb_pkill(reg_value)             extract_field((reg_value),0,0)
#define ex_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_UC_ACK_LANE_CONTROL__uc_ack_lane_dp_reset(reg_value)                            extract_field((reg_value),1,1)
#define ex_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_UC_ACK_LANE_CONTROL__uc_ack_lane_cfg_done(reg_value)                            extract_field((reg_value),0,0)
#define ex_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_LANE_DP_RESET_STATE_STATUS__lane_dp_reset_state(reg_value)                      extract_field((reg_value),2,0)
#define ex_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_LANE_REG_RESET_OCCURRED_CONTROL__lane_reg_reset_occurred(reg_value)             extract_field((reg_value),0,0)
#define ex_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_MULTICAST_MASK_CONTROL__multicast_mask_control(reg_value)                       extract_field((reg_value),0,0)
#define ex_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_OSR_MODE_STATUS_MC_MASK__multicast_mask_control_status(reg_value)               extract_field((reg_value),4,4)
#define ex_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_OSR_MODE_STATUS_MC_MASK__osr_mode(reg_value)                                    extract_field((reg_value),3,0)
#define ex_RXTXCOM_CKRST_CTRL_TSC_RXTXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS__osr_mode_pin(reg_value)                    extract_field((reg_value),3,0)
#define ex_SIGDET_SDCTRL_0__signal_detect_filter_count(reg_value)                                                         extract_field((reg_value),4,0)
#define ex_SIGDET_SDCTRL_0__los_filter_count(reg_value)                                                                   extract_field((reg_value),12,8)
#define ex_SIGDET_SDCTRL_1__energy_detect_mask_count(reg_value)                                                           extract_field((reg_value),15,11)
#define ex_SIGDET_SDCTRL_1__afe_signal_detect_dis(reg_value)                                                              extract_field((reg_value),0,0)
#define ex_SIGDET_SDCTRL_1__ext_los_en(reg_value)                                                                         extract_field((reg_value),1,1)
#define ex_SIGDET_SDCTRL_1__ext_los_inv(reg_value)                                                                        extract_field((reg_value),2,2)
#define ex_SIGDET_SDCTRL_1__ignore_lp_mode(reg_value)                                                                     extract_field((reg_value),3,3)
#define ex_SIGDET_SDCTRL_1__signal_detect_filter_1us(reg_value)                                                           extract_field((reg_value),4,4)
#define ex_SIGDET_SDCTRL_1__energy_detect_frc(reg_value)                                                                  extract_field((reg_value),5,5)
#define ex_SIGDET_SDCTRL_1__energy_detect_frc_val(reg_value)                                                              extract_field((reg_value),6,6)
#define ex_SIGDET_SDCTRL_1__signal_detect_frc(reg_value)                                                                  extract_field((reg_value),7,7)
#define ex_SIGDET_SDCTRL_1__signal_detect_frc_val(reg_value)                                                              extract_field((reg_value),8,8)
#define ex_SIGDET_SDCTRL_2__los_thresh(reg_value)                                                                         extract_field((reg_value),2,0)
#define ex_SIGDET_SDCTRL_2__signal_detect_thresh(reg_value)                                                               extract_field((reg_value),6,4)
#define ex_SIGDET_SDCTRL_2__hold_los_count(reg_value)                                                                     extract_field((reg_value),10,8)
#define ex_SIGDET_SDCTRL_2__hold_sd_count(reg_value)                                                                      extract_field((reg_value),13,11)
#define ex_SIGDET_SDSTATUS_0__signal_detect(reg_value)                                                                    extract_field((reg_value),0,0)
#define ex_SIGDET_SDSTATUS_0__signal_detect_change(reg_value)                                                             extract_field((reg_value),1,1)
#define ex_SIGDET_SDSTATUS_0__signal_detect_raw(reg_value)                                                                extract_field((reg_value),4,4)
#define ex_SIGDET_SDSTATUS_0__signal_detect_raw_change(reg_value)                                                         extract_field((reg_value),5,5)
#define ex_SIGDET_SDSTATUS_0__ext_sigdet(reg_value)                                                                       extract_field((reg_value),6,6)
#define ex_SIGDET_SDSTATUS_0__ext_sigdet_change(reg_value)                                                                extract_field((reg_value),7,7)
#define ex_SIGDET_SDSTATUS_0__afe_sigdet(reg_value)                                                                       extract_field((reg_value),8,8)
#define ex_SIGDET_SDSTATUS_0__afe_sigdet_change(reg_value)                                                                extract_field((reg_value),9,9)
#define ex_SIGDET_SDSTATUS_1__uc_signal_detect(reg_value)                                                                 extract_field((reg_value),0,0)
#define ex_SIGDET_SDSTATUS_1__uc_signal_detect_change(reg_value)                                                          extract_field((reg_value),1,1)
#define ex_SIGDET_SDSTATUS_1__uc_ext_sigdet(reg_value)                                                                    extract_field((reg_value),6,6)
#define ex_SIGDET_SDSTATUS_1__uc_ext_sigdet_change(reg_value)                                                             extract_field((reg_value),7,7)
#define ex_SIGDET_SDSTATUS_1__uc_afe_sigdet(reg_value)                                                                    extract_field((reg_value),8,8)
#define ex_SIGDET_SDSTATUS_1__uc_afe_sigdet_change(reg_value)                                                             extract_field((reg_value),9,9)
#define ex_SIGDET_SDSTATUS_2__energy_detect(reg_value)                                                                    extract_field((reg_value),0,0)
#define ex_SIGDET_SDSTATUS_2__energy_detect_change(reg_value)                                                             extract_field((reg_value),1,1)
#define ex_SIGDET_SDSTATUS_3__pmd_signal_detect(reg_value)                                                                extract_field((reg_value),0,0)
#define ex_SIGDET_SDSTATUS_4__afe_sigdet_thresh(reg_value)                                                                extract_field((reg_value),2,0)
#define exc_TEST_WRAPPER_CONTROL_0__test_ctl_ckgt_en(reg_value)                                                           extract_field((reg_value),7,7)
#define exc_TEST_WRAPPER_CONTROL_0__test_ctl_rstb(reg_value)                                                              extract_field((reg_value),6,6)
#define exc_TEST_WRAPPER_CONTROL_0__test_phfifo_err_lh_clr(reg_value)                                                     extract_field((reg_value),4,4)
#define exc_TEST_WRAPPER_CONTROL_0__test_phfifo_auto_recenter_en(reg_value)                                               extract_field((reg_value),2,2)
#define exc_TEST_WRAPPER_CONTROL_0__test_phfifo_recenter(reg_value)                                                       extract_field((reg_value),1,1)
#define exc_TEST_WRAPPER_CONTROL_0__test_ext_rmt_lpbk_en(reg_value)                                                       extract_field((reg_value),0,0)
#define exc_TEST_WRAPPER_I20_CONTROL_0__test_i20_prbs_gen_mode_sel(reg_value)                                             extract_field((reg_value),14,12)
#define exc_TEST_WRAPPER_I20_CONTROL_0__test_i20_prbs_gen_err_ins(reg_value)                                              extract_field((reg_value),10,10)
#define exc_TEST_WRAPPER_I20_CONTROL_0__test_i20_prbs_gen_inv(reg_value)                                                  extract_field((reg_value),9,9)
#define exc_TEST_WRAPPER_I20_CONTROL_0__test_i20_prbs_gen_en(reg_value)                                                   extract_field((reg_value),8,8)
#define exc_TEST_WRAPPER_I20_CONTROL_0__test_i20_phfifo_err_lh_clr(reg_value)                                             extract_field((reg_value),4,4)
#define exc_TEST_WRAPPER_I20_CONTROL_0__test_i20_phfifo_auto_recenter_en(reg_value)                                       extract_field((reg_value),2,2)
#define exc_TEST_WRAPPER_I20_CONTROL_0__test_i20_phfifo_recenter(reg_value)                                               extract_field((reg_value),1,1)
#define exc_TEST_WRAPPER_I20_CONTROL_0__test_i20_ext_rmt_lpbk_en(reg_value)                                               extract_field((reg_value),0,0)
#define exc_TEST_WRAPPER_STATUS_0__test_i20_sta_phfifo_err(reg_value)                                                     extract_field((reg_value),1,1)
#define exc_TEST_WRAPPER_STATUS_0__test_sta_phfifo_err(reg_value)                                                         extract_field((reg_value),0,0)
#define ex_TLB_RX_RXPRBS_CHK_CONFIG__prbs_chk_burst_err_cnt_en(reg_value)                                                 extract_field((reg_value),15,15)
#define ex_TLB_RX_RXPRBS_CHK_CONFIG__prbs_chk_clk_en_frc_on(reg_value)                                                    extract_field((reg_value),11,11)
#define ex_TLB_RX_RXPRBS_CHK_CONFIG__trnsum_error_count_en(reg_value)                                                     extract_field((reg_value),10,10)
#define ex_TLB_RX_RXPRBS_CHK_CONFIG__prbs_chk_err_cnt_burst_mode(reg_value)                                               extract_field((reg_value),9,9)
#define ex_TLB_RX_RXPRBS_CHK_CONFIG__prbs_burst_len_chk_en(reg_value)                                                     extract_field((reg_value),8,8)
#define ex_TLB_RX_RXPRBS_CHK_CONFIG__prbs_chk_en_auto_mode(reg_value)                                                     extract_field((reg_value),7,7)
#define ex_TLB_RX_RXPRBS_CHK_CONFIG__prbs_chk_mode(reg_value)                                                             extract_field((reg_value),6,5)
#define ex_TLB_RX_RXPRBS_CHK_CONFIG__prbs_chk_inv(reg_value)                                                              extract_field((reg_value),4,4)
#define ex_TLB_RX_RXPRBS_CHK_CONFIG__prbs_chk_mode_sel(reg_value)                                                         extract_field((reg_value),3,1)
#define ex_TLB_RX_RXPRBS_CHK_CONFIG__prbs_chk_en(reg_value)                                                               extract_field((reg_value),0,0)
#define ex_TLB_RX_RXPRBS_CHK_CNT_CONFIG__prbs_chk_lock_cnt(reg_value)                                                     extract_field((reg_value),4,0)
#define ex_TLB_RX_RXPRBS_CHK_CNT_CONFIG__prbs_chk_ool_cnt(reg_value)                                                      extract_field((reg_value),12,8)
#define ex_TLB_RX_RXDIG_LPBK_CONFIG__dig_lpbk_pd_bias_en(reg_value)                                                       extract_field((reg_value),3,3)
#define ex_TLB_RX_RXDIG_LPBK_CONFIG__dig_lpbk_pd_mode(reg_value)                                                          extract_field((reg_value),1,1)
#define ex_TLB_RX_RXDIG_LPBK_CONFIG__dig_lpbk_en(reg_value)                                                               extract_field((reg_value),0,0)
#define ex_TLB_RX_RXMISC_CONFIG__tlb_rx_diff_dec_en(reg_value)                                                            extract_field((reg_value),3,3)
#define ex_TLB_RX_RXMISC_CONFIG__dbg_mask_dig_lpbk_en(reg_value)                                                          extract_field((reg_value),2,2)
#define ex_TLB_RX_RXMISC_CONFIG__rx_pmd_dp_invert(reg_value)                                                              extract_field((reg_value),0,0)
#define ex_TLB_RX_RXPRBS_CHK_EN_TIMER_CONTROL__prbs_chk_en_timeout(reg_value)                                             extract_field((reg_value),12,8)
#define ex_TLB_RX_RXPRBS_CHK_EN_TIMER_CONTROL__prbs_chk_en_timer_mode(reg_value)                                          extract_field((reg_value),1,0)
#define ex_TLB_RX_RXDIG_LPBK_PD_STATUS__dig_lpbk_pd_early_ind(reg_value)                                                  extract_field((reg_value),1,1)
#define ex_TLB_RX_RXDIG_LPBK_PD_STATUS__dig_lpbk_pd_late_ind(reg_value)                                                   extract_field((reg_value),0,0)
#define ex_TLB_RX_RXPRBS_CHK_LOCK_STATUS__prbs_chk_err_cnt_no_clr(reg_value)                                              extract_field((reg_value),15,1)
#define ex_TLB_RX_RXPRBS_CHK_LOCK_STATUS__prbs_chk_lock(reg_value)                                                        extract_field((reg_value),0,0)
#define ex_TLB_RX_RXPRBS_CHK_ERR_CNT_MSB_STATUS__prbs_chk_lock_lost_lh(reg_value)                                         extract_field((reg_value),15,15)
#define ex_TLB_RX_RXPRBS_CHK_ERR_CNT_MSB_STATUS__prbs_chk_err_cnt_msb(reg_value)                                          extract_field((reg_value),14,0)
#define ex_TLB_RX_RXPRBS_CHK_ERR_CNT_LSB_STATUS__prbs_chk_err_cnt_lsb(reg_value)                                          extract_field((reg_value),15,0)
#define ex_TLB_RX_RXPMD_RX_LOCK_STATUS__pmd_rx_lock(reg_value)                                                            extract_field((reg_value),0,0)
#define ex_TLB_RX_RXPMD_RX_LOCK_STATUS__pmd_rx_lock_change(reg_value)                                                     extract_field((reg_value),1,1)
#define ex_TLB_RX_RXDBG_PMD_RX_LOCK_STATUS__dbg_pmd_rx_lock(reg_value)                                                    extract_field((reg_value),0,0)
#define ex_TLB_RX_RXDBG_PMD_RX_LOCK_STATUS__dbg_pmd_rx_lock_change(reg_value)                                             extract_field((reg_value),1,1)
#define ex_TLB_RX_RXUC_PMD_RX_LOCK_STATUS__uc_pmd_rx_lock(reg_value)                                                      extract_field((reg_value),0,0)
#define ex_TLB_RX_RXUC_PMD_RX_LOCK_STATUS__uc_pmd_rx_lock_change(reg_value)                                               extract_field((reg_value),1,1)
#define ex_TLB_RX_RXPRBS_BURST_ERR_LENGTH_STATUS__prbs_burst_err_length_status(reg_value)                                 extract_field((reg_value),5,0)
#define ex_TLB_RX_RXMAX_PRBS_BURST_ERR_LENGTH_STATUS__max_prbs_burst_err_length_status(reg_value)                         extract_field((reg_value),5,0)
#define ex_TLB_RX_RXPRBS_CHK_BURST_ERR_CNT_STATUS__prbs_chk_burst_err_cnt(reg_value)                                      extract_field((reg_value),9,0)
#define ex_TLB_TX_TXPATT_GEN_CONFIG__patt_gen_start_pos(reg_value)                                                        extract_field((reg_value),15,12)
#define ex_TLB_TX_TXPATT_GEN_CONFIG__patt_gen_stop_pos(reg_value)                                                         extract_field((reg_value),11,8)
#define ex_TLB_TX_TXPATT_GEN_CONFIG__patt_gen_en(reg_value)                                                               extract_field((reg_value),0,0)
#define ex_TLB_TX_TXPRBS_GEN_CONFIG__prbs_gen_err_ins(reg_value)                                                          extract_field((reg_value),5,5)
#define ex_TLB_TX_TXPRBS_GEN_CONFIG__prbs_gen_inv(reg_value)                                                              extract_field((reg_value),4,4)
#define ex_TLB_TX_TXPRBS_GEN_CONFIG__prbs_gen_mode_sel(reg_value)                                                         extract_field((reg_value),3,1)
#define ex_TLB_TX_TXPRBS_GEN_CONFIG__prbs_gen_en(reg_value)                                                               extract_field((reg_value),0,0)
#define ex_TLB_TX_TXRMT_LPBK_CONFIG__rmt_lpbk_pd_frc_on(reg_value)                                                        extract_field((reg_value),2,2)
#define ex_TLB_TX_TXRMT_LPBK_CONFIG__rmt_lpbk_pd_mode(reg_value)                                                          extract_field((reg_value),1,1)
#define ex_TLB_TX_TXRMT_LPBK_CONFIG__rmt_lpbk_en(reg_value)                                                               extract_field((reg_value),0,0)
#define ex_TLB_TX_TXMISC_CONFIG__tlb_tx_diff_enc_en(reg_value)                                                            extract_field((reg_value),3,3)
#define ex_TLB_TX_TXMISC_CONFIG__tx_mux_sel_order(reg_value)                                                              extract_field((reg_value),2,2)
#define ex_TLB_TX_TXMISC_CONFIG__tx_pcs_native_ana_frmt_en(reg_value)                                                     extract_field((reg_value),1,1)
#define ex_TLB_TX_TXMISC_CONFIG__tx_pmd_dp_invert(reg_value)                                                              extract_field((reg_value),0,0)
#define ex_TLB_TX_TXRMT_LPBK_PD_STATUS__rmt_lpbk_pd_early_ind(reg_value)                                                  extract_field((reg_value),1,1)
#define ex_TLB_TX_TXRMT_LPBK_PD_STATUS__rmt_lpbk_pd_late_ind(reg_value)                                                   extract_field((reg_value),0,0)
#define ex_TX_CKRST_CTRL_TSC_TX_LANE_CLK_RESET_N_POWERDOWN_CONTROL__afe_tx_reset_deassert(reg_value)                      extract_field((reg_value),15,15)
#define ex_TX_CKRST_CTRL_TSC_TX_LANE_CLK_RESET_N_POWERDOWN_CONTROL__ln_tx_s_pwrdn(reg_value)                              extract_field((reg_value),0,0)
#define ex_TX_CKRST_CTRL_TSC_TX_CLOCK_N_RESET_DEBUG_CONTROL__ln_tclk20_s_clkgate_frc_on(reg_value)                        extract_field((reg_value),5,5)
#define ex_TX_CKRST_CTRL_TSC_TX_CLOCK_N_RESET_DEBUG_CONTROL__pmd_tx_clk_vld_frc_val(reg_value)                            extract_field((reg_value),4,4)
#define ex_TX_CKRST_CTRL_TSC_TX_CLOCK_N_RESET_DEBUG_CONTROL__pmd_tx_clk_vld_frc(reg_value)                                extract_field((reg_value),3,3)
#define ex_TX_CKRST_CTRL_TSC_TX_CLOCK_N_RESET_DEBUG_CONTROL__ln_tx_s_comclk_frc_on(reg_value)                             extract_field((reg_value),2,2)
#define ex_TX_CKRST_CTRL_TSC_TX_CLOCK_N_RESET_DEBUG_CONTROL__ln_tx_s_comclk_sel(reg_value)                                extract_field((reg_value),1,1)
#define ex_TX_CKRST_CTRL_TSC_TX_CLOCK_N_RESET_DEBUG_CONTROL__ln_tx_s_clkgate_frc_on(reg_value)                            extract_field((reg_value),0,0)
#define ex_TX_CKRST_CTRL_TSC_TX_LANE_DEBUG_RESET_CONTROL__ln_tx_dp_s_rstb(reg_value)                                      extract_field((reg_value),1,1)
#define ex_TX_CKRST_CTRL_TSC_TX_LANE_DEBUG_RESET_CONTROL__ln_tx_s_rstb(reg_value)                                         extract_field((reg_value),0,0)
#define ex_TX_CKRST_CTRL_TSC_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_tx_reset_frc_val(reg_value)                    extract_field((reg_value),3,3)
#define ex_TX_CKRST_CTRL_TSC_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_tx_reset_frc(reg_value)                        extract_field((reg_value),2,2)
#define ex_TX_CKRST_CTRL_TSC_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_tx_pwrdn_frc_val(reg_value)                    extract_field((reg_value),1,1)
#define ex_TX_CKRST_CTRL_TSC_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_tx_pwrdn_frc(reg_value)                        extract_field((reg_value),0,0)
#define ex_TX_CKRST_CTRL_TSC_TX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_tx_h_pwrdn_pkill(reg_value)                   extract_field((reg_value),0,0)
#define ex_TX_CKRST_CTRL_TSC_TX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS__afe_tx_reset(reg_value)                              extract_field((reg_value),1,1)
#define ex_TX_CKRST_CTRL_TSC_TX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS__afe_tx_pwrdn(reg_value)                              extract_field((reg_value),0,0)
#define ex_TX_CKRST_CTRL_TSC_TX_CLOCK_N_RESET_MISC_CONTROL__tx_pi_loop_filter_stable(reg_value)                           extract_field((reg_value),0,0)
#define ex_TX_FED_TXFIR_CONTROL0__txfir_main(reg_value)                                                                   extract_field((reg_value),6,0)
#define ex_TX_FED_TXFIR_CONTROL1__txfir_pre(reg_value)                                                                    extract_field((reg_value),12,8)
#define ex_TX_FED_TXFIR_CONTROL1__txfir_sign_post1(reg_value)                                                             extract_field((reg_value),6,6)
#define ex_TX_FED_TXFIR_CONTROL1__txfir_post1(reg_value)                                                                  extract_field((reg_value),5,0)
#define ex_TX_FED_TXFIR_CONTROL2__txfir_sign_post3(reg_value)                                                             extract_field((reg_value),11,11)
#define ex_TX_FED_TXFIR_CONTROL2__txfir_post3(reg_value)                                                                  extract_field((reg_value),10,8)
#define ex_TX_FED_TXFIR_CONTROL2__txfir_sign_post2(reg_value)                                                             extract_field((reg_value),4,4)
#define ex_TX_FED_TXFIR_CONTROL2__txfir_post2(reg_value)                                                                  extract_field((reg_value),3,0)
#define ex_TX_FED_TXFIR_CONTROL3__txfir_rpara(reg_value)                                                                  extract_field((reg_value),6,0)
#define ex_TX_FED_TXFIR_CONTROL4__txfir_tap_load(reg_value)                                                               extract_field((reg_value),0,0)
#define ex_TX_FED_TXFIR_MICRO_CONTROL0__tx_eee_alert_en(reg_value)                                                        extract_field((reg_value),15,15)
#define ex_TX_FED_TXFIR_MICRO_CONTROL0__tx_eee_quiet_en(reg_value)                                                        extract_field((reg_value),14,14)
#define ex_TX_FED_TXFIR_MICRO_CONTROL0__tx_disable_timer_ctrl(reg_value)                                                  extract_field((reg_value),9,4)
#define ex_TX_FED_TXFIR_MICRO_CONTROL0__pmd_tx_disable_pkill(reg_value)                                                   extract_field((reg_value),3,3)
#define ex_TX_FED_TXFIR_MICRO_CONTROL0__dp_reset_tx_disable_dis(reg_value)                                                extract_field((reg_value),2,2)
#define ex_TX_FED_TXFIR_MICRO_CONTROL0__tx_disable_trigger(reg_value)                                                     extract_field((reg_value),1,1)
#define ex_TX_FED_TXFIR_MICRO_CONTROL0__micro_tx_disable(reg_value)                                                       extract_field((reg_value),0,0)
#define ex_TX_FED_TXFIR_MISC_CONTROL0__convert_taps_to_afe_error(reg_value)                                               extract_field((reg_value),6,6)
#define ex_TX_FED_TXFIR_MISC_CONTROL0__convert_taps_to_afe_int_en(reg_value)                                              extract_field((reg_value),5,5)
#define ex_TX_FED_TXFIR_MISC_CONTROL0__convert_taps_to_afe(reg_value)                                                     extract_field((reg_value),4,4)
#define ex_TX_FED_TXFIR_MISC_CONTROL0__tx_disable_output_sel(reg_value)                                                   extract_field((reg_value),3,2)
#define ex_TX_FED_TXFIR_MISC_CONTROL0__sdk_tx_disable(reg_value)                                                          extract_field((reg_value),0,0)
#define ex_TX_FED_TXFIR_MISC_STATUS0__tx_elec_idle_status(reg_value)                                                      extract_field((reg_value),1,1)
#define ex_TX_FED_TXFIR_MISC_STATUS0__tx_disable_status(reg_value)                                                        extract_field((reg_value),0,0)
#define ex_TX_FED_TXFIR_MISC_CONTROL1__auto_pcs20bit_selpath_tx_dis(reg_value)                                            extract_field((reg_value),1,1)
#define ex_TX_FED_TXFIR_MISC_CONTROL1__pcs20bit_selpath_tx(reg_value)                                                     extract_field((reg_value),0,0)
#define ex_TX_PI_TSC_TXPICONTROL_0__tx_pi_en(reg_value)                                                                   extract_field((reg_value),0,0)
#define ex_TX_PI_TSC_TXPICONTROL_0__tx_pi_jitter_filter_en(reg_value)                                                     extract_field((reg_value),1,1)
#define ex_TX_PI_TSC_TXPICONTROL_0__tx_pi_ext_ctrl_en(reg_value)                                                          extract_field((reg_value),2,2)
#define ex_TX_PI_TSC_TXPICONTROL_0__tx_pi_freq_override_en(reg_value)                                                     extract_field((reg_value),3,3)
#define ex_TX_PI_TSC_TXPICONTROL_0__tx_pi_sj_gen_en(reg_value)                                                            extract_field((reg_value),4,4)
#define ex_TX_PI_TSC_TXPICONTROL_0__tx_pi_ssc_gen_en(reg_value)                                                           extract_field((reg_value),5,5)
#define ex_TX_PI_TSC_TXPICONTROL_0__tx_pi_jit_ssc_freq_mode(reg_value)                                                    extract_field((reg_value),6,6)
#define ex_TX_PI_TSC_TXPICONTROL_0__tx_pi_second_order_loop_en(reg_value)                                                 extract_field((reg_value),7,7)
#define ex_TX_PI_TSC_TXPICONTROL_0__tx_pi_first_order_bwsel_integ(reg_value)                                              extract_field((reg_value),9,8)
#define ex_TX_PI_TSC_TXPICONTROL_0__tx_pi_second_order_bwsel_integ(reg_value)                                             extract_field((reg_value),11,10)
#define ex_TX_PI_TSC_TXPICONTROL_0__tx_pi_ext_phase_bwsel_integ(reg_value)                                                extract_field((reg_value),14,12)
#define ex_TX_PI_TSC_TXPICONTROL_1__tx_pi_freq_override_val(reg_value)                                                    extract_field_signed((reg_value),14,0)
#define ex_TX_PI_TSC_TXPICONTROL_2__tx_pi_jit_freq_idx(reg_value)                                                         extract_field((reg_value),5,0)
#define ex_TX_PI_TSC_TXPICONTROL_2__tx_pi_jit_amp(reg_value)                                                              extract_field((reg_value),13,8)
#define ex_TX_PI_TSC_TXPICONTROL_3__tx_pi_phase_override(reg_value)                                                       extract_field((reg_value),0,0)
#define ex_TX_PI_TSC_TXPICONTROL_3__tx_pi_phase_strobe(reg_value)                                                         extract_field((reg_value),1,1)
#define ex_TX_PI_TSC_TXPICONTROL_3__tx_pi_phase_step_dir(reg_value)                                                       extract_field((reg_value),2,2)
#define ex_TX_PI_TSC_TXPICONTROL_3__tx_pi_phase_invert(reg_value)                                                         extract_field((reg_value),4,4)
#define ex_TX_PI_TSC_TXPICONTROL_3__tx_pi_phase_step_num(reg_value)                                                       extract_field((reg_value),11,8)
#define ex_TX_PI_TSC_TXPICONTROL_4__tx_pi_frz_frc(reg_value)                                                              extract_field((reg_value),0,0)
#define ex_TX_PI_TSC_TXPICONTROL_4__tx_pi_frz_frc_val(reg_value)                                                          extract_field((reg_value),1,1)
#define ex_TX_PI_TSC_TXPICONTROL_4__tx_pi_frz_mode(reg_value)                                                             extract_field((reg_value),2,2)
#define ex_TX_PI_TSC_TXPICONTROL_4__tx_pi_reset_code_dbg(reg_value)                                                       extract_field((reg_value),3,3)
#define ex_TX_PI_TSC_TXPICONTROL_5__tx_pi_hs_fifo_phserr_invert(reg_value)                                                extract_field((reg_value),1,1)
#define ex_TX_PI_TSC_TXPICONTROL_5__tx_pi_repeater_mode_en(reg_value)                                                     extract_field((reg_value),2,2)
#define ex_TX_PI_TSC_TXPICONTROL_5__tx_pi_ext_pd_sel(reg_value)                                                           extract_field((reg_value),3,3)
#define ex_TX_PI_TSC_TXPICONTROL_5__afe_tx_fifo_resetb(reg_value)                                                         extract_field((reg_value),8,8)
#define ex_TX_PI_TSC_TXPICONTROL_5__afe_tx_fifo_resetb_frc(reg_value)                                                     extract_field((reg_value),9,9)
#define ex_TX_PI_TSC_TXPICONTROL_5__tx_pi_pd_bypass_flt(reg_value)                                                        extract_field((reg_value),10,10)
#define ex_TX_PI_TSC_TXPICONTROL_5__tx_pi_pd_bypass_vco(reg_value)                                                        extract_field((reg_value),11,11)
#define ex_TX_PI_TSC_TXPISTATUS_0__tx_pi_phase_cntr(reg_value)                                                            extract_field_signed((reg_value),6,0)
#define ex_TX_PI_TSC_TXPISTATUS_1__tx_pi_integ1_reg(reg_value)                                                            extract_field_signed((reg_value),13,0)
#define ex_TX_PI_TSC_TXPISTATUS_2__tx_pi_integ2_reg(reg_value)                                                            extract_field_signed((reg_value),14,0)
#define ex_TX_PI_TSC_TXPISTATUS_3__tx_pi_phase_err(reg_value)                                                             extract_field_signed((reg_value),5,0)
#define ex_TX_PI_TSC_TXPISTATUS_4__st_afe_tx_fifo_resetb(reg_value)                                                       extract_field((reg_value),1,1)
#define ex_TX_PI_TSC_TXPISTATUS_4__tx_pi_hs_fifo_phserr(reg_value)                                                        extract_field((reg_value),0,0)
#define ex_TX_PI_TSC_TX_FIFO_OVFB_STATUS__tx_fifo_ovfb_fall_edge_lh(reg_value)                                            extract_field((reg_value),1,1)
#define ex_TX_PI_TSC_TX_FIFO_OVFB_STATUS__tx_fifo_ovfb(reg_value)                                                         extract_field((reg_value),0,0)
#define ex_TXCOM_CKRST_CTRL_TSC_TXCOM_OSR_MODE_CONTROL__tx_osr_mode_frc(reg_value)                                        extract_field((reg_value),15,15)
#define ex_TXCOM_CKRST_CTRL_TSC_TXCOM_OSR_MODE_CONTROL__tx_osr_mode_frc_val(reg_value)                                    extract_field((reg_value),3,0)
#define ex_TXCOM_CKRST_CTRL_TSC_TXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL__tx_ln_dp_s_rstb(reg_value)                      extract_field((reg_value),0,0)
#define ex_TXCOM_CKRST_CTRL_TSC_TXCOM_LN_S_RSTB_CONTROL__tx_ln_s_rstb(reg_value)                                          extract_field((reg_value),0,0)
#define ex_TXCOM_CKRST_CTRL_TSC_TXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_tx_dp_h_rstb_pkill(reg_value)           extract_field((reg_value),1,1)
#define ex_TXCOM_CKRST_CTRL_TSC_TXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_tx_h_rstb_pkill(reg_value)              extract_field((reg_value),0,0)
#define ex_TXCOM_CKRST_CTRL_TSC_TXCOM_UC_ACK_LANE_CONTROL__tx_uc_ack_lane_dp_reset(reg_value)                             extract_field((reg_value),1,1)
#define ex_TXCOM_CKRST_CTRL_TSC_TXCOM_UC_ACK_LANE_CONTROL__tx_uc_ack_lane_cfg_done(reg_value)                             extract_field((reg_value),0,0)
#define ex_TXCOM_CKRST_CTRL_TSC_TXCOM_LANE_DP_RESET_STATE_STATUS__tx_lane_dp_reset_state(reg_value)                       extract_field((reg_value),2,0)
#define ex_TXCOM_CKRST_CTRL_TSC_TXCOM_LANE_REG_RESET_OCCURRED_CONTROL__tx_lane_reg_reset_occurred(reg_value)              extract_field((reg_value),0,0)
#define ex_TXCOM_CKRST_CTRL_TSC_TXCOM_MULTICAST_MASK_CONTROL__tx_multicast_mask_control(reg_value)                        extract_field((reg_value),0,0)
#define ex_TXCOM_CKRST_CTRL_TSC_TXCOM_OSR_MODE_STATUS_MC_MASK__tx_multicast_mask_control_status(reg_value)                extract_field((reg_value),4,4)
#define ex_TXCOM_CKRST_CTRL_TSC_TXCOM_OSR_MODE_STATUS_MC_MASK__tx_osr_mode(reg_value)                                     extract_field((reg_value),3,0)
#define ex_TXCOM_CKRST_CTRL_TSC_TXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS__tx_osr_mode_pin(reg_value)                     extract_field((reg_value),3,0)
#define exc_TX_COM_CONTROL0_REGISTER__txcom_pre_tap_alert_val(reg_value)                                                  extract_field((reg_value),12,8)
#define exc_TX_COM_CONTROL0_REGISTER__txcom_post_tap_alert_val(reg_value)                                                 extract_field((reg_value),5,0)
#define exc_TX_COM_CONTROL1_REGISTER__txcom_rpara_alert_val(reg_value)                                                    extract_field((reg_value),14,8)
#define exc_TX_COM_CONTROL1_REGISTER__txcom_main_tap_alert_val(reg_value)                                                 extract_field((reg_value),6,0)
#define exc_TX_COM_CONTROL2_REGISTER__txcom_cl93n72_max_wait_timer_period(reg_value)                                      extract_field((reg_value),15,0)
#define exc_TX_COM_CONTROL3_REGISTER__txcom_cl93n72_wait_cntr_limit(reg_value)                                            extract_field((reg_value),8,0)
#define exc_TX_COM_CONTROL4_REGISTER__txcom_cl93n72_max_wait_timer_period_2ndset(reg_value)                               extract_field((reg_value),15,0)
#define exc_TX_COM_CONTROL5_REGISTER__txcom_cl93n72_wait_cntr_limit_2ndset(reg_value)                                     extract_field((reg_value),8,0)

#endif
