#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 25 22:51:11 2023
# Process ID: 24040
# Current directory: D:/github_repo/axi_stream_insert_header/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10844 D:\github_repo\axi_stream_insert_header\vivado_project\axi_stream_insert_header.xpr
# Log file: D:/github_repo/axi_stream_insert_header/vivado_project/vivado.log
# Journal file: D:/github_repo/axi_stream_insert_header/vivado_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/github_repo/axi_stream_insert_header/vivado_project/axi_stream_insert_header.xpr
INFO: [Project 1-313] Project file moved from 'D:/github_repo/axi_stream_insert_header' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/SoftwareRoot/Vivado2019.1/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/github_repo/axi_stream_insert_header/vivado_project/axi_stream_insert_header.srcs/sim_1/new/test_bench2.v w ]
add_files -fileset sim_1 D:/github_repo/axi_stream_insert_header/vivado_project/axi_stream_insert_header.srcs/sim_1/new/test_bench2.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top test_bench [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top test_bench2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/github_repo/axi_stream_insert_header/vivado_project/axi_stream_insert_header.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/github_repo/axi_stream_insert_header/vivado_project/axi_stream_insert_header.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/axi_stream_insert_header/vivado_project/axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_insert_header
WARNING: [VRFC 10-3380] identifier 'keep_in_real' is used before its declaration [D:/github_repo/axi_stream_insert_header/vivado_project/axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/axi_stream_insert_header/vivado_project/axi_stream_insert_header.srcs/sim_1/new/test_bench2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/axi_stream_insert_header/vivado_project/axi_stream_insert_header.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/github_repo/axi_stream_insert_header/vivado_project/axi_stream_insert_header.sim/sim_1/behav/xsim'
"xelab -wto f7df666d4a594860bf7766b7885383d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench2_behav xil_defaultlib.test_bench2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftwareRoot/Vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f7df666d4a594860bf7766b7885383d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench2_behav xil_defaultlib.test_bench2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_stream_insert_header_default
Compiling module xil_defaultlib.test_bench2
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench2_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/github_repo/axi_stream_insert_header/vivado_project/axi_stream_insert_header.sim/sim_1/behav/xsim/xsim.dir/test_bench2_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 109.473 ; gain = 17.871
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 25 22:54:14 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 896.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/github_repo/axi_stream_insert_header/vivado_project/axi_stream_insert_header.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench2_behav -key {Behavioral:sim_1:Functional:test_bench2} -tclbatch {test_bench2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 271 ns : File "D:/github_repo/axi_stream_insert_header/vivado_project/axi_stream_insert_header.srcs/sim_1/new/test_bench2.v" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 951.742 ; gain = 55.082
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 951.742 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 22:59:04 2023...
