

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Mon Feb 23 00:30:01 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    65901|    65901|  0.659 ms|  0.659 ms|  65793|  65793|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +---------------------+------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |                     |                  |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
        |       Instance      |      Module      |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
        +---------------------+------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |entry_proc_U0        |entry_proc        |        0|        0|      0 ns|      0 ns|      0|      0|                                              no|
        |read_input_U0        |read_input        |    65547|    65547|  0.655 ms|  0.655 ms|  65536|  65536|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_1_U0   |stencil_stage_1   |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_2_U0   |stencil_stage_2   |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_3_U0   |stencil_stage_3   |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_4_U0   |stencil_stage_4   |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_5_U0   |stencil_stage_5   |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_6_U0   |stencil_stage_6   |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_7_U0   |stencil_stage_7   |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_8_U0   |stencil_stage_8   |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_9_U0   |stencil_stage_9   |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_10_U0  |stencil_stage_10  |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_11_U0  |stencil_stage_11  |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_12_U0  |stencil_stage_12  |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_13_U0  |stencil_stage_13  |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_14_U0  |stencil_stage_14  |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_15_U0  |stencil_stage_15  |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_16_U0  |stencil_stage_16  |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_17_U0  |stencil_stage_17  |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_18_U0  |stencil_stage_18  |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_19_U0  |stencil_stage_19  |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_20_U0  |stencil_stage_20  |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_21_U0  |stencil_stage_21  |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_22_U0  |stencil_stage_22  |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_23_U0  |stencil_stage_23  |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_24_U0  |stencil_stage_24  |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_25_U0  |stencil_stage_25  |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_26_U0  |stencil_stage_26  |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_27_U0  |stencil_stage_27  |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_28_U0  |stencil_stage_28  |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_29_U0  |stencil_stage_29  |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |stencil_stage_U0     |stencil_stage     |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |write_output_U0      |write_output      |    65545|    65545|  0.655 ms|  0.655 ms|  65536|  65536|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------+------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     12|    -|
|FIFO             |       66|    -|    5144|   1751|    -|
|Instance         |       62|  180|   18246|  32856|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      128|  180|   23392|  34637|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       29|   50|      16|     49|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+-----+------+-----+
    |       Instance      |      Module      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------+------------------+---------+----+-----+------+-----+
    |control_s_axi_U      |control_s_axi     |        0|   0|  176|   296|    0|
    |entry_proc_U0        |entry_proc        |        0|   0|    3|    29|    0|
    |gmem0_m_axi_U        |gmem0_m_axi       |        2|   0|  671|   637|    0|
    |gmem1_m_axi_U        |gmem1_m_axi       |        0|   0|  611|   666|    0|
    |read_input_U0        |read_input        |        0|   0|  129|   130|    0|
    |stencil_stage_U0     |stencil_stage     |        2|   6|  548|  1022|    0|
    |stencil_stage_1_U0   |stencil_stage_1   |        2|   6|  549|  1031|    0|
    |stencil_stage_10_U0  |stencil_stage_10  |        2|   6|  549|  1031|    0|
    |stencil_stage_11_U0  |stencil_stage_11  |        2|   6|  549|  1031|    0|
    |stencil_stage_12_U0  |stencil_stage_12  |        2|   6|  549|  1031|    0|
    |stencil_stage_13_U0  |stencil_stage_13  |        2|   6|  549|  1031|    0|
    |stencil_stage_14_U0  |stencil_stage_14  |        2|   6|  549|  1031|    0|
    |stencil_stage_15_U0  |stencil_stage_15  |        2|   6|  549|  1031|    0|
    |stencil_stage_16_U0  |stencil_stage_16  |        2|   6|  549|  1031|    0|
    |stencil_stage_17_U0  |stencil_stage_17  |        2|   6|  549|  1031|    0|
    |stencil_stage_18_U0  |stencil_stage_18  |        2|   6|  549|  1031|    0|
    |stencil_stage_19_U0  |stencil_stage_19  |        2|   6|  549|  1031|    0|
    |stencil_stage_2_U0   |stencil_stage_2   |        2|   6|  549|  1031|    0|
    |stencil_stage_20_U0  |stencil_stage_20  |        2|   6|  549|  1031|    0|
    |stencil_stage_21_U0  |stencil_stage_21  |        2|   6|  549|  1031|    0|
    |stencil_stage_22_U0  |stencil_stage_22  |        2|   6|  549|  1031|    0|
    |stencil_stage_23_U0  |stencil_stage_23  |        2|   6|  549|  1031|    0|
    |stencil_stage_24_U0  |stencil_stage_24  |        2|   6|  549|  1031|    0|
    |stencil_stage_25_U0  |stencil_stage_25  |        2|   6|  549|  1031|    0|
    |stencil_stage_26_U0  |stencil_stage_26  |        2|   6|  549|  1031|    0|
    |stencil_stage_27_U0  |stencil_stage_27  |        2|   6|  549|  1031|    0|
    |stencil_stage_28_U0  |stencil_stage_28  |        2|   6|  549|  1031|    0|
    |stencil_stage_29_U0  |stencil_stage_29  |        2|   6|  549|  1031|    0|
    |stencil_stage_3_U0   |stencil_stage_3   |        2|   6|  549|  1031|    0|
    |stencil_stage_4_U0   |stencil_stage_4   |        2|   6|  549|  1031|    0|
    |stencil_stage_5_U0   |stencil_stage_5   |        2|   6|  549|  1031|    0|
    |stencil_stage_6_U0   |stencil_stage_6   |        2|   6|  549|  1031|    0|
    |stencil_stage_7_U0   |stencil_stage_7   |        2|   6|  549|  1031|    0|
    |stencil_stage_8_U0   |stencil_stage_8   |        2|   6|  549|  1031|    0|
    |stencil_stage_9_U0   |stencil_stage_9   |        2|   6|  549|  1031|    0|
    |write_output_U0      |write_output      |        0|   0|  187|   177|    0|
    +---------------------+------------------+---------+----+-----+------+-----+
    |Total                |                  |       62| 180|18246| 32856|    0|
    +---------------------+------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |A_out_c_U        |        4|  153|   0|    -|    33|   64|     2112|
    |inter_strm_10_U  |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_11_U  |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_12_U  |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_13_U  |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_14_U  |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_15_U  |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_16_U  |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_17_U  |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_18_U  |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_19_U  |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_1_U   |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_20_U  |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_21_U  |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_22_U  |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_23_U  |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_24_U  |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_25_U  |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_26_U  |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_27_U  |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_28_U  |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_29_U  |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_2_U   |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_30_U  |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_3_U   |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_4_U   |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_5_U   |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_6_U   |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_7_U   |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_8_U   |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_9_U   |        2|  161|   0|    -|   512|   24|    12288|
    |inter_strm_U     |        2|  161|   0|    -|   512|   24|    12288|
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |Total            |       66| 5144|   0|    0| 15905|  808|   383040|
    +-----------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                   |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |read_input_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_input_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  12|           6|           6|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_read_input_U0_ap_ready  |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  18|          4|    2|          4|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_read_input_U0_ap_ready  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  2|   0|    2|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|         gmem1|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

