// Seed: 1759613398
module module_0 (
    output wand id_0
);
  logic id_2;
  module_2 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_1 (
    output tri1  id_0,
    output logic id_1,
    input  wand  id_2,
    output wire  id_3
);
  always @(*) begin : LABEL_0
    id_1 <= 1;
  end
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    output wire id_0
    , id_3,
    output wor  id_1
);
  always @(posedge id_3) id_3 = -1'b0;
  assign module_3.id_6 = 0;
endmodule
module module_3 (
    input  tri0  id_0,
    input  wire  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    output tri   id_4,
    output tri0  id_5,
    input  wire  id_6,
    output wire  id_7
);
  logic id_9;
  module_2 modCall_1 (
      id_4,
      id_5
  );
endmodule
