verilog xil_defaultlib --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/ec67/hdl" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/70cf/hdl" --include "../../../../ald.srcs/sources_1/bd/ald/ip/ald_processing_system7_0_0" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/85a3" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/979d/hdl/verilog" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/b2d0/hdl/verilog" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/1b7e/hdl/verilog" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/122e/hdl/verilog" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/7d3c/hdl/verilog" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/c45e/hdl/verilog" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_processing_system7_0_0/sim/ald_processing_system7_0_0.v" \
"../../../../ald.srcs/sources_1/bd/ald/sim/ald.v" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_xlconstant_0_0/sim/ald_xlconstant_0_0.v" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_xlconstant_0_1/sim/ald_xlconstant_0_1.v" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_v_vid_in_axi4s_0_0/sim/ald_v_vid_in_axi4s_0_0.v" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_v_axi4s_vid_out_0_0/sim/ald_v_axi4s_vid_out_0_0.v" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_xlconcat_0_0/sim/ald_xlconcat_0_0.v" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_clk_wiz_0_1/ald_clk_wiz_0_1_clk_wiz.v" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_clk_wiz_0_1/ald_clk_wiz_0_1.v" \
"../../../../ald.srcs/sources_1/bd/ald/ipshared/5fa9/hdl/parameter_register_v1_0_S00_AXI.v" \
"../../../../ald.srcs/sources_1/bd/ald/ipshared/5fa9/hdl/parameter_register_v1_0.v" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_parameter_register_0_0/sim/ald_parameter_register_0_0.v" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_xbar_0/sim/ald_xbar_0.v" \
"../../../../ald.srcs/sources_1/bd/ald/ipshared/ea60/signle_bbox.v" \
"../../../../ald.srcs/sources_1/bd/ald/ipshared/ea60/draw_bbox.v" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_draw_bbox_0_0/sim/ald_draw_bbox_0_0.v" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_blk_mem_gen_0_0/sim/ald_blk_mem_gen_0_0.v" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_axi_smc_0/bd_0/sim/bd_d54d.v" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_axi_smc_0/bd_0/ip/ip_0/sim/bd_d54d_one_0.v" \

sv xil_defaultlib --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/ec67/hdl" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/70cf/hdl" --include "../../../../ald.srcs/sources_1/bd/ald/ip/ald_processing_system7_0_0" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/85a3" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/979d/hdl/verilog" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/b2d0/hdl/verilog" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/1b7e/hdl/verilog" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/122e/hdl/verilog" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/7d3c/hdl/verilog" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/c45e/hdl/verilog" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_axi_smc_0/bd_0/ip/ip_2/sim/bd_d54d_s00mmu_0.sv" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_axi_smc_0/bd_0/ip/ip_3/sim/bd_d54d_s00tr_0.sv" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_axi_smc_0/bd_0/ip/ip_4/sim/bd_d54d_s00sic_0.sv" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_axi_smc_0/bd_0/ip/ip_5/sim/bd_d54d_s00a2s_0.sv" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_axi_smc_0/bd_0/ip/ip_6/sim/bd_d54d_sarn_0.sv" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_axi_smc_0/bd_0/ip/ip_7/sim/bd_d54d_srn_0.sv" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_axi_smc_0/bd_0/ip/ip_8/sim/bd_d54d_sawn_0.sv" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_axi_smc_0/bd_0/ip/ip_9/sim/bd_d54d_swn_0.sv" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_axi_smc_0/bd_0/ip/ip_10/sim/bd_d54d_sbn_0.sv" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_axi_smc_0/bd_0/ip/ip_11/sim/bd_d54d_m00s2a_0.sv" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_axi_smc_0/bd_0/ip/ip_12/sim/bd_d54d_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/ec67/hdl" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/70cf/hdl" --include "../../../../ald.srcs/sources_1/bd/ald/ip/ald_processing_system7_0_0" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/85a3" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/979d/hdl/verilog" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/b2d0/hdl/verilog" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/1b7e/hdl/verilog" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/122e/hdl/verilog" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/7d3c/hdl/verilog" --include "../../../../ald.srcs/sources_1/bd/ald/ipshared/c45e/hdl/verilog" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_axi_smc_0/sim/ald_axi_smc_0.v" \
"../../../../ald.srcs/sources_1/bd/ald/ipshared/8948/write_video_bram.v" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_write_video_bram_0_0/sim/ald_write_video_bram_0_0.v" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f17d_ila_lib_0.v" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_system_ila_0_0/bd_0/sim/bd_f17d.v" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_system_ila_0_0/sim/ald_system_ila_0_0.v" \
"../../../../ald.srcs/sources_1/bd/ald/ip/ald_auto_pc_0/sim/ald_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
