Analysis & Synthesis report for Monociclo
Sun Mar 10 13:49:12 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for RegisterFile:RegFile|altsyncram:mem_rtl_0|altsyncram_mmh1:auto_generated
 16. Parameter Settings for User Entity Instance: FullAdderN:Add4
 17. Parameter Settings for User Entity Instance: IMemory:Instr_Mem
 18. Parameter Settings for User Entity Instance: BranchPredictor:B_Predictor
 19. Parameter Settings for User Entity Instance: RegisterFile:RegFile
 20. Parameter Settings for User Entity Instance: SignExtend:SignExt
 21. Parameter Settings for User Entity Instance: ALU:Exe
 22. Parameter Settings for User Entity Instance: ALU:Exe|FullAdderN:sumres
 23. Parameter Settings for User Entity Instance: FullAdderN:Addpc
 24. Parameter Settings for User Entity Instance: Memory:DataMem
 25. Parameter Settings for Inferred Entity Instance: RegisterFile:RegFile|altsyncram:mem_rtl_0
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "FullAdderN:Addpc"
 28. Port Connectivity Checks: "ALU:Exe|FullAdderN:sumres|FullAdder:genfor[63].Adder"
 29. Port Connectivity Checks: "IMemory:Instr_Mem"
 30. Port Connectivity Checks: "FullAdderN:Add4|FullAdder:genfor[31].Adder"
 31. Port Connectivity Checks: "FullAdderN:Add4"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 10 13:49:12 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Monociclo                                   ;
; Top-level Entity Name              ; Monociclo                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 11,496                                      ;
;     Total combinational functions  ; 6,398                                       ;
;     Dedicated logic registers      ; 5,921                                       ;
; Total registers                    ; 5921                                        ;
; Total pins                         ; 66                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; Monociclo          ; Monociclo          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                           ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                   ; Library ;
+--------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; ../BranchPredictor/BranchPredictor.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/BranchPredictor/BranchPredictor.v                        ;         ;
; ../mux_3_to_1/mux_3_to_1.v                                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/mux_3_to_1/mux_3_to_1.v                                  ;         ;
; ../Forwarding/Forwarding.v                                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Forwarding/Forwarding.v                                  ;         ;
; ../Hazard/Hazard.v                                                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Hazard/Hazard.v                                          ;         ;
; ../IMemory/IMemory.v                                                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/IMemory/IMemory.v                                        ;         ;
; ../SignExtendPC/SignExtendPC.v                                                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/SignExtendPC/SignExtendPC.v                              ;         ;
; ../BJcontrol/BJcontrol.v                                                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/BJcontrol/BJcontrol.v                                    ;         ;
; ../DecodeALU/DecodeALU.v                                                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/DecodeALU/DecodeALU.v                                    ;         ;
; ../Memory/Memory.v                                                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Memory/Memory.v                                          ;         ;
; ../FullAdderN/FullAdderN.v                                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/FullAdderN/FullAdderN.v                                  ;         ;
; ../FullAdder/FullAdder.v                                                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/FullAdder/FullAdder.v                                    ;         ;
; ../SignExtend/SignExtend.v                                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/SignExtend/SignExtend.v                                  ;         ;
; ../RegisterFile/RegisterFile.v                                                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/RegisterFile/RegisterFile.v                              ;         ;
; ../ALU/ALU.v                                                                               ; yes             ; User Verilog HDL File                                 ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/ALU/ALU.v                                                ;         ;
; ../Decode/Decode.v                                                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Decode/Decode.v                                          ;         ;
; Monociclo.v                                                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Monociclo.v                                    ;         ;
; Latch_IF_ID.v                                                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Latch_IF_ID.v                                  ;         ;
; Latch_EX_MEM.v                                                                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Latch_EX_MEM.v                                 ;         ;
; Latch_MEM_WB.v                                                                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Latch_MEM_WB.v                                 ;         ;
; Latch_RR_EX.v                                                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Latch_RR_EX.v                                  ;         ;
; Latch_ID_RR.v                                                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Latch_ID_RR.v                                  ;         ;
; /users/ricardo aldair tt/documents/ratt_repos/procesador_segmentado/memory/data_mem.hex    ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; /users/ricardo aldair tt/documents/ratt_repos/procesador_segmentado/memory/data_mem.hex                                        ;         ;
; /users/ricardo aldair tt/documents/ratt_repos/procesador_segmentado/imemory/instr_memo.hex ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; /users/ricardo aldair tt/documents/ratt_repos/procesador_segmentado/imemory/instr_memo.hex                                     ;         ;
; altsyncram.tdf                                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                          ;         ;
; stratix_ram_block.inc                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                   ;         ;
; lpm_mux.inc                                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                             ;         ;
; lpm_decode.inc                                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                          ;         ;
; aglobal201.inc                                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                          ;         ;
; a_rdenreg.inc                                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                           ;         ;
; altrom.inc                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                              ;         ;
; altram.inc                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                              ;         ;
; altdpram.inc                                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                            ;         ;
; db/altsyncram_mmh1.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/db/altsyncram_mmh1.tdf                         ;         ;
; db/monociclo.ram0_registerfile_a34c3c8.hdl.mif                                             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/db/monociclo.ram0_registerfile_a34c3c8.hdl.mif ;         ;
+--------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 11,496      ;
;                                             ;             ;
; Total combinational functions               ; 6398        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 4597        ;
;     -- 3 input functions                    ; 1320        ;
;     -- <=2 input functions                  ; 481         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 6243        ;
;     -- arithmetic mode                      ; 155         ;
;                                             ;             ;
; Total registers                             ; 5921        ;
;     -- Dedicated logic registers            ; 5921        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 66          ;
; Total memory bits                           ; 2048        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clk_i~input ;
; Maximum fan-out                             ; 5985        ;
; Total fan-out                               ; 42654       ;
; Average fan-out                             ; 3.41        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                 ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+-----------------+--------------+
; |Monociclo                                ; 6398 (106)          ; 5921 (32)                 ; 2048        ; 0            ; 0       ; 0         ; 66   ; 0            ; |Monociclo                                                                          ; Monociclo       ; work         ;
;    |ALU:Exe|                              ; 967 (842)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe                                                                  ; ALU             ; work         ;
;       |FullAdderN:sumres|                 ; 125 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres                                                ; FullAdderN      ; work         ;
;          |FullAdder:genfor[0].Adder|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[0].Adder                      ; FullAdder       ; work         ;
;          |FullAdder:genfor[10].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[10].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[11].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[11].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[12].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[12].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[13].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[13].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[14].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[14].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[15].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[15].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[16].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[16].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[17].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[17].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[18].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[18].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[19].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[19].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[1].Adder|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[1].Adder                      ; FullAdder       ; work         ;
;          |FullAdder:genfor[20].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[20].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[21].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[21].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[22].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[22].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[23].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[23].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[24].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[24].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[25].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[25].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[26].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[26].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[27].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[27].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[28].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[28].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[29].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[29].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[2].Adder|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[2].Adder                      ; FullAdder       ; work         ;
;          |FullAdder:genfor[30].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[30].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[31].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[31].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[32].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[32].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[33].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[33].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[34].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[34].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[35].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[35].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[36].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[36].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[37].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[37].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[38].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[38].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[39].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[39].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[3].Adder|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[3].Adder                      ; FullAdder       ; work         ;
;          |FullAdder:genfor[40].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[40].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[41].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[41].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[42].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[42].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[43].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[43].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[44].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[44].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[45].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[45].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[46].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[46].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[47].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[47].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[48].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[48].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[49].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[49].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[4].Adder|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[4].Adder                      ; FullAdder       ; work         ;
;          |FullAdder:genfor[50].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[50].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[51].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[51].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[52].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[52].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[53].Adder|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[53].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[54].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[54].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[55].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[55].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[56].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[56].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[57].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[57].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[58].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[58].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[59].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[59].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[5].Adder|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[5].Adder                      ; FullAdder       ; work         ;
;          |FullAdder:genfor[60].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[60].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[61].Adder|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[61].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[62].Adder|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[62].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[63].Adder|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[63].Adder                     ; FullAdder       ; work         ;
;          |FullAdder:genfor[6].Adder|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[6].Adder                      ; FullAdder       ; work         ;
;          |FullAdder:genfor[7].Adder|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[7].Adder                      ; FullAdder       ; work         ;
;          |FullAdder:genfor[8].Adder|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[8].Adder                      ; FullAdder       ; work         ;
;          |FullAdder:genfor[9].Adder|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|ALU:Exe|FullAdderN:sumres|FullAdder:genfor[9].Adder                      ; FullAdder       ; work         ;
;    |BranchPredictor:B_Predictor|          ; 1616 (1616)         ; 1923 (1923)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|BranchPredictor:B_Predictor                                              ; BranchPredictor ; work         ;
;    |Decode:Deco|                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|Decode:Deco                                                              ; Decode          ; work         ;
;    |DecodeALU:DecoALU|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|DecodeALU:DecoALU                                                        ; DecodeALU       ; work         ;
;    |Forwarding:forward|                   ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|Forwarding:forward                                                       ; Forwarding      ; work         ;
;    |FullAdderN:Add4|                      ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Add4                                                          ; FullAdderN      ; work         ;
;       |FullAdder:genfor[11].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Add4|FullAdder:genfor[11].Adder                               ; FullAdder       ; work         ;
;       |FullAdder:genfor[14].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Add4|FullAdder:genfor[14].Adder                               ; FullAdder       ; work         ;
;       |FullAdder:genfor[17].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Add4|FullAdder:genfor[17].Adder                               ; FullAdder       ; work         ;
;       |FullAdder:genfor[20].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Add4|FullAdder:genfor[20].Adder                               ; FullAdder       ; work         ;
;       |FullAdder:genfor[23].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Add4|FullAdder:genfor[23].Adder                               ; FullAdder       ; work         ;
;       |FullAdder:genfor[26].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Add4|FullAdder:genfor[26].Adder                               ; FullAdder       ; work         ;
;       |FullAdder:genfor[29].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Add4|FullAdder:genfor[29].Adder                               ; FullAdder       ; work         ;
;       |FullAdder:genfor[5].Adder|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Add4|FullAdder:genfor[5].Adder                                ; FullAdder       ; work         ;
;       |FullAdder:genfor[8].Adder|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Add4|FullAdder:genfor[8].Adder                                ; FullAdder       ; work         ;
;    |FullAdderN:Addpc|                     ; 58 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc                                                         ; FullAdderN      ; work         ;
;       |FullAdder:genfor[10].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[10].Adder                              ; FullAdder       ; work         ;
;       |FullAdder:genfor[11].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[11].Adder                              ; FullAdder       ; work         ;
;       |FullAdder:genfor[12].Adder|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[12].Adder                              ; FullAdder       ; work         ;
;       |FullAdder:genfor[13].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[13].Adder                              ; FullAdder       ; work         ;
;       |FullAdder:genfor[14].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[14].Adder                              ; FullAdder       ; work         ;
;       |FullAdder:genfor[15].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[15].Adder                              ; FullAdder       ; work         ;
;       |FullAdder:genfor[16].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[16].Adder                              ; FullAdder       ; work         ;
;       |FullAdder:genfor[17].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[17].Adder                              ; FullAdder       ; work         ;
;       |FullAdder:genfor[18].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[18].Adder                              ; FullAdder       ; work         ;
;       |FullAdder:genfor[19].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[19].Adder                              ; FullAdder       ; work         ;
;       |FullAdder:genfor[1].Adder|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[1].Adder                               ; FullAdder       ; work         ;
;       |FullAdder:genfor[20].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[20].Adder                              ; FullAdder       ; work         ;
;       |FullAdder:genfor[21].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[21].Adder                              ; FullAdder       ; work         ;
;       |FullAdder:genfor[22].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[22].Adder                              ; FullAdder       ; work         ;
;       |FullAdder:genfor[23].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[23].Adder                              ; FullAdder       ; work         ;
;       |FullAdder:genfor[24].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[24].Adder                              ; FullAdder       ; work         ;
;       |FullAdder:genfor[25].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[25].Adder                              ; FullAdder       ; work         ;
;       |FullAdder:genfor[26].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[26].Adder                              ; FullAdder       ; work         ;
;       |FullAdder:genfor[27].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[27].Adder                              ; FullAdder       ; work         ;
;       |FullAdder:genfor[28].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[28].Adder                              ; FullAdder       ; work         ;
;       |FullAdder:genfor[29].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[29].Adder                              ; FullAdder       ; work         ;
;       |FullAdder:genfor[2].Adder|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[2].Adder                               ; FullAdder       ; work         ;
;       |FullAdder:genfor[30].Adder|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[30].Adder                              ; FullAdder       ; work         ;
;       |FullAdder:genfor[31].Adder|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[31].Adder                              ; FullAdder       ; work         ;
;       |FullAdder:genfor[3].Adder|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[3].Adder                               ; FullAdder       ; work         ;
;       |FullAdder:genfor[4].Adder|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[4].Adder                               ; FullAdder       ; work         ;
;       |FullAdder:genfor[5].Adder|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[5].Adder                               ; FullAdder       ; work         ;
;       |FullAdder:genfor[6].Adder|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[6].Adder                               ; FullAdder       ; work         ;
;       |FullAdder:genfor[7].Adder|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[7].Adder                               ; FullAdder       ; work         ;
;       |FullAdder:genfor[8].Adder|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[8].Adder                               ; FullAdder       ; work         ;
;       |FullAdder:genfor[9].Adder|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|FullAdderN:Addpc|FullAdder:genfor[9].Adder                               ; FullAdder       ; work         ;
;    |Hazard:hazard|                        ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|Hazard:hazard                                                            ; Hazard          ; work         ;
;    |IMemory:Instr_Mem|                    ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|IMemory:Instr_Mem                                                        ; IMemory         ; work         ;
;    |Latch_EX_MEM:Latch4|                  ; 550 (550)           ; 171 (171)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|Latch_EX_MEM:Latch4                                                      ; Latch_EX_MEM    ; work         ;
;    |Latch_ID_RR:Latch2|                   ; 100 (100)           ; 97 (97)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|Latch_ID_RR:Latch2                                                       ; Latch_ID_RR     ; work         ;
;    |Latch_IF_ID:Latch1|                   ; 88 (88)             ; 85 (85)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|Latch_IF_ID:Latch1                                                       ; Latch_IF_ID     ; work         ;
;    |Latch_MEM_WB:Latch5|                  ; 0 (0)               ; 168 (168)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|Latch_MEM_WB:Latch5                                                      ; Latch_MEM_WB    ; work         ;
;    |Latch_RR_EX:Latch3|                   ; 552 (552)           ; 233 (233)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|Latch_RR_EX:Latch3                                                       ; Latch_RR_EX     ; work         ;
;    |Memory:DataMem|                       ; 684 (684)           ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|Memory:DataMem                                                           ; Memory          ; work         ;
;    |RegisterFile:RegFile|                 ; 1295 (1295)         ; 2188 (2188)               ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|RegisterFile:RegFile                                                     ; RegisterFile    ; work         ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|RegisterFile:RegFile|altsyncram:mem_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_mmh1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|RegisterFile:RegFile|altsyncram:mem_rtl_0|altsyncram_mmh1:auto_generated ; altsyncram_mmh1 ; work         ;
;    |SignExtend:SignExt|                   ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|SignExtend:SignExt                                                       ; SignExtend      ; work         ;
;    |mux_3_to_1:mux_rs1|                   ; 129 (129)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|mux_3_to_1:mux_rs1                                                       ; mux_3_to_1      ; work         ;
;    |mux_3_to_1:mux_rs2|                   ; 132 (132)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Monociclo|mux_3_to_1:mux_rs2                                                       ; mux_3_to_1      ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; Name                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                            ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; RegisterFile:RegFile|altsyncram:mem_rtl_0|altsyncram_mmh1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 64           ; 32           ; 64           ; 2048 ; db/Monociclo.ram0_RegisterFile_a34c3c8.hdl.mif ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal            ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------------+------------------------+
; Forwarding:forward|mux_rr_src2                     ; Latch_EX_MEM:Latch4|memwrite_o ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                                ;                        ;
+----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                          ;
+-----------------------------------------------------------------------------+-----------------------------------------------+
; Register name                                                               ; Reason for Removal                            ;
+-----------------------------------------------------------------------------+-----------------------------------------------+
; Latch_RR_EX:Latch3|se_immed_o[32]                                           ; Merged with Latch_RR_EX:Latch3|se_immed_o[63] ;
; Latch_RR_EX:Latch3|se_immed_o[20,24,28,36,40,44,46,48,50,52,54,56,58,60]    ; Merged with Latch_RR_EX:Latch3|se_immed_o[62] ;
; Latch_RR_EX:Latch3|se_immed_o[22,26,30,34,38,42,51,53,55,57,59]             ; Merged with Latch_RR_EX:Latch3|se_immed_o[61] ;
; Latch_RR_EX:Latch3|se_immed_o[19,21,23,25,27,29,31,33,35,37,39,41,43,45,47] ; Merged with Latch_RR_EX:Latch3|se_immed_o[49] ;
; Latch_ID_RR:Latch2|memtoreg_o                                               ; Merged with Latch_ID_RR:Latch2|memread_o      ;
; Latch_IF_ID:Latch1|pc_o[0]                                                  ; Merged with Latch_IF_ID:Latch1|pc_next4_o[0]  ;
; Latch_IF_ID:Latch1|pc_next4_o[1]                                            ; Merged with Latch_IF_ID:Latch1|pc_o[1]        ;
; Latch_RR_EX:Latch3|se_immed_o[61]                                           ; Merged with Latch_RR_EX:Latch3|se_immed_o[63] ;
; Latch_RR_EX:Latch3|se_immed_o[49]                                           ; Merged with Latch_RR_EX:Latch3|se_immed_o[62] ;
; Latch_ID_RR:Latch2|pc_next4_o[1]                                            ; Merged with Latch_ID_RR:Latch2|pc_o[1]        ;
; Latch_ID_RR:Latch2|pc_next4_o[0]                                            ; Merged with Latch_ID_RR:Latch2|pc_o[0]        ;
; Latch_RR_EX:Latch3|pc_next4_o[1]                                            ; Merged with Latch_RR_EX:Latch3|pc_o[1]        ;
; Latch_RR_EX:Latch3|se_immed_o[62]                                           ; Merged with Latch_RR_EX:Latch3|se_immed_o[63] ;
; Latch_RR_EX:Latch3|memtoreg_o                                               ; Merged with Latch_RR_EX:Latch3|memread_o      ;
; Latch_EX_MEM:Latch4|memtoreg_o                                              ; Merged with Latch_EX_MEM:Latch4|memread_o     ;
; Latch_RR_EX:Latch3|pc_o[0]                                                  ; Merged with Latch_RR_EX:Latch3|pc_next4_o[0]  ;
; RegisterFile:RegFile|mem~1                                                  ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~2                                                  ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~3                                                  ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~4                                                  ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~5                                                  ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~6                                                  ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~7                                                  ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~8                                                  ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~9                                                  ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~10                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~11                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~12                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~13                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~14                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~15                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~16                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~17                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~18                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~19                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~20                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~21                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~22                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~23                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~24                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~25                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~26                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~27                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~28                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~29                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~30                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~31                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~32                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~33                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~34                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~35                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~36                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~37                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~38                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~39                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~40                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~41                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~42                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~43                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~44                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~45                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~46                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~47                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~48                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~49                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~50                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~51                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~52                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~53                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~54                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~55                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~56                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~57                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~58                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~59                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~60                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~61                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~62                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~63                                                 ; Stuck at GND due to stuck port data_in        ;
; RegisterFile:RegFile|mem~64                                                 ; Stuck at GND due to stuck port data_in        ;
; Latch_IF_ID:Latch1|if_instr_o[2,3,26..29,31]                                ; Merged with Latch_IF_ID:Latch1|if_instr_o[19] ;
; Latch_IF_ID:Latch1|if_instr_o[0]                                            ; Merged with Latch_IF_ID:Latch1|if_instr_o[1]  ;
; Latch_IF_ID:Latch1|if_instr_o[13]                                           ; Merged with Latch_IF_ID:Latch1|if_instr_o[12] ;
; Latch_ID_RR:Latch2|if_instr_o[2,26..29,31]                                  ; Merged with Latch_ID_RR:Latch2|if_instr_o[3]  ;
; Latch_ID_RR:Latch2|if_instr_o[1]                                            ; Merged with Latch_ID_RR:Latch2|if_instr_o[0]  ;
; Latch_ID_RR:Latch2|if_instr_o[13]                                           ; Merged with Latch_ID_RR:Latch2|if_instr_o[12] ;
; Latch_RR_EX:Latch3|se_immed_o[7,8]                                          ; Merged with Latch_RR_EX:Latch3|se_immed_o[6]  ;
; Latch_RR_EX:Latch3|se_immed_o[12]                                           ; Merged with Latch_RR_EX:Latch3|se_immed_o[11] ;
; Total Number of Removed Registers = 137                                     ;                                               ;
+-----------------------------------------------------------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5921  ;
; Number of registers using Synchronous Clear  ; 226   ;
; Number of registers using Synchronous Load   ; 83    ;
; Number of registers using Asynchronous Clear ; 792   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5435  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; RegisterFile:RegFile|mem_rtl_0_bypass[20]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[134] ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[132] ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[138] ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[136] ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[122] ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[118] ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[120] ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[116] ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[130] ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[126] ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[128] ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[124] ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[114] ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[110] ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[112] ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[108] ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[106] ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[102] ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[104] ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[100] ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[98]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[94]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[96]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[92]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[90]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[86]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[88]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[84]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[34]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[30]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[32]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[28]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[50]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[46]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[48]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[44]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[42]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[38]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[40]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[36]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[26]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[24]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[22]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[82]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[78]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[80]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[76]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[74]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[70]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[72]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[68]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[66]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[62]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[64]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[60]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[58]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[54]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[56]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[52]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[12]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[14]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[16]  ; 1       ;
; RegisterFile:RegFile|mem_rtl_0_bypass[18]  ; 1       ;
; Total number of inverted registers = 64    ;         ;
+--------------------------------------------+---------+


+-----------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                  ;
+--------------------------------------------+--------------------------------+
; Register Name                              ; RAM Name                       ;
+--------------------------------------------+--------------------------------+
; RegisterFile:RegFile|mem_rtl_0_bypass[0]   ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[1]   ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[2]   ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[3]   ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[4]   ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[5]   ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[6]   ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[7]   ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[8]   ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[9]   ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[10]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[11]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[12]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[13]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[14]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[15]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[16]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[17]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[18]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[19]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[20]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[21]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[22]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[23]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[24]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[25]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[26]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[27]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[28]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[29]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[30]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[31]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[32]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[33]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[34]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[35]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[36]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[37]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[38]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[39]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[40]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[41]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[42]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[43]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[44]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[45]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[46]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[47]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[48]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[49]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[50]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[51]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[52]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[53]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[54]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[55]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[56]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[57]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[58]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[59]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[60]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[61]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[62]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[63]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[64]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[65]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[66]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[67]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[68]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[69]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[70]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[71]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[72]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[73]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[74]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[75]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[76]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[77]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[78]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[79]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[80]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[81]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[82]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[83]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[84]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[85]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[86]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[87]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[88]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[89]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[90]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[91]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[92]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[93]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[94]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[95]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[96]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[97]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[98]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[99]  ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[100] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[101] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[102] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[103] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[104] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[105] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[106] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[107] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[108] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[109] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[110] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[111] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[112] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[113] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[114] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[115] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[116] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[117] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[118] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[119] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[120] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[121] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[122] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[123] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[124] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[125] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[126] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[127] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[128] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[129] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[130] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[131] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[132] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[133] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[134] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[135] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[136] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[137] ; RegisterFile:RegFile|mem_rtl_0 ;
; RegisterFile:RegFile|mem_rtl_0_bypass[138] ; RegisterFile:RegFile|mem_rtl_0 ;
+--------------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 3:1                ; 184 bits  ; 368 LEs       ; 184 LEs              ; 184 LEs                ; Yes        ; |Monociclo|Latch_ID_RR:Latch2|if_instr_o[23]            ;
; 3:1                ; 94 bits   ; 188 LEs       ; 94 LEs               ; 94 LEs                 ; Yes        ; |Monociclo|Latch_IF_ID:Latch1|pc_next4_o[25]            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Monociclo|pc[18]                                       ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |Monociclo|Latch_RR_EX:Latch3|rr_data2_o[48]            ;
; 11:1               ; 6 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |Monociclo|Latch_RR_EX:Latch3|se_immed_o[5]             ;
; 17:1               ; 2 bits    ; 22 LEs        ; 18 LEs               ; 4 LEs                  ; Yes        ; |Monociclo|Latch_ID_RR:Latch2|alu_control_o[2]          ;
; 10:1               ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Monociclo|Latch_RR_EX:Latch3|se_immed_o[17]            ;
; 10:1               ; 31 bits   ; 186 LEs       ; 62 LEs               ; 124 LEs                ; Yes        ; |Monociclo|BranchPredictor:B_Predictor|pc_address_o[27] ;
; 21:1               ; 16 bits   ; 224 LEs       ; 96 LEs               ; 128 LEs                ; Yes        ; |Monociclo|Latch_EX_MEM:Latch4|ex_res_o[29]             ;
; 21:1               ; 16 bits   ; 224 LEs       ; 96 LEs               ; 128 LEs                ; Yes        ; |Monociclo|Latch_EX_MEM:Latch4|ex_res_o[47]             ;
; 14:1               ; 5 bits    ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |Monociclo|Latch_RR_EX:Latch3|se_immed_o[3]             ;
; 22:1               ; 8 bits    ; 112 LEs       ; 48 LEs               ; 64 LEs                 ; Yes        ; |Monociclo|Latch_EX_MEM:Latch4|ex_res_o[9]              ;
; 22:1               ; 8 bits    ; 112 LEs       ; 48 LEs               ; 64 LEs                 ; Yes        ; |Monociclo|Latch_EX_MEM:Latch4|ex_res_o[48]             ;
; 23:1               ; 4 bits    ; 60 LEs        ; 28 LEs               ; 32 LEs                 ; Yes        ; |Monociclo|Latch_EX_MEM:Latch4|ex_res_o[4]              ;
; 23:1               ; 4 bits    ; 60 LEs        ; 28 LEs               ; 32 LEs                 ; Yes        ; |Monociclo|Latch_EX_MEM:Latch4|ex_res_o[59]             ;
; 24:1               ; 2 bits    ; 32 LEs        ; 18 LEs               ; 14 LEs                 ; Yes        ; |Monociclo|Latch_EX_MEM:Latch4|ex_res_o[3]              ;
; 24:1               ; 2 bits    ; 32 LEs        ; 18 LEs               ; 14 LEs                 ; Yes        ; |Monociclo|Latch_EX_MEM:Latch4|ex_res_o[60]             ;
; 25:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; Yes        ; |Monociclo|Latch_EX_MEM:Latch4|ex_res_o[63]             ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |Monociclo|mux_3_to_1:mux_rs1|Mux18                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |Monociclo|SignExtend:SignExt|Selector8                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |Monociclo|RegisterFile:RegFile|mem                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Monociclo|RegisterFile:RegFile|mem                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Monociclo|Latch_ID_RR:Latch2|if_instr_o                ;
; 5:1                ; 64 bits   ; 192 LEs       ; 128 LEs              ; 64 LEs                 ; No         ; |Monociclo|mux_3_to_1:mux_rs2|Mux2                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Monociclo|SignExtend:SignExt|Selector0                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for RegisterFile:RegFile|altsyncram:mem_rtl_0|altsyncram_mmh1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullAdderN:Add4 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; N              ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IMemory:Instr_Mem ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; width          ; 32    ; Signed Integer                        ;
; depth          ; 5     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BranchPredictor:B_Predictor ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; depth          ; 5     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; width          ; 64    ; Signed Integer                           ;
; depth          ; 5     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SignExtend:SignExt ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N              ; 64    ; Signed Integer                         ;
; M              ; 12    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:Exe ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; width          ; 64    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:Exe|FullAdderN:sumres ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 64    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullAdderN:Addpc ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; N              ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:DataMem ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 64    ; Signed Integer                     ;
; depth          ; 4     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RegisterFile:RegFile|altsyncram:mem_rtl_0           ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped        ;
; WIDTH_A                            ; 64                                             ; Untyped        ;
; WIDTHAD_A                          ; 5                                              ; Untyped        ;
; NUMWORDS_A                         ; 32                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 64                                             ; Untyped        ;
; WIDTHAD_B                          ; 5                                              ; Untyped        ;
; NUMWORDS_B                         ; 32                                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; db/Monociclo.ram0_RegisterFile_a34c3c8.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_mmh1                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; RegisterFile:RegFile|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 64                                        ;
;     -- NUMWORDS_A                         ; 32                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 64                                        ;
;     -- NUMWORDS_B                         ; 32                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "FullAdderN:Addpc" ;
+--------+-------+----------+------------------+
; Port   ; Type  ; Severity ; Details          ;
+--------+-------+----------+------------------+
; c_i    ; Input ; Info     ; Stuck at GND     ;
; b_i[0] ; Input ; Info     ; Stuck at GND     ;
+--------+-------+----------+------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:Exe|FullAdderN:sumres|FullAdder:genfor[63].Adder"                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; cout_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "IMemory:Instr_Mem" ;
+---------+-------+----------+------------------+
; Port    ; Type  ; Severity ; Details          ;
+---------+-------+----------+------------------+
; rd_en_i ; Input ; Info     ; Stuck at VCC     ;
+---------+-------+----------+------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FullAdderN:Add4|FullAdder:genfor[31].Adder"                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; cout_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "FullAdderN:Add4"  ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; c_i        ; Input ; Info     ; Stuck at GND ;
; b_i[31..3] ; Input ; Info     ; Stuck at GND ;
; b_i[1..0]  ; Input ; Info     ; Stuck at GND ;
; b_i[2]     ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 66                          ;
; cycloneiii_ff         ; 5921                        ;
;     CLR               ; 262                         ;
;     CLR SCLR          ; 72                          ;
;     CLR SCLR SLD      ; 16                          ;
;     ENA               ; 4992                        ;
;     ENA CLR           ; 303                         ;
;     ENA CLR SCLR      ; 74                          ;
;     ENA CLR SCLR SLD  ; 64                          ;
;     ENA CLR SLD       ; 1                           ;
;     ENA SLD           ; 1                           ;
;     SLD               ; 1                           ;
;     plain             ; 135                         ;
; cycloneiii_lcell_comb ; 6398                        ;
;     arith             ; 155                         ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 126                         ;
;     normal            ; 6243                        ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 438                         ;
;         3 data inputs ; 1194                        ;
;         4 data inputs ; 4597                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 75.00                       ;
; Average LUT depth     ; 10.10                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Mar 10 13:48:55 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Monociclo -c Monociclo
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/ricardo aldair tt/documents/ratt_repos/procesador_segmentado/branchpredictor/branchpredictor.v
    Info (12023): Found entity 1: BranchPredictor File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/BranchPredictor/BranchPredictor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ricardo aldair tt/documents/ratt_repos/procesador_segmentado/mux_3_to_1/mux_3_to_1.v
    Info (12023): Found entity 1: mux_3_to_1 File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/mux_3_to_1/mux_3_to_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ricardo aldair tt/documents/ratt_repos/procesador_segmentado/forwarding/forwarding.v
    Info (12023): Found entity 1: Forwarding File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Forwarding/Forwarding.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ricardo aldair tt/documents/ratt_repos/procesador_segmentado/hazard/hazard.v
    Info (12023): Found entity 1: Hazard File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Hazard/Hazard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ricardo aldair tt/documents/ratt_repos/procesador_segmentado/imemory/imemory.v
    Info (12023): Found entity 1: IMemory File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/IMemory/IMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ricardo aldair tt/documents/ratt_repos/procesador_segmentado/signextendpc/signextendpc.v
    Info (12023): Found entity 1: SignExtendPC File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/SignExtendPC/SignExtendPC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ricardo aldair tt/documents/ratt_repos/procesador_segmentado/bjcontrol/bjcontrol.v
    Info (12023): Found entity 1: BJcontrol File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/BJcontrol/BJcontrol.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ricardo aldair tt/documents/ratt_repos/procesador_segmentado/decodealu/decodealu.v
    Info (12023): Found entity 1: DecodeALU File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/DecodeALU/DecodeALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ricardo aldair tt/documents/ratt_repos/procesador_segmentado/memory/memory.v
    Info (12023): Found entity 1: Memory File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Memory/Memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ricardo aldair tt/documents/ratt_repos/procesador_segmentado/fulladdern/fulladdern.v
    Info (12023): Found entity 1: FullAdderN File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/FullAdderN/FullAdderN.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ricardo aldair tt/documents/ratt_repos/procesador_segmentado/fulladder/fulladder.v
    Info (12023): Found entity 1: FullAdder File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/FullAdder/FullAdder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ricardo aldair tt/documents/ratt_repos/procesador_segmentado/signextend/signextend.v
    Info (12023): Found entity 1: SignExtend File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/SignExtend/SignExtend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ricardo aldair tt/documents/ratt_repos/procesador_segmentado/registerfile/registerfile.v
    Info (12023): Found entity 1: RegisterFile File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/RegisterFile/RegisterFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ricardo aldair tt/documents/ratt_repos/procesador_segmentado/alu/alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/ALU/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ricardo aldair tt/documents/ratt_repos/procesador_segmentado/decode/decode.v
    Info (12023): Found entity 1: Decode File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Decode/Decode.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file monociclo.v
    Info (12023): Found entity 1: Monociclo File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Monociclo.v Line: 11
    Info (12023): Found entity 2: Monociclo_vlg_tst File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Monociclo.v Line: 474
Info (12021): Found 1 design units, including 1 entities, in source file latch_if_id.v
    Info (12023): Found entity 1: Latch_IF_ID File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Latch_IF_ID.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file latch_ex_mem.v
    Info (12023): Found entity 1: Latch_EX_MEM File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Latch_EX_MEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file latch_mem_wb.v
    Info (12023): Found entity 1: Latch_MEM_WB File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Latch_MEM_WB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file latch_rr_ex.v
    Info (12023): Found entity 1: Latch_RR_EX File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Latch_RR_EX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file latch_id_rr.v
    Info (12023): Found entity 1: Latch_ID_RR File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Latch_ID_RR.v Line: 1
Info (12127): Elaborating entity "Monociclo" for the top level hierarchy
Info (12128): Elaborating entity "FullAdderN" for hierarchy "FullAdderN:Add4" File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Monociclo.v Line: 157
Info (12128): Elaborating entity "FullAdder" for hierarchy "FullAdderN:Add4|FullAdder:genfor[0].Adder" File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/FullAdderN/FullAdderN.v Line: 19
Info (12128): Elaborating entity "IMemory" for hierarchy "IMemory:Instr_Mem" File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Monociclo.v Line: 165
Warning (10850): Verilog HDL warning at IMemory.v(16): number of words (19) in memory file does not match the number of elements in the address range [0:31] File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/IMemory/IMemory.v Line: 16
Warning (10030): Net "mem.data_a" at IMemory.v(12) has no driver or initial value, using a default initial value '0' File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/IMemory/IMemory.v Line: 12
Warning (10030): Net "mem.waddr_a" at IMemory.v(12) has no driver or initial value, using a default initial value '0' File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/IMemory/IMemory.v Line: 12
Warning (10030): Net "mem.we_a" at IMemory.v(12) has no driver or initial value, using a default initial value '0' File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/IMemory/IMemory.v Line: 12
Info (12128): Elaborating entity "BranchPredictor" for hierarchy "BranchPredictor:B_Predictor" File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Monociclo.v Line: 182
Info (12128): Elaborating entity "Latch_IF_ID" for hierarchy "Latch_IF_ID:Latch1" File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Monociclo.v Line: 199
Info (12128): Elaborating entity "Decode" for hierarchy "Decode:Deco" File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Monociclo.v Line: 214
Info (12128): Elaborating entity "DecodeALU" for hierarchy "DecodeALU:DecoALU" File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Monociclo.v Line: 220
Info (12128): Elaborating entity "Latch_ID_RR" for hierarchy "Latch_ID_RR:Latch2" File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Monociclo.v Line: 252
Info (12128): Elaborating entity "SignExtendPC" for hierarchy "SignExtendPC:SignExtPC" File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Monociclo.v Line: 259
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:RegFile" File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Monociclo.v Line: 275
Info (12128): Elaborating entity "SignExtend" for hierarchy "SignExtend:SignExt" File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Monociclo.v Line: 284
Info (12128): Elaborating entity "Latch_RR_EX" for hierarchy "Latch_RR_EX:Latch3" File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Monociclo.v Line: 326
Info (12128): Elaborating entity "Hazard" for hierarchy "Hazard:hazard" File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Monociclo.v Line: 342
Info (12128): Elaborating entity "Forwarding" for hierarchy "Forwarding:forward" File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Monociclo.v Line: 360
Warning (10240): Verilog HDL Always Construct warning at Forwarding.v(20): inferring latch(es) for variable "mux_rr_src2", which holds its previous value in one or more paths through the always construct File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Forwarding/Forwarding.v Line: 20
Info (10041): Inferred latch for "mux_rr_src2" at Forwarding.v(55) File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Forwarding/Forwarding.v Line: 55
Info (12128): Elaborating entity "mux_3_to_1" for hierarchy "mux_3_to_1:mux_rs1" File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Monociclo.v Line: 368
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:Exe" File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Monociclo.v Line: 384
Info (12128): Elaborating entity "FullAdderN" for hierarchy "ALU:Exe|FullAdderN:sumres" File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/ALU/ALU.v Line: 170
Info (12128): Elaborating entity "BJcontrol" for hierarchy "BJcontrol:BJctrl" File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Monociclo.v Line: 403
Info (12128): Elaborating entity "Latch_EX_MEM" for hierarchy "Latch_EX_MEM:Latch4" File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Monociclo.v Line: 432
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:DataMem" File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Monociclo.v Line: 444
Info (12128): Elaborating entity "Latch_MEM_WB" for hierarchy "Latch_MEM_WB:Latch5" File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/Monociclo.v Line: 464
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/db/Monociclo.ram0_RegisterFile_a34c3c8.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "RegisterFile:RegFile|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/db/Monociclo.ram0_RegisterFile_a34c3c8.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (276014): Found 6 instances of uninferred RAM logic
    Info (276007): RAM logic "Memory:DataMem|mem" is uninferred due to asynchronous read logic File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Memory/Memory.v Line: 15
    Info (276007): RAM logic "RegisterFile:RegFile|mem" is uninferred due to asynchronous read logic File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/RegisterFile/RegisterFile.v Line: 16
    Info (276004): RAM logic "BranchPredictor:B_Predictor|pht" is uninferred due to inappropriate RAM size File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/BranchPredictor/BranchPredictor.v Line: 22
    Info (276007): RAM logic "BranchPredictor:B_Predictor|instr_pc" is uninferred due to asynchronous read logic File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/BranchPredictor/BranchPredictor.v Line: 21
    Info (276007): RAM logic "IMemory:Instr_Mem|mem" is uninferred due to asynchronous read logic File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/IMemory/IMemory.v Line: 12
    Info (276007): RAM logic "BranchPredictor:B_Predictor|target_buffer" is uninferred due to asynchronous read logic File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/BranchPredictor/BranchPredictor.v Line: 23
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/db/Monociclo.ram0_IMemory_b32d8800.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/db/Monociclo.ram0_RegisterFile_a34c3c8.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RegisterFile:RegFile|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Monociclo.ram0_RegisterFile_a34c3c8.hdl.mif
Info (12130): Elaborated megafunction instantiation "RegisterFile:RegFile|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "RegisterFile:RegFile|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "64"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "64"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Monociclo.ram0_RegisterFile_a34c3c8.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mmh1.tdf
    Info (12023): Found entity 1: altsyncram_mmh1 File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/db/altsyncram_mmh1.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/output_files/Monociclo.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 11728 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 11598 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4904 megabytes
    Info: Processing ended: Sun Mar 10 13:49:12 2024
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_segmentado/Monociclo/output_files/Monociclo.map.smsg.


