# compile vhdl design source files
vhdl xil_defaultlib  "../../../../inner_product_fifo/inner_product_fifo.srcs/sources_1/ip/ram1/ram1_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../conv_2.srcs/sources_1/ip/fifo_16/fifo_16_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../conv_2.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../../inner_product_fifo/inner_product_fifo.srcs/sources_1/ip/xbip_multadd_0/sim/xbip_multadd_0.vhd"
vhdl xil_defaultlib  "../../../conv_2.srcs/sources_1/ip/fifo_7680/fifo_7680_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../../conv_relu_pool/conv_relu_pool.srcs/sources_1/ip/fir128_0/sim/fir128_0.vhd"
vhdl xil_defaultlib  "../../../../conv_relu_pool/conv_relu_pool.srcs/sources_1/ip/fir128_0/demo_tb/tb_fir128_0.vhd"
vhdl xil_defaultlib  "../../../../conv_relu_pool/conv_relu_pool.srcs/sources_1/ip/fir128_1/sim/fir128_1.vhd"
vhdl xil_defaultlib  "../../../../conv_relu_pool/conv_relu_pool.srcs/sources_1/ip/fir128_1/demo_tb/tb_fir128_1.vhd"
vhdl xil_defaultlib  "../../../../conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd"
vhdl xil_defaultlib  "../../../../conv/conv.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../../source/mux2_1.vhd"
vhdl xil_defaultlib  "../../../../source/maxpool.vhd"
vhdl xil_defaultlib  "../../../../source/conv_layer_1.vhd"
vhdl xil_defaultlib  "../../../../source/relu.vhd"
vhdl xil_defaultlib  "../../../../source/conv_layer_0.vhd"
vhdl xil_defaultlib  "../../../../source/conv_1.vhd"
vhdl xil_defaultlib  "../../../../source/downsample.vhd"
vhdl xil_defaultlib  "../../../../source/conv_0.vhd"
vhdl xil_defaultlib  "../../../conv_2.srcs/sim_1/new/conv_2_tb.vhd"
vhdl xil_defaultlib  "../../../../source/conv2_controller.vhd"
vhdl xil_defaultlib  "../../../../inner_product_fifo/inner_product_fifo.srcs/sources_1/new/dot_tb.vhd"

# Do not sort compile order
nosort
