// Seed: 177481201
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
endmodule
module module_1 (
    output wor   id_0,
    output wor   id_1
    , id_10,
    input  uwire id_2,
    input  wire  id_3,
    input  tri   id_4
    , id_11,
    input  tri   id_5,
    output wand  id_6,
    output tri   id_7,
    input  uwire id_8
);
  tri0 id_12;
  generate
    assign id_12 = 1;
  endgenerate
  module_0(
      id_10, id_10, id_12, id_11, id_12, id_11, id_11, id_12
  );
endmodule
