## vitis compiler (v++) configuration file

# interface connection, see UG1393 v2023.2 p146
[connectivity]
sp=merge_1.gmem0:PLRAM[0]
sp=merge_1.gmem1:PLRAM[1]