# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/new/top_level.vhd"
