
---------- Begin Simulation Statistics ----------
final_tick                                 3123482000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135937                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868144                       # Number of bytes of host memory used
host_op_rate                                   231755                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.64                       # Real time elapsed on the host
host_tick_rate                              268434615                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1581726                       # Number of instructions simulated
sim_ops                                       2696682                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003123                       # Number of seconds simulated
sim_ticks                                  3123482000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                58                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               123                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              34                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               34                       # Number of indirect misses.
system.cpu.branchPred.lookups                     123                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1581726                       # Number of instructions committed
system.cpu.committedOps                       2696682                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.949460                       # CPI: cycles per instruction
system.cpu.discardedOps                        443430                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                      371773                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           771                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      144863                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            68                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              10032                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1316953                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.253199                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      616535                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           266                       # TLB misses on write requests
system.cpu.numCycles                          6246964                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               17151      0.64%      0.64% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2103574     78.01%     78.64% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1913      0.07%     78.71% # Class of committed instruction
system.cpu.op_class_0::IntDiv                   24008      0.89%     79.60% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  6618      0.25%     79.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     79.85% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                  1232      0.05%     79.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                 4000      0.15%     80.04% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     16      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                   4186      0.16%     80.20% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     80.20% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                    174      0.01%     80.20% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  4165      0.15%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdShift                   24      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              6000      0.22%     80.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     80.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     80.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt              4000      0.15%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv              2000      0.07%     80.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     80.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult             4000      0.15%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::MemRead                 352140     13.06%     94.01% # Class of committed instruction
system.cpu.op_class_0::MemWrite                132380      4.91%     98.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             16636      0.62%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            12465      0.46%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2696682                       # Class of committed instruction
system.cpu.tickCycles                         4930011                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    58                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9214                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        10883                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        23303                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               7699                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1515                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1515                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7699                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        18428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       589696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       589696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  589696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9214                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9214    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9214                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11319000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           49293000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3123482000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             10536                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2206                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1370                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7307                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1883                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1883                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1883                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8654                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        30587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 35722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       208128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       815552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1023680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12420                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000242                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015540                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  12417     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12420                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           15227500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          15805500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2823499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3123482000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  202                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3004                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3206                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 202                       # number of overall hits
system.l2.overall_hits::.cpu.data                3004                       # number of overall hits
system.l2.overall_hits::total                    3206                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1681                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7533                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9214                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1681                       # number of overall misses
system.l2.overall_misses::.cpu.data              7533                       # number of overall misses
system.l2.overall_misses::total                  9214                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    127916000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    602502500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        730418500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    127916000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    602502500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       730418500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1883                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            10537                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12420                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1883                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           10537                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12420                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.892724                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.714909                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.741868                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.892724                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.714909                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.741868                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76095.181440                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79981.746980                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79272.682874                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76095.181440                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79981.746980                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79272.682874                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1681                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9214                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9214                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    111106000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    527172500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    638278500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    111106000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    527172500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    638278500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.892724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.714909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.741868                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.892724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.714909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.741868                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66095.181440                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69981.746980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69272.682874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66095.181440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69981.746980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69272.682874                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2206                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2206                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2206                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2206                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1369                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1369                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1369                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1369                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               368                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   368                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1515                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1515                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    118275000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     118275000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1883                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1883                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.804567                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.804567                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78069.306931                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78069.306931                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1515                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1515                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    103125000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    103125000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.804567                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.804567                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68069.306931                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68069.306931                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            202                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                202                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    127916000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    127916000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1883                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1883                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.892724                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.892724                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76095.181440                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76095.181440                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    111106000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    111106000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.892724                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.892724                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66095.181440                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66095.181440                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2636                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2636                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6018                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6018                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    484227500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    484227500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.695401                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.695401                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80463.193752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80463.193752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6018                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6018                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    424047500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    424047500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.695401                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.695401                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70463.193752                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70463.193752                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3123482000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5375.090005                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       882.039311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4493.050695                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.137117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.164035                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2916                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6248                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.281189                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    195614                       # Number of tag accesses
system.l2.tags.data_accesses                   195614                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3123482000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         107584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         482112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             589696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       107584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        107584                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9214                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          34443611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         154350817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             188794429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     34443611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         34443611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         34443611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        154350817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            188794429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7533.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19222                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9214                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9214                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     86950250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   46070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               259712750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9436.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28186.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6055                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9214                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    186.671732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.177967                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.930035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1598     50.59%     50.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          907     28.71%     79.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          267      8.45%     87.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          106      3.36%     91.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           66      2.09%     93.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      1.14%     94.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      0.79%     95.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      0.66%     95.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          133      4.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3159                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 589696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  589696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       188.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    188.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3120106500                       # Total gap between requests
system.mem_ctrls.avgGap                     338626.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       107584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       482112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 34443611.328639000654                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 154350817.453086018562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1681                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7533                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     42259000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    217453750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25139.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28866.82                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    65.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             12259380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6516015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            33843600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     246470640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1200776820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        188236800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1688103255                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.455573                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    477807000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    104260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2541415000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             10295880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5472390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            31944360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     246470640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1122800820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        253900800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1670884890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        534.943019                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    649674250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    104260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2369547750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3123482000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       614577                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           614577                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       614577                       # number of overall hits
system.cpu.icache.overall_hits::total          614577                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1883                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1883                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1883                       # number of overall misses
system.cpu.icache.overall_misses::total          1883                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    134735000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    134735000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    134735000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    134735000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       616460                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       616460                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       616460                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       616460                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003055                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003055                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003055                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003055                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71553.372278                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71553.372278                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71553.372278                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71553.372278                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1370                       # number of writebacks
system.cpu.icache.writebacks::total              1370                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1883                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1883                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1883                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1883                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132853000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132853000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132853000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132853000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003055                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003055                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70553.903346                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70553.903346                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70553.903346                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70553.903346                       # average overall mshr miss latency
system.cpu.icache.replacements                   1370                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       614577                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          614577                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1883                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1883                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    134735000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    134735000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       616460                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       616460                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71553.372278                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71553.372278                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1883                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1883                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132853000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132853000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70553.903346                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70553.903346                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3123482000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           474.949478                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              216460                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1370                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   158                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   474.949478                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.927636                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.927636                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          473                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1234802                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1234802                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3123482000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3123482000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3123482000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3123482000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3123482000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3123482000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       504828                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           504828                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       504828                       # number of overall hits
system.cpu.dcache.overall_hits::total          504828                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        11263                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11263                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11263                       # number of overall misses
system.cpu.dcache.overall_misses::total         11263                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    707853500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    707853500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    707853500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    707853500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       516091                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       516091                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       516091                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       516091                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021824                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021824                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021824                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021824                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62847.687117                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62847.687117                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62847.687117                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62847.687117                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2206                       # number of writebacks
system.cpu.dcache.writebacks::total              2206                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          726                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          726                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          726                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          726                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10537                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10537                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    649900000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    649900000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    649900000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    649900000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020417                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020417                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020417                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020417                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61677.896935                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61677.896935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61677.896935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61677.896935                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9513                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       362608                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          362608                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8657                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8657                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    533698500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    533698500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       371265                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       371265                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023318                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023318                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61649.358900                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61649.358900                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8654                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8654                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    524930500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    524930500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60657.557199                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60657.557199                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       142220                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         142220                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2606                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2606                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    174155000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    174155000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       144826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       144826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017994                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017994                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66828.472755                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66828.472755                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          723                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          723                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1883                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1883                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    124969500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    124969500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66367.233139                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66367.233139                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3123482000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           973.871728                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              422725                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9513                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.436560                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   973.871728                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.951047                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.951047                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          935                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1042719                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1042719                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3123482000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3123482000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3123482000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3138505500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               22333705                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868676                       # Number of bytes of host memory used
host_op_rate                                 38036331                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.07                       # Real time elapsed on the host
host_tick_rate                              210832548                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1588734                       # Number of instructions simulated
sim_ops                                       2709698                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000015                       # Number of seconds simulated
sim_ticks                                    15023500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                        7008                       # Number of instructions committed
system.cpu.committedOps                         13016                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.287529                       # CPI: cycles per instruction
system.cpu.discardedOps                          4004                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                        2002                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1001                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  4                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                              13                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.233235                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4003                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.numCycles                            30047                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.01%      0.01% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    7011     53.86%     53.87% # Class of committed instruction
system.cpu.op_class_0::IntMult                      0      0.00%     53.87% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.87% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1001      7.69%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              1000      7.68%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult             1000      7.68%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                      1      0.01%     76.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                     1      0.01%     76.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2001     15.37%     92.32% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             1000      7.68%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    13016                       # Class of committed instruction
system.cpu.tickCycles                           30034                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            3                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 0                       # Request fanout histogram
system.membus.snoop_fanout::mean                  nan                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0                       # Request fanout histogram
system.membus.snoop_fanout::0                       0                       # Request fanout histogram
system.membus.snoop_fanout::1                       0                       # Request fanout histogram
system.membus.snoop_fanout::overflows               0                       # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   0                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     15023500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                 2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                     5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                    256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples                1                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      1    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  1                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               3500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     15023500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                    1                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                   1                       # number of overall (read+write) accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     15023500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         9214                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst             1681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data             7533                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.051300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.229889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.281189                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2914                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6265                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.281189                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                        24                       # Number of tag accesses
system.l2.tags.data_accesses                       24                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     15023500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   4                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy           224580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          5580000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            7033860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        468.190502                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     14503500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy           224580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          5580000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            7033860                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        468.190502                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     14503500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     15023500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         4002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4002                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4002                       # number of overall hits
system.cpu.icache.overall_hits::total            4002                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              1                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total             1                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst        26000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total        26000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst        26000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total        26000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4003                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4003                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4003                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4003                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000250                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000250                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000250                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000250                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        26000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        26000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        26000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        26000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            1                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst        24000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total        24000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst        24000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total        24000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000250                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000250                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        24000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        24000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        24000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        24000                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4002                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             1                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst        26000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total        26000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000250                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000250                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        26000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        26000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst        24000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total        24000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        24000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        24000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     15023500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   3                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 2                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.500000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          471                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8008                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8008                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     15023500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     15023500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     15023500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     15023500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     15023500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     15023500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3003                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3003                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3003                       # number of overall hits
system.cpu.dcache.overall_hits::total            3003                       # number of overall hits
system.cpu.dcache.demand_accesses::.cpu.data         3003                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3003                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3003                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3003                       # number of overall (read+write) accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_accesses::.cpu.data         2002                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2002                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_hits::.cpu.data         1001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         1001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     15023500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          950                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              6006                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             6006                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     15023500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     15023500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     15023500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3234890500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5880534                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879772                       # Number of bytes of host memory used
host_op_rate                                 10045417                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.27                       # Real time elapsed on the host
host_tick_rate                              350687738                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1615371                       # Number of instructions simulated
sim_ops                                       2760744                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000096                       # Number of seconds simulated
sim_ticks                                    96385000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 5                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                12                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              11                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               11                       # Number of indirect misses.
system.cpu.branchPred.lookups                      12                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       26637                       # Number of instructions committed
system.cpu.committedOps                         51046                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.236926                       # CPI: cycles per instruction
system.cpu.discardedOps                         10935                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                        7972                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           113                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3802                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             5                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  1                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           86596                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.138180                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       11865                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           102                       # TLB misses on write requests
system.cpu.numCycles                           192770                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                 242      0.47%      0.47% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   37290     73.05%     73.53% # Class of committed instruction
system.cpu.op_class_0::IntMult                     11      0.02%     73.55% # Class of committed instruction
system.cpu.op_class_0::IntDiv                     299      0.59%     74.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   129      0.25%     74.39% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   240      0.47%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      2      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     11      0.02%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                     48      0.09%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    69      0.14%     75.11% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.11% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.11% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    3      0.01%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              1000      1.96%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                   6349     12.44%     89.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  3289      6.44%     95.96% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              1563      3.06%     99.02% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              501      0.98%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    51046                       # Class of committed instruction
system.cpu.tickCycles                          106174                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           588                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1086                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2171                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                562                       # Transaction distribution
system.membus.trans_dist::ReadExReq                26                       # Transaction distribution
system.membus.trans_dist::ReadExResp               26                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           562                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        37632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        37632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   37632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               588                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     588    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 588                       # Request fanout histogram
system.membus.reqLayer2.occupancy              680000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3126750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     96385000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1042                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          146                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          714                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             225                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               43                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              43                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           715                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          328                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        91392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        33088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 124480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1086                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000921                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030345                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1085     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1086                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1945500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            556500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1071000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     96385000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  195                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  302                       # number of demand (read+write) hits
system.l2.demand_hits::total                      497                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 195                       # number of overall hits
system.l2.overall_hits::.cpu.data                 302                       # number of overall hits
system.l2.overall_hits::total                     497                       # number of overall hits
system.l2.demand_misses::.cpu.inst                520                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                 69                       # number of demand (read+write) misses
system.l2.demand_misses::total                    589                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               520                       # number of overall misses
system.l2.overall_misses::.cpu.data                69                       # number of overall misses
system.l2.overall_misses::total                   589                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39089000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data      5678000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         44767000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39089000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data      5678000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        44767000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              715                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              371                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1086                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             715                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             371                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1086                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.727273                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.185984                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.542357                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.727273                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.185984                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.542357                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75171.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82289.855072                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76005.093379                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75171.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82289.855072                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76005.093379                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data            69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               589                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              589                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33899000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      4988000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     38887000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33899000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      4988000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     38887000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.727273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.185984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.542357                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.727273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.185984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.542357                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65190.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72289.855072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66022.071307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65190.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72289.855072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66022.071307                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          146                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              146                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          146                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          146                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          714                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              714                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          714                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          714                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    17                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              26                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  26                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      1907000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1907000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            43                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                43                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.604651                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.604651                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73346.153846                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73346.153846                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           26                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             26                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      1647000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1647000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.604651                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.604651                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63346.153846                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63346.153846                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            195                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                195                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39089000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39089000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          715                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            715                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.727273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.727273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75171.153846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75171.153846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33899000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33899000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.727273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.727273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65190.384615                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65190.384615                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      3771000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      3771000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.131098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.131098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87697.674419                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87697.674419                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      3341000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      3341000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.131098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.131098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77697.674419                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77697.674419                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     96385000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  9478.708495                       # Cycle average of tags in use
system.l2.tags.total_refs                       25473                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9802                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.598755                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1907.038054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7571.670442                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.058198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.231069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.289267                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9802                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          513                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2821                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6393                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.299133                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     17956                       # Number of tag accesses
system.l2.tags.data_accesses                    17956                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     96385000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              37632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33216                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 588                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         344617938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          45816258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             390434196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    344617938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        344617938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        344617938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         45816258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            390434196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        69.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1200                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         588                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       588                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      3765500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                14790500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6403.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25153.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      459                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   588                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    294.709677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   199.582164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.554207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           36     29.03%     29.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           27     21.77%     50.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21     16.94%     67.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17     13.71%     81.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      8.06%     89.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      2.42%     91.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.81%     92.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.81%     93.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            8      6.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          124                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  37632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   37632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       390.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    390.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     114705500                       # Total gap between requests
system.mem_ctrls.avgGap                     195077.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         4416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 344617938.475903928280                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 45816257.716449655592                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          519                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           69                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12645500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2145000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24365.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31086.96                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               492660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               242880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1806420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         30469920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         11352960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           51740520                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.810915                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     29233250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      3120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     64031750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               428400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               227700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2391900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         33586680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          8728320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           52738680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        547.166883                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     22355750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      3120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     70909250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     96385000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        11118                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            11118                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        11118                       # number of overall hits
system.cpu.icache.overall_hits::total           11118                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          715                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            715                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          715                       # number of overall misses
system.cpu.icache.overall_misses::total           715                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     42942000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42942000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     42942000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42942000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        11833                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        11833                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        11833                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        11833                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.060424                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.060424                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.060424                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.060424                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60058.741259                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60058.741259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60058.741259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60058.741259                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          714                       # number of writebacks
system.cpu.icache.writebacks::total               714                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          715                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          715                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          715                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          715                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42228000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42228000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42228000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42228000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.060424                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.060424                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.060424                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.060424                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59060.139860                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59060.139860                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59060.139860                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59060.139860                       # average overall mshr miss latency
system.cpu.icache.replacements                    714                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        11118                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           11118                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          715                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           715                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     42942000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42942000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        11833                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        11833                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.060424                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.060424                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60058.741259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60058.741259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          715                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          715                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42228000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42228000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.060424                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.060424                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59060.139860                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59060.139860                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     96385000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              415832                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1226                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            339.177814                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             24380                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            24380                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     96385000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     96385000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     96385000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     96385000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     96385000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     96385000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        11363                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            11363                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        11363                       # number of overall hits
system.cpu.dcache.overall_hits::total           11363                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          395                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            395                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          395                       # number of overall misses
system.cpu.dcache.overall_misses::total           395                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     10816000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     10816000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     10816000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     10816000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        11758                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        11758                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        11758                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        11758                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033594                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033594                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033594                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033594                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 27382.278481                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27382.278481                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 27382.278481                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27382.278481                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          146                       # number of writebacks
system.cpu.dcache.writebacks::total               146                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           24                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          371                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          371                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          371                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          371                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9408500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9408500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9408500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9408500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031553                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031553                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031553                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031553                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25359.838275                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25359.838275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25359.838275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25359.838275                       # average overall mshr miss latency
system.cpu.dcache.replacements                    371                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7638                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7638                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          328                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           328                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7586500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7586500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7966                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7966                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.041175                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041175                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23129.573171                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23129.573171                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          328                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          328                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7258500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7258500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.041175                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.041175                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22129.573171                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22129.573171                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           67                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           67                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3229500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3229500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017669                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017669                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48201.492537                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48201.492537                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2150000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2150000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        50000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        50000                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     96385000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              107377                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1395                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.972760                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          699                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             23887                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            23887                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     96385000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     96385000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     96385000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
