<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='natalius_8bit_risc.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: natalius_8bit_risc
    <br/>
    Created: Jun  1, 2012
    <br/>
    Updated: Jun  8, 2012
    <br/>
    SVN Updated: Jun  5, 2012
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Natalius is a compact, capable and fully embedded 8 bit RISC processor core described 100% in Verilog. It occupies about 268 Slices, 124 FFs, 503 LUTs (4 input) in Xilinx Spartan3E1600 (around 1.67% slices).  Natalius offers an assembler that can run on any python console.
     <br/>
     The instruction memory is implemented in two Xilinx BlockRAM Memories, it stores 2048 instructions, each instruction has a width of 16 bits (2048x16). Each instruction takes 3 clock cycles to be executed.
     <br/>
    </p>
   </div>
   <div id="d_Documentation">
    <h2>
     
     
     Documentation
    </h2>
    <p id="p_Documentation">
     Click here to read the documentation:
     
      Doc
     
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     1.	8 Bit ALU
     <br/>
     2.	8x8 Register File
     <br/>
     3.	2048x16 Instruction Memory
     <br/>
     4.	32x8 Ram Memory
     <br/>
     5.	16x11 Stack Memory
     <br/>
     6.	Three CLK/Instruction
     <br/>
     7.	Carry and Zero flags
     <br/>
     8.	No operation Instruction (nop)
     <br/>
     9.	8 bit Address Port (until 256 Peripherals)
     <br/>
     10.	LDI, LDM, STM (Memory Access Instructions)
     <br/>
     11.	CMP, ADD, ADI, SUB (Arithmetic Instructions)
     <br/>
     12.	AND, OOR, XOR, NOP, SL0, SL1, SR0, SR1, RRL, RRR (Logical Instructions)
     <br/>
     13.	JMP, JPZ, JNZ, JPC, JNC, CSR, RET, CSZ, CNZ, CSC, CNC (Flow Control Instructions)
     <br/>
    </p>
   </div>
   <div id="d_Instructions">
    <h2>
     
     
     Instructions
    </h2>
    <p id="p_Instructions">
     <img src="usercontent,img,1338763809" alt="Title"/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
