<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>LPC1700CMSIS Standard Peripheral Firmware Library Manual: SCB_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<script type="text/javascript">
<!--
function changeDisplayState (e){
  var num=this.id.replace(/[^[0-9]/g,'');
  var button=this.firstChild;
  var sectionDiv=document.getElementById('dynsection'+num);
  if (sectionDiv.style.display=='none'||sectionDiv.style.display==''){
    sectionDiv.style.display='block';
    button.src='open.gif';
  }else{
    sectionDiv.style.display='none';
    button.src='closed.gif';
  }
}
function initDynSections(){
  var divs=document.getElementsByTagName('div');
  var sectionCounter=1;
  for(var i=0;i<divs.length-1;i++){
    if(divs[i].className=='dynheader'&&divs[i+1].className=='dynsection'){
      var header=divs[i];
      var section=divs[i+1];
      var button=header.firstChild;
      if (button!='IMG'){
        divs[i].insertBefore(document.createTextNode(' '),divs[i].firstChild);
        button=document.createElement('img');
        divs[i].insertBefore(button,divs[i].firstChild);
      }
      header.style.cursor='pointer';
      header.onclick=changeDisplayState;
      header.id='dynheader'+sectionCounter;
      button.src='closed.gif';
      section.id='dynsection'+sectionCounter;
      section.style.display='none';
      section.style.marginLeft='14px';
      sectionCounter++;
    }
  }
}
window.onload = initDynSections;
-->
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>SCB_Type Struct Reference<br>
<small>
[<a class="el" href="group___c_m_s_i_s___s_c_b.html">CMSIS SCB</a>]</small>
</h1><!-- doxytag: class="SCB_Type" -->Structure type to access the System Control Block (SCB).  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#30abfea43143a424074f682bd61eace0">CPUID</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#8fec9e122b923822e7f951cd48cf1d47">ICSR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#af388a921a016cae590cfcf1e43b1cdf">VTOR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#aec159b48828355cb770049b8b2e8d91">AIRCR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#64a95891ad3e904dd5548112539c1c98">SCR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#5e1322e27c40bf91d172f9673f205c97">CCR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#17dc9f83c53cbf7fa249e79a2d2a43f8">SHP</a> [12]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#04d136e5436e5fa2fb2aaa78a5f86b19">SHCSR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#e6b1e9cde3f94195206c016214cf3936">CFSR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#87aadbc5e1ffb76d755cf13f4721ae71">HFSR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#415598d9009bb3ffe9f35e03e5a386fe">DFSR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#88820a178974aa7b7927155cee5c47ed">MMFAR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#d49f99b1c83dcab356579af171bfa475">BFAR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#b9176079ea223dd8902589da91af63a2">AFSR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#00a6649cfac6bbadee51d6ba4c73001d">PFR</a> [2]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#1b9a71780ae327f1f337a2176b777618">DFR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#5c0e2e1c7195d4dc09a5ca077c596318">ADR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#b0dc71239f7d5ffe2e78e683b9530064">MMFR</a> [4]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#130a0c6b3da7f29507a1888afbdce7ee">ISAR</a> [5]</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Structure type to access the System Control Block (SCB). 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00243">243</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>
<hr><h2>Field Documentation</h2>
<a class="anchor" name="5c0e2e1c7195d4dc09a5ca077c596318"></a><!-- doxytag: member="SCB_Type::ADR" ref="5c0e2e1c7195d4dc09a5ca077c596318" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="struct_s_c_b___type.html#5c0e2e1c7195d4dc09a5ca077c596318">ADR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x04C (R/ ) Auxiliary Feature Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00261">261</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="b9176079ea223dd8902589da91af63a2"></a><!-- doxytag: member="SCB_Type::AFSR" ref="b9176079ea223dd8902589da91af63a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_s_c_b___type.html#b9176079ea223dd8902589da91af63a2">AFSR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x03C (R/W) Auxiliary Fault Status Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00258">258</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="aec159b48828355cb770049b8b2e8d91"></a><!-- doxytag: member="SCB_Type::AIRCR" ref="aec159b48828355cb770049b8b2e8d91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_s_c_b___type.html#aec159b48828355cb770049b8b2e8d91">AIRCR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x00C (R/W) Application Interrupt / Reset Control Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00248">248</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d49f99b1c83dcab356579af171bfa475"></a><!-- doxytag: member="SCB_Type::BFAR" ref="d49f99b1c83dcab356579af171bfa475" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_s_c_b___type.html#d49f99b1c83dcab356579af171bfa475">BFAR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x038 (R/W) Bus Fault Address Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00257">257</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="5e1322e27c40bf91d172f9673f205c97"></a><!-- doxytag: member="SCB_Type::CCR" ref="5e1322e27c40bf91d172f9673f205c97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_s_c_b___type.html#5e1322e27c40bf91d172f9673f205c97">CCR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x014 (R/W) Configuration Control Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00250">250</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="e6b1e9cde3f94195206c016214cf3936"></a><!-- doxytag: member="SCB_Type::CFSR" ref="e6b1e9cde3f94195206c016214cf3936" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_s_c_b___type.html#e6b1e9cde3f94195206c016214cf3936">CFSR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x028 (R/W) Configurable Fault Status Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00253">253</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="30abfea43143a424074f682bd61eace0"></a><!-- doxytag: member="SCB_Type::CPUID" ref="30abfea43143a424074f682bd61eace0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="struct_s_c_b___type.html#30abfea43143a424074f682bd61eace0">CPUID</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x000 (R/ ) CPU ID Base Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00245">245</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="1b9a71780ae327f1f337a2176b777618"></a><!-- doxytag: member="SCB_Type::DFR" ref="1b9a71780ae327f1f337a2176b777618" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="struct_s_c_b___type.html#1b9a71780ae327f1f337a2176b777618">DFR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x048 (R/ ) Debug Feature Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00260">260</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="415598d9009bb3ffe9f35e03e5a386fe"></a><!-- doxytag: member="SCB_Type::DFSR" ref="415598d9009bb3ffe9f35e03e5a386fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_s_c_b___type.html#415598d9009bb3ffe9f35e03e5a386fe">DFSR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x030 (R/W) Debug Fault Status Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00255">255</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="87aadbc5e1ffb76d755cf13f4721ae71"></a><!-- doxytag: member="SCB_Type::HFSR" ref="87aadbc5e1ffb76d755cf13f4721ae71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_s_c_b___type.html#87aadbc5e1ffb76d755cf13f4721ae71">HFSR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x02C (R/W) Hard Fault Status Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00254">254</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="8fec9e122b923822e7f951cd48cf1d47"></a><!-- doxytag: member="SCB_Type::ICSR" ref="8fec9e122b923822e7f951cd48cf1d47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_s_c_b___type.html#8fec9e122b923822e7f951cd48cf1d47">ICSR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x004 (R/W) Interrupt Control State Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00246">246</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="130a0c6b3da7f29507a1888afbdce7ee"></a><!-- doxytag: member="SCB_Type::ISAR" ref="130a0c6b3da7f29507a1888afbdce7ee" args="[5]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="struct_s_c_b___type.html#130a0c6b3da7f29507a1888afbdce7ee">ISAR</a>[5]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x060 (R/ ) ISA Feature Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00263">263</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="88820a178974aa7b7927155cee5c47ed"></a><!-- doxytag: member="SCB_Type::MMFAR" ref="88820a178974aa7b7927155cee5c47ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_s_c_b___type.html#88820a178974aa7b7927155cee5c47ed">MMFAR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x034 (R/W) Mem Manage Address Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00256">256</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="b0dc71239f7d5ffe2e78e683b9530064"></a><!-- doxytag: member="SCB_Type::MMFR" ref="b0dc71239f7d5ffe2e78e683b9530064" args="[4]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="struct_s_c_b___type.html#b0dc71239f7d5ffe2e78e683b9530064">MMFR</a>[4]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x050 (R/ ) Memory Model Feature Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00262">262</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="00a6649cfac6bbadee51d6ba4c73001d"></a><!-- doxytag: member="SCB_Type::PFR" ref="00a6649cfac6bbadee51d6ba4c73001d" args="[2]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="struct_s_c_b___type.html#00a6649cfac6bbadee51d6ba4c73001d">PFR</a>[2]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x040 (R/ ) Processor Feature Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00259">259</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="64a95891ad3e904dd5548112539c1c98"></a><!-- doxytag: member="SCB_Type::SCR" ref="64a95891ad3e904dd5548112539c1c98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_s_c_b___type.html#64a95891ad3e904dd5548112539c1c98">SCR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x010 (R/W) System Control Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00249">249</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="04d136e5436e5fa2fb2aaa78a5f86b19"></a><!-- doxytag: member="SCB_Type::SHCSR" ref="04d136e5436e5fa2fb2aaa78a5f86b19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_s_c_b___type.html#04d136e5436e5fa2fb2aaa78a5f86b19">SHCSR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x024 (R/W) System Handler Control and State Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00252">252</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="17dc9f83c53cbf7fa249e79a2d2a43f8"></a><!-- doxytag: member="SCB_Type::SHP" ref="17dc9f83c53cbf7fa249e79a2d2a43f8" args="[12]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint8_t <a class="el" href="struct_s_c_b___type.html#17dc9f83c53cbf7fa249e79a2d2a43f8">SHP</a>[12]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00251">251</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="af388a921a016cae590cfcf1e43b1cdf"></a><!-- doxytag: member="SCB_Type::VTOR" ref="af388a921a016cae590cfcf1e43b1cdf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_s_c_b___type.html#af388a921a016cae590cfcf1e43b1cdf">VTOR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x008 (R/W) Vector Table Offset Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00247">247</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li>C:/nxpdrv/LPC1700CMSIS/Core/CM3/CoreSupport/<a class="el" href="core__cm3_8h_source.html">core_cm3.h</a></ul>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jun 7 15:00:12 2011 for LPC1700CMSIS Standard Peripheral Firmware Library Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
