LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY part2 IS 
   PORT ( Clock, Write : IN  STD_LOGIC;
          DataIn       : IN  STD_LOGIC_VECTOR(3 DOWNTO 0);
          Address      : IN  STD_LOGIC_VECTOR(4 DOWNTO 0);
          DataOut      : OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
END part3;