// Seed: 353417078
module module_0 (
    output tri1 id_0,
    input tri id_1,
    output tri id_2,
    input supply1 id_3,
    input tri id_4,
    output uwire id_5,
    output uwire id_6,
    output wor id_7,
    input wire id_8,
    input tri1 id_9,
    output uwire id_10,
    output tri0 id_11,
    output tri1 id_12,
    input tri0 id_13
);
  assign id_10 = 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd51,
    parameter id_8 = 32'd97
) (
    input wor id_0,
    output uwire id_1,
    input wand id_2,
    output tri id_3,
    output wand id_4,
    output supply0 id_5,
    input supply0 _id_6,
    input supply0 id_7,
    input supply1 _id_8,
    input supply0 id_9,
    output wor id_10,
    output wor id_11,
    output uwire id_12,
    output wor id_13,
    input wor id_14,
    output wor id_15,
    output wand id_16,
    output logic id_17,
    input tri1 id_18,
    output tri1 id_19,
    output tri id_20
);
  wire [id_8 : -1] id_22;
  module_0 modCall_1 (
      id_15,
      id_14,
      id_4,
      id_0,
      id_18,
      id_4,
      id_4,
      id_11,
      id_2,
      id_9,
      id_4,
      id_3,
      id_10,
      id_18
  );
  assign modCall_1.id_0 = 0;
  initial
    @(*) begin : LABEL_0
      #1 id_17 = id_8;
    end
  wire [id_6 : 1] id_23;
  wire id_24;
  ;
  assign id_1 = 1;
  wire id_25;
endmodule
