#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Sep  2 10:33:58 2025
# Process ID         : 20901
# Current directory  : /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/soc_hello_dlmb_v10_0_synth_1
# Command line       : vivado -log soc_hello_dlmb_v10_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_hello_dlmb_v10_0.tcl
# Log file           : /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/soc_hello_dlmb_v10_0_synth_1/soc_hello_dlmb_v10_0.vds
# Journal file       : /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/soc_hello_dlmb_v10_0_synth_1/vivado.jou
# Running On         : user16-B70TV-AN5TB8W
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : Intel(R) Core(TM) i5-6400 CPU @ 2.70GHz
# CPU Frequency      : 2700.003 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 16648 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20943 MB
# Available Virtual  : 15939 MB
#-----------------------------------------------------------
source soc_hello_dlmb_v10_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: soc_hello_dlmb_v10_0
Command: synth_design -top soc_hello_dlmb_v10_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21133
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1856.273 ; gain = 413.859 ; free physical = 2269 ; free virtual = 11028
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'soc_hello_dlmb_v10_0' [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_hello/ip/soc_hello_dlmb_v10_0/synth/soc_hello_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_hello/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:91' bound to instance 'U0' of component 'lmb_v10' [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_hello/ip/soc_hello_dlmb_v10_0/synth/soc_hello_dlmb_v10_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_hello/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-3491] module 'FDS' declared at '/home/user16/Tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43311' bound to instance 'POR_FF_I' of component 'FDS' [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_hello/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:170]
INFO: [Synth 8-6157] synthesizing module 'FDS' [/home/user16/Tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43311]
INFO: [Synth 8-6155] done synthesizing module 'FDS' (0#1) [/home/user16/Tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43311]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (0#1) [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_hello/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'soc_hello_dlmb_v10_0' (0#1) [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_hello/ip/soc_hello_dlmb_v10_0/synth/soc_hello_dlmb_v10_0.vhd:89]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1933.211 ; gain = 490.797 ; free physical = 2115 ; free virtual = 10878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1951.023 ; gain = 508.609 ; free physical = 2110 ; free virtual = 10873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1951.023 ; gain = 508.609 ; free physical = 2110 ; free virtual = 10873
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1956.961 ; gain = 0.000 ; free physical = 2100 ; free virtual = 10864
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_hello/ip/soc_hello_dlmb_v10_0/soc_hello_dlmb_v10_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_hello/ip/soc_hello_dlmb_v10_0/soc_hello_dlmb_v10_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/soc_hello_dlmb_v10_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/soc_hello_dlmb_v10_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2023.961 ; gain = 0.000 ; free physical = 2047 ; free virtual = 10824
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDS => FDSE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2023.961 ; gain = 0.000 ; free physical = 2047 ; free virtual = 10824
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2023.961 ; gain = 581.547 ; free physical = 2125 ; free virtual = 10904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2031.965 ; gain = 589.551 ; free physical = 2125 ; free virtual = 10904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/soc_hello_dlmb_v10_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2031.965 ; gain = 589.551 ; free physical = 2125 ; free virtual = 10904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2031.965 ; gain = 589.551 ; free physical = 2125 ; free virtual = 10905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2031.965 ; gain = 589.551 ; free physical = 2112 ; free virtual = 10895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2095.965 ; gain = 653.551 ; free physical = 1831 ; free virtual = 10621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2095.965 ; gain = 653.551 ; free physical = 1831 ; free virtual = 10621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2105.980 ; gain = 663.566 ; free physical = 1822 ; free virtual = 10613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2275.793 ; gain = 833.379 ; free physical = 1436 ; free virtual = 10228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2275.793 ; gain = 833.379 ; free physical = 1436 ; free virtual = 10228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2275.793 ; gain = 833.379 ; free physical = 1436 ; free virtual = 10228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2275.793 ; gain = 833.379 ; free physical = 1436 ; free virtual = 10228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2275.793 ; gain = 833.379 ; free physical = 1436 ; free virtual = 10228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2275.793 ; gain = 833.379 ; free physical = 1436 ; free virtual = 10228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDS  |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2275.793 ; gain = 833.379 ; free physical = 1436 ; free virtual = 10228
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 2275.793 ; gain = 760.441 ; free physical = 1428 ; free virtual = 10220
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2275.801 ; gain = 833.379 ; free physical = 1428 ; free virtual = 10220
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2275.801 ; gain = 0.000 ; free physical = 1428 ; free virtual = 10220
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2275.801 ; gain = 0.000 ; free physical = 1660 ; free virtual = 10453
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDS => FDSE: 1 instance 

Synth Design complete | Checksum: f9f00756
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 2275.801 ; gain = 841.391 ; free physical = 1661 ; free virtual = 10454
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1298.336; main = 1298.336; forked = 198.593
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2956.180; main = 2275.797; forked = 924.211
INFO: [Common 17-1381] The checkpoint '/home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/soc_hello_dlmb_v10_0_synth_1/soc_hello_dlmb_v10_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP soc_hello_dlmb_v10_0, cache-ID = 84ccb783a79ef44b
INFO: [Common 17-1381] The checkpoint '/home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/soc_hello_dlmb_v10_0_synth_1/soc_hello_dlmb_v10_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file soc_hello_dlmb_v10_0_utilization_synth.rpt -pb soc_hello_dlmb_v10_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  2 10:34:48 2025...
