# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../assign1_halfadder.srcs/sources_1/new/Half_add.v" \
"../../../../assign1_halfadder.srcs/sim_1/new/half_add_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
