#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Dec  3 20:18:40 2019
# Process ID: 27456
# Current directory: C:/vivado/one-cycle-cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35360 C:\vivado\one-cycle-cpu\one-cycle-cpu.xpr
# Log file: C:/vivado/one-cycle-cpu/vivado.log
# Journal file: C:/vivado/one-cycle-cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/vivado/one-cycle-cpu/one-cycle-cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 820.566 ; gain = 205.398
update_compile_order -fileset sources_1
file mkdir C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v w ]
add_files -fileset sim_1 C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:44]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:45]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:46]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:47]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:48]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:49]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:50]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 913.238 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: CPU
WARNING: [Synth 8-1958] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:53]
WARNING: [Synth 8-1958] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 951.168 ; gain = 37.930
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v:23]
WARNING: [Synth 8-6104] Input port 'PCSrc' has an internal driver [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v:31]
INFO: [Synth 8-226] default block is never used [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v:38]
WARNING: [Synth 8-6014] Unused sequential element pc_4_reg was removed.  [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v:43]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:22]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'C:/vivado/one-cycle-cpuinstructions.txt'; please make sure the file is added to project and has read permission, ignoring [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:37]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
WARNING: [Synth 8-3848] Net mem in module/entity IM does not have driver. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:33]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'IM' (2#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'CL' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CL' (3#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'RG' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RG' (4#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v:22]
WARNING: [Synth 8-689] width (6) of port connection 'opCode' does not match port width (1) of module 'RG' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:47]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'getPCsrc' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'getPCsrc' (6#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v:23]
INFO: [Synth 8-6157] synthesizing module 'DM' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:23]
WARNING: [Synth 8-6014] Unused sequential element baddr_reg was removed.  [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:46]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DM' (7#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (8#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:23]
WARNING: [Synth 8-3331] design RG has unconnected port opCode
WARNING: [Synth 8-3331] design RG has unconnected port shamt[4]
WARNING: [Synth 8-3331] design RG has unconnected port shamt[3]
WARNING: [Synth 8-3331] design RG has unconnected port shamt[2]
WARNING: [Synth 8-3331] design RG has unconnected port shamt[1]
WARNING: [Synth 8-3331] design RG has unconnected port shamt[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1241.152 ; gain = 327.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1241.152 ; gain = 327.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1241.152 ; gain = 327.914
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/constrs_1/new/one.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/constrs_1/new/one.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/constrs_1/new/one.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'led0:' is not supported in the xdc constraint file. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/constrs_1/new/one.xdc:28]
Finished Parsing XDC File [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/constrs_1/new/one.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1537.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 1721.254 ; gain = 808.016
23 Infos, 114 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 1721.254 ; gain = 808.016
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim/xsim.dir/ocycpu_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 83.441 ; gain = 0.652
INFO: [Common 17-206] Exiting Webtalk at Tue Dec  3 20:28:49 2019...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1725.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/vivado/one-cycle-cpuinstructions.txt referenced on C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1725.785 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1725.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1725.785 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1725.785 ; gain = 0.000
add_bp {C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v} 40
remove_bps -file {C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v} -line 40
add_bp {C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v} 42
remove_bps -file {C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v} -line 42
add_bp {C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v} 42
add_bp {C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v} 40
remove_bps -file {C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v} -line 40
remove_bps -all
add_bp {C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v} 42
remove_bps -file {C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v} -line 42
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:47]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1725.785 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1725.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1725.785 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1725.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1763.820 ; gain = 38.035
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1763.820 ; gain = 38.035
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1763.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1763.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1763.820 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1897.824 ; gain = 96.816
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1897.824 ; gain = 96.816
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Dec  3 21:36:43 2019] Launched synth_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/synth_1

close_design
close_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2062.359 ; gain = 101.004
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: CPU
WARNING: [Synth 8-1958] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:53]
WARNING: [Synth 8-1958] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2062.359 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v:23]
WARNING: [Synth 8-6104] Input port 'PCSrc' has an internal driver [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v:31]
INFO: [Synth 8-226] default block is never used [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v:38]
WARNING: [Synth 8-6014] Unused sequential element pc_4_reg was removed.  [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v:43]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:22]
INFO: [Synth 8-3876] $readmem data file 'C:/vivado/one-cycle-cpu/instructions.txt' is read successfully [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:37]
INFO: [Synth 8-6155] done synthesizing module 'IM' (2#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'CL' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CL' (3#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'RG' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RG' (4#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v:22]
WARNING: [Synth 8-689] width (6) of port connection 'opCode' does not match port width (1) of module 'RG' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:47]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'getPCsrc' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'getPCsrc' (6#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v:23]
INFO: [Synth 8-6157] synthesizing module 'DM' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:23]
WARNING: [Synth 8-6014] Unused sequential element baddr_reg was removed.  [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:46]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DM' (7#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (8#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:23]
WARNING: [Synth 8-3331] design RG has unconnected port opCode
WARNING: [Synth 8-3331] design RG has unconnected port shamt[4]
WARNING: [Synth 8-3331] design RG has unconnected port shamt[3]
WARNING: [Synth 8-3331] design RG has unconnected port shamt[2]
WARNING: [Synth 8-3331] design RG has unconnected port shamt[1]
WARNING: [Synth 8-3331] design RG has unconnected port shamt[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2062.359 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2062.359 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2062.359 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/constrs_1/new/one.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/constrs_1/new/one.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/constrs_1/new/one.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/constrs_1/new/one.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2062.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 2062.359 ; gain = 0.000
22 Infos, 14 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 2062.359 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2062.359 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 21:40:50 2019...
