<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_369866f5</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_369866f5'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_369866f5')">rsnoc_z_H_R_G_T2_U_U_369866f5</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.85</td>
<td class="s8 cl rt"><a href="mod233.html#Line" > 85.48</a></td>
<td class="s9 cl rt"><a href="mod233.html#Cond" > 93.75</a></td>
<td class="s4 cl rt"><a href="mod233.html#Toggle" > 49.40</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod233.html#Branch" > 82.76</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod233.html#inst_tag_25266"  onclick="showContent('inst_tag_25266')">config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric</a></td>
<td class="s7 cl rt"> 77.85</td>
<td class="s8 cl rt"><a href="mod233.html#Line" > 85.48</a></td>
<td class="s9 cl rt"><a href="mod233.html#Cond" > 93.75</a></td>
<td class="s4 cl rt"><a href="mod233.html#Toggle" > 49.40</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod233.html#Branch" > 82.76</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_369866f5'>
<hr>
<a name="inst_tag_25266"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_25266" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.85</td>
<td class="s8 cl rt"><a href="mod233.html#Line" > 85.48</a></td>
<td class="s9 cl rt"><a href="mod233.html#Cond" > 93.75</a></td>
<td class="s4 cl rt"><a href="mod233.html#Toggle" > 49.40</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod233.html#Branch" > 82.76</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.91</td>
<td class="s9 cl rt"> 92.16</td>
<td class="s9 cl rt"> 90.91</td>
<td class="s5 cl rt"> 57.25</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 89.23</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod242.html#inst_tag_25916" >SPI_ahb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1114.html#inst_tag_107006" id="tag_urg_inst_107006">Ib</a></td>
<td class="s4 cl rt"> 43.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod134.html#inst_tag_13038" id="tag_urg_inst_13038">Ica</a></td>
<td class="s9 cl rt"> 95.45</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1317.html#inst_tag_164981" id="tag_urg_inst_164981">If</a></td>
<td class="s7 cl rt"> 76.90</td>
<td class="s9 cl rt"> 95.89</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 92.98</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1453.html#inst_tag_173424" id="tag_urg_inst_173424">Ifpa</a></td>
<td class="s5 cl rt"> 59.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod107.html#inst_tag_12900" id="tag_urg_inst_12900">Io</a></td>
<td class="s5 cl rt"> 50.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1990.html#inst_tag_247932" id="tag_urg_inst_247932">Ip</a></td>
<td class="s6 cl rt"> 65.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod28.html#inst_tag_181" id="tag_urg_inst_181">Irspp</a></td>
<td class="s5 cl rt"> 55.72</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.72</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1915.html#inst_tag_231103" id="tag_urg_inst_231103">It</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1049.html#inst_tag_91232" id="tag_urg_inst_91232">uci6b9c7e7c82</a></td>
<td class="s7 cl rt"> 79.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 79.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod356.html#inst_tag_31253" id="tag_urg_inst_31253">upc</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod833.html#inst_tag_75543" id="tag_urg_inst_75543">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod700.html#inst_tag_67906" id="tag_urg_inst_67906">ups</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1907_0.html#inst_tag_230915" id="tag_urg_inst_230915">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1405_0.html#inst_tag_172229" id="tag_urg_inst_172229">ursrsg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod548.html#inst_tag_38641" id="tag_urg_inst_38641">uua3f77e29</a></td>
<td class="s7 cl rt"> 70.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod788.html#inst_tag_74103" id="tag_urg_inst_74103">uud68a6ffd66</a></td>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_369866f5'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod233.html" >rsnoc_z_H_R_G_T2_U_U_369866f5</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>62</td><td>53</td><td>85.48</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>25159</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>25164</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>25170</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>25178</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>25183</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>25200</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>25206</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>25210</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>25235</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>25324</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>25402</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>25413</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>25602</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>25607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>25715</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
25158                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
25159      1/1          		if ( ! Sys_Clk_RstN )
25160      1/1          			u_3d2e &lt;= #1.0 ( 6'b0 );
25161      1/1          		else if ( u_5717 )
25162      1/1          			u_3d2e &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
25163                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
25164      1/1          		if ( ! Sys_Clk_RstN )
25165      1/1          			u_77fb &lt;= #1.0 ( 3'b0 );
25166      1/1          		else if ( u_5717 )
25167      1/1          			u_77fb &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
25168                   	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
25169                   	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
25170      1/1          		case ( uu_cc5c_caseSel )
25171      1/1          			2'b01   : u_cc5c = 4'b0000 ;
25172      1/1          			2'b10   : u_cc5c = 4'b0100 ;
25173      1/1          			2'b0    : u_cc5c = Req1_OpcT ;
25174      <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
25175                   		endcase
25176                   	end
25177                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
25178      1/1          		if ( ! Sys_Clk_RstN )
25179      1/1          			u_da22 &lt;= #1.0 ( 4'b0 );
25180      1/1          		else if ( u_5717 )
25181      1/1          			u_da22 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
25182                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
25183      1/1          		if ( ! Sys_Clk_RstN )
25184      1/1          			u_31e2 &lt;= #1.0 ( 8'b0 );
25185      1/1          		else if ( u_5717 )
25186      1/1          			u_31e2 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
25187                   	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
25188                   		.Clk( Sys_Clk )
25189                   	,	.Clk_ClkS( Sys_Clk_ClkS )
25190                   	,	.Clk_En( Sys_Clk_En )
25191                   	,	.Clk_EnS( Sys_Clk_EnS )
25192                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
25193                   	,	.Clk_RstN( Sys_Clk_RstN )
25194                   	,	.Clk_Tm( Sys_Clk_Tm )
25195                   	,	.O( u_bb4d )
25196                   	,	.Reset( NextRsp1 )
25197                   	,	.Set( CxtEn &amp; CxtId )
25198                   	);
25199                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
25200      1/1          		if ( ! Sys_Clk_RstN )
25201      1/1          			u_f3f5 &lt;= #1.0 ( 2'b0 );
25202      1/1          		else if ( u_5717 )
25203      1/1          			u_f3f5 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
25204                   	rsnoc_z_T_C_S_C_L_R_C_I6b9c7e7c82_L14 uci6b9c7e7c82( .I_12111043210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
25205                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
25206      1/1          		if ( ! Sys_Clk_RstN )
25207      1/1          			u_703a &lt;= #1.0 ( 8'b0 );
25208      1/1          		else if ( u_5717 )
25209      1/1          			u_703a &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
25210      1/1          	always @( Cxt_0 or uu_4e00_caseSel ) begin		case ( uu_4e00_caseSel )
25211      1/1          			1'b1    : u_4e00 = Cxt_0 ;
25212      <font color = "red">0/1     ==>  			default : u_4e00 = 32'b0 ;</font>
25213                   		endcase
25214                   	end
25215                   	rsnoc_z_H_R_U_B_B_A264 Ib(
25216                   		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
25217                   	);
25218                   	rsnoc_z_H_R_N_T_U_P_Pc_4d3cab65 upc(
25219                   		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
25220                   	);
25221                   	assign uRsp_Status_caseSel =
25222                   		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
25223                   			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
25224                   					&amp;	Rsp2_Status == 2'b01
25225                   				&amp;
25226                   				Rsp_Last
25227                   			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
25228                   				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
25229                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
25230                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
25231                   				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
25232                   		}
25233                   		;
25234                   	always @( uRsp_Status_caseSel ) begin
25235      1/1          		case ( uRsp_Status_caseSel )
25236      1/1          			5'b00001 : Rsp_Status = 2'b10 ;
25237      <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
25238      1/1          			5'b00100 : Rsp_Status = 2'b10 ;
25239      <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
25240      1/1          			5'b10000 : Rsp_Status = 2'b10 ;
25241      <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
25242                   		endcase
25243                   	end
25244                   	rsnoc_z_H_R_G_T2_P_U_6bb1a70a Ip(
25245                   		.Cxt_AddLd0( CxtPkt_AddLd0 )
25246                   	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
25247                   	,	.Cxt_Echo( CxtPkt_Echo )
25248                   	,	.Cxt_Head( CxtPkt_Head )
25249                   	,	.Cxt_Len1( CxtPkt_Len1 )
25250                   	,	.Cxt_OpcT( CxtPkt_OpcT )
25251                   	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
25252                   	,	.CxtUsed( CxtUsed )
25253                   	,	.Rx_CxtId( 1'b1 )
25254                   	,	.Rx_Head( RxPkt_Head )
25255                   	,	.Rx_Last( RxPkt_Last )
25256                   	,	.Rx_Opc( RxPkt_Opc )
25257                   	,	.Rx_Pld( RxPkt_Pld )
25258                   	,	.Rx_Rdy( RxPkt_Rdy )
25259                   	,	.Rx_Status( RxPkt_Status )
25260                   	,	.Rx_Vld( RxPkt_Vld )
25261                   	,	.Sys_Clk( Sys_Clk )
25262                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
25263                   	,	.Sys_Clk_En( Sys_Clk_En )
25264                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
25265                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
25266                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
25267                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
25268                   	,	.Sys_Pwr_Idle( )
25269                   	,	.Sys_Pwr_WakeUp( )
25270                   	,	.Tx_Data( TxPkt_Data )
25271                   	,	.Tx_Head( TxPkt_Head )
25272                   	,	.Tx_Rdy( TxPkt_Rdy )
25273                   	,	.Tx_Tail( TxPkt_Tail )
25274                   	,	.Tx_Vld( TxPkt_Vld )
25275                   	,	.TxCxtId( TxPktCxtId )
25276                   	,	.TxLast( TxPktLast )
25277                   	);
25278                   	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
25279                   	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
25280                   	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
25281                   	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
25282                   		.CxtUsed( CxtUsed )
25283                   	,	.FreeCxt( CtxFreeId )
25284                   	,	.FreeVld( CxtFreeVld )
25285                   	,	.NewCxt( CxtId )
25286                   	,	.NewRdy( CxtRdy )
25287                   	,	.NewVld( CxtEn )
25288                   	,	.Sys_Clk( Sys_Clk )
25289                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
25290                   	,	.Sys_Clk_En( Sys_Clk_En )
25291                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
25292                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
25293                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
25294                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
25295                   	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
25296                   	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
25297                   	);
25298                   	assign Req1_AddMdL = Req1_AddNttp [30:8];
25299                   	rsnoc_z_H_R_G_T2_O_U_e74e2af8 Io(
25300                   		.Cxt_0( Cxt_0 )
25301                   	,	.CxtUsed( CxtUsed )
25302                   	,	.Rdy( OrdRdy )
25303                   	,	.Req_AddLd0( Req1_AddLd0 )
25304                   	,	.Req_AddMdL( Req1_AddMdL )
25305                   	,	.Req_Len1( Req1_Len1 )
25306                   	,	.Req_OpcT( Req1_OpcT )
25307                   	,	.Req_RouteId( Req1_RouteId )
25308                   	,	.Req_Strm( 1'b0 )
25309                   	,	.ReqRdy( TrnRdy )
25310                   	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
25311                   	,	.Sys_Clk( Sys_Clk )
25312                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
25313                   	,	.Sys_Clk_En( Sys_Clk_En )
25314                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
25315                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
25316                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
25317                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
25318                   	,	.Sys_Pwr_Idle( )
25319                   	,	.Sys_Pwr_WakeUp( )
25320                   	);
25321                   	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
25322                   	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
25323                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
25324      1/1          		if ( ! Sys_Clk_RstN )
25325      1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
25326      1/1          		else if ( NextTrn )
25327      1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
25328                   	rsnoc_z_H_R_G_T2_T_U_6bb1a70a It(
25329                   		.AddrBase( IdInfo_0_AddrBase )
25330                   	,	.Cmd_Echo( Req1_Echo )
25331                   	,	.Cmd_KeyId( Req1_KeyId )
25332                   	,	.Cmd_Len1( Req1_Len1 )
25333                   	,	.Cmd_Lock( Req1_Lock )
25334                   	,	.Cmd_OpcT( Req1_OpcT )
25335                   	,	.Cmd_RawAddr( Req1_RawAddr )
25336                   	,	.Cmd_RouteId( Req1_RouteId )
25337                   	,	.Cmd_Status( Req1_Status )
25338                   	,	.Cmd_User( Req1_User )
25339                   	,	.HitId( Translation_0_Id )
25340                   	,	.Pld_Data( Pld_Data )
25341                   	,	.Pld_Last( Pld_Last )
25342                   	,	.Rdy( TrnRdy )
25343                   	,	.Rx_Data( RxErr_Data )
25344                   	,	.Rx_Head( RxErr_Head )
25345                   	,	.Rx_Rdy( RxErr_Rdy )
25346                   	,	.Rx_Tail( RxErr_Tail )
25347                   	,	.Rx_Vld( RxErr_Vld )
25348                   	,	.Sys_Clk( Sys_Clk )
25349                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
25350                   	,	.Sys_Clk_En( Sys_Clk_En )
25351                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
25352                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
25353                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
25354                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
25355                   	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
25356                   	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
25357                   	,	.Vld( TrnVld )
25358                   	);
25359                   	assign Req1_Addr = Req1_RawAddr;
25360                   	assign PipeIn_Addr = Req1_Addr;
25361                   	assign u_cb9b_0 = PipeIn_Addr;
25362                   	assign WrapTrRd = Req1_OpcT == 4'b0001;
25363                   	assign WrapTrWr = Req1_OpcT == 4'b0101;
25364                   	assign u_c4ee = Req1_Len1 [5:2];
25365                   	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 4'b0 );
25366                   	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
25367                   	assign PipeIn_BurstType = Req1_BurstType;
25368                   	assign u_cb9b_1 = PipeIn_BurstType;
25369                   	assign u_cb9b_11 = PipeIn_Opc;
25370                   	assign PipeIn_Urg = Req1_Urg;
25371                   	assign u_cb9b_17 = PipeIn_Urg;
25372                   	assign PipeIn_User = Req1_User;
25373                   	assign u_cb9b_19 = PipeIn_User;
25374                   	assign PipeIn_Data = Pld_Data;
25375                   	assign u_cb9b_2 = PipeIn_Data;
25376                   	assign Req1_Fail = Req1_Status == 2'b11;
25377                   	assign PipeIn_Fail = Req1_Fail;
25378                   	assign u_cb9b_4 = PipeIn_Fail;
25379                   	assign PipeIn_Head = ReqHead;
25380                   	assign u_cb9b_6 = PipeIn_Head;
25381                   	assign PipeIn_Last = Pld_Last;
25382                   	assign u_cb9b_7 = PipeIn_Last;
25383                   	assign PipeIn_Len1 = Req1_Len1;
25384                   	assign u_cb9b_8 = PipeIn_Len1;
25385                   	assign PipeIn_Lock = Req1_Lock;
25386                   	assign u_cb9b_9 = PipeIn_Lock;
25387                   	assign ReqVld = TrnVld &amp; ~ TrnGate;
25388                   	assign PostRdy = GenLcl_Req_Rdy;
25389                   	assign PipeOut_Urg = u_d4d9_17;
25390                   	assign PipeOut_Head = u_d4d9_6;
25391                   	assign PipeOutHead = PipeOut_Head;
25392                   	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
25393                   	assign uReq1_Opc_caseSel =
25394                   		{		Req1_OpcT == 4'b0110
25395                   			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
25396                   			,	Req1_OpcT == 4'b0011
25397                   			,	Req1_OpcT == 4'b0010
25398                   			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
25399                   		}
25400                   		;
25401                   	always @( uReq1_Opc_caseSel ) begin
25402      1/1          		case ( uReq1_Opc_caseSel )
25403      1/1          			5'b00001 : Req1_Opc = 3'b000 ;
25404      1/1          			5'b00010 : Req1_Opc = 3'b010 ;
25405      <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
25406      1/1          			5'b01000 : Req1_Opc = 3'b100 ;
25407      1/1          			5'b10000 : Req1_Opc = 3'b101 ;
25408      <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
25409                   		endcase
25410                   	end
25411                   	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
25412                   	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
25413      1/1          		case ( uPipeIn_Opc_caseSel )
25414      <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
25415      1/1          			3'b010  : PipeIn_Opc = 3'b000 ;
25416      1/1          			3'b100  : PipeIn_Opc = 3'b100 ;
25417      1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
25418      <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
25419                   		endcase
25420                   	end
25421                   	rsnoc_z_H_R_U_P_N_e5534060_A32138010116103001101080 Ifpa(
25422                   		.Rx_0( u_cb9b_0 )
25423                   	,	.Rx_1( u_cb9b_1 )
25424                   	,	.Rx_11( u_cb9b_11 )
25425                   	,	.Rx_14( 1'b0 )
25426                   	,	.Rx_15( 1'b0 )
25427                   	,	.Rx_17( u_cb9b_17 )
25428                   	,	.Rx_19( u_cb9b_19 )
25429                   	,	.Rx_2( u_cb9b_2 )
25430                   	,	.Rx_4( u_cb9b_4 )
25431                   	,	.Rx_6( u_cb9b_6 )
25432                   	,	.Rx_7( u_cb9b_7 )
25433                   	,	.Rx_8( u_cb9b_8 )
25434                   	,	.Rx_9( u_cb9b_9 )
25435                   	,	.RxRdy( ReqRdy )
25436                   	,	.RxVld( ReqVld )
25437                   	,	.Sys_Clk( Sys_Clk )
25438                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
25439                   	,	.Sys_Clk_En( Sys_Clk_En )
25440                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
25441                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
25442                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
25443                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
25444                   	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
25445                   	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
25446                   	,	.Tx_0( u_d4d9_0 )
25447                   	,	.Tx_1( u_d4d9_1 )
25448                   	,	.Tx_11( u_d4d9_11 )
25449                   	,	.Tx_14( u_d4d9_14 )
25450                   	,	.Tx_15( u_d4d9_15 )
25451                   	,	.Tx_17( u_d4d9_17 )
25452                   	,	.Tx_19( u_d4d9_19 )
25453                   	,	.Tx_2( u_d4d9_2 )
25454                   	,	.Tx_4( u_d4d9_4 )
25455                   	,	.Tx_6( u_d4d9_6 )
25456                   	,	.Tx_7( u_d4d9_7 )
25457                   	,	.Tx_8( u_d4d9_8 )
25458                   	,	.Tx_9( u_d4d9_9 )
25459                   	,	.TxRdy( PipeOutRdy )
25460                   	,	.TxVld( PipeOutVld )
25461                   	);
25462                   	assign PipeOut_Addr = u_d4d9_0;
25463                   	assign GenLcl_Req_Addr = PipeOut_Addr;
25464                   	assign PipeOut_Data = u_d4d9_2;
25465                   	assign MyDatum = PipeOut_Data [35:0];
25466                   	assign MyData = { 2'b0 , MyDatum };
25467                   	rsnoc_z_H_R_N_T_U_P_Ps_4d3cab65 ups(
25468                   		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
25469                   	);
25470                   	assign PipeOut_Fail = u_d4d9_4;
25471                   	assign NullBe = PipeOut_Fail;
25472                   	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
25473                   	assign GenLcl_Req_Vld = PostVld;
25474                   	assign PipeOut_Last = u_d4d9_7;
25475                   	assign GenLcl_Req_Last = PipeOut_Last;
25476                   	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
25477                   	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
25478                   	assign PipeOut_BurstType = u_d4d9_1;
25479                   	assign GenLcl_Req_BurstType = PipeOut_BurstType;
25480                   	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
25481                   	assign PipeOut_Len1 = u_d4d9_8;
25482                   	assign GenLcl_Req_Len1 = PipeOut_Len1;
25483                   	assign PipeOut_Lock = u_d4d9_9;
25484                   	assign GenLcl_Req_Lock = PipeOut_Lock;
25485                   	assign PipeOut_Opc = u_d4d9_11;
25486                   	assign GenLcl_Req_Opc = PipeOut_Opc;
25487                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
25488                   	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
25489                   	assign PipeOut_SeqUnique = u_d4d9_15;
25490                   	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
25491                   	assign PipeOut_User = u_d4d9_19;
25492                   	assign GenLcl_Req_User = PipeOut_User;
25493                   	assign Rsp0_Rdy = Rsp1_Rdy;
25494                   	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
25495                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
25496                   		.Clk( Sys_Clk )
25497                   	,	.Clk_ClkS( Sys_Clk_ClkS )
25498                   	,	.Clk_En( Sys_Clk_En )
25499                   	,	.Clk_EnS( Sys_Clk_EnS )
25500                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
25501                   	,	.Clk_RstN( Sys_Clk_RstN )
25502                   	,	.Clk_Tm( Sys_Clk_Tm )
25503                   	,	.En( GenLcl_Req_Vld )
25504                   	,	.O( u_43f9 )
25505                   	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
25506                   	,	.Set( NullBe &amp; PipeOutHead )
25507                   	);
25508                   	rsnoc_z_H_R_G_U_P_U_a3f77e29 uua3f77e29(
25509                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
25510                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
25511                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
25512                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
25513                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
25514                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
25515                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
25516                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
25517                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
25518                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
25519                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
25520                   	,	.GenLcl_Req_User( GenLcl_Req_User )
25521                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
25522                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
25523                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
25524                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
25525                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
25526                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
25527                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
25528                   	,	.GenPrt_Req_Addr( u_Req_Addr )
25529                   	,	.GenPrt_Req_Be( u_Req_Be )
25530                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
25531                   	,	.GenPrt_Req_Data( u_Req_Data )
25532                   	,	.GenPrt_Req_Last( u_Req_Last )
25533                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
25534                   	,	.GenPrt_Req_Lock( u_Req_Lock )
25535                   	,	.GenPrt_Req_Opc( u_Req_Opc )
25536                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
25537                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
25538                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
25539                   	,	.GenPrt_Req_User( u_Req_User )
25540                   	,	.GenPrt_Req_Vld( u_Req_Vld )
25541                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
25542                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
25543                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
25544                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
25545                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
25546                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
25547                   	);
25548                   	rsnoc_z_H_R_G_U_Q_U_d68a6ffd66 uud68a6ffd66(
25549                   		.GenLcl_Req_Addr( u_Req_Addr )
25550                   	,	.GenLcl_Req_Be( u_Req_Be )
25551                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
25552                   	,	.GenLcl_Req_Data( u_Req_Data )
25553                   	,	.GenLcl_Req_Last( u_Req_Last )
25554                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
25555                   	,	.GenLcl_Req_Lock( u_Req_Lock )
25556                   	,	.GenLcl_Req_Opc( u_Req_Opc )
25557                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
25558                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
25559                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
25560                   	,	.GenLcl_Req_User( u_Req_User )
25561                   	,	.GenLcl_Req_Vld( u_Req_Vld )
25562                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
25563                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
25564                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
25565                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
25566                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
25567                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
25568                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
25569                   	,	.GenPrt_Req_Be( Gen_Req_Be )
25570                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
25571                   	,	.GenPrt_Req_Data( Gen_Req_Data )
25572                   	,	.GenPrt_Req_Last( Gen_Req_Last )
25573                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
25574                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
25575                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
25576                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
25577                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
25578                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
25579                   	,	.GenPrt_Req_User( Gen_Req_User )
25580                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
25581                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
25582                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
25583                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
25584                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
25585                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
25586                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
25587                   	,	.Sys_Clk( Sys_Clk )
25588                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
25589                   	,	.Sys_Clk_En( Sys_Clk_En )
25590                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
25591                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
25592                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
25593                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
25594                   	,	.Sys_Pwr_Idle( u_70_Idle )
25595                   	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
25596                   	);
25597                   	assign IdInfo_0_Id = Translation_0_Id;
25598                   	assign IdInfo_1_Id = Req1_KeyId;
25599                   	assign u_b16a = u_236 ? 2'b11 : 2'b0;
25600                   	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
25601                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
25602      1/1          		if ( ! Sys_Clk_RstN )
25603      1/1          			Load &lt;= #1.0 ( 2'b0 );
25604      1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
25605                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
25606                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
25607      1/1          		if ( ! Sys_Clk_RstN )
25608      1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
25609      1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
25610                   	assign RxInt_Rdy = RxIn_Rdy;
25611                   	assign Rx_Rdy = RxInt_Rdy;
25612                   	assign WakeUp_Rx = Rx_Vld;
25613                   	assign Sys_Pwr_WakeUp = WakeUp_Rx;
25614                   	assign u_f14a = RxIn_Data [106:93];
25615                   	assign Translation_0_Aperture = u_f14a [13:5];
25616                   	assign TxBypData = TxIn_Data [37:0];
25617                   	assign TxLcl_Data =
25618                   		{			{	TxIn_Data [107]
25619                   			,	TxIn_Data [106:93]
25620                   			,	TxIn_Data [92:89]
25621                   			,	TxIn_Data [88:87]
25622                   			,	TxIn_Data [86:80]
25623                   			,	TxIn_Data [79:49]
25624                   			,	TxIn_Data [48:41]
25625                   			,	TxIn_Data [40:38]
25626                   			}
25627                   		,
25628                   		TxBypData
25629                   		};
25630                   	assign Tx_Data = { TxLcl_Data [107:38] , TxLcl_Data [37:0] };
25631                   	assign TxLcl_Head = TxIn_Head;
25632                   	assign Tx_Head = TxLcl_Head;
25633                   	assign TxLcl_Tail = TxIn_Tail;
25634                   	assign Tx_Tail = TxLcl_Tail;
25635                   	assign TxLcl_Vld = TxIn_Vld;
25636                   	assign Tx_Vld = TxLcl_Vld;
25637                   	assign WakeUp_Other = 1'b0;
25638                   	assign u_fd35_Data_Datum0_Be = TxIn_Data [8];
25639                   	assign Dbg_Tx_Data_Datum0_Be = u_fd35_Data_Datum0_Be;
25640                   	assign u_fd35_Data_Datum0_Byte = TxIn_Data [7:0];
25641                   	assign Dbg_Tx_Data_Datum0_Byte = u_fd35_Data_Datum0_Byte;
25642                   	assign u_fd35_Data_Datum3_Be = TxIn_Data [35];
25643                   	assign Dbg_Tx_Data_Datum3_Be = u_fd35_Data_Datum3_Be;
25644                   	assign u_fd35_Data_Datum3_Byte = TxIn_Data [34:27];
25645                   	assign Dbg_Tx_Data_Datum3_Byte = u_fd35_Data_Datum3_Byte;
25646                   	assign u_fd35_Data_Datum2_Be = TxIn_Data [26];
25647                   	assign Dbg_Tx_Data_Datum2_Be = u_fd35_Data_Datum2_Be;
25648                   	assign u_fd35_Data_Datum2_Byte = TxIn_Data [25:18];
25649                   	assign Dbg_Tx_Data_Datum2_Byte = u_fd35_Data_Datum2_Byte;
25650                   	assign u_fd35_Hdr_Status = TxIn_Data [88:87];
25651                   	assign Dbg_Tx_Hdr_Status = u_fd35_Hdr_Status;
25652                   	assign u_fd35_Hdr_Addr = TxIn_Data [79:49];
25653                   	assign Dbg_Tx_Hdr_Addr = u_fd35_Hdr_Addr;
25654                   	assign u_fd35_Hdr_Lock = TxIn_Data [107];
25655                   	assign Dbg_Tx_Hdr_Lock = u_fd35_Hdr_Lock;
25656                   	assign u_fd35_Hdr_Echo = TxIn_Data [40:38];
25657                   	assign Dbg_Tx_Hdr_Echo = u_fd35_Hdr_Echo;
25658                   	assign u_fd35_Hdr_Len1 = TxIn_Data [86:80];
25659                   	assign Dbg_Tx_Hdr_Len1 = u_fd35_Hdr_Len1;
25660                   	assign u_fd35_Hdr_User = TxIn_Data [48:41];
25661                   	assign Dbg_Tx_Hdr_User = u_fd35_Hdr_User;
25662                   	assign u_fd35_Hdr_Opc = TxIn_Data [92:89];
25663                   	assign Dbg_Tx_Hdr_Opc = u_fd35_Hdr_Opc;
25664                   	assign u_fd35_Hdr_RouteId = TxIn_Data [106:93];
25665                   	assign Dbg_Tx_Hdr_RouteId = u_fd35_Hdr_RouteId;
25666                   	assign u_a9bf_Data_Last = RxIn_Data [37];
25667                   	assign Dbg_Rx_Data_Last = u_a9bf_Data_Last;
25668                   	assign u_a9bf_Data_Err = RxIn_Data [36];
25669                   	assign Dbg_Rx_Data_Err = u_a9bf_Data_Err;
25670                   	assign u_a9bf_Data_Datum1_Be = RxIn_Data [17];
25671                   	assign Dbg_Rx_Data_Datum1_Be = u_a9bf_Data_Datum1_Be;
25672                   	assign u_a9bf_Data_Datum1_Byte = RxIn_Data [16:9];
25673                   	assign Dbg_Rx_Data_Datum1_Byte = u_a9bf_Data_Datum1_Byte;
25674                   	assign u_a9bf_Data_Datum0_Be = RxIn_Data [8];
25675                   	assign Dbg_Rx_Data_Datum0_Be = u_a9bf_Data_Datum0_Be;
25676                   	assign u_a9bf_Data_Datum0_Byte = RxIn_Data [7:0];
25677                   	assign Dbg_Rx_Data_Datum0_Byte = u_a9bf_Data_Datum0_Byte;
25678                   	assign u_a9bf_Data_Datum3_Be = RxIn_Data [35];
25679                   	assign Dbg_Rx_Data_Datum3_Be = u_a9bf_Data_Datum3_Be;
25680                   	assign u_a9bf_Data_Datum3_Byte = RxIn_Data [34:27];
25681                   	assign Dbg_Rx_Data_Datum3_Byte = u_a9bf_Data_Datum3_Byte;
25682                   	assign u_a9bf_Data_Datum2_Be = RxIn_Data [26];
25683                   	assign Dbg_Rx_Data_Datum2_Be = u_a9bf_Data_Datum2_Be;
25684                   	assign u_a9bf_Data_Datum2_Byte = RxIn_Data [25:18];
25685                   	assign Dbg_Rx_Data_Datum2_Byte = u_a9bf_Data_Datum2_Byte;
25686                   	assign u_a9bf_Hdr_Status = RxIn_Data [88:87];
25687                   	assign Dbg_Rx_Hdr_Status = u_a9bf_Hdr_Status;
25688                   	assign u_a9bf_Hdr_Addr = RxIn_Data [79:49];
25689                   	assign Dbg_Rx_Hdr_Addr = u_a9bf_Hdr_Addr;
25690                   	assign u_a9bf_Hdr_Lock = RxIn_Data [107];
25691                   	assign Dbg_Rx_Hdr_Lock = u_a9bf_Hdr_Lock;
25692                   	assign u_a9bf_Hdr_Echo = RxIn_Data [40:38];
25693                   	assign Dbg_Rx_Hdr_Echo = u_a9bf_Hdr_Echo;
25694                   	assign u_a9bf_Hdr_Len1 = RxIn_Data [86:80];
25695                   	assign Dbg_Rx_Hdr_Len1 = u_a9bf_Hdr_Len1;
25696                   	assign u_a9bf_Hdr_User = RxIn_Data [48:41];
25697                   	assign Dbg_Rx_Hdr_User = u_a9bf_Hdr_User;
25698                   	assign u_a9bf_Hdr_Opc = RxIn_Data [92:89];
25699                   	assign Dbg_Rx_Hdr_Opc = u_a9bf_Hdr_Opc;
25700                   	assign u_a9bf_Hdr_RouteId = RxIn_Data [106:93];
25701                   	assign Dbg_Rx_Hdr_RouteId = u_a9bf_Hdr_RouteId;
25702                   	assign u_fd35_Data_Last = TxIn_Data [37];
25703                   	assign Dbg_Tx_Data_Last = u_fd35_Data_Last;
25704                   	assign u_fd35_Data_Err = TxIn_Data [36];
25705                   	assign Dbg_Tx_Data_Err = u_fd35_Data_Err;
25706                   	assign u_fd35_Data_Datum1_Be = TxIn_Data [17];
25707                   	assign Dbg_Tx_Data_Datum1_Be = u_fd35_Data_Datum1_Be;
25708                   	assign u_fd35_Data_Datum1_Byte = TxIn_Data [16:9];
25709                   	assign Dbg_Tx_Data_Datum1_Byte = u_fd35_Data_Datum1_Byte;
25710                   	assign u_5ddf = CxtUsed;
25711                   	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
25712                   	// synopsys translate_off
25713                   	// synthesis translate_off
25714                   	always @( posedge Sys_Clk )
25715      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
25716      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
25717      <font color = "grey">unreachable  </font>				dontStop = 0;
25718      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
25719      <font color = "grey">unreachable  </font>				if (!dontStop) begin
25720      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
25721      <font color = "grey">unreachable  </font>					$stop;
25722                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
25723                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod233.html" >rsnoc_z_H_R_G_T2_U_U_369866f5</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25162
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25167
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25181
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25186
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25203
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25209
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25366
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25599
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod233.html" >rsnoc_z_H_R_G_T2_U_U_369866f5</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">27</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">1008</td>
<td class="rt">498</td>
<td class="rt">49.40 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">504</td>
<td class="rt">257</td>
<td class="rt">50.99 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">504</td>
<td class="rt">241</td>
<td class="rt">47.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">27</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">1008</td>
<td class="rt">498</td>
<td class="rt">49.40 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">504</td>
<td class="rt">257</td>
<td class="rt">50.99 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">504</td>
<td class="rt">241</td>
<td class="rt">47.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[55:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[59:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[62:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[97:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[78:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[82:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[97:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod233.html" >rsnoc_z_H_R_G_T2_U_U_369866f5</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">25366</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">25599</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">25159</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">25164</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">25170</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">25178</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">25183</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">25200</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">25206</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">25210</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">25235</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">25324</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">25402</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">25413</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">25602</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">25607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25366      	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25599      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25159      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
25160      			u_3d2e <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
25161      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
25162      			u_3d2e <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "green">-3-</font>  
           			                          <font color = "green">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25164      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
25165      			u_77fb <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
25166      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
25167      			u_77fb <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "green">-3-</font>  
           			                          <font color = "green">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25170      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
25171      			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "green">			==></font>
25172      			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "green">			==></font>
25173      			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
25174      			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25178      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
25179      			u_da22 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
25180      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
25181      			u_da22 <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "green">-3-</font>  
           			                          <font color = "green">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25183      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
25184      			u_31e2 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
25185      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
25186      			u_31e2 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "green">-3-</font>  
           			                          <font color = "green">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25200      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
25201      			u_f3f5 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
25202      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
25203      			u_f3f5 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "green">-3-</font>  
           			                          <font color = "green">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25206      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
25207      			u_703a <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
25208      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
25209      			u_703a <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "green">-3-</font>  
           			                          <font color = "green">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25210      	always @( Cxt_0 or uu_4e00_caseSel ) begin		case ( uu_4e00_caseSel )
           	                           <font color = "red">-1-</font>               		               
25211      			1'b1    : u_4e00 = Cxt_0 ;
           <font color = "green">			==></font>
25212      			default : u_4e00 = 32'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25235      		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
25236      			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
25237      			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
25238      			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
25239      			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
25240      			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
25241      			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25324      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
25325      			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
25326      		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
25327      			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25402      		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
25403      			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
25404      			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "green">			==></font>
25405      			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
25406      			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
25407      			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "green">			==></font>
25408      			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25413      		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
25414      			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
25415      			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "green">			==></font>
25416      			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "green">			==></font>
25417      			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
25418      			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25602      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
25603      			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
25604      		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25607      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
25608      			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
25609      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_25266">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_369866f5">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
