Warning: Design 'dlx_ADDR_SIZE32_DATA_SIZE32' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : dlx_ADDR_SIZE32_DATA_SIZE32
Version: F-2011.09-SP3
Date   : Mon Oct 18 23:53:05 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: dp/detection/Bubble_sig_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: cu/ALUop2_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dlx_ADDR_SIZE32_DATA_SIZE32
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dp/detection/Bubble_sig_reg/clocked_on (**SEQGEN**)     0.00       0.00 r
  dp/detection/Bubble_sig_reg/Q (**SEQGEN**)              0.00       0.00 f
  dp/detection/Bubble (hazard_detection_unit)             0.00       0.00 f
  dp/out_bubble (data_path_DATA_SIZE32)                   0.00       0.00 f
  cu/bubble_in (dlx_cu_HW_MICROCODE_MEM_SIZE10_FUNC_SIZE11_OP_CODE_SIZE6_IR_SIZE32_CW_SIZE19)
                                                          0.00       0.00 f
  cu/U3/ZN (NOR2_X4)                                      0.15       0.15 r
  cu/U34/ZN (NAND2_X1)                                    0.11       0.27 f
  cu/U12/Z (MUX2_X1)                                      0.09       0.35 f
  cu/ALUop2_reg[0]/D (DFF_X1)                             0.01       0.36 f
  data arrival time                                                  0.36

  clock CLK (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  cu/ALUop2_reg[0]/CK (DFF_X1)                            0.00      10.00 r
  library setup time                                     -0.04       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        9.60


1
