
---------- Begin Simulation Statistics ----------
final_tick                                 9164837500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    346                       # Simulator instruction rate (inst/s)
host_mem_usage                                7600168                       # Number of bytes of host memory used
host_op_rate                                      355                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20030.12                       # Real time elapsed on the host
host_tick_rate                                 203407                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6935844                       # Number of instructions simulated
sim_ops                                       7114596                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004074                       # Number of seconds simulated
sim_ticks                                  4074268125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.915524                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   29115                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                40485                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                436                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3139                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             37817                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3871                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4420                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              549                       # Number of indirect misses.
system.cpu.branchPred.lookups                   67740                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10832                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          606                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      422630                       # Number of instructions committed
system.cpu.committedOps                        453169                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.540449                       # CPI: cycles per instruction
system.cpu.discardedOps                          8851                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             314811                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             63707                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            30241                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          569365                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.393631                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      344                       # number of quiesce instructions executed
system.cpu.numCycles                          1073670                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       344                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  338392     74.67%     74.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                    941      0.21%     74.88% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                  67751     14.95%     89.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 46085     10.17%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   453169                       # Class of committed instruction
system.cpu.quiesceCycles                      5445159                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          504305                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          125                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           571                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              153944                       # Transaction distribution
system.membus.trans_dist::ReadResp             154290                       # Transaction distribution
system.membus.trans_dist::WriteReq              78888                       # Transaction distribution
system.membus.trans_dist::WriteResp             78888                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           50                       # Transaction distribution
system.membus.trans_dist::CleanEvict               61                       # Transaction distribution
system.membus.trans_dist::ReadExReq               105                       # Transaction distribution
system.membus.trans_dist::ReadExResp              105                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            212                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           134                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       458752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       458752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 466677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        13568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        13568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        17344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        28816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14680064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14680064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14722448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            233397                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000073                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008534                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  233380     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      17      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              233397                       # Request fanout histogram
system.membus.reqLayer6.occupancy           594487375                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7018875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              407843                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1340625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5163695                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          941601995                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             23.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1062250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       151552                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       151552                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       309968                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       309968                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       917504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       917504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       923040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14680064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14680064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14687632                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1591952500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             39.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          1004885                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          708                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.17                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1280276750                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         31.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    764624000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         18.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       153600                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       153600                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        75776                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        75776                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       458752                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       458752                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     14680064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14680064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       277755                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       277755    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       277755                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    642136625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         15.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    843776000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         20.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4849664                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19005440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9830400                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17694720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       151552                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3690496                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       307200                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2273280                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3474434074                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1190315377                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4664749451                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1930241152                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2412801440                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4343042592                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5404675226                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3603116817                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9007792044                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        13568                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        14720                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        13568                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        13568                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          212                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          230                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3330169                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       282750                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3612919                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3330169                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3330169                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3330169                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       282750                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3612919                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9830400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9844544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4849664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4852864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       153600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              153821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           50                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        75776                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              75826                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2412801440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3471544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2416272984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         785417                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1190315377                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1191100794                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         785417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3603116817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3471544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3607373778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    229232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000508606250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           74                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           74                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              275946                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              80416                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      153821                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      75826                       # Number of write requests accepted
system.mem_ctrls.readBursts                    153821                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    75826                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    145                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4739                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4959030755                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  768380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8993025755                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32269.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58519.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       105                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   143352                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   70700                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                153821                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                75826                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  135825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    210                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    950.371425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   884.297027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.511999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          314      2.03%      2.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          319      2.06%      4.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          182      1.18%      5.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          265      1.71%      6.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          269      1.74%      8.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          182      1.18%      9.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          218      1.41%     11.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          299      1.93%     13.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13406     86.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15454                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           74                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2079.986486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1854.559880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1017.287025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           25     33.78%     33.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      1.35%     35.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           29     39.19%     74.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      1.35%     75.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     10.81%     86.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      2.70%     89.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            7      9.46%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      1.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            74                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           74                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1024.770270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1024.768476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.934172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           18     24.32%     24.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           56     75.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            74                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9835264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4853312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9844544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4852864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2414.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1191.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2416.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1191.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4074225000                       # Total gap between requests
system.mem_ctrls.avgGap                      17741.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9821184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4736                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4848576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2410539438.908430099487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3455835.396203827579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1162417.360541287577                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1190048335.368208169937                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       153600                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           50                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        75776                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8983537700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9488055                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5594074625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  74901810750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58486.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42932.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 111881492.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    988463.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         7627857.075000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5322357.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        279514593.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       105388911.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38984721.300000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     75487525.687500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     24317645.700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       536643612.862501                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        131.715340                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1241326195                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    220290000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2613691305                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 688                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           344                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9893497.093023                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2302877.076810                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          344    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5617500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11975250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             344                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5761474500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3403363000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       135544                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           135544                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       135544                       # number of overall hits
system.cpu.icache.overall_hits::total          135544                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          212                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            212                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          212                       # number of overall misses
system.cpu.icache.overall_misses::total           212                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9196250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9196250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9196250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9196250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       135756                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       135756                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       135756                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       135756                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001562                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001562                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001562                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001562                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43378.537736                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43378.537736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43378.537736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43378.537736                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          212                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          212                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          212                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          212                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      8864875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8864875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      8864875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8864875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001562                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001562                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001562                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001562                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41815.448113                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41815.448113                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41815.448113                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41815.448113                       # average overall mshr miss latency
system.cpu.icache.replacements                     27                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       135544                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          135544                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          212                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           212                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9196250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9196250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       135756                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       135756                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001562                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001562                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43378.537736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43378.537736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          212                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          212                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      8864875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8864875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001562                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001562                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41815.448113                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41815.448113                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           340.819885                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              262525                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                27                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9723.148148                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   340.819885                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.665664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.665664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          342                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            271724                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           271724                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       111039                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           111039                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       111039                       # number of overall hits
system.cpu.dcache.overall_hits::total          111039                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          333                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            333                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          333                       # number of overall misses
system.cpu.dcache.overall_misses::total           333                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     25386375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25386375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     25386375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25386375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       111372                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       111372                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       111372                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       111372                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002990                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002990                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002990                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002990                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76235.360360                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76235.360360                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76235.360360                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76235.360360                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           50                       # number of writebacks
system.cpu.dcache.writebacks::total                50                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           94                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           94                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          239                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          239                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3456                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3456                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17435625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17435625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17435625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17435625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7486625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7486625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002146                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002146                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002146                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002146                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72952.405858                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72952.405858                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72952.405858                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72952.405858                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2166.268808                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2166.268808                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     84                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        68659                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           68659                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          134                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           134                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9478750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9478750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        68793                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        68793                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001948                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001948                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70736.940299                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70736.940299                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          344                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          344                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9271875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9271875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7486625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7486625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001948                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001948                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69193.097015                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69193.097015                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21763.444767                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21763.444767                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        42380                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          42380                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          199                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          199                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15907625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15907625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        42579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        42579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004674                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004674                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79937.814070                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79937.814070                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3112                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3112                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8163750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8163750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002466                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002466                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        77750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        77750                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           395.645717                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              133153                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                84                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1585.154762                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   395.645717                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.772746                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.772746                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          415                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            445727                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           445727                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9164837500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 9164923125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    346                       # Simulator instruction rate (inst/s)
host_mem_usage                                7600168                       # Number of bytes of host memory used
host_op_rate                                      355                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20030.29                       # Real time elapsed on the host
host_tick_rate                                 203410                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6935853                       # Number of instructions simulated
sim_ops                                       7114611                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004074                       # Number of seconds simulated
sim_ticks                                  4074353750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.905562                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   29116                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                40492                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                437                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3141                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             37817                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3871                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4420                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              549                       # Number of indirect misses.
system.cpu.branchPred.lookups                   67749                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10834                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          606                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      422639                       # Number of instructions committed
system.cpu.committedOps                        453184                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.540719                       # CPI: cycles per instruction
system.cpu.discardedOps                          8858                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             314832                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             63707                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            30242                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          569455                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.393589                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      344                       # number of quiesce instructions executed
system.cpu.numCycles                          1073807                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       344                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  338400     74.67%     74.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                    941      0.21%     74.88% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                  67757     14.95%     89.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 46085     10.17%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   453184                       # Class of committed instruction
system.cpu.quiesceCycles                      5445159                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          504352                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          126                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           573                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              153944                       # Transaction distribution
system.membus.trans_dist::ReadResp             154291                       # Transaction distribution
system.membus.trans_dist::WriteReq              78888                       # Transaction distribution
system.membus.trans_dist::WriteResp             78888                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           50                       # Transaction distribution
system.membus.trans_dist::CleanEvict               62                       # Transaction distribution
system.membus.trans_dist::ReadExReq               105                       # Transaction distribution
system.membus.trans_dist::ReadExResp              105                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            212                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           135                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       458752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       458752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 466680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        13568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        13568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        17408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        28880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14680064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14680064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14722512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            233398                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000073                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008534                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  233381     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      17      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              233398                       # Request fanout histogram
system.membus.reqLayer6.occupancy           594490375                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7018875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              407843                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1340625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5169445                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          941601995                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             23.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1062250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       151552                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       151552                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       309968                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       309968                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       917504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       917504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       923040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14680064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14680064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14687632                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1591952500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             39.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          1004885                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          708                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.17                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1280276750                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         31.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    764624000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         18.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       153600                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       153600                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        75776                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        75776                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       458752                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       458752                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     14680064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14680064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       277755                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       277755    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       277755                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    642136625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         15.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    843776000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         20.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4849664                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19005440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9830400                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17694720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       151552                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3690496                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       307200                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2273280                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3474361057                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1190290362                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4664651419                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1930200587                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2412750734                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4342951321                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5404561644                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3603041096                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9007602739                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        13568                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        14720                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        13568                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        13568                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          212                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          230                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3330099                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       282744                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3612843                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3330099                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3330099                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3330099                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       282744                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3612843                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9830400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9844608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4849664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4852864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       153600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              153822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           50                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        75776                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              75826                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2412750734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3487179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2416237913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         785401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1190290362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1191075763                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         785401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3603041096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3487179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3607313675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    229232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000508606250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           74                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           74                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              275948                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              80416                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      153822                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      75826                       # Number of write requests accepted
system.mem_ctrls.readBursts                    153822                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    75826                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    145                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4739                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4959030755                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  768385000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8993052005                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32269.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58519.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       105                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   143353                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   70700                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                153822                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                75826                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  135825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    210                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    950.371425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   884.297027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.511999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          314      2.03%      2.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          319      2.06%      4.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          182      1.18%      5.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          265      1.71%      6.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          269      1.74%      8.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          182      1.18%      9.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          218      1.41%     11.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          299      1.93%     13.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13406     86.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15454                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           74                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2079.986486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1854.559880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1017.287025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           25     33.78%     33.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      1.35%     35.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           29     39.19%     74.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      1.35%     75.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     10.81%     86.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      2.70%     89.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            7      9.46%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      1.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            74                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           74                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1024.770270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1024.768476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.934172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           18     24.32%     24.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           56     75.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            74                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9835328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4853312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9844608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4852864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2413.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1191.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2416.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1191.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4074431875                       # Total gap between requests
system.mem_ctrls.avgGap                      17742.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9821184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4736                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4848576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2410488779.969093322754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3471470.782329590525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1162392.931639772374                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1190023325.785101652145                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       153600                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          222                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           50                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        75776                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8983537700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9514305                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5594074625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  74901810750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58486.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42857.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 111881492.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    988463.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         7627857.075000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5322357.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        279516412.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       105388911.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38984721.300000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     75489857.025000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     24317645.700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       536647762.950001                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        131.713591                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1241326195                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    220290000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2613776930                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 688                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           344                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9893497.093023                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2302877.076810                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          344    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5617500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11975250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             344                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5761560125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3403363000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       135556                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           135556                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       135556                       # number of overall hits
system.cpu.icache.overall_hits::total          135556                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          212                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            212                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          212                       # number of overall misses
system.cpu.icache.overall_misses::total           212                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9196250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9196250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9196250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9196250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       135768                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       135768                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       135768                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       135768                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001561                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001561                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001561                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001561                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43378.537736                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43378.537736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43378.537736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43378.537736                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          212                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          212                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          212                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          212                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      8864875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8864875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      8864875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8864875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001561                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001561                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001561                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001561                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41815.448113                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41815.448113                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41815.448113                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41815.448113                       # average overall mshr miss latency
system.cpu.icache.replacements                     27                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       135556                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          135556                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          212                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           212                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9196250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9196250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       135768                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       135768                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001561                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001561                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43378.537736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43378.537736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          212                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          212                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      8864875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8864875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001561                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001561                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41815.448113                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41815.448113                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           340.819973                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2013542                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               372                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5412.747312                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   340.819973                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.665664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.665664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          342                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            271748                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           271748                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       111043                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           111043                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       111043                       # number of overall hits
system.cpu.dcache.overall_hits::total          111043                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          334                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            334                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          334                       # number of overall misses
system.cpu.dcache.overall_misses::total           334                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     25446375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25446375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     25446375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25446375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       111377                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       111377                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       111377                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       111377                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002999                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002999                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002999                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002999                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76186.751497                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76186.751497                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76186.751497                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76186.751497                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           50                       # number of writebacks
system.cpu.dcache.writebacks::total                50                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           94                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           94                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          240                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          240                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          240                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          240                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3456                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3456                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17494250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17494250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17494250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17494250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7486625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7486625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002155                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002155                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002155                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002155                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72892.708333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72892.708333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72892.708333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72892.708333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2166.268808                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2166.268808                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     85                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        68663                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           68663                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9538750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9538750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        68798                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        68798                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001962                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001962                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70657.407407                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70657.407407                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          344                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          344                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9330500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9330500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7486625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7486625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69114.814815                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69114.814815                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21763.444767                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21763.444767                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        42380                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          42380                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          199                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          199                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15907625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15907625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        42579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        42579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004674                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004674                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79937.814070                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79937.814070                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3112                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3112                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8163750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8163750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002466                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002466                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        77750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        77750                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           395.646985                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              244334                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               541                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            451.634011                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   395.646985                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.772748                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.772748                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          414                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            445748                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           445748                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9164923125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
