0.7
2020.2
Oct 19 2021
02:56:52
/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/bd_0/ip/ip_0/sim/bd_3914_microblaze_I_0.vhd,1700717107,vhdl,,,,bd_3914_microblaze_i_0,,,,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/bd_0/ip/ip_1/sim/bd_3914_rst_0_0.vhd,1700717107,vhdl,,,,bd_3914_rst_0_0,,,,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/bd_0/ip/ip_2/sim/bd_3914_ilmb_0.vhd,1700717107,vhdl,,,,bd_3914_ilmb_0,,,,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/bd_0/ip/ip_3/sim/bd_3914_dlmb_0.vhd,1700717107,vhdl,,,,bd_3914_dlmb_0,,,,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/bd_0/ip/ip_4/sim/bd_3914_dlmb_cntlr_0.vhd,1700717107,vhdl,,,,bd_3914_dlmb_cntlr_0,,,,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/bd_0/ip/ip_5/sim/bd_3914_ilmb_cntlr_0.vhd,1700717107,vhdl,,,,bd_3914_ilmb_cntlr_0,,,,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/bd_0/ip/ip_6/sim/bd_3914_lmb_bram_I_0.v,1700717107,verilog,,/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/bd_0/sim/bd_3914.v,,bd_3914_lmb_bram_I_0,,uvm,../../../../FPro.srcs/sources_1/imports/bridge,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/bd_0/ip/ip_7/sim/bd_3914_iomodule_0_0.vhd,1700717107,vhdl,,,,bd_3914_iomodule_0_0,,,,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/bd_0/sim/bd_3914.v,1700717106,verilog,,/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/sim/cpu.v,,bd_3914,,uvm,../../../../FPro.srcs/sources_1/imports/bridge,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/sim/cpu.v,1700717105,verilog,,,,cpu,,uvm,../../../../FPro.srcs/sources_1/imports/bridge,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/bridge/chu_io_map.svh,1488866784,verilog,,,,,,,,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/mmio_basic/chu_gpi.sv,1488991012,systemVerilog,,/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/mmio_basic/chu_gpo.sv,,chu_gpi,,uvm,../../../../FPro.srcs/sources_1/imports/bridge,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/mmio_basic/chu_gpo.sv,1489062564,systemVerilog,,/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/sys/bridge/chu_mcs_bridge.sv,,chu_gpo,,uvm,../../../../FPro.srcs/sources_1/imports/bridge,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/mmio_basic/chu_timer.sv,1488991012,systemVerilog,,/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/uart/chu_uart.sv,,chu_timer,,uvm,../../../../FPro.srcs/sources_1/imports/bridge,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/mmio_support/chu_mmio_controller.sv,1488991012,systemVerilog,,/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/mmio_basic/chu_timer.sv,,chu_mmio_controller,,uvm,../../../../FPro.srcs/sources_1/imports/bridge,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/mmio_support/fifo/fifo.sv,1526547858,systemVerilog,,/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/mmio_support/fifo/fifo_ctrl.sv,,fifo,,uvm,../../../../FPro.srcs/sources_1/imports/bridge,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/mmio_support/fifo/fifo_ctrl.sv,1526546876,systemVerilog,,/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv,,fifo_ctrl,,uvm,../../../../FPro.srcs/sources_1/imports/bridge,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/mmio_support/fifo/reg_file.sv,1488904622,systemVerilog,,/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/uart/uart.sv,,reg_file,,uvm,../../../../FPro.srcs/sources_1/imports/bridge,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/uart/baud_gen.sv,1489074410,systemVerilog,,/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/mmio_basic/chu_gpi.sv,,baud_gen,,uvm,../../../../FPro.srcs/sources_1/imports/bridge,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/uart/chu_uart.sv,1489071298,systemVerilog,,/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/mmio_support/fifo/fifo.sv,,chu_uart,,uvm,../../../../FPro.srcs/sources_1/imports/bridge,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/uart/uart.sv,1489074414,systemVerilog,,/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/uart/uart_rx.sv,,uart,,uvm,../../../../FPro.srcs/sources_1/imports/bridge,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/uart/uart_rx.sv,1489074414,systemVerilog,,/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/uart/uart_tx.sv,,uart_rx,,uvm,../../../../FPro.srcs/sources_1/imports/bridge,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/uart/uart_tx.sv,1489074414,systemVerilog,,/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/sys/top/mcs_top_vanilla.sv,,uart_tx,,uvm,../../../../FPro.srcs/sources_1/imports/bridge,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/sys/bridge/chu_mcs_bridge.sv,1489062564,systemVerilog,,/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/mmio_support/chu_mmio_controller.sv,,chu_mcs_bridge,,uvm,../../../../FPro.srcs/sources_1/imports/bridge,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv,1502000490,systemVerilog,,/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/mmio/mmio_support/fifo/reg_file.sv,/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/bridge/chu_io_map.svh,mmio_sys_vanilla,,uvm,../../../../FPro.srcs/sources_1/imports/bridge,,,,,
/media/aleo/data/projects/prototyping/FPro/FPro.srcs/sources_1/imports/hdl/sys/top/mcs_top_vanilla.sv,1502000710,systemVerilog,,,,mcs_top_vanilla,,uvm,../../../../FPro.srcs/sources_1/imports/bridge,,,,,
