{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543982705580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543982705590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 00:05:05 2018 " "Processing started: Wed Dec 05 00:05:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543982705590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543982705590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off port_XOR -c port_XOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off port_XOR -c port_XOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543982705590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543982706546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543982706547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "port_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file port_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PORT_XOR-PORTa_XOR " "Found design unit 1: PORT_XOR-PORTa_XOR" {  } { { "port_XOR.vhd" "" { Text "D:/CURSO/LAB/3-Porta_XOR/port_XOR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543982727701 ""} { "Info" "ISGN_ENTITY_NAME" "1 PORT_XOR " "Found entity 1: PORT_XOR" {  } { { "port_XOR.vhd" "" { Text "D:/CURSO/LAB/3-Porta_XOR/port_XOR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543982727701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543982727701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mAnd-portAnd " "Found design unit 1: mAnd-portAnd" {  } { { "mAnd.vhd" "" { Text "D:/CURSO/LAB/3-Porta_XOR/mAnd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543982727782 ""} { "Info" "ISGN_ENTITY_NAME" "1 mAnd " "Found entity 1: mAnd" {  } { { "mAnd.vhd" "" { Text "D:/CURSO/LAB/3-Porta_XOR/mAnd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543982727782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543982727782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mOr-portOr " "Found design unit 1: mOr-portOr" {  } { { "mOr.vhd" "" { Text "D:/CURSO/LAB/3-Porta_XOR/mOr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543982727790 ""} { "Info" "ISGN_ENTITY_NAME" "1 mOr " "Found entity 1: mOr" {  } { { "mOr.vhd" "" { Text "D:/CURSO/LAB/3-Porta_XOR/mOr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543982727790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543982727790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mnot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mnot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mNot-portNot " "Found design unit 1: mNot-portNot" {  } { { "mNot.vhd" "" { Text "D:/CURSO/LAB/3-Porta_XOR/mNot.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543982727792 ""} { "Info" "ISGN_ENTITY_NAME" "1 mNot " "Found entity 1: mNot" {  } { { "mNot.vhd" "" { Text "D:/CURSO/LAB/3-Porta_XOR/mNot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543982727792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543982727792 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "port_XOR " "Elaborating entity \"port_XOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543982727950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mNot mNot:AN " "Elaborating entity \"mNot\" for hierarchy \"mNot:AN\"" {  } { { "port_XOR.vhd" "AN" { Text "D:/CURSO/LAB/3-Porta_XOR/port_XOR.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543982727973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mAnd mAnd:G1 " "Elaborating entity \"mAnd\" for hierarchy \"mAnd:G1\"" {  } { { "port_XOR.vhd" "G1" { Text "D:/CURSO/LAB/3-Porta_XOR/port_XOR.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543982727987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mOr mOr:G3 " "Elaborating entity \"mOr\" for hierarchy \"mOr:G3\"" {  } { { "port_XOR.vhd" "G3" { Text "D:/CURSO/LAB/3-Porta_XOR/port_XOR.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543982728004 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543982729166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543982729742 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543982729742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543982729872 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543982729872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543982729872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543982729872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543982729929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 00:05:29 2018 " "Processing ended: Wed Dec 05 00:05:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543982729929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543982729929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543982729929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543982729929 ""}
