// Seed: 2447437205
module module_0 (
    input  uwire id_0
    , id_8,
    input  tri1  id_1,
    input  wire  id_2,
    input  wand  id_3,
    input  tri0  id_4,
    input  tri   id_5,
    output uwire id_6
);
  wire id_9;
  assign module_1.id_8 = 0;
  assign id_8 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply1 id_6,
    output logic id_7,
    output logic id_8,
    output supply1 id_9,
    output supply1 id_10,
    input uwire id_11,
    input tri id_12,
    output tri1 id_13
);
  always
    if (1)
      if (1) begin : LABEL_0
        #1
        id_8#(
            .id_0 (1'd0),
            .id_12(-1),
            .id_12(1),
            .id_0 (-1),
            .id_12(1),
            .id_2 (1),
            .id_11(1'h0),
            .id_4 (""),
            .id_3 (1),
            .id_11(-1),
            .id_2 (1),
            .id_11(1),
            .id_6 (-1),
            .id_0 (1),
            .id_4 (1),
            .id_12(1)
        ) = id_4;
      end else;
    else id_7 <= id_4;
  always id_8 <= "";
  module_0 modCall_1 (
      id_3,
      id_4,
      id_6,
      id_12,
      id_3,
      id_11,
      id_13
  );
  wire  id_15;
  logic id_16;
endmodule
