# RISC-V 32I Matrix Multiplication Acceleration Project
Designing a RISC-V processor in Verilog to run matrix multiplication benchmarks. Optimization will leverage algorithms like Strassen and Cannon, evaluating improvements in latency, cycle count, and hardware efficiency.
