{
  "module_name": "ipa_data-v3.1.c",
  "hash_id": "3f2bc8ec73d80f8fd22014c50fb73003d7bdbe6ae689c83d061ea9bff86b6027",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ipa/data/ipa_data-v3.1.c",
  "human_readable_source": "\n\n \n\n#include <linux/log2.h>\n\n#include \"../gsi.h\"\n#include \"../ipa_data.h\"\n#include \"../ipa_endpoint.h\"\n#include \"../ipa_mem.h\"\n\n \nenum ipa_resource_type {\n\t \n\tIPA_RESOURCE_TYPE_SRC_PKT_CONTEXTS\t\t= 0,\n\tIPA_RESOURCE_TYPE_SRC_HDR_SECTORS,\n\tIPA_RESOURCE_TYPE_SRC_HDRI1_BUFFER,\n\tIPA_RESOURCE_TYPE_SRC_DESCRIPTOR_LISTS,\n\tIPA_RESOURCE_TYPE_SRC_DESCRIPTOR_BUFF,\n\tIPA_RESOURCE_TYPE_SRC_HDRI2_BUFFERS,\n\tIPA_RESOURCE_TYPE_SRC_HPS_DMARS,\n\tIPA_RESOURCE_TYPE_SRC_ACK_ENTRIES,\n\n\t \n\tIPA_RESOURCE_TYPE_DST_DATA_SECTORS\t\t= 0,\n\tIPA_RESOURCE_TYPE_DST_DATA_SECTOR_LISTS,\n\tIPA_RESOURCE_TYPE_DST_DPS_DMARS,\n};\n\n \nenum ipa_rsrc_group_id {\n\t \n\tIPA_RSRC_GROUP_SRC_UL\t\t= 0,\n\tIPA_RSRC_GROUP_SRC_DL,\n\tIPA_RSRC_GROUP_SRC_DIAG,\n\tIPA_RSRC_GROUP_SRC_DMA,\n\tIPA_RSRC_GROUP_SRC_UNUSED,\n\tIPA_RSRC_GROUP_SRC_UC_RX_Q,\n\tIPA_RSRC_GROUP_SRC_COUNT,\t \n\n\t \n\tIPA_RSRC_GROUP_DST_UL\t\t= 0,\n\tIPA_RSRC_GROUP_DST_DL,\n\tIPA_RSRC_GROUP_DST_DIAG_DPL,\n\tIPA_RSRC_GROUP_DST_DMA,\n\tIPA_RSRC_GROUP_DST_Q6ZIP_GENERAL,\n\tIPA_RSRC_GROUP_DST_Q6ZIP_ENGINE,\n\tIPA_RSRC_GROUP_DST_COUNT,\t \n};\n\n \nstatic const struct ipa_qsb_data ipa_qsb_data[] = {\n\t[IPA_QSB_MASTER_DDR] = {\n\t\t.max_writes\t= 8,\n\t\t.max_reads\t= 8,\n\t},\n\t[IPA_QSB_MASTER_PCIE] = {\n\t\t.max_writes\t= 2,\n\t\t.max_reads\t= 8,\n\t},\n};\n\n \nstatic const struct ipa_gsi_endpoint_data ipa_gsi_endpoint_data[] = {\n\t[IPA_ENDPOINT_AP_COMMAND_TX] = {\n\t\t.ee_id\t\t= GSI_EE_AP,\n\t\t.channel_id\t= 6,\n\t\t.endpoint_id\t= 22,\n\t\t.toward_ipa\t= true,\n\t\t.channel = {\n\t\t\t.tre_count\t= 256,\n\t\t\t.event_count\t= 256,\n\t\t\t.tlv_count\t= 18,\n\t\t},\n\t\t.endpoint = {\n\t\t\t.config = {\n\t\t\t\t.resource_group\t= IPA_RSRC_GROUP_SRC_UL,\n\t\t\t\t.dma_mode\t= true,\n\t\t\t\t.dma_endpoint\t= IPA_ENDPOINT_AP_LAN_RX,\n\t\t\t\t.tx = {\n\t\t\t\t\t.seq_type = IPA_SEQ_DMA,\n\t\t\t\t},\n\t\t\t},\n\t\t},\n\t},\n\t[IPA_ENDPOINT_AP_LAN_RX] = {\n\t\t.ee_id\t\t= GSI_EE_AP,\n\t\t.channel_id\t= 7,\n\t\t.endpoint_id\t= 15,\n\t\t.toward_ipa\t= false,\n\t\t.channel = {\n\t\t\t.tre_count\t= 256,\n\t\t\t.event_count\t= 256,\n\t\t\t.tlv_count\t= 8,\n\t\t},\n\t\t.endpoint = {\n\t\t\t.config = {\n\t\t\t\t.resource_group\t= IPA_RSRC_GROUP_SRC_UL,\n\t\t\t\t.aggregation\t= true,\n\t\t\t\t.status_enable\t= true,\n\t\t\t\t.rx = {\n\t\t\t\t\t.buffer_size\t= 8192,\n\t\t\t\t\t.pad_align\t= ilog2(sizeof(u32)),\n\t\t\t\t\t.aggr_time_limit = 500,\n\t\t\t\t},\n\t\t\t},\n\t\t},\n\t},\n\t[IPA_ENDPOINT_AP_MODEM_TX] = {\n\t\t.ee_id\t\t= GSI_EE_AP,\n\t\t.channel_id\t= 5,\n\t\t.endpoint_id\t= 3,\n\t\t.toward_ipa\t= true,\n\t\t.channel = {\n\t\t\t.tre_count\t= 512,\n\t\t\t.event_count\t= 512,\n\t\t\t.tlv_count\t= 16,\n\t\t},\n\t\t.endpoint = {\n\t\t\t.filter_support\t= true,\n\t\t\t.config = {\n\t\t\t\t.resource_group\t= IPA_RSRC_GROUP_SRC_UL,\n\t\t\t\t.checksum\t= true,\n\t\t\t\t.qmap\t\t= true,\n\t\t\t\t.status_enable\t= true,\n\t\t\t\t.tx = {\n\t\t\t\t\t.seq_type = IPA_SEQ_2_PASS_SKIP_LAST_UC,\n\t\t\t\t\t.status_endpoint =\n\t\t\t\t\t\tIPA_ENDPOINT_MODEM_AP_RX,\n\t\t\t\t},\n\t\t\t},\n\t\t},\n\t},\n\t[IPA_ENDPOINT_AP_MODEM_RX] = {\n\t\t.ee_id\t\t= GSI_EE_AP,\n\t\t.channel_id\t= 8,\n\t\t.endpoint_id\t= 16,\n\t\t.toward_ipa\t= false,\n\t\t.channel = {\n\t\t\t.tre_count\t= 256,\n\t\t\t.event_count\t= 256,\n\t\t\t.tlv_count\t= 8,\n\t\t},\n\t\t.endpoint = {\n\t\t\t.config = {\n\t\t\t\t.resource_group\t= IPA_RSRC_GROUP_DST_DL,\n\t\t\t\t.checksum\t= true,\n\t\t\t\t.qmap\t\t= true,\n\t\t\t\t.aggregation\t= true,\n\t\t\t\t.rx = {\n\t\t\t\t\t.buffer_size\t= 8192,\n\t\t\t\t\t.aggr_time_limit = 500,\n\t\t\t\t\t.aggr_close_eof\t= true,\n\t\t\t\t},\n\t\t\t},\n\t\t},\n\t},\n\t[IPA_ENDPOINT_MODEM_LAN_TX] = {\n\t\t.ee_id\t\t= GSI_EE_MODEM,\n\t\t.channel_id\t= 4,\n\t\t.endpoint_id\t= 9,\n\t\t.toward_ipa\t= true,\n\t\t.endpoint = {\n\t\t\t.filter_support\t= true,\n\t\t},\n\t},\n\t[IPA_ENDPOINT_MODEM_AP_TX] = {\n\t\t.ee_id\t\t= GSI_EE_MODEM,\n\t\t.channel_id\t= 0,\n\t\t.endpoint_id\t= 5,\n\t\t.toward_ipa\t= true,\n\t\t.endpoint = {\n\t\t\t.filter_support\t= true,\n\t\t},\n\t},\n\t[IPA_ENDPOINT_MODEM_AP_RX] = {\n\t\t.ee_id\t\t= GSI_EE_MODEM,\n\t\t.channel_id\t= 5,\n\t\t.endpoint_id\t= 18,\n\t\t.toward_ipa\t= false,\n\t},\n};\n\n \nstatic const struct ipa_resource ipa_resource_src[] = {\n\t[IPA_RESOURCE_TYPE_SRC_PKT_CONTEXTS] = {\n\t\t.limits[IPA_RSRC_GROUP_SRC_UL] = {\n\t\t\t.min = 3,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DL] = {\n\t\t\t.min = 3,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DIAG] = {\n\t\t\t.min = 1,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DMA] = {\n\t\t\t.min = 1,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_UC_RX_Q] = {\n\t\t\t.min = 2,\t.max = 255,\n\t\t},\n\t},\n\t[IPA_RESOURCE_TYPE_SRC_HDR_SECTORS] = {\n\t\t.limits[IPA_RSRC_GROUP_SRC_UL] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DL] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DIAG] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DMA] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_UC_RX_Q] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t},\n\t[IPA_RESOURCE_TYPE_SRC_HDRI1_BUFFER] = {\n\t\t.limits[IPA_RSRC_GROUP_SRC_UL] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DL] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DIAG] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DMA] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_UC_RX_Q] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t},\n\t[IPA_RESOURCE_TYPE_SRC_DESCRIPTOR_LISTS] = {\n\t\t.limits[IPA_RSRC_GROUP_SRC_UL] = {\n\t\t\t.min = 14,\t.max = 14,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DL] = {\n\t\t\t.min = 16,\t.max = 16,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DIAG] = {\n\t\t\t.min = 5,\t.max = 5,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DMA] = {\n\t\t\t.min = 5,\t.max = 5,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_UC_RX_Q] = {\n\t\t\t.min = 8,\t.max = 8,\n\t\t},\n\t},\n\t[IPA_RESOURCE_TYPE_SRC_DESCRIPTOR_BUFF] = {\n\t\t.limits[IPA_RSRC_GROUP_SRC_UL] = {\n\t\t\t.min = 19,\t.max = 19,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DL] = {\n\t\t\t.min = 26,\t.max = 26,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DIAG] = {\n\t\t\t.min = 5,\t.max = 5,\t \n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DMA] = {\n\t\t\t.min = 5,\t.max = 5,\t \n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_UC_RX_Q] = {\n\t\t\t.min = 8,\t.max = 8,\n\t\t},\n\t},\n\t[IPA_RESOURCE_TYPE_SRC_HDRI2_BUFFERS] = {\n\t\t.limits[IPA_RSRC_GROUP_SRC_UL] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DL] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DIAG] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DMA] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_UC_RX_Q] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t},\n\t[IPA_RESOURCE_TYPE_SRC_HPS_DMARS] = {\n\t\t.limits[IPA_RSRC_GROUP_SRC_UL] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DL] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DIAG] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DMA] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_UC_RX_Q] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t},\n\t[IPA_RESOURCE_TYPE_SRC_ACK_ENTRIES] = {\n\t\t.limits[IPA_RSRC_GROUP_SRC_UL] = {\n\t\t\t.min = 19,\t.max = 19,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DL] = {\n\t\t\t.min = 26,\t.max = 26,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DIAG] = {\n\t\t\t.min = 5,\t.max = 5,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DMA] = {\n\t\t\t.min = 5,\t.max = 5,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_UC_RX_Q] = {\n\t\t\t.min = 8,\t.max = 8,\n\t\t},\n\t},\n};\n\n \nstatic const struct ipa_resource ipa_resource_dst[] = {\n\t[IPA_RESOURCE_TYPE_DST_DATA_SECTORS] = {\n\t\t.limits[IPA_RSRC_GROUP_DST_UL] = {\n\t\t\t.min = 3,\t.max = 3,\t \n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_DST_DL] = {\n\t\t\t.min = 3,\t.max = 3,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_DST_DIAG_DPL] = {\n\t\t\t.min = 1,\t.max = 1,\t \n\t\t},\n\t\t \n\t\t.limits[IPA_RSRC_GROUP_DST_Q6ZIP_GENERAL] = {\n\t\t\t.min = 3,\t.max = 3,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_DST_Q6ZIP_ENGINE] = {\n\t\t\t.min = 3,\t.max = 3,\n\t\t},\n\t},\n\t[IPA_RESOURCE_TYPE_DST_DATA_SECTOR_LISTS] = {\n\t\t.limits[IPA_RSRC_GROUP_DST_UL] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_DST_DL] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_DST_DIAG_DPL] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_DST_DMA] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_DST_Q6ZIP_GENERAL] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_DST_Q6ZIP_ENGINE] = {\n\t\t\t.min = 0,\t.max = 255,\n\t\t},\n\t},\n\t[IPA_RESOURCE_TYPE_DST_DPS_DMARS] = {\n\t\t.limits[IPA_RSRC_GROUP_DST_UL] = {\n\t\t\t.min = 1,\t.max = 1,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_DST_DL] = {\n\t\t\t.min = 1,\t.max = 1,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_DST_DIAG_DPL] = {\n\t\t\t.min = 1,\t.max = 1,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_DST_DMA] = {\n\t\t\t.min = 1,\t.max = 1,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_DST_Q6ZIP_GENERAL] = {\n\t\t\t.min = 1,\t.max = 1,\n\t\t},\n\t},\n};\n\n \nstatic const struct ipa_resource_data ipa_resource_data = {\n\t.rsrc_group_src_count\t= IPA_RSRC_GROUP_SRC_COUNT,\n\t.rsrc_group_dst_count\t= IPA_RSRC_GROUP_DST_COUNT,\n\t.resource_src_count\t= ARRAY_SIZE(ipa_resource_src),\n\t.resource_src\t\t= ipa_resource_src,\n\t.resource_dst_count\t= ARRAY_SIZE(ipa_resource_dst),\n\t.resource_dst\t\t= ipa_resource_dst,\n};\n\n \nstatic const struct ipa_mem ipa_mem_local_data[] = {\n\t{\n\t\t.id\t\t= IPA_MEM_UC_SHARED,\n\t\t.offset\t\t= 0x0000,\n\t\t.size\t\t= 0x0080,\n\t\t.canary_count\t= 0,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_UC_INFO,\n\t\t.offset\t\t= 0x0080,\n\t\t.size\t\t= 0x0200,\n\t\t.canary_count\t= 0,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_V4_FILTER_HASHED,\n\t\t.offset\t\t= 0x0288,\n\t\t.size\t\t= 0x0078,\n\t\t.canary_count\t= 2,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_V4_FILTER,\n\t\t.offset\t\t= 0x0308,\n\t\t.size\t\t= 0x0078,\n\t\t.canary_count\t= 2,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_V6_FILTER_HASHED,\n\t\t.offset\t\t= 0x0388,\n\t\t.size\t\t= 0x0078,\n\t\t.canary_count\t= 2,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_V6_FILTER,\n\t\t.offset\t\t= 0x0408,\n\t\t.size\t\t= 0x0078,\n\t\t.canary_count\t= 2,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_V4_ROUTE_HASHED,\n\t\t.offset\t\t= 0x0488,\n\t\t.size\t\t= 0x0078,\n\t\t.canary_count\t= 2,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_V4_ROUTE,\n\t\t.offset\t\t= 0x0508,\n\t\t.size\t\t= 0x0078,\n\t\t.canary_count\t= 2,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_V6_ROUTE_HASHED,\n\t\t.offset\t\t= 0x0588,\n\t\t.size\t\t= 0x0078,\n\t\t.canary_count\t= 2,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_V6_ROUTE,\n\t\t.offset\t\t= 0x0608,\n\t\t.size\t\t= 0x0078,\n\t\t.canary_count\t= 2,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_MODEM_HEADER,\n\t\t.offset\t\t= 0x0688,\n\t\t.size\t\t= 0x0140,\n\t\t.canary_count\t= 2,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_MODEM_PROC_CTX,\n\t\t.offset\t\t= 0x07d0,\n\t\t.size\t\t= 0x0200,\n\t\t.canary_count\t= 2,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_AP_PROC_CTX,\n\t\t.offset\t\t= 0x09d0,\n\t\t.size\t\t= 0x0200,\n\t\t.canary_count\t= 0,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_MODEM,\n\t\t.offset\t\t= 0x0bd8,\n\t\t.size\t\t= 0x1424,\n\t\t.canary_count\t= 0,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_END_MARKER,\n\t\t.offset\t\t= 0x2000,\n\t\t.size\t\t= 0,\n\t\t.canary_count\t= 1,\n\t},\n};\n\n \nstatic const struct ipa_mem_data ipa_mem_data = {\n\t.local_count\t= ARRAY_SIZE(ipa_mem_local_data),\n\t.local\t\t= ipa_mem_local_data,\n\t.imem_addr\t= 0x146bd000,\n\t.imem_size\t= 0x00002000,\n\t.smem_id\t= 497,\n\t.smem_size\t= 0x00002000,\n};\n\n \nstatic const struct ipa_interconnect_data ipa_interconnect_data[] = {\n\t{\n\t\t.name\t\t\t= \"memory\",\n\t\t.peak_bandwidth\t\t= 640000,\t \n\t\t.average_bandwidth\t= 80000,\t \n\t},\n\t{\n\t\t.name\t\t\t= \"imem\",\n\t\t.peak_bandwidth\t\t= 640000,\t \n\t\t.average_bandwidth\t= 80000,\t \n\t},\n\t \n\t{\n\t\t.name\t\t\t= \"config\",\n\t\t.peak_bandwidth\t\t= 80000,\t \n\t\t.average_bandwidth\t= 0,\t\t \n\t},\n};\n\n \nstatic const struct ipa_power_data ipa_power_data = {\n\t.core_clock_rate\t= 16 * 1000 * 1000,\t \n\t.interconnect_count\t= ARRAY_SIZE(ipa_interconnect_data),\n\t.interconnect_data\t= ipa_interconnect_data,\n};\n\n \nconst struct ipa_data ipa_data_v3_1 = {\n\t.version\t\t= IPA_VERSION_3_1,\n\t.backward_compat\t= BIT(BCR_CMDQ_L_LACK_ONE_ENTRY),\n\t.qsb_count\t\t= ARRAY_SIZE(ipa_qsb_data),\n\t.qsb_data\t\t= ipa_qsb_data,\n\t.modem_route_count      = 8,\n\t.endpoint_count\t\t= ARRAY_SIZE(ipa_gsi_endpoint_data),\n\t.endpoint_data\t\t= ipa_gsi_endpoint_data,\n\t.resource_data\t\t= &ipa_resource_data,\n\t.mem_data\t\t= &ipa_mem_data,\n\t.power_data\t\t= &ipa_power_data,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}