{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480589678405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480589678411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 10:54:38 2016 " "Processing started: Thu Dec 01 10:54:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480589678411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480589678411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex10 -c ex10_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex10 -c ex10_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480589678411 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480589679121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480589679122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veri 17.11.16/spi2dac.v/spi2dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /veri 17.11.16/spi2dac.v/spi2dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2dac " "Found entity 1: spi2dac" {  } { { "../../spi2dac.v/spi2dac.v" "" { Text "D:/VERI 17.11.16/spi2dac.v/spi2dac.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480589687863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480589687863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_5000.v 1 1 " "Found 1 design units, including 1 entities, in source file div_5000.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_5000 " "Found entity 1: div_5000" {  } { { "div_5000.v" "" { Text "D:/VERI 17.11.16/Part 3/ex10/div_5000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480589687875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480589687875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex10_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex10_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex10_top " "Found entity 1: ex10_top" {  } { { "ex10_top.v" "" { Text "D:/VERI 17.11.16/Part 3/ex10/ex10_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480589687886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480589687886 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex10_top.v(17) " "Verilog HDL Instantiation warning at ex10_top.v(17): instance has no name" {  } { { "ex10_top.v" "" { Text "D:/VERI 17.11.16/Part 3/ex10/ex10_top.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480589687888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex10_top.v(26) " "Verilog HDL Instantiation warning at ex10_top.v(26): instance has no name" {  } { { "ex10_top.v" "" { Text "D:/VERI 17.11.16/Part 3/ex10/ex10_top.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480589687888 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex10_top " "Elaborating entity \"ex10_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480589688004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_5000 div_5000:comb_3 " "Elaborating entity \"div_5000\" for hierarchy \"div_5000:comb_3\"" {  } { { "ex10_top.v" "comb_3" { Text "D:/VERI 17.11.16/Part 3/ex10/ex10_top.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480589688056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2dac spi2dac:comb_4 " "Elaborating entity \"spi2dac\" for hierarchy \"spi2dac:comb_4\"" {  } { { "ex10_top.v" "comb_4" { Text "D:/VERI 17.11.16/Part 3/ex10/ex10_top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480589688073 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clktick_16 DAC_LD " "Net \"clktick_16\", which fans out to \"DAC_LD\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "div_5000:comb_3\|clockout " "Net is fed by \"div_5000:comb_3\|clockout\"" {  } { { "div_5000.v" "clockout" { Text "D:/VERI 17.11.16/Part 3/ex10/div_5000.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1480589688512 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "spi2dac:comb_4\|dac_ld " "Net is fed by \"spi2dac:comb_4\|dac_ld\"" {  } { { "../../spi2dac.v/spi2dac.v" "dac_ld" { Text "D:/VERI 17.11.16/spi2dac.v/spi2dac.v" 17 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1480589688512 ""}  } { { "ex10_top.v" "clktick_16" { Text "D:/VERI 17.11.16/Part 3/ex10/ex10_top.v" 12 -1 0 } } { "ex10_top.v" "DAC_LD" { Text "D:/VERI 17.11.16/Part 3/ex10/ex10_top.v" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1480589688512 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "834 " "Peak virtual memory: 834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480589688828 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 01 10:54:48 2016 " "Processing ended: Thu Dec 01 10:54:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480589688828 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480589688828 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480589688828 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480589688828 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480589689536 ""}
