<!DOCTYPE html PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN' 'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'>
<html xmlns='http://www.w3.org/1999/xhtml'>
<head>
<title>sysdeps/powerpc/powerpc32/cell/memcpy.S</title>
<meta name='robots' content='noindex,nofollow' />
<meta name='generator' content='GLOBAL-6.6.12' />
<meta http-equiv='Content-Style-Type' content='text/css' />
<link rel='stylesheet' type='text/css' href='../style.css' />
</head>
<body>
<a id='TOP' name='TOP'></a><h2 class='header'><a href='../mains.html'>root</a>/<a href='../files/18977.html'>sysdeps</a>/<a href='../files/19149.html'>powerpc</a>/<a href='../files/19157.html'>powerpc32</a>/<a href='../files/19162.html'>cell</a>/memcpy.S</h2>
<em class='comment'>/* [&lt;][&gt;][^][v][top]<a href='#BOTTOM'>[bottom]</a><a href='../mains.html'>[index]</a><a href='../help.html'>[help]</a> */</em>
<hr />
<pre>
<a id='L1' name='L1'></a>   1 <em class='comment'>/* Optimized memcpy implementation for CELL BE PowerPC.</em>
<a id='L2' name='L2'></a>   2 <em class='comment'>   Copyright (C) 2010-2022 Free Software Foundation, Inc.</em>
<a id='L3' name='L3'></a>   3 <em class='comment'>   This file is part of the GNU C Library.</em>
<a id='L4' name='L4'></a>   4 <em class='comment'></em>
<a id='L5' name='L5'></a>   5 <em class='comment'>   The GNU C Library is free software; you can redistribute it and/or</em>
<a id='L6' name='L6'></a>   6 <em class='comment'>   modify it under the terms of the GNU Lesser General Public</em>
<a id='L7' name='L7'></a>   7 <em class='comment'>   License as published by the Free Software Foundation; either</em>
<a id='L8' name='L8'></a>   8 <em class='comment'>   version 2.1 of the License, or (at your option) any later version.</em>
<a id='L9' name='L9'></a>   9 <em class='comment'></em>
<a id='L10' name='L10'></a>  10 <em class='comment'>   The GNU C Library is distributed in the hope that it will be useful,</em>
<a id='L11' name='L11'></a>  11 <em class='comment'>   but WITHOUT ANY WARRANTY; without even the implied warranty of</em>
<a id='L12' name='L12'></a>  12 <em class='comment'>   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</em>
<a id='L13' name='L13'></a>  13 <em class='comment'>   Lesser General Public License for more details.</em>
<a id='L14' name='L14'></a>  14 <em class='comment'></em>
<a id='L15' name='L15'></a>  15 <em class='comment'>   You should have received a copy of the GNU Lesser General Public</em>
<a id='L16' name='L16'></a>  16 <em class='comment'>   License along with the GNU C Library; if not, see</em>
<a id='L17' name='L17'></a>  17 <em class='comment'>   &lt;https://www.gnu.org/licenses/&gt;.  */</em>
<a id='L18' name='L18'></a>  18 
<a id='L19' name='L19'></a>  19 <em class='sharp'>#include</em> &lt;<a href='../I/5967.html'>sysdep.h</a>&gt;
<a id='L20' name='L20'></a>  20 
<a id='L21' name='L21'></a>  21 <em class='sharp'>#define</em> PREFETCH_AHEAD 6    <em class='comment'>/* no cache lines SRC prefetching ahead  */</em>
<a id='L22' name='L22'></a>  22 <em class='sharp'>#define</em> ZERO_AHEAD 4        <em class='comment'>/* no cache lines DST zeroing ahead  */</em>
<a id='L23' name='L23'></a>  23 
<a id='L24' name='L24'></a>  24 <em class='comment'>/* memcpy routine optimized for CELL-BE-PPC v2.0</em>
<a id='L25' name='L25'></a>  25 <em class='comment'> *</em>
<a id='L26' name='L26'></a>  26 <em class='comment'> * The CELL PPC core has 1 integer unit and 1 load/store unit</em>
<a id='L27' name='L27'></a>  27 <em class='comment'> * CELL:</em>
<a id='L28' name='L28'></a>  28 <em class='comment'> * 1st level data cache = 32K</em>
<a id='L29' name='L29'></a>  29 <em class='comment'> * 2nd level data cache = 512K</em>
<a id='L30' name='L30'></a>  30 <em class='comment'> * 3rd level data cache = 0K</em>
<a id='L31' name='L31'></a>  31 <em class='comment'> * With 3.2 GHz clockrate the latency to 2nd level cache is &gt;36 clocks,</em>
<a id='L32' name='L32'></a>  32 <em class='comment'> * latency to memory is &gt;400 clocks</em>
<a id='L33' name='L33'></a>  33 <em class='comment'> * To improve copy performance we need to prefetch source data</em>
<a id='L34' name='L34'></a>  34 <em class='comment'> * far ahead to hide this latency</em>
<a id='L35' name='L35'></a>  35 <em class='comment'> * For best performance instruction forms ending in "." like "andi."</em>
<a id='L36' name='L36'></a>  36 <em class='comment'> * should be avoided as the are implemented in microcode on CELL.</em>
<a id='L37' name='L37'></a>  37 <em class='comment'> * The below code is loop unrolled for the CELL cache line of 128 bytes</em>
<a id='L38' name='L38'></a>  38 <em class='comment'> */</em>
<a id='L39' name='L39'></a>  39 
<a id='L40' name='L40'></a>  40 .align  7
<a id='L41' name='L41'></a>  41 
<a id='L42' name='L42'></a>  42 EALIGN (memcpy, 5, 0)
<a id='L43' name='L43'></a>  43     CALL_MCOUNT
<a id='L44' name='L44'></a>  44 
<a id='L45' name='L45'></a>  45     dcbt    0,r4        <em class='comment'>/* Prefetch ONE SRC cacheline  */</em>
<a id='L46' name='L46'></a>  46     cmplwi  cr1,r5,16   <em class='comment'>/* is size &lt; 16 ?  */</em>
<a id='L47' name='L47'></a>  47     mr  r6,r3
<a id='L48' name='L48'></a>  48     blt+    cr1,.Lshortcopy
<a id='L49' name='L49'></a>  49 
<a id='L50' name='L50'></a>  50 .Lbigcopy:
<a id='L51' name='L51'></a>  51     neg r8,r3       <em class='comment'>/* LS 3 bits = # bytes to 8-byte dest bdry  */</em>
<a id='L52' name='L52'></a>  52     clrlwi  r8,r8,32-4  <em class='comment'>/* align to 16byte boundary  */</em>
<a id='L53' name='L53'></a>  53     sub     r7,r4,r3
<a id='L54' name='L54'></a>  54     cmplwi  cr0,r8,0
<a id='L55' name='L55'></a>  55     beq+    .Ldst_aligned
<a id='L56' name='L56'></a>  56 
<a id='L57' name='L57'></a>  57 .Ldst_unaligned:
<a id='L58' name='L58'></a>  58     mtcrf   0x01,r8     <em class='comment'>/* put #bytes to boundary into cr7  */</em>
<a id='L59' name='L59'></a>  59     subf    r5,r8,r5
<a id='L60' name='L60'></a>  60 
<a id='L61' name='L61'></a>  61     bf  cr7*4+3,1f
<a id='L62' name='L62'></a>  62     lbzx    r0,r7,r6    <em class='comment'>/* copy 1 byte  */</em>
<a id='L63' name='L63'></a>  63     stb r0,0(r6)
<a id='L64' name='L64'></a>  64     addi    r6,r6,1
<a id='L65' name='L65'></a>  65 1:  bf  cr7*4+2,2f
<a id='L66' name='L66'></a>  66     lhzx    r0,r7,r6    <em class='comment'>/* copy 2 byte  */</em>
<a id='L67' name='L67'></a>  67     sth r0,0(r6)
<a id='L68' name='L68'></a>  68     addi    r6,r6,2
<a id='L69' name='L69'></a>  69 2:  bf  cr7*4+1,4f
<a id='L70' name='L70'></a>  70     lwzx    r0,r7,r6    <em class='comment'>/* copy 4 byte  */</em>
<a id='L71' name='L71'></a>  71     stw r0,0(r6)
<a id='L72' name='L72'></a>  72     addi    r6,r6,4
<a id='L73' name='L73'></a>  73 4:  bf  cr7*4+0,8f
<a id='L74' name='L74'></a>  74     lfdx    fp9,r7,r6   <em class='comment'>/* copy 8 byte  */</em>
<a id='L75' name='L75'></a>  75     stfd    fp9,0(r6)
<a id='L76' name='L76'></a>  76     addi    r6,r6,8
<a id='L77' name='L77'></a>  77 8:
<a id='L78' name='L78'></a>  78     add r4,r7,r6
<a id='L79' name='L79'></a>  79 
<a id='L80' name='L80'></a>  80 .Ldst_aligned:
<a id='L81' name='L81'></a>  81 
<a id='L82' name='L82'></a>  82     cmpwi   cr5,r5,128-1
<a id='L83' name='L83'></a>  83 
<a id='L84' name='L84'></a>  84     neg r7,r6
<a id='L85' name='L85'></a>  85     addi    r6,r6,-8    <em class='comment'>/* prepare for stfdu  */</em>
<a id='L86' name='L86'></a>  86     addi    r4,r4,-8    <em class='comment'>/* prepare for lfdu  */</em>
<a id='L87' name='L87'></a>  87 
<a id='L88' name='L88'></a>  88     clrlwi  r7,r7,32-7  <em class='comment'>/* align to cacheline boundary  */</em>
<a id='L89' name='L89'></a>  89     ble+    cr5,.Llessthancacheline
<a id='L90' name='L90'></a>  90 
<a id='L91' name='L91'></a>  91     cmplwi  cr6,r7,0
<a id='L92' name='L92'></a>  92     subf    r5,r7,r5
<a id='L93' name='L93'></a>  93     srwi    r7,r7,4     <em class='comment'>/* divide size by 16  */</em>
<a id='L94' name='L94'></a>  94     srwi    r10,r5,7    <em class='comment'>/* number of cache lines to copy  */</em>
<a id='L95' name='L95'></a>  95 
<a id='L96' name='L96'></a>  96     cmplwi  r10,0
<a id='L97' name='L97'></a>  97     li  r11,0       <em class='comment'>/* number cachelines to copy with prefetch  */</em>
<a id='L98' name='L98'></a>  98     beq .Lnocacheprefetch
<a id='L99' name='L99'></a>  99 
<a id='L100' name='L100'></a> 100     cmplwi  r10,PREFETCH_AHEAD
<a id='L101' name='L101'></a> 101     li  r12,128+8   <em class='comment'>/* prefetch distance  */</em>
<a id='L102' name='L102'></a> 102     ble .Llessthanmaxprefetch
<a id='L103' name='L103'></a> 103 
<a id='L104' name='L104'></a> 104     subi    r11,r10,PREFETCH_AHEAD
<a id='L105' name='L105'></a> 105     li  r10,PREFETCH_AHEAD
<a id='L106' name='L106'></a> 106 
<a id='L107' name='L107'></a> 107 .Llessthanmaxprefetch:
<a id='L108' name='L108'></a> 108     mtctr   r10
<a id='L109' name='L109'></a> 109 
<a id='L110' name='L110'></a> 110 .LprefetchSRC:
<a id='L111' name='L111'></a> 111     dcbt    r12,r4
<a id='L112' name='L112'></a> 112     addi    r12,r12,128
<a id='L113' name='L113'></a> 113     bdnz    .LprefetchSRC
<a id='L114' name='L114'></a> 114 
<a id='L115' name='L115'></a> 115 .Lnocacheprefetch:
<a id='L116' name='L116'></a> 116     mtctr   r7
<a id='L117' name='L117'></a> 117     cmplwi  cr1,r5,128
<a id='L118' name='L118'></a> 118     clrlwi  r5,r5,32-7
<a id='L119' name='L119'></a> 119     beq cr6,.Lcachelinealigned
<a id='L120' name='L120'></a> 120 
<a id='L121' name='L121'></a> 121 .Laligntocacheline:
<a id='L122' name='L122'></a> 122     lfd fp9,0x08(r4)
<a id='L123' name='L123'></a> 123     lfdu    fp10,0x10(r4)
<a id='L124' name='L124'></a> 124     stfd    fp9,0x08(r6)
<a id='L125' name='L125'></a> 125     stfdu   fp10,0x10(r6)
<a id='L126' name='L126'></a> 126     bdnz    .Laligntocacheline
<a id='L127' name='L127'></a> 127 
<a id='L128' name='L128'></a> 128 
<a id='L129' name='L129'></a> 129 .Lcachelinealigned:     <em class='comment'>/* copy while cache lines  */</em>
<a id='L130' name='L130'></a> 130 
<a id='L131' name='L131'></a> 131     blt-    cr1,.Llessthancacheline <em class='comment'>/* size &lt;128  */</em>
<a id='L132' name='L132'></a> 132 
<a id='L133' name='L133'></a> 133 .Louterloop:
<a id='L134' name='L134'></a> 134     cmpwi   r11,0
<a id='L135' name='L135'></a> 135     mtctr   r11
<a id='L136' name='L136'></a> 136     beq-    .Lendloop
<a id='L137' name='L137'></a> 137 
<a id='L138' name='L138'></a> 138     li  r11,128*ZERO_AHEAD +8   <em class='comment'>/* DCBZ dist  */</em>
<a id='L139' name='L139'></a> 139 
<a id='L140' name='L140'></a> 140 .align  4
<a id='L141' name='L141'></a> 141     <em class='comment'>/* Copy whole cachelines, optimized by prefetching SRC cacheline  */</em>
<a id='L142' name='L142'></a> 142 .Lloop:             <em class='comment'>/* Copy aligned body  */</em>
<a id='L143' name='L143'></a> 143     dcbt    r12,r4      <em class='comment'>/* PREFETCH SOURCE some cache lines ahead  */</em>
<a id='L144' name='L144'></a> 144     lfd fp9, 0x08(r4)
<a id='L145' name='L145'></a> 145     dcbz    r11,r6
<a id='L146' name='L146'></a> 146     lfd fp10, 0x10(r4)  <em class='comment'>/* 4 register stride copy is optimal  */</em>
<a id='L147' name='L147'></a> 147     lfd fp11, 0x18(r4)  <em class='comment'>/* to hide 1st level cache latency.  */</em>
<a id='L148' name='L148'></a> 148     lfd fp12, 0x20(r4)
<a id='L149' name='L149'></a> 149     stfd    fp9, 0x08(r6)
<a id='L150' name='L150'></a> 150     stfd    fp10, 0x10(r6)
<a id='L151' name='L151'></a> 151     stfd    fp11, 0x18(r6)
<a id='L152' name='L152'></a> 152     stfd    fp12, 0x20(r6)
<a id='L153' name='L153'></a> 153     lfd fp9, 0x28(r4)
<a id='L154' name='L154'></a> 154     lfd fp10, 0x30(r4)
<a id='L155' name='L155'></a> 155     lfd fp11, 0x38(r4)
<a id='L156' name='L156'></a> 156     lfd fp12, 0x40(r4)
<a id='L157' name='L157'></a> 157     stfd    fp9, 0x28(r6)
<a id='L158' name='L158'></a> 158     stfd    fp10, 0x30(r6)
<a id='L159' name='L159'></a> 159     stfd    fp11, 0x38(r6)
<a id='L160' name='L160'></a> 160     stfd    fp12, 0x40(r6)
<a id='L161' name='L161'></a> 161     lfd fp9, 0x48(r4)
<a id='L162' name='L162'></a> 162     lfd fp10, 0x50(r4)
<a id='L163' name='L163'></a> 163     lfd fp11, 0x58(r4)
<a id='L164' name='L164'></a> 164     lfd fp12, 0x60(r4)
<a id='L165' name='L165'></a> 165     stfd    fp9, 0x48(r6)
<a id='L166' name='L166'></a> 166     stfd    fp10, 0x50(r6)
<a id='L167' name='L167'></a> 167     stfd    fp11, 0x58(r6)
<a id='L168' name='L168'></a> 168     stfd    fp12, 0x60(r6)
<a id='L169' name='L169'></a> 169     lfd fp9, 0x68(r4)
<a id='L170' name='L170'></a> 170     lfd fp10, 0x70(r4)
<a id='L171' name='L171'></a> 171     lfd fp11, 0x78(r4)
<a id='L172' name='L172'></a> 172     lfdu    fp12, 0x80(r4)
<a id='L173' name='L173'></a> 173     stfd    fp9, 0x68(r6)
<a id='L174' name='L174'></a> 174     stfd    fp10, 0x70(r6)
<a id='L175' name='L175'></a> 175     stfd    fp11, 0x78(r6)
<a id='L176' name='L176'></a> 176     stfdu   fp12, 0x80(r6)
<a id='L177' name='L177'></a> 177 
<a id='L178' name='L178'></a> 178     bdnz    .Lloop
<a id='L179' name='L179'></a> 179 
<a id='L180' name='L180'></a> 180 .Lendloop:
<a id='L181' name='L181'></a> 181     cmpwi   r10,0
<a id='L182' name='L182'></a> 182     slwi    r10,r10,2   <em class='comment'>/* adjust from 128 to 32 byte stride  */</em>
<a id='L183' name='L183'></a> 183     beq-    .Lendloop2
<a id='L184' name='L184'></a> 184     mtctr   r10
<a id='L185' name='L185'></a> 185 
<a id='L186' name='L186'></a> 186 .Lloop2:            <em class='comment'>/* Copy aligned body  */</em>
<a id='L187' name='L187'></a> 187     lfd fp9, 0x08(r4)
<a id='L188' name='L188'></a> 188     lfd fp10, 0x10(r4)
<a id='L189' name='L189'></a> 189     lfd fp11, 0x18(r4)
<a id='L190' name='L190'></a> 190     lfdu    fp12, 0x20(r4)
<a id='L191' name='L191'></a> 191     stfd    fp9, 0x08(r6)
<a id='L192' name='L192'></a> 192     stfd    fp10, 0x10(r6)
<a id='L193' name='L193'></a> 193     stfd    fp11, 0x18(r6)
<a id='L194' name='L194'></a> 194     stfdu   fp12, 0x20(r6)
<a id='L195' name='L195'></a> 195 
<a id='L196' name='L196'></a> 196     bdnz    .Lloop2
<a id='L197' name='L197'></a> 197 .Lendloop2:
<a id='L198' name='L198'></a> 198 
<a id='L199' name='L199'></a> 199 .Llessthancacheline:        <em class='comment'>/* less than cache to do ?  */</em>
<a id='L200' name='L200'></a> 200     cmplwi  cr0,r5,16
<a id='L201' name='L201'></a> 201     srwi    r7,r5,4     <em class='comment'>/* divide size by 16  */</em>
<a id='L202' name='L202'></a> 202     blt-    .Ldo_lt16
<a id='L203' name='L203'></a> 203     mtctr   r7
<a id='L204' name='L204'></a> 204 
<a id='L205' name='L205'></a> 205 .Lcopy_remaining:
<a id='L206' name='L206'></a> 206     lfd fp9,0x08(r4)
<a id='L207' name='L207'></a> 207     lfdu    fp10,0x10(r4)
<a id='L208' name='L208'></a> 208     stfd    fp9,0x08(r6)
<a id='L209' name='L209'></a> 209     stfdu   fp10,0x10(r6)
<a id='L210' name='L210'></a> 210     bdnz    .Lcopy_remaining
<a id='L211' name='L211'></a> 211 
<a id='L212' name='L212'></a> 212 .Ldo_lt16:          <em class='comment'>/* less than 16 ?  */</em>
<a id='L213' name='L213'></a> 213     cmplwi  cr0,r5,0    <em class='comment'>/* copy remaining bytes (0-15)  */</em>
<a id='L214' name='L214'></a> 214     beqlr+          <em class='comment'>/* no rest to copy  */</em>
<a id='L215' name='L215'></a> 215     addi    r4,r4,8
<a id='L216' name='L216'></a> 216     addi    r6,r6,8
<a id='L217' name='L217'></a> 217 
<a id='L218' name='L218'></a> 218 .Lshortcopy:            <em class='comment'>/* SIMPLE COPY to handle size =&lt; 15 bytes  */</em>
<a id='L219' name='L219'></a> 219     mtcrf   0x01,r5
<a id='L220' name='L220'></a> 220     sub r7,r4,r6
<a id='L221' name='L221'></a> 221     bf- cr7*4+0,8f
<a id='L222' name='L222'></a> 222     lfdx    fp9,r7,r6   <em class='comment'>/* copy 8 byte  */</em>
<a id='L223' name='L223'></a> 223     stfd    fp9,0(r6)
<a id='L224' name='L224'></a> 224     addi    r6,r6,8
<a id='L225' name='L225'></a> 225 8:
<a id='L226' name='L226'></a> 226     bf  cr7*4+1,4f
<a id='L227' name='L227'></a> 227     lwzx    r0,r7,r6    <em class='comment'>/* copy 4 byte  */</em>
<a id='L228' name='L228'></a> 228     stw r0,0(r6)
<a id='L229' name='L229'></a> 229     addi    r6,r6,4
<a id='L230' name='L230'></a> 230 4:
<a id='L231' name='L231'></a> 231     bf  cr7*4+2,2f
<a id='L232' name='L232'></a> 232     lhzx    r0,r7,r6    <em class='comment'>/* copy 2 byte  */</em>
<a id='L233' name='L233'></a> 233     sth r0,0(r6)
<a id='L234' name='L234'></a> 234     addi    r6,r6,2
<a id='L235' name='L235'></a> 235 2:
<a id='L236' name='L236'></a> 236     bf  cr7*4+3,1f
<a id='L237' name='L237'></a> 237     lbzx    r0,r7,r6    <em class='comment'>/* copy 1 byte  */</em>
<a id='L238' name='L238'></a> 238     stb r0,0(r6)
<a id='L239' name='L239'></a> 239 1:  blr
<a id='L240' name='L240'></a> 240 
<a id='L241' name='L241'></a> 241 END (memcpy)
<a id='L242' name='L242'></a> 242 libc_hidden_builtin_def (memcpy)
</pre>
<hr />
<a id='BOTTOM' name='BOTTOM'></a>
<em class='comment'>/* [&lt;][&gt;][^][v]<a href='#TOP'>[top]</a>[bottom]<a href='../mains.html'>[index]</a><a href='../help.html'>[help]</a> */</em>
</body>
</html>
