{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763785579445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763785579446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 21 23:26:19 2025 " "Processing started: Fri Nov 21 23:26:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763785579446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1763785579446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta step_sequencer -c step_sequencer " "Command: quartus_sta step_sequencer -c step_sequencer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1763785579446 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1763785579525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1763785580122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1763785580122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785580171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785580171 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "step_sequencer.sdc " "Synopsys Design Constraints File file not found: 'step_sequencer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1763785580932 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785580933 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763785580969 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763785580969 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763785580969 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763785580969 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763785580969 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785580969 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name audio_interface:A1\|BPM_counter:B1\|Step audio_interface:A1\|BPM_counter:B1\|Step " "create_clock -period 1.000 -name audio_interface:A1\|BPM_counter:B1\|Step audio_interface:A1\|BPM_counter:B1\|Step" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1763785580974 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " "create_clock -period 1.000 -name audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1763785580974 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1763785580974 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763785580974 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763785581010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763785581010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763785581010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763785581010 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763785581010 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1763785581025 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763785581038 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1763785581043 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1763785581070 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763785581303 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763785581303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -42.216 " "Worst-case setup slack is -42.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.216            -891.678 CLOCK_50  " "  -42.216            -891.678 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.335             -61.663 audio_interface:A1\|BPM_counter:B1\|Step  " "   -4.335             -61.663 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.421            -130.310 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "   -2.421            -130.310 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.111              -4.058 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -1.111              -4.058 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.953               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   26.953               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785581306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.218 " "Worst-case hold slack is 0.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 CLOCK_50  " "    0.218               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "    0.378               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.443               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 audio_interface:A1\|BPM_counter:B1\|Step  " "    0.534               0.000 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.774               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    0.774               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785581344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.083 " "Worst-case recovery slack is -3.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.083             -12.321 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -3.083             -12.321 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.818               0.000 CLOCK_50  " "   15.818               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785581355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.927 " "Worst-case removal slack is 0.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.927               0.000 CLOCK_50  " "    0.927               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.607               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    2.607               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785581364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -35.866 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "   -0.394             -35.866 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.657 audio_interface:A1\|BPM_counter:B1\|Step  " "   -0.394              -9.657 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.052 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -0.394              -2.052 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.858               0.000 CLOCK_50  " "    8.858               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.757               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.757               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785581370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785581370 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785581428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785581428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785581428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785581428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.824 ns " "Worst Case Available Settling Time: 32.824 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785581428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785581428 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763785581428 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1763785581432 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1763785581474 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1763785583619 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763785583892 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763785583892 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763785583892 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763785583892 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763785583892 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763785583901 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763785583975 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763785583975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -43.011 " "Worst-case setup slack is -43.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785583978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785583978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.011            -907.298 CLOCK_50  " "  -43.011            -907.298 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785583978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.393             -63.713 audio_interface:A1\|BPM_counter:B1\|Step  " "   -4.393             -63.713 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785583978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.382            -125.501 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "   -2.382            -125.501 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785583978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.121              -4.043 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -1.121              -4.043 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785583978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.445               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   27.445               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785583978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785583978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.044 " "Worst-case hold slack is 0.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.044               0.000 CLOCK_50  " "    0.044               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "    0.387               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.427               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 audio_interface:A1\|BPM_counter:B1\|Step  " "    0.517               0.000 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    0.737               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785584010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.178 " "Worst-case recovery slack is -3.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.178             -12.701 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -3.178             -12.701 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.998               0.000 CLOCK_50  " "   15.998               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785584019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.844 " "Worst-case removal slack is 0.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.844               0.000 CLOCK_50  " "    0.844               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.718               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    2.718               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785584026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -35.149 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "   -0.394             -35.149 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.532 audio_interface:A1\|BPM_counter:B1\|Step  " "   -0.394              -9.532 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.178 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -0.394              -2.178 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.807               0.000 CLOCK_50  " "    8.807               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.730               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.730               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785584034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785584034 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785584086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785584086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785584086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785584086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.052 ns " "Worst Case Available Settling Time: 33.052 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785584086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785584086 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763785584086 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1763785584089 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1763785584237 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1763785586289 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763785586570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763785586570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763785586570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763785586570 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763785586570 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763785586579 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763785586602 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763785586602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.801 " "Worst-case setup slack is -14.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.801            -340.962 CLOCK_50  " "  -14.801            -340.962 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.302             -30.758 audio_interface:A1\|BPM_counter:B1\|Step  " "   -2.302             -30.758 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.181             -57.391 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "   -1.181             -57.391 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.386              -1.159 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -0.386              -1.159 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.764               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   30.764               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785586607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 CLOCK_50  " "    0.129               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "    0.139               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 audio_interface:A1\|BPM_counter:B1\|Step  " "    0.198               0.000 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.250               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    0.385               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785586631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.399 " "Worst-case recovery slack is -1.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.399              -5.591 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -1.399              -5.591 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.207               0.000 CLOCK_50  " "   17.207               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785586639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.527 " "Worst-case removal slack is 0.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 CLOCK_50  " "    0.527               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.323               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    1.323               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785586646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.081 " "Worst-case minimum pulse width slack is -0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -0.208 audio_interface:A1\|BPM_counter:B1\|Step  " "   -0.081              -0.208 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "    0.016               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    0.147               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.790               0.000 CLOCK_50  " "    8.790               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.876               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.876               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785586652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785586652 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785586715 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785586715 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785586715 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785586715 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.361 ns " "Worst Case Available Settling Time: 35.361 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785586715 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785586715 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763785586715 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1763785586722 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763785587034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763785587034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763785587034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763785587034 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763785587034 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763785587044 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763785587077 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763785587077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.646 " "Worst-case setup slack is -12.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.646            -290.724 CLOCK_50  " "  -12.646            -290.724 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.163             -29.677 audio_interface:A1\|BPM_counter:B1\|Step  " "   -2.163             -29.677 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.031             -48.874 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "   -1.031             -48.874 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.296              -0.861 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -0.296              -0.861 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.956               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   31.956               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785587081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.031 " "Worst-case hold slack is -0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031              -0.043 CLOCK_50  " "   -0.031              -0.043 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "    0.126               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 audio_interface:A1\|BPM_counter:B1\|Step  " "    0.177               0.000 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.231               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    0.343               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785587118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.375 " "Worst-case recovery slack is -1.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.375              -5.495 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -1.375              -5.495 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.495               0.000 CLOCK_50  " "   17.495               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785587125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.455 " "Worst-case removal slack is 0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 CLOCK_50  " "    0.455               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.311               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    1.311               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785587135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.033 " "Worst-case minimum pulse width slack is -0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.033              -0.053 audio_interface:A1\|BPM_counter:B1\|Step  " "   -0.033              -0.053 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "    0.052               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    0.139               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.781               0.000 CLOCK_50  " "    8.781               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.880               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.880               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763785587145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763785587145 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785587210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785587210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785587210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785587210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.803 ns " "Worst Case Available Settling Time: 35.803 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785587210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763785587210 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763785587210 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1763785588617 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1763785588622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5540 " "Peak virtual memory: 5540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763785588741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 21 23:26:28 2025 " "Processing ended: Fri Nov 21 23:26:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763785588741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763785588741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763785588741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1763785588741 ""}
