$date
	Sun Jan 18 12:11:29 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ha_tb $end
$var wire 1 ! s_struct $end
$var wire 1 " s_behav $end
$var wire 1 # s $end
$var wire 1 $ c_struct $end
$var wire 1 % c_behav $end
$var wire 1 & c $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$scope module DUT_behav $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var reg 1 % c_behav $end
$var reg 1 " s_behav $end
$upscope $end
$scope module DUT_dflow $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 & c $end
$var wire 1 # s $end
$upscope $end
$scope module DUT_struct $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 $ c_struct $end
$var wire 1 ! s_struct $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x(
x'
x&
x%
x$
x#
x"
x!
$end
#5
0"
0%
0#
0&
0!
0$
0(
0'
#10
1"
1#
1!
1(
#15
0(
1'
#20
0"
1%
0#
1&
0!
1$
1(
#30
