Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jul 17 03:09:52 2019
| Host         : Victor running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sap_1_control_sets_placed.rpt
| Design       : sap_1
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    95 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    22 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            5 |
| No           | No                    | Yes                    |               7 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              88 |           40 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+-------------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+----------------------+-------------------------+------------------+----------------+
|  n_0_2553_BUFG | U1/sw[13]_0[0]       | U2/memory[0][3]_i_2_n_1 |                2 |              4 |
|  n_0_2553_BUFG | U1/sw[13]_6[0]       | U2/memory[0][3]_i_2_n_1 |                2 |              4 |
|  n_0_2553_BUFG | U1/sw[13]_5[0]       | U2/memory[0][3]_i_2_n_1 |                1 |              4 |
|  n_0_2553_BUFG | U1/sw[13][0]         | U2/memory[0][3]_i_2_n_1 |                2 |              4 |
|  n_0_2553_BUFG | U1/sw[13]_4[0]       | U2/memory[0][3]_i_2_n_1 |                2 |              4 |
|  n_0_2553_BUFG | U1/sw[14][0]         | U2/memory[0][3]_i_2_n_1 |                1 |              4 |
|  n_0_2553_BUFG | U1/sw[14]_0[0]       | U2/memory[0][3]_i_2_n_1 |                1 |              4 |
|  n_0_2553_BUFG | U1/sw[13]_2[0]       | U2/memory[0][3]_i_2_n_1 |                1 |              4 |
|  n_0_2553_BUFG | U1/sw[14]_1[0]       | U2/memory[0][3]_i_2_n_1 |                1 |              4 |
|  n_0_2553_BUFG | U1/E[0]              | U2/memory[0][3]_i_2_n_1 |                1 |              4 |
|  n_0_2553_BUFG | U1/Q_reg[0]_1[0]     | U2/memory[0][3]_i_2_n_1 |                2 |              4 |
|  n_0_2553_BUFG | U1/sw[13]_7[0]       | U2/memory[0][3]_i_2_n_1 |                1 |              4 |
|  n_0_2553_BUFG | U1/Q_reg[0]_2[0]     | U2/memory[0][3]_i_2_n_1 |                1 |              4 |
|  n_0_2553_BUFG | U1/sw[13]_1[0]       | U2/memory[0][3]_i_2_n_1 |                2 |              4 |
|  n_0_2553_BUFG | U1/sw[12][0]         | U2/memory[0][3]_i_2_n_1 |                2 |              4 |
|  n_0_2553_BUFG | U1/sw[13]_3[0]       | U2/memory[0][3]_i_2_n_1 |                1 |              4 |
|  U4/CLK_BUFG   | U4/addr2_reg[3]_1[0] | btnR_IBUF               |                3 |              4 |
|  U4/CLK_BUFG   | U4/E[0]              | btnR_IBUF               |                4 |              4 |
|  U4/CLK_BUFG   | U4/addr2_reg[3]_0[0] | btnR_IBUF               |                4 |              4 |
|  U4/CLK_BUFG   | U4/addr2_reg[0]_1[0] | btnR_IBUF               |                3 |              4 |
|  U4/CLK_BUFG   | U4/addr2_reg[0]_0[0] | btnR_IBUF               |                2 |              4 |
| ~U4/CLK_BUFG   | U4/addr2_reg[2]_0[0] | btnR_IBUF               |                1 |              4 |
| ~U4/CLK_BUFG   |                      | btnR_IBUF               |                4 |              7 |
|  clk_IBUF_BUFG |                      |                         |                5 |             18 |
+----------------+----------------------+-------------------------+------------------+----------------+


