Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Apr 22 14:21:25 2022
| Host         : pc-elec-286 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_synth/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.895ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.150ns  (logic 4.715ns (24.621%)  route 14.435ns (75.379%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 19.978 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=25081, unplaced)     0.584    -1.569    i_ariane/issue_stage_i/i_scoreboard/clk_out1
                         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993    -0.098    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.197 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     0.197    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     0.444 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     1.635    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_0
                         LUT6 (Prop_lut6_I1_O)        0.298     1.933 r  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=48, unplaced)        0.530     2.463    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     2.587 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     3.036    i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     3.160 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     3.637    i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     3.761 f  i_ariane/ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     4.280    i_ariane/issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.404 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     4.896    i_ariane/issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.124     5.020 r  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     5.487    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.611 r  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     6.071    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     6.195 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     6.718    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     6.842 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, unplaced)        0.542     7.384    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I4_O)        0.124     7.508 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523     8.031    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124     8.155 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534     8.689    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124     8.813 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000     8.813    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     9.060 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, unplaced)         0.916     9.976    i_ariane/id_stage_i/operand_a_q[31]_i_20
                         LUT6 (Prop_lut6_I1_O)        0.298    10.274 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, unplaced)         0.449    10.723    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.847 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, unplaced)        0.521    11.368    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    11.492 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, unplaced)         0.449    11.941    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    12.065 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    12.586    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    12.710 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    13.194    i_ariane/id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    13.318 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, unplaced)         0.490    13.808    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    13.932 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    14.392    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    14.516 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    14.976    i_ariane/id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    15.100 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    15.663    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.787 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    16.236    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    16.360 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    16.884    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    17.008 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    17.457    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    17.581 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    17.581    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    24.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    18.688 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    19.448    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    19.539 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=25081, unplaced)     0.439    19.978    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
                         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.531    20.508    
                         clock uncertainty           -0.077    20.431    
                         FDCE (Setup_fdce_C_D)        0.044    20.475    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.475    
                         arrival time                         -17.581    
  -------------------------------------------------------------------
                         slack                                  2.895    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (rising edge-triggered cell FDCE clocked by tck'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.049ns  (logic 4.249ns (84.161%)  route 0.800ns (15.839%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -3.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     2.401 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584     2.985    tck_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.124     3.109 r  td_o_reg_i_2/O
                         net (fo=1, unplaced)         0.584     3.693    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     4.211 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, unplaced)         0.800     5.011    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.731     8.742 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000     8.742    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             19.235ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.773ns (32.589%)  route 1.599ns (67.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 19.978 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=25081, unplaced)     0.584    -1.569    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.091 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, unplaced)         0.752    -0.339    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
                         LUT3 (Prop_lut3_I0_O)        0.295    -0.044 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, unplaced)        0.847     0.803    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
                         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    24.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    18.688 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    19.448    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    19.539 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=25081, unplaced)     0.439    19.978    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
                         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.531    20.508    
                         clock uncertainty           -0.077    20.431    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    20.037    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         20.037    
                         arrival time                          -0.803    
  -------------------------------------------------------------------
                         slack                                 19.235    




