# ğŸ§  HDLBits â€“ Verilog Practice Solutions

This repository contains my **140+ Verilog HDL solutions** from [HDLBits](https://hdlbits.01xz.net/) â€” a platform to learn and practice digital logic and RTL design through hands-on exercises.

Over the past **1.5+ months**, Iâ€™ve been solving problems consistently, covering everything from logic gates to FSMs. This journey helped me sharpen my understanding of **hardware-level design, modular Verilog coding**, and **simulation-ready RTL**.

## ğŸ”§ Topics Covered

- âœ… Logic Gates  
- âœ… Vectors & Bit Manipulations  
- âœ… Combinational Circuits  
- âœ… Multiplexers, Decoders, Encoders  
- âœ… Arithmetic Circuits (Adders, Subtractors)  
- âœ… Sequential Circuits  
- âœ… Flip-Flops, Counters, Shift Registers  
- âœ… FSMs (Moore & Mealy)  
- âœ… Procedural Verilog (`always`, `if`, `case`)  
- âœ… Hierarchical & Modular Design

## ğŸ“Š My HDLBits Stats

ğŸ“ˆ View my live HDLBits profile:  
ğŸ‘‰ https://hdlbits.01xz.net/wiki/Special:VlgStats/805403D6008E21AF

## ğŸ“ Project Structure (Example)
```
HDLBits-Verilog-Solutions/
â”œâ”€â”€ Basics/
â”œâ”€â”€ Gates/
â”œâ”€â”€ Vectors/
â”œâ”€â”€ Combinational/
â”œâ”€â”€ Sequential/
â”œâ”€â”€ FSMs/
â””â”€â”€ Testbenches/ (if available)

```
## ğŸš€ Why This Project?

Completing these problems has helped me:
- Strengthen RTL-level design thinking  
- Improve Verilog coding, debugging & simulation  
- Build a strong foundation for real-world FPGA/ASIC design  
- Practice clean, synthesis-ready and modular hardware design

## ğŸ“¬ Connect With Me

- ğŸ”— LinkedIn: [linkedin.com/in/siddhapura-yash](https://www.linkedin.com/in/siddhapura-yash)  
- ğŸ“§ Email: siddhapurayash09@gmail.com

---

â­ï¸ **If you find this repo helpful, feel free to give it a star!**
