In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transfer Level (RTL) to the Graphical Data System (GDS) using an open source tools "OPenLANE".
![image](https://github.com/user-attachments/assets/bd1a81ba-7746-4daf-8dbb-c4d35a13ed9f)
![image](https://github.com/user-attachments/assets/5e645a0f-1b74-44ae-9168-f44e83b0ba77)
