<h4><strong>Step 1:</strong></h4><div class="answer"> <p>Refer to the circuit diagram in Figure 7.3(a) in the textbook.</p> <p>Trans-conductance parameter for NMOS <img src="images/3657-7-11P-i1.png" /></p> <p>Trans-conductance parameter for PMOS <b><img src="images/3657-7-11P-i2.png" /></b></p> <p>Thermal voltage <img src="images/3657-7-11P-i3.png" /></p> <p>Early voltage for NMOS <img src="images/3657-7-11P-i4.png" /></p> <p>Early voltage for PMOS <img src="images/3657-7-11P-i5.png" /></p> <p>Power supply <img src="images/3657-7-11P-i6.png" /></p> <p>Drain current <img src="images/3657-7-11P-i7.png" /> and</p> <p>Over drive voltage <img src="images/3657-7-11P-i8.png" /></p> <p>Find gate voltage<img src="images/3657-7-11P-i9.png" /> for PMOS.</p> <p> <img src="images/3657-7-11P-i10.png" /> </p> <p>Substitute 0.2 for <img src="images/3657-7-11P-i11.png" />, 1.8 for <img src="images/3657-7-11P-i12.png" /> and <img src="images/3657-7-11P-i13.png" /> for <img src="images/3657-7-11P-i14.png" /> .</p> <p> <img src="images/3657-7-11P-i15.png" /> </p> <p> <img src="images/3657-7-11P-i16.png" /> </p> <p>Thus, gate voltage, <img src="images/3657-7-11P-i17.png" /> is <img src="images/3657-7-11P-i18.png" />.</p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>Write the expression for voltage gain<img src="images/3657-7-11P-i19.png" />.</p> <p> <img src="images/3657-7-11P-i20.png" /> </p> <p>Substitute <img src="images/3657-7-11P-i21.png" /> for <img src="images/3657-7-11P-i22.png" /> , <img src="images/3657-7-11P-i23.png" /> for <img src="images/3657-7-11P-i24.png" /> and <img src="images/3657-7-11P-i25.png" /> for <img src="images/3657-7-11P-i26.png" />.</p> <p> <img src="images/3657-7-11P-i27.png" /> </p> <p> <img src="images/3657-7-11P-i28.png" /> </p> <p>Thus, the value of length for PMOS transistor, <img src="images/3657-7-11P-i29.png" /> is<img src="images/3657-7-11P-i30.png" />.</p> </div><h4><strong>Step 3:</strong></h4><div class="answer"> <p>Write the expression for drain current.</p> <p> <img src="images/3657-7-11P-i31.png" /> </p> <p>Rewrite the equation.</p> <p> <img src="images/3657-7-11P-i32.png" /> </p> <p>Substitute <img src="images/3657-7-11P-i33.png" />for <img src="images/3657-7-11P-i34.png" />, 0.2 for <img src="images/3657-7-11P-i35.png" /> and <img src="images/3657-7-11P-i36.png" /> for <img src="images/3657-7-11P-i37.png" />.</p> <p> <img src="images/3657-7-11P-i38.png" /> </p> <p>Thus, the channel width- length ratio of PMOS transistor<img src="images/3657-7-11P-i39.png" /> is<img src="images/3657-7-11P-i40.png" />.</p> </div><h4><strong>Step 4:</strong></h4><div class="answer"> <p>Find gate voltage<img src="images/3657-7-11P-i41.png" /> for NMOS.</p> <p> <img src="images/3657-7-11P-i42.png" /> </p> <p>Substitute 0.2 for <img src="images/3657-7-11P-i43.png" />, 0 for <img src="images/3657-7-11P-i44.png" /> and <img src="images/3657-7-11P-i45.png" /> for <img src="images/3657-7-11P-i46.png" /> .</p> <p> <img src="images/3657-7-11P-i47.png" /> </p> <p> <img src="images/3657-7-11P-i48.png" /> </p> <p>Thus, gate voltage, <img src="images/3657-7-11P-i49.png" /> is <img src="images/3657-7-11P-i50.png" />.</p> </div><h4><strong>Step 5:</strong></h4><div class="answer"> <p>The voltage gain,<img src="images/3657-7-11P-i51.png" /> expressed as,</p> <p> <img src="images/3657-7-11P-i52.png" /> </p> <p>Substitute <img src="images/3657-7-11P-i53.png" /> for <img src="images/3657-7-11P-i54.png" /> , <img src="images/3657-7-11P-i55.png" /> for <img src="images/3657-7-11P-i56.png" /> and <img src="images/3657-7-11P-i57.png" /> for <img src="images/3657-7-11P-i58.png" />.</p> <p> <img src="images/3657-7-11P-i59.png" /> </p> <p> <img src="images/3657-7-11P-i60.png" /> </p> <p>Thus, the value of length for NMOS transistor, <img src="images/3657-7-11P-i61.png" /> is<img src="images/3657-7-11P-i62.png" />.</p> <p> </div><h4><strong>Step 6:</strong></h4><div class="answer">Write the expression for drain current.</p> <p> <img src="images/3657-7-11P-i63.png" /> </p> <p>Rewrite the expression.</p> <p> <img src="images/3657-7-11P-i64.png" /> </p> <p>Substitute <img src="images/3657-7-11P-i65.png" /> for <img src="images/3657-7-11P-i66.png" /> , 0.2 for <img src="images/3657-7-11P-i67.png" /> and <img src="images/3657-7-11P-i68.png" />for <img src="images/3657-7-11P-i69.png" />.</p> <p> <img src="images/3657-7-11P-i70.png" /> </p> <p>Thus, the channel width- length ratio of NMOS transistor,<img src="images/3657-7-11P-i71.png" /> is<img src="images/3657-7-11P-i72.png" />.</p></div>