// Auto-generated by LibreLane
module spm(
`ifdef USE_POWER_PINS
  inout VPWR,
  inout VGND,
`endif
  input clk,
  input rst,
  input y,
  input[7:0] x,
  output p
);
endmodule
