v {xschem version=3.4.6 file_version=1.2}
G {}
K {type=subcircuit
format="@name @pinlist @symname W_P_SR=@W_P_SR L_P_SR=@L_P_SR W_N_SR=@W_N_SR L_N_SR=@L_N_SR"
template="name=x1 W_P_SR=1.0u L_P_SR=0.13u W_N_SR=1.0u L_N_SR=0.13u"}
V {}
S {}
E {}
L 4 -60 20 -40 20 {}
L 4 40 20 60 20 {}
L 4 40 -20 60 -20 {}
L 4 -60 -20 -40 -20 {}
L 4 -40 -40 40 -40 {}
L 4 40 -40 40 40 {}
L 4 -40 40 40 40 {}
L 4 -40 -40 -40 40 {}
L 4 -16.25 -15 -16.25 -7.5 {}
L 4 -16.25 -15 -7.5 -15 {}
L 4 -16.25 15 -6.25 15 {}
L 4 12.5 -17.5 12.5 -7.5 {}
L 4 7.96875 -17.5 8.75 -17.5 {}
L 4 7.96875 17.5 8.75 17.5 {}
L 4 -6.25 15 -5.46875 15 {}
L 4 -6.25 20 -5.46875 20 {}
L 4 -6.25 -20 -5.46875 -20 {}
L 4 -7.5 -15 -5.46875 -15 {}
L 4 -16.25 7.5 -16.25 15 {}
L 4 12.5 7.5 12.5 17.5 {}
L 4 -16.25 -7.5 12.5 7.5 {}
L 4 -16.25 7.5 12.5 -7.5 {}
L 4 -21.25 -20 -6.25 -20 {}
L 4 -21.25 20 -6.25 20 {}
L 4 8.75 -17.5 18.75 -17.5 {}
L 4 8.75 17.5 18.75 17.5 {}
L 7 0 -60 0 -40 {}
L 7 0 40 0 60 {}
B 5 -2.5 -62.5 2.5 -57.5 {name=VDD dir=inout}
B 5 -62.5 17.5 -57.5 22.5 {name=S dir=in}
B 5 57.5 17.5 62.5 22.5 {name=Qn dir=out}
B 5 -2.5 57.5 2.5 62.5 {name=VSS dir=inout}
B 5 57.5 -22.5 62.5 -17.5 {name=Q dir=out}
B 5 -62.5 -22.5 -57.5 -17.5 {name=R dir=in}
A 4 -10.9375 -17.5 6.067652449671125 304.5085229876684 110.9829540246632 {}
A 4 -7.375 -7.625 14.87552520081224 41.59355624500528 48.88790956083307 {}
A 4 -6.375 -25.125 12.67502465480837 264.9078848755011 58.10920819815425 {}
A 4 5.833333333333286 -17.5 2.083333333333333 323.130102354156 360 {}
A 4 -10.9375 17.5 6.067652449671125 304.5085229876684 110.9829540246632 {}
A 4 -7.375 27.375 14.87552520081224 41.59355624500528 48.88790956083307 {}
A 4 -6.375 9.875 12.67502465480837 264.9078848755011 58.10920819815425 {}
A 4 5.833333333333286 17.5 2.083333333333333 323.130102354156 360 {}
A 4 12.48697916666667 -17.5 0.5938413672391355 195.2551187030577 360 {fill = true}
A 4 12.48697916666667 17.5 0.5938413672391355 195.2551187030577 360 {fill = true}
T {@symname} 50.0625 -46 0 0 0.2 0.2 {}
T {@name} 50 -72 0 0 0.2 0.2 {}
T {VDD} -7.5 -64 0 1 0.2 0.2 {}
T {S} -35 14.125 0 0 0.2 0.2 {}
T {Qn} 35 14.125 0 1 0.2 0.2 {}
T {VSS} -27.5 64 2 1 0.2 0.2 {}
T {Q} 35 -25.875 0 1 0.2 0.2 {}
T {R} -35 -25.875 0 0 0.2 0.2 {}
T {PMOS: @W_P_SR / @L_P_SR} 50 35 0 0 0.2 0.2 {}
T {NMOS: @W_N_SR / @L_N_SR} 50 60 0 0 0.2 0.2 {}
