----------------------------------------------------------------------------------------------------------------------------------
GATE-LEVEL FUNCTIONAL SIMULATION (SSRAM_to_hRAM_v2)
----------------------------------------------------------------------------------------------------------------------------------
FILES DESCRIPTION:
	#
	# ./SSRAM_to_hRAM_gate_verification.py
		-- Verification file
		-- It provides the simulation result and some information (both on the screen and in the file SSRAM_to_hRAM_log.txt)
		-- It can be launched from the terminal digiting "python3 ./SSRAM_to_hRAM_gate_verification.py"
		-- It implements all the required steps:
				>> stimuli generation
				>> vsim simulation launch
				>> high-level model implementation to estimate the expected results
				>> comparison between simulation result and expected result
	#
	# ./memory.py
		-- Python class used by the Python verification file to implement the high-level model
	#
	# ./SSRAM_to_hRAM.vho
		-- VHDL gate-level description of the DUT
		-- It has been automatically generated by the Quartus software
	#
	# ./SSRAM_to_hRAM_simulation.do
		-- vsim simulation file
	#
	# ./SSRAM_to_hRAM_log.txt
		-- Simulation result generated by the Python verification file
	#
	# ./SSRAM_to_hRAM_vsim_log.txt
		-- vsim output file
	#
	# ./SSRAM_to_hRAM_expected_values.txt
		-- It contains the expected result of the simulation
		-- It is generated by the Python verification file exploiting the high-level model
	#
	# ./SSRAM_to_hRAM_readvalues.txt
		-- It contains the result of the simulation
		-- It is generated by the Python verification file through the vhdl testbench files
	#
	# ./SSRAM_to_hRAM_driver_exitstatus.txt
		-- It contains the exit status of the vhdl testbench files
		-- The Python verification file use it to identify possible errors related to the testbench files
	#
----------------------------------------------------------------------------------------------------------------------------------
