INFO: [VRFC 10-2263] Analyzing Verilog file "/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.sim/sim_1/synth/timing/xsim/top_level_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module IO_control
INFO: [VRFC 10-311] analyzing module UART_wrapper_out_of_context
INFO: [VRFC 10-311] analyzing module UART_wrapper_out_of_context_UART
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module exception_handler
INFO: [VRFC 10-311] analyzing module input_output
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-311] analyzing module memory_controller
INFO: [VRFC 10-311] analyzing module processor_internals
INFO: [VRFC 10-311] analyzing module program_loader
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module top_level_circuit
INFO: [VRFC 10-311] analyzing module glbl
