<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_zynq_ultra_ps_e_0_0_synth_1" LaunchDir="D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/design_1_zynq_ultra_ps_e_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ps8_0_99M_0_synth_1" LaunchDir="D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/design_1_rst_ps8_0_99M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_amm_bridge_0_0_synth_1" LaunchDir="D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/design_1_axi_amm_bridge_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="design_1_rst_ps8_0_99M_0_synth_1"/>
		<Parent Id="design_1_axi_amm_bridge_0_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

