INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ancac/project_3/project_3.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ancac/project_3/project_3.srcs/sources_1/new/cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ancac/project_3/project_3.srcs/sources_1/new/miniTOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniTOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ancac/project_3/project_3.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ancac/project_3/project_3.srcs/sources_1/new/sumator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sumator4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ancac/project_3/project_3.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
