<stg><name>read_data</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="3" to="4">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="4" to="5">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="5" to="6">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="6" to="7">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="7" to="8">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="8" to="9">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr = getelementptr [16 x i8]* %input_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="4">
<![CDATA[
:2  %input_load = load i8* %input_addr, align 1

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_1 = getelementptr [16 x i8]* %input_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="4">
<![CDATA[
:5  %input_load_1 = load i8* %input_addr_1, align 1

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="4">
<![CDATA[
:2  %input_load = load i8* %input_addr, align 1

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="4">
<![CDATA[
:5  %input_load_1 = load i8* %input_addr_1, align 1

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %input_addr_2 = getelementptr [16 x i8]* %input_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_addr_2"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="4">
<![CDATA[
:8  %input_load_2 = load i8* %input_addr_2, align 1

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %input_addr_3 = getelementptr [16 x i8]* %input_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_addr_3"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="4">
<![CDATA[
:11  %input_load_3 = load i8* %input_addr_3, align 1

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="4">
<![CDATA[
:8  %input_load_2 = load i8* %input_addr_2, align 1

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="4">
<![CDATA[
:11  %input_load_3 = load i8* %input_addr_3, align 1

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input_addr_4 = getelementptr [16 x i8]* %input_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_addr_4"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="4">
<![CDATA[
:14  %input_load_4 = load i8* %input_addr_4, align 1

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %input_addr_5 = getelementptr [16 x i8]* %input_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_addr_5"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="4">
<![CDATA[
:17  %input_load_5 = load i8* %input_addr_5, align 1

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="4">
<![CDATA[
:14  %input_load_4 = load i8* %input_addr_4, align 1

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="4">
<![CDATA[
:17  %input_load_5 = load i8* %input_addr_5, align 1

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %input_addr_6 = getelementptr [16 x i8]* %input_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_addr_6"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="4">
<![CDATA[
:20  %input_load_6 = load i8* %input_addr_6, align 1

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %input_addr_7 = getelementptr [16 x i8]* %input_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_addr_7"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="4">
<![CDATA[
:23  %input_load_7 = load i8* %input_addr_7, align 1

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="4">
<![CDATA[
:20  %input_load_6 = load i8* %input_addr_6, align 1

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="4">
<![CDATA[
:23  %input_load_7 = load i8* %input_addr_7, align 1

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %input_addr_8 = getelementptr [16 x i8]* %input_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="input_addr_8"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4">
<![CDATA[
:26  %input_load_8 = load i8* %input_addr_8, align 1

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %input_addr_9 = getelementptr [16 x i8]* %input_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="input_addr_9"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="4">
<![CDATA[
:29  %input_load_9 = load i8* %input_addr_9, align 1

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="38" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4">
<![CDATA[
:26  %input_load_8 = load i8* %input_addr_8, align 1

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="4">
<![CDATA[
:29  %input_load_9 = load i8* %input_addr_9, align 1

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %input_addr_10 = getelementptr [16 x i8]* %input_r, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="input_addr_10"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="4">
<![CDATA[
:32  %input_load_10 = load i8* %input_addr_10, align 1

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %input_addr_11 = getelementptr [16 x i8]* %input_r, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="input_addr_11"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="4">
<![CDATA[
:35  %input_load_11 = load i8* %input_addr_11, align 1

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="44" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="4">
<![CDATA[
:32  %input_load_10 = load i8* %input_addr_10, align 1

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="4">
<![CDATA[
:35  %input_load_11 = load i8* %input_addr_11, align 1

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %input_addr_12 = getelementptr [16 x i8]* %input_r, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="input_addr_12"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="4">
<![CDATA[
:38  %input_load_12 = load i8* %input_addr_12, align 1

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %input_addr_13 = getelementptr [16 x i8]* %input_r, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="input_addr_13"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="4">
<![CDATA[
:41  %input_load_13 = load i8* %input_addr_13, align 1

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="50" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="4">
<![CDATA[
:38  %input_load_12 = load i8* %input_addr_12, align 1

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="4">
<![CDATA[
:41  %input_load_13 = load i8* %input_addr_13, align 1

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %input_addr_14 = getelementptr [16 x i8]* %input_r, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="input_addr_14"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="4">
<![CDATA[
:44  %input_load_14 = load i8* %input_addr_14, align 1

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %input_addr_15 = getelementptr [16 x i8]* %input_r, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="input_addr_15"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="4">
<![CDATA[
:47  %input_load_15 = load i8* %input_addr_15, align 1

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="56" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="8">
<![CDATA[
:3  %buf_0_0_write_assi = zext i8 %input_load to i16

]]></Node>
<StgValue><ssdm name="buf_0_0_write_assi"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="8">
<![CDATA[
:6  %buf_0_1_write_assi = zext i8 %input_load_1 to i16

]]></Node>
<StgValue><ssdm name="buf_0_1_write_assi"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="8">
<![CDATA[
:9  %buf_0_2_write_assi = zext i8 %input_load_2 to i16

]]></Node>
<StgValue><ssdm name="buf_0_2_write_assi"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="8">
<![CDATA[
:12  %buf_0_3_write_assi = zext i8 %input_load_3 to i16

]]></Node>
<StgValue><ssdm name="buf_0_3_write_assi"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="8">
<![CDATA[
:15  %buf_1_0_write_assi = zext i8 %input_load_4 to i16

]]></Node>
<StgValue><ssdm name="buf_1_0_write_assi"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="8">
<![CDATA[
:18  %buf_1_1_write_assi = zext i8 %input_load_5 to i16

]]></Node>
<StgValue><ssdm name="buf_1_1_write_assi"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="8">
<![CDATA[
:21  %buf_1_2_write_assi = zext i8 %input_load_6 to i16

]]></Node>
<StgValue><ssdm name="buf_1_2_write_assi"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="8">
<![CDATA[
:24  %buf_1_3_write_assi = zext i8 %input_load_7 to i16

]]></Node>
<StgValue><ssdm name="buf_1_3_write_assi"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="8">
<![CDATA[
:27  %buf_2_0_write_assi = zext i8 %input_load_8 to i16

]]></Node>
<StgValue><ssdm name="buf_2_0_write_assi"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="8">
<![CDATA[
:30  %buf_2_1_write_assi = zext i8 %input_load_9 to i16

]]></Node>
<StgValue><ssdm name="buf_2_1_write_assi"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="8">
<![CDATA[
:33  %buf_2_2_write_assi = zext i8 %input_load_10 to i16

]]></Node>
<StgValue><ssdm name="buf_2_2_write_assi"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="8">
<![CDATA[
:36  %buf_2_3_write_assi = zext i8 %input_load_11 to i16

]]></Node>
<StgValue><ssdm name="buf_2_3_write_assi"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="8">
<![CDATA[
:39  %buf_3_0_write_assi = zext i8 %input_load_12 to i16

]]></Node>
<StgValue><ssdm name="buf_3_0_write_assi"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="8">
<![CDATA[
:42  %buf_3_1_write_assi = zext i8 %input_load_13 to i16

]]></Node>
<StgValue><ssdm name="buf_3_1_write_assi"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="4">
<![CDATA[
:44  %input_load_14 = load i8* %input_addr_14, align 1

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="8">
<![CDATA[
:45  %buf_3_2_write_assi = zext i8 %input_load_14 to i16

]]></Node>
<StgValue><ssdm name="buf_3_2_write_assi"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="4">
<![CDATA[
:47  %input_load_15 = load i8* %input_addr_15, align 1

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="8">
<![CDATA[
:48  %buf_3_3_write_assi = zext i8 %input_load_15 to i16

]]></Node>
<StgValue><ssdm name="buf_3_3_write_assi"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:49  %mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %buf_0_0_write_assi, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:50  %mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %buf_0_1_write_assi, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:51  %mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %buf_0_2_write_assi, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:52  %mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %buf_0_3_write_assi, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:53  %mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %buf_1_0_write_assi, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:54  %mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %buf_1_1_write_assi, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:55  %mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %buf_1_2_write_assi, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:56  %mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %buf_1_3_write_assi, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:57  %mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %buf_2_0_write_assi, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:58  %mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %buf_2_1_write_assi, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:59  %mrv_s = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9, i16 %buf_2_2_write_assi, 10

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:60  %mrv_10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_s, i16 %buf_2_3_write_assi, 11

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:61  %mrv_11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10, i16 %buf_3_0_write_assi, 12

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:62  %mrv_12 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11, i16 %buf_3_1_write_assi, 13

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:63  %mrv_13 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_12, i16 %buf_3_2_write_assi, 14

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:64  %mrv_14 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_13, i16 %buf_3_3_write_assi, 15

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="256">
<![CDATA[
:65  ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="109" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="110" from="input_r" to="input_addr" fromId="109" toId="10">
</dataflow>
<dataflow id="112" from="StgValue_111" to="input_addr" fromId="111" toId="10">
</dataflow>
<dataflow id="113" from="StgValue_111" to="input_addr" fromId="111" toId="10">
</dataflow>
<dataflow id="114" from="input_addr" to="input_load" fromId="10" toId="11">
</dataflow>
<dataflow id="115" from="input_r" to="input_addr_1" fromId="109" toId="12">
</dataflow>
<dataflow id="116" from="StgValue_111" to="input_addr_1" fromId="111" toId="12">
</dataflow>
<dataflow id="118" from="StgValue_117" to="input_addr_1" fromId="117" toId="12">
</dataflow>
<dataflow id="119" from="input_addr_1" to="input_load_1" fromId="12" toId="13">
</dataflow>
<dataflow id="120" from="input_addr" to="input_load" fromId="10" toId="14">
</dataflow>
<dataflow id="121" from="input_addr_1" to="input_load_1" fromId="12" toId="15">
</dataflow>
<dataflow id="122" from="input_r" to="input_addr_2" fromId="109" toId="16">
</dataflow>
<dataflow id="123" from="StgValue_111" to="input_addr_2" fromId="111" toId="16">
</dataflow>
<dataflow id="125" from="StgValue_124" to="input_addr_2" fromId="124" toId="16">
</dataflow>
<dataflow id="126" from="input_addr_2" to="input_load_2" fromId="16" toId="17">
</dataflow>
<dataflow id="127" from="input_r" to="input_addr_3" fromId="109" toId="18">
</dataflow>
<dataflow id="128" from="StgValue_111" to="input_addr_3" fromId="111" toId="18">
</dataflow>
<dataflow id="130" from="StgValue_129" to="input_addr_3" fromId="129" toId="18">
</dataflow>
<dataflow id="131" from="input_addr_3" to="input_load_3" fromId="18" toId="19">
</dataflow>
<dataflow id="132" from="input_addr_2" to="input_load_2" fromId="16" toId="20">
</dataflow>
<dataflow id="133" from="input_addr_3" to="input_load_3" fromId="18" toId="21">
</dataflow>
<dataflow id="134" from="input_r" to="input_addr_4" fromId="109" toId="22">
</dataflow>
<dataflow id="135" from="StgValue_111" to="input_addr_4" fromId="111" toId="22">
</dataflow>
<dataflow id="137" from="StgValue_136" to="input_addr_4" fromId="136" toId="22">
</dataflow>
<dataflow id="138" from="input_addr_4" to="input_load_4" fromId="22" toId="23">
</dataflow>
<dataflow id="139" from="input_r" to="input_addr_5" fromId="109" toId="24">
</dataflow>
<dataflow id="140" from="StgValue_111" to="input_addr_5" fromId="111" toId="24">
</dataflow>
<dataflow id="142" from="StgValue_141" to="input_addr_5" fromId="141" toId="24">
</dataflow>
<dataflow id="143" from="input_addr_5" to="input_load_5" fromId="24" toId="25">
</dataflow>
<dataflow id="144" from="input_addr_4" to="input_load_4" fromId="22" toId="26">
</dataflow>
<dataflow id="145" from="input_addr_5" to="input_load_5" fromId="24" toId="27">
</dataflow>
<dataflow id="146" from="input_r" to="input_addr_6" fromId="109" toId="28">
</dataflow>
<dataflow id="147" from="StgValue_111" to="input_addr_6" fromId="111" toId="28">
</dataflow>
<dataflow id="149" from="StgValue_148" to="input_addr_6" fromId="148" toId="28">
</dataflow>
<dataflow id="150" from="input_addr_6" to="input_load_6" fromId="28" toId="29">
</dataflow>
<dataflow id="151" from="input_r" to="input_addr_7" fromId="109" toId="30">
</dataflow>
<dataflow id="152" from="StgValue_111" to="input_addr_7" fromId="111" toId="30">
</dataflow>
<dataflow id="154" from="StgValue_153" to="input_addr_7" fromId="153" toId="30">
</dataflow>
<dataflow id="155" from="input_addr_7" to="input_load_7" fromId="30" toId="31">
</dataflow>
<dataflow id="156" from="input_addr_6" to="input_load_6" fromId="28" toId="32">
</dataflow>
<dataflow id="157" from="input_addr_7" to="input_load_7" fromId="30" toId="33">
</dataflow>
<dataflow id="158" from="input_r" to="input_addr_8" fromId="109" toId="34">
</dataflow>
<dataflow id="159" from="StgValue_111" to="input_addr_8" fromId="111" toId="34">
</dataflow>
<dataflow id="161" from="StgValue_160" to="input_addr_8" fromId="160" toId="34">
</dataflow>
<dataflow id="162" from="input_addr_8" to="input_load_8" fromId="34" toId="35">
</dataflow>
<dataflow id="163" from="input_r" to="input_addr_9" fromId="109" toId="36">
</dataflow>
<dataflow id="164" from="StgValue_111" to="input_addr_9" fromId="111" toId="36">
</dataflow>
<dataflow id="166" from="StgValue_165" to="input_addr_9" fromId="165" toId="36">
</dataflow>
<dataflow id="167" from="input_addr_9" to="input_load_9" fromId="36" toId="37">
</dataflow>
<dataflow id="168" from="input_addr_8" to="input_load_8" fromId="34" toId="38">
</dataflow>
<dataflow id="169" from="input_addr_9" to="input_load_9" fromId="36" toId="39">
</dataflow>
<dataflow id="170" from="input_r" to="input_addr_10" fromId="109" toId="40">
</dataflow>
<dataflow id="171" from="StgValue_111" to="input_addr_10" fromId="111" toId="40">
</dataflow>
<dataflow id="173" from="StgValue_172" to="input_addr_10" fromId="172" toId="40">
</dataflow>
<dataflow id="174" from="input_addr_10" to="input_load_10" fromId="40" toId="41">
</dataflow>
<dataflow id="175" from="input_r" to="input_addr_11" fromId="109" toId="42">
</dataflow>
<dataflow id="176" from="StgValue_111" to="input_addr_11" fromId="111" toId="42">
</dataflow>
<dataflow id="178" from="StgValue_177" to="input_addr_11" fromId="177" toId="42">
</dataflow>
<dataflow id="179" from="input_addr_11" to="input_load_11" fromId="42" toId="43">
</dataflow>
<dataflow id="180" from="input_addr_10" to="input_load_10" fromId="40" toId="44">
</dataflow>
<dataflow id="181" from="input_addr_11" to="input_load_11" fromId="42" toId="45">
</dataflow>
<dataflow id="182" from="input_r" to="input_addr_12" fromId="109" toId="46">
</dataflow>
<dataflow id="183" from="StgValue_111" to="input_addr_12" fromId="111" toId="46">
</dataflow>
<dataflow id="185" from="StgValue_184" to="input_addr_12" fromId="184" toId="46">
</dataflow>
<dataflow id="186" from="input_addr_12" to="input_load_12" fromId="46" toId="47">
</dataflow>
<dataflow id="187" from="input_r" to="input_addr_13" fromId="109" toId="48">
</dataflow>
<dataflow id="188" from="StgValue_111" to="input_addr_13" fromId="111" toId="48">
</dataflow>
<dataflow id="190" from="StgValue_189" to="input_addr_13" fromId="189" toId="48">
</dataflow>
<dataflow id="191" from="input_addr_13" to="input_load_13" fromId="48" toId="49">
</dataflow>
<dataflow id="192" from="input_addr_12" to="input_load_12" fromId="46" toId="50">
</dataflow>
<dataflow id="193" from="input_addr_13" to="input_load_13" fromId="48" toId="51">
</dataflow>
<dataflow id="194" from="input_r" to="input_addr_14" fromId="109" toId="52">
</dataflow>
<dataflow id="195" from="StgValue_111" to="input_addr_14" fromId="111" toId="52">
</dataflow>
<dataflow id="197" from="StgValue_196" to="input_addr_14" fromId="196" toId="52">
</dataflow>
<dataflow id="198" from="input_addr_14" to="input_load_14" fromId="52" toId="53">
</dataflow>
<dataflow id="199" from="input_r" to="input_addr_15" fromId="109" toId="54">
</dataflow>
<dataflow id="200" from="StgValue_111" to="input_addr_15" fromId="111" toId="54">
</dataflow>
<dataflow id="202" from="StgValue_201" to="input_addr_15" fromId="201" toId="54">
</dataflow>
<dataflow id="203" from="input_addr_15" to="input_load_15" fromId="54" toId="55">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecPipeline" to="StgValue_56" fromId="204" toId="56">
</dataflow>
<dataflow id="207" from="StgValue_206" to="StgValue_56" fromId="206" toId="56">
</dataflow>
<dataflow id="209" from="StgValue_208" to="StgValue_56" fromId="208" toId="56">
</dataflow>
<dataflow id="210" from="StgValue_208" to="StgValue_56" fromId="208" toId="56">
</dataflow>
<dataflow id="212" from="StgValue_211" to="StgValue_56" fromId="211" toId="56">
</dataflow>
<dataflow id="214" from="p_str" to="StgValue_56" fromId="213" toId="56">
</dataflow>
<dataflow id="215" from="input_load" to="buf_0_0_write_assi" fromId="14" toId="57">
</dataflow>
<dataflow id="216" from="input_load_1" to="buf_0_1_write_assi" fromId="15" toId="58">
</dataflow>
<dataflow id="217" from="input_load_2" to="buf_0_2_write_assi" fromId="20" toId="59">
</dataflow>
<dataflow id="218" from="input_load_3" to="buf_0_3_write_assi" fromId="21" toId="60">
</dataflow>
<dataflow id="219" from="input_load_4" to="buf_1_0_write_assi" fromId="26" toId="61">
</dataflow>
<dataflow id="220" from="input_load_5" to="buf_1_1_write_assi" fromId="27" toId="62">
</dataflow>
<dataflow id="221" from="input_load_6" to="buf_1_2_write_assi" fromId="32" toId="63">
</dataflow>
<dataflow id="222" from="input_load_7" to="buf_1_3_write_assi" fromId="33" toId="64">
</dataflow>
<dataflow id="223" from="input_load_8" to="buf_2_0_write_assi" fromId="38" toId="65">
</dataflow>
<dataflow id="224" from="input_load_9" to="buf_2_1_write_assi" fromId="39" toId="66">
</dataflow>
<dataflow id="225" from="input_load_10" to="buf_2_2_write_assi" fromId="44" toId="67">
</dataflow>
<dataflow id="226" from="input_load_11" to="buf_2_3_write_assi" fromId="45" toId="68">
</dataflow>
<dataflow id="227" from="input_load_12" to="buf_3_0_write_assi" fromId="50" toId="69">
</dataflow>
<dataflow id="228" from="input_load_13" to="buf_3_1_write_assi" fromId="51" toId="70">
</dataflow>
<dataflow id="229" from="input_addr_14" to="input_load_14" fromId="52" toId="71">
</dataflow>
<dataflow id="230" from="input_load_14" to="buf_3_2_write_assi" fromId="71" toId="72">
</dataflow>
<dataflow id="231" from="input_addr_15" to="input_load_15" fromId="54" toId="73">
</dataflow>
<dataflow id="232" from="input_load_15" to="buf_3_3_write_assi" fromId="73" toId="74">
</dataflow>
<dataflow id="234" from="StgValue_233" to="mrv" fromId="233" toId="75">
</dataflow>
<dataflow id="235" from="buf_0_0_write_assi" to="mrv" fromId="57" toId="75">
</dataflow>
<dataflow id="236" from="mrv" to="mrv_1" fromId="75" toId="76">
</dataflow>
<dataflow id="237" from="buf_0_1_write_assi" to="mrv_1" fromId="58" toId="76">
</dataflow>
<dataflow id="238" from="mrv_1" to="mrv_2" fromId="76" toId="77">
</dataflow>
<dataflow id="239" from="buf_0_2_write_assi" to="mrv_2" fromId="59" toId="77">
</dataflow>
<dataflow id="240" from="mrv_2" to="mrv_3" fromId="77" toId="78">
</dataflow>
<dataflow id="241" from="buf_0_3_write_assi" to="mrv_3" fromId="60" toId="78">
</dataflow>
<dataflow id="242" from="mrv_3" to="mrv_4" fromId="78" toId="79">
</dataflow>
<dataflow id="243" from="buf_1_0_write_assi" to="mrv_4" fromId="61" toId="79">
</dataflow>
<dataflow id="244" from="mrv_4" to="mrv_5" fromId="79" toId="80">
</dataflow>
<dataflow id="245" from="buf_1_1_write_assi" to="mrv_5" fromId="62" toId="80">
</dataflow>
<dataflow id="246" from="mrv_5" to="mrv_6" fromId="80" toId="81">
</dataflow>
<dataflow id="247" from="buf_1_2_write_assi" to="mrv_6" fromId="63" toId="81">
</dataflow>
<dataflow id="248" from="mrv_6" to="mrv_7" fromId="81" toId="82">
</dataflow>
<dataflow id="249" from="buf_1_3_write_assi" to="mrv_7" fromId="64" toId="82">
</dataflow>
<dataflow id="250" from="mrv_7" to="mrv_8" fromId="82" toId="83">
</dataflow>
<dataflow id="251" from="buf_2_0_write_assi" to="mrv_8" fromId="65" toId="83">
</dataflow>
<dataflow id="252" from="mrv_8" to="mrv_9" fromId="83" toId="84">
</dataflow>
<dataflow id="253" from="buf_2_1_write_assi" to="mrv_9" fromId="66" toId="84">
</dataflow>
<dataflow id="254" from="mrv_9" to="mrv_s" fromId="84" toId="85">
</dataflow>
<dataflow id="255" from="buf_2_2_write_assi" to="mrv_s" fromId="67" toId="85">
</dataflow>
<dataflow id="256" from="mrv_s" to="mrv_10" fromId="85" toId="86">
</dataflow>
<dataflow id="257" from="buf_2_3_write_assi" to="mrv_10" fromId="68" toId="86">
</dataflow>
<dataflow id="258" from="mrv_10" to="mrv_11" fromId="86" toId="87">
</dataflow>
<dataflow id="259" from="buf_3_0_write_assi" to="mrv_11" fromId="69" toId="87">
</dataflow>
<dataflow id="260" from="mrv_11" to="mrv_12" fromId="87" toId="88">
</dataflow>
<dataflow id="261" from="buf_3_1_write_assi" to="mrv_12" fromId="70" toId="88">
</dataflow>
<dataflow id="262" from="mrv_12" to="mrv_13" fromId="88" toId="89">
</dataflow>
<dataflow id="263" from="buf_3_2_write_assi" to="mrv_13" fromId="72" toId="89">
</dataflow>
<dataflow id="264" from="mrv_13" to="mrv_14" fromId="89" toId="90">
</dataflow>
<dataflow id="265" from="buf_3_3_write_assi" to="mrv_14" fromId="74" toId="90">
</dataflow>
<dataflow id="266" from="mrv_14" to="StgValue_91" fromId="90" toId="91">
</dataflow>
</dataflows>


</stg>
