--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx_ISE_Design_Suite\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml Top_Level.twx Top_Level.ncd -o Top_Level.twr
Top_Level.pcf -ucf counterUCF.ucf

Design file:              Top_Level.ncd
Physical constraint file: Top_Level.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -0.245(R)|      FAST  |    1.908(R)|      SLOW  |clk_BUFGP         |   0.000|
step        |   -0.432(R)|      FAST  |    2.352(R)|      SLOW  |clk_BUFGP         |   0.000|
uphdnl      |    0.322(R)|      FAST  |    1.822(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
count_out<0>|         9.501(R)|      SLOW  |         3.522(R)|      FAST  |clk_BUFGP         |   0.000|
count_out<1>|         9.320(R)|      SLOW  |         3.445(R)|      FAST  |clk_BUFGP         |   0.000|
count_out<2>|         9.699(R)|      SLOW  |         3.645(R)|      FAST  |clk_BUFGP         |   0.000|
count_out<3>|         8.987(R)|      SLOW  |         3.272(R)|      FAST  |clk_BUFGP         |   0.000|
count_out<4>|         8.996(R)|      SLOW  |         3.266(R)|      FAST  |clk_BUFGP         |   0.000|
count_out<5>|         9.599(R)|      SLOW  |         3.610(R)|      FAST  |clk_BUFGP         |   0.000|
count_out<6>|         9.576(R)|      SLOW  |         3.596(R)|      FAST  |clk_BUFGP         |   0.000|
count_out<7>|         9.500(R)|      SLOW  |         3.534(R)|      FAST  |clk_BUFGP         |   0.000|
seg<0>      |        10.856(R)|      SLOW  |         3.874(R)|      FAST  |clk_BUFGP         |   0.000|
seg<1>      |        10.953(R)|      SLOW  |         4.078(R)|      FAST  |clk_BUFGP         |   0.000|
seg<2>      |        10.781(R)|      SLOW  |         3.894(R)|      FAST  |clk_BUFGP         |   0.000|
seg<3>      |        10.976(R)|      SLOW  |         4.056(R)|      FAST  |clk_BUFGP         |   0.000|
seg<4>      |        10.731(R)|      SLOW  |         3.902(R)|      FAST  |clk_BUFGP         |   0.000|
seg<5>      |        11.181(R)|      SLOW  |         4.160(R)|      FAST  |clk_BUFGP         |   0.000|
seg<6>      |        11.143(R)|      SLOW  |         4.142(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.505|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Feb 15 11:39:01 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 443 MB



