Analysis & Synthesis report for adder
Tue Jan 22 16:39:09 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Jan 22 16:39:09 2019           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; adder                                       ;
; Top-level Entity Name       ; adder                                       ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA6U23C6       ;                    ;
; Top-level entity name                                                           ; adder              ; adder              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jan 22 16:38:52 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adder -c adder
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/de0_nano_soc_baseline.v
    Info (12023): Found entity 1: de0_nano_soc_baseline File: C:/intelFPGA_lite/18.1/de0_nano_soc_baseline.v Line: 40
Info (12021): Found 22 design units, including 22 entities, in source file xd.v
    Info (12023): Found entity 1: xd_altbarrel_shift_ltd File: C:/intelFPGA_lite/18.1/some/xd.v Line: 50
    Info (12023): Found entity 2: xd_altbarrel_shift_s0g File: C:/intelFPGA_lite/18.1/some/xd.v Line: 115
    Info (12023): Found entity 3: xd_altpriority_encoder_3e8 File: C:/intelFPGA_lite/18.1/some/xd.v Line: 236
    Info (12023): Found entity 4: xd_altpriority_encoder_6e8 File: C:/intelFPGA_lite/18.1/some/xd.v Line: 255
    Info (12023): Found entity 5: xd_altpriority_encoder_be8 File: C:/intelFPGA_lite/18.1/some/xd.v Line: 288
    Info (12023): Found entity 6: xd_altpriority_encoder_3v7 File: C:/intelFPGA_lite/18.1/some/xd.v Line: 333
    Info (12023): Found entity 7: xd_altpriority_encoder_6v7 File: C:/intelFPGA_lite/18.1/some/xd.v Line: 349
    Info (12023): Found entity 8: xd_altpriority_encoder_bv7 File: C:/intelFPGA_lite/18.1/some/xd.v Line: 377
    Info (12023): Found entity 9: xd_altpriority_encoder_uv8 File: C:/intelFPGA_lite/18.1/some/xd.v Line: 405
    Info (12023): Found entity 10: xd_altpriority_encoder_ue9 File: C:/intelFPGA_lite/18.1/some/xd.v Line: 437
    Info (12023): Found entity 11: xd_altpriority_encoder_ou8 File: C:/intelFPGA_lite/18.1/some/xd.v Line: 470
    Info (12023): Found entity 12: xd_altpriority_encoder_nh8 File: C:/intelFPGA_lite/18.1/some/xd.v Line: 543
    Info (12023): Found entity 13: xd_altpriority_encoder_qh8 File: C:/intelFPGA_lite/18.1/some/xd.v Line: 562
    Info (12023): Found entity 14: xd_altpriority_encoder_2h9 File: C:/intelFPGA_lite/18.1/some/xd.v Line: 595
    Info (12023): Found entity 15: xd_altpriority_encoder_d6b File: C:/intelFPGA_lite/18.1/some/xd.v Line: 628
    Info (12023): Found entity 16: xd_altpriority_encoder_n28 File: C:/intelFPGA_lite/18.1/some/xd.v Line: 712
    Info (12023): Found entity 17: xd_altpriority_encoder_q28 File: C:/intelFPGA_lite/18.1/some/xd.v Line: 728
    Info (12023): Found entity 18: xd_altpriority_encoder_229 File: C:/intelFPGA_lite/18.1/some/xd.v Line: 756
    Info (12023): Found entity 19: xd_altpriority_encoder_ena File: C:/intelFPGA_lite/18.1/some/xd.v Line: 784
    Info (12023): Found entity 20: xd_altpriority_encoder_dna File: C:/intelFPGA_lite/18.1/some/xd.v Line: 837
    Info (12023): Found entity 21: xd_altfp_add_sub_5vi File: C:/intelFPGA_lite/18.1/some/xd.v Line: 896
    Info (12023): Found entity 22: xd File: C:/intelFPGA_lite/18.1/some/xd.v Line: 3413
Error (12007): Top-level design entity "adder" is undefined
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning
    Error: Peak virtual memory: 4790 megabytes
    Error: Processing ended: Tue Jan 22 16:39:10 2019
    Error: Elapsed time: 00:00:18
    Error: Total CPU time (on all processors): 00:00:35


