#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26f5320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x270a560 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x26fc2d0 .functor NOT 1, L_0x275eb20, C4<0>, C4<0>, C4<0>;
L_0x275e950 .functor XOR 2, L_0x275e7f0, L_0x275e8b0, C4<00>, C4<00>;
L_0x275ea60 .functor XOR 2, L_0x275e950, L_0x275e9c0, C4<00>, C4<00>;
v0x2758830_0 .net *"_ivl_10", 1 0, L_0x275e9c0;  1 drivers
v0x2758930_0 .net *"_ivl_12", 1 0, L_0x275ea60;  1 drivers
v0x2758a10_0 .net *"_ivl_2", 1 0, L_0x275bbf0;  1 drivers
v0x2758ad0_0 .net *"_ivl_4", 1 0, L_0x275e7f0;  1 drivers
v0x2758bb0_0 .net *"_ivl_6", 1 0, L_0x275e8b0;  1 drivers
v0x2758ce0_0 .net *"_ivl_8", 1 0, L_0x275e950;  1 drivers
v0x2758dc0_0 .net "a", 0 0, v0x2754b60_0;  1 drivers
v0x2758e60_0 .net "b", 0 0, v0x2754c00_0;  1 drivers
v0x2758f00_0 .net "c", 0 0, v0x2754ca0_0;  1 drivers
v0x2758fa0_0 .var "clk", 0 0;
v0x2759040_0 .net "d", 0 0, v0x2754de0_0;  1 drivers
v0x27590e0_0 .net "out_pos_dut", 0 0, L_0x275e4e0;  1 drivers
v0x2759180_0 .net "out_pos_ref", 0 0, L_0x275a6b0;  1 drivers
RS_0x7fd5c5804188 .resolv tri, L_0x275b610, L_0x275c7d0;
v0x2759220_0 .net8 "out_sop_dut", 0 0, RS_0x7fd5c5804188;  2 drivers
v0x27592c0_0 .net "out_sop_ref", 0 0, L_0x272f510;  1 drivers
v0x2759360_0 .var/2u "stats1", 223 0;
v0x2759400_0 .var/2u "strobe", 0 0;
v0x27594a0_0 .net "tb_match", 0 0, L_0x275eb20;  1 drivers
v0x2759570_0 .net "tb_mismatch", 0 0, L_0x26fc2d0;  1 drivers
v0x2759610_0 .net "wavedrom_enable", 0 0, v0x27550b0_0;  1 drivers
v0x27596e0_0 .net "wavedrom_title", 511 0, v0x2755150_0;  1 drivers
L_0x275bbf0 .concat [ 1 1 0 0], L_0x275a6b0, L_0x272f510;
L_0x275e7f0 .concat [ 1 1 0 0], L_0x275a6b0, L_0x272f510;
L_0x275e8b0 .concat [ 1 1 0 0], L_0x275e4e0, RS_0x7fd5c5804188;
L_0x275e9c0 .concat [ 1 1 0 0], L_0x275a6b0, L_0x272f510;
L_0x275eb20 .cmp/eeq 2, L_0x275bbf0, L_0x275ea60;
S_0x270a6f0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x270a560;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x26fc6b0 .functor AND 1, v0x2754ca0_0, v0x2754de0_0, C4<1>, C4<1>;
L_0x26fca90 .functor NOT 1, v0x2754b60_0, C4<0>, C4<0>, C4<0>;
L_0x26fce70 .functor NOT 1, v0x2754c00_0, C4<0>, C4<0>, C4<0>;
L_0x26fd0f0 .functor AND 1, L_0x26fca90, L_0x26fce70, C4<1>, C4<1>;
L_0x27150f0 .functor AND 1, L_0x26fd0f0, v0x2754ca0_0, C4<1>, C4<1>;
L_0x272f510 .functor OR 1, L_0x26fc6b0, L_0x27150f0, C4<0>, C4<0>;
L_0x2759b30 .functor NOT 1, v0x2754c00_0, C4<0>, C4<0>, C4<0>;
L_0x2759ba0 .functor OR 1, L_0x2759b30, v0x2754de0_0, C4<0>, C4<0>;
L_0x2759cb0 .functor AND 1, v0x2754ca0_0, L_0x2759ba0, C4<1>, C4<1>;
L_0x2759d70 .functor NOT 1, v0x2754b60_0, C4<0>, C4<0>, C4<0>;
L_0x2759e40 .functor OR 1, L_0x2759d70, v0x2754c00_0, C4<0>, C4<0>;
L_0x2759eb0 .functor AND 1, L_0x2759cb0, L_0x2759e40, C4<1>, C4<1>;
L_0x275a030 .functor NOT 1, v0x2754c00_0, C4<0>, C4<0>, C4<0>;
L_0x275a0a0 .functor OR 1, L_0x275a030, v0x2754de0_0, C4<0>, C4<0>;
L_0x2759fc0 .functor AND 1, v0x2754ca0_0, L_0x275a0a0, C4<1>, C4<1>;
L_0x275a230 .functor NOT 1, v0x2754b60_0, C4<0>, C4<0>, C4<0>;
L_0x275a330 .functor OR 1, L_0x275a230, v0x2754de0_0, C4<0>, C4<0>;
L_0x275a3f0 .functor AND 1, L_0x2759fc0, L_0x275a330, C4<1>, C4<1>;
L_0x275a5a0 .functor XNOR 1, L_0x2759eb0, L_0x275a3f0, C4<0>, C4<0>;
v0x26fbc00_0 .net *"_ivl_0", 0 0, L_0x26fc6b0;  1 drivers
v0x26fc000_0 .net *"_ivl_12", 0 0, L_0x2759b30;  1 drivers
v0x26fc3e0_0 .net *"_ivl_14", 0 0, L_0x2759ba0;  1 drivers
v0x26fc7c0_0 .net *"_ivl_16", 0 0, L_0x2759cb0;  1 drivers
v0x26fcba0_0 .net *"_ivl_18", 0 0, L_0x2759d70;  1 drivers
v0x26fcf80_0 .net *"_ivl_2", 0 0, L_0x26fca90;  1 drivers
v0x26fd200_0 .net *"_ivl_20", 0 0, L_0x2759e40;  1 drivers
v0x27530d0_0 .net *"_ivl_24", 0 0, L_0x275a030;  1 drivers
v0x27531b0_0 .net *"_ivl_26", 0 0, L_0x275a0a0;  1 drivers
v0x2753290_0 .net *"_ivl_28", 0 0, L_0x2759fc0;  1 drivers
v0x2753370_0 .net *"_ivl_30", 0 0, L_0x275a230;  1 drivers
v0x2753450_0 .net *"_ivl_32", 0 0, L_0x275a330;  1 drivers
v0x2753530_0 .net *"_ivl_36", 0 0, L_0x275a5a0;  1 drivers
L_0x7fd5c57ba018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27535f0_0 .net *"_ivl_38", 0 0, L_0x7fd5c57ba018;  1 drivers
v0x27536d0_0 .net *"_ivl_4", 0 0, L_0x26fce70;  1 drivers
v0x27537b0_0 .net *"_ivl_6", 0 0, L_0x26fd0f0;  1 drivers
v0x2753890_0 .net *"_ivl_8", 0 0, L_0x27150f0;  1 drivers
v0x2753970_0 .net "a", 0 0, v0x2754b60_0;  alias, 1 drivers
v0x2753a30_0 .net "b", 0 0, v0x2754c00_0;  alias, 1 drivers
v0x2753af0_0 .net "c", 0 0, v0x2754ca0_0;  alias, 1 drivers
v0x2753bb0_0 .net "d", 0 0, v0x2754de0_0;  alias, 1 drivers
v0x2753c70_0 .net "out_pos", 0 0, L_0x275a6b0;  alias, 1 drivers
v0x2753d30_0 .net "out_sop", 0 0, L_0x272f510;  alias, 1 drivers
v0x2753df0_0 .net "pos0", 0 0, L_0x2759eb0;  1 drivers
v0x2753eb0_0 .net "pos1", 0 0, L_0x275a3f0;  1 drivers
L_0x275a6b0 .functor MUXZ 1, L_0x7fd5c57ba018, L_0x2759eb0, L_0x275a5a0, C4<>;
S_0x2754030 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x270a560;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2754b60_0 .var "a", 0 0;
v0x2754c00_0 .var "b", 0 0;
v0x2754ca0_0 .var "c", 0 0;
v0x2754d40_0 .net "clk", 0 0, v0x2758fa0_0;  1 drivers
v0x2754de0_0 .var "d", 0 0;
v0x2754ed0_0 .var/2u "fail", 0 0;
v0x2754f70_0 .var/2u "fail1", 0 0;
v0x2755010_0 .net "tb_match", 0 0, L_0x275eb20;  alias, 1 drivers
v0x27550b0_0 .var "wavedrom_enable", 0 0;
v0x2755150_0 .var "wavedrom_title", 511 0;
E_0x2708e20/0 .event negedge, v0x2754d40_0;
E_0x2708e20/1 .event posedge, v0x2754d40_0;
E_0x2708e20 .event/or E_0x2708e20/0, E_0x2708e20/1;
S_0x2754360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2754030;
 .timescale -12 -12;
v0x27545a0_0 .var/2s "i", 31 0;
E_0x2708cc0 .event posedge, v0x2754d40_0;
S_0x27546a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2754030;
 .timescale -12 -12;
v0x27548a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2754980 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2754030;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2755330 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x270a560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x275a860 .functor NOT 1, v0x2754b60_0, C4<0>, C4<0>, C4<0>;
L_0x275a8f0 .functor NOT 1, v0x2754c00_0, C4<0>, C4<0>, C4<0>;
L_0x275aa90 .functor AND 1, L_0x275a860, L_0x275a8f0, C4<1>, C4<1>;
L_0x275aba0 .functor AND 1, L_0x275aa90, v0x2754ca0_0, C4<1>, C4<1>;
L_0x275ada0 .functor NOT 1, v0x2754de0_0, C4<0>, C4<0>, C4<0>;
L_0x275af20 .functor AND 1, L_0x275aba0, L_0x275ada0, C4<1>, C4<1>;
L_0x275b070 .functor NOT 1, v0x2754b60_0, C4<0>, C4<0>, C4<0>;
L_0x275b1f0 .functor AND 1, L_0x275b070, v0x2754c00_0, C4<1>, C4<1>;
L_0x275b300 .functor AND 1, L_0x275b1f0, v0x2754ca0_0, C4<1>, C4<1>;
L_0x275b3c0 .functor AND 1, L_0x275b300, v0x2754de0_0, C4<1>, C4<1>;
L_0x275b4e0 .functor OR 1, L_0x275af20, L_0x275b3c0, C4<0>, C4<0>;
L_0x275b5a0 .functor AND 1, v0x2754b60_0, v0x2754c00_0, C4<1>, C4<1>;
L_0x275b680 .functor AND 1, L_0x275b5a0, v0x2754ca0_0, C4<1>, C4<1>;
L_0x275b740 .functor AND 1, L_0x275b680, v0x2754de0_0, C4<1>, C4<1>;
L_0x275b610 .functor OR 1, L_0x275b4e0, L_0x275b740, C4<0>, C4<0>;
L_0x275b970 .functor AND 1, v0x2754b60_0, v0x2754c00_0, C4<1>, C4<1>;
L_0x275ba70 .functor AND 1, L_0x275b970, v0x2754ca0_0, C4<1>, C4<1>;
L_0x275bb30 .functor AND 1, L_0x275ba70, v0x2754de0_0, C4<1>, C4<1>;
L_0x275bc90 .functor NOT 1, v0x2754b60_0, C4<0>, C4<0>, C4<0>;
L_0x275bd00 .functor AND 1, L_0x275bc90, v0x2754c00_0, C4<1>, C4<1>;
L_0x275be70 .functor AND 1, L_0x275bd00, v0x2754ca0_0, C4<1>, C4<1>;
L_0x275bf30 .functor AND 1, L_0x275be70, v0x2754de0_0, C4<1>, C4<1>;
L_0x275c0b0 .functor OR 1, L_0x275bb30, L_0x275bf30, C4<0>, C4<0>;
L_0x275c1c0 .functor NOT 1, v0x2754b60_0, C4<0>, C4<0>, C4<0>;
L_0x275c300 .functor AND 1, L_0x275c1c0, v0x2754c00_0, C4<1>, C4<1>;
L_0x275c3c0 .functor NOT 1, v0x2754ca0_0, C4<0>, C4<0>, C4<0>;
L_0x275c510 .functor AND 1, L_0x275c300, L_0x275c3c0, C4<1>, C4<1>;
L_0x275c620 .functor AND 1, L_0x275c510, v0x2754de0_0, C4<1>, C4<1>;
L_0x275c7d0 .functor OR 1, L_0x275c0b0, L_0x275c620, C4<0>, C4<0>;
L_0x275c8e0 .functor NOT 1, v0x2754c00_0, C4<0>, C4<0>, C4<0>;
L_0x275ca70 .functor OR 1, v0x2754b60_0, L_0x275c8e0, C4<0>, C4<0>;
L_0x275cb30 .functor NOT 1, v0x2754ca0_0, C4<0>, C4<0>, C4<0>;
L_0x275ccb0 .functor OR 1, L_0x275ca70, L_0x275cb30, C4<0>, C4<0>;
L_0x275cdc0 .functor NOT 1, v0x2754de0_0, C4<0>, C4<0>, C4<0>;
L_0x275cf50 .functor OR 1, L_0x275ccb0, L_0x275cdc0, C4<0>, C4<0>;
L_0x275d060 .functor NOT 1, v0x2754b60_0, C4<0>, C4<0>, C4<0>;
L_0x275d200 .functor NOT 1, v0x2754c00_0, C4<0>, C4<0>, C4<0>;
L_0x275d270 .functor OR 1, L_0x275d060, L_0x275d200, C4<0>, C4<0>;
L_0x275d0d0 .functor OR 1, L_0x275d270, v0x2754ca0_0, C4<0>, C4<0>;
L_0x275d190 .functor NOT 1, v0x2754de0_0, C4<0>, C4<0>, C4<0>;
L_0x275d4d0 .functor OR 1, L_0x275d0d0, L_0x275d190, C4<0>, C4<0>;
L_0x275d5e0 .functor AND 1, L_0x275cf50, L_0x275d4d0, C4<1>, C4<1>;
L_0x275d850 .functor NOT 1, v0x2754b60_0, C4<0>, C4<0>, C4<0>;
L_0x275d8c0 .functor NOT 1, v0x2754c00_0, C4<0>, C4<0>, C4<0>;
L_0x275dcb0 .functor OR 1, L_0x275d850, L_0x275d8c0, C4<0>, C4<0>;
L_0x275ddc0 .functor OR 1, L_0x275dcb0, v0x2754ca0_0, C4<0>, C4<0>;
L_0x275e210 .functor OR 1, L_0x275ddc0, v0x2754de0_0, C4<0>, C4<0>;
L_0x275e4e0 .functor AND 1, L_0x275d5e0, L_0x275e210, C4<1>, C4<1>;
v0x27554f0_0 .net *"_ivl_0", 0 0, L_0x275a860;  1 drivers
v0x27555d0_0 .net *"_ivl_10", 0 0, L_0x275af20;  1 drivers
v0x27556b0_0 .net *"_ivl_12", 0 0, L_0x275b070;  1 drivers
v0x27557a0_0 .net *"_ivl_14", 0 0, L_0x275b1f0;  1 drivers
v0x2755880_0 .net *"_ivl_16", 0 0, L_0x275b300;  1 drivers
v0x27559b0_0 .net *"_ivl_18", 0 0, L_0x275b3c0;  1 drivers
v0x2755a90_0 .net *"_ivl_2", 0 0, L_0x275a8f0;  1 drivers
v0x2755b70_0 .net *"_ivl_20", 0 0, L_0x275b4e0;  1 drivers
v0x2755c50_0 .net *"_ivl_22", 0 0, L_0x275b5a0;  1 drivers
v0x2755dc0_0 .net *"_ivl_24", 0 0, L_0x275b680;  1 drivers
v0x2755ea0_0 .net *"_ivl_26", 0 0, L_0x275b740;  1 drivers
v0x2755f80_0 .net *"_ivl_30", 0 0, L_0x275b970;  1 drivers
v0x2756060_0 .net *"_ivl_32", 0 0, L_0x275ba70;  1 drivers
v0x2756140_0 .net *"_ivl_34", 0 0, L_0x275bb30;  1 drivers
v0x2756220_0 .net *"_ivl_36", 0 0, L_0x275bc90;  1 drivers
v0x2756300_0 .net *"_ivl_38", 0 0, L_0x275bd00;  1 drivers
v0x27563e0_0 .net *"_ivl_4", 0 0, L_0x275aa90;  1 drivers
v0x27565d0_0 .net *"_ivl_40", 0 0, L_0x275be70;  1 drivers
v0x27566b0_0 .net *"_ivl_42", 0 0, L_0x275bf30;  1 drivers
v0x2756790_0 .net *"_ivl_44", 0 0, L_0x275c0b0;  1 drivers
v0x2756870_0 .net *"_ivl_46", 0 0, L_0x275c1c0;  1 drivers
v0x2756950_0 .net *"_ivl_48", 0 0, L_0x275c300;  1 drivers
v0x2756a30_0 .net *"_ivl_50", 0 0, L_0x275c3c0;  1 drivers
v0x2756b10_0 .net *"_ivl_52", 0 0, L_0x275c510;  1 drivers
v0x2756bf0_0 .net *"_ivl_54", 0 0, L_0x275c620;  1 drivers
v0x2756cd0_0 .net *"_ivl_58", 0 0, L_0x275c8e0;  1 drivers
v0x2756db0_0 .net *"_ivl_6", 0 0, L_0x275aba0;  1 drivers
v0x2756e90_0 .net *"_ivl_60", 0 0, L_0x275ca70;  1 drivers
v0x2756f70_0 .net *"_ivl_62", 0 0, L_0x275cb30;  1 drivers
v0x2757050_0 .net *"_ivl_64", 0 0, L_0x275ccb0;  1 drivers
v0x2757130_0 .net *"_ivl_66", 0 0, L_0x275cdc0;  1 drivers
v0x2757210_0 .net *"_ivl_68", 0 0, L_0x275cf50;  1 drivers
v0x27572f0_0 .net *"_ivl_70", 0 0, L_0x275d060;  1 drivers
v0x27575e0_0 .net *"_ivl_72", 0 0, L_0x275d200;  1 drivers
v0x27576c0_0 .net *"_ivl_74", 0 0, L_0x275d270;  1 drivers
v0x27577a0_0 .net *"_ivl_76", 0 0, L_0x275d0d0;  1 drivers
v0x2757880_0 .net *"_ivl_78", 0 0, L_0x275d190;  1 drivers
v0x2757960_0 .net *"_ivl_8", 0 0, L_0x275ada0;  1 drivers
v0x2757a40_0 .net *"_ivl_80", 0 0, L_0x275d4d0;  1 drivers
v0x2757b20_0 .net *"_ivl_82", 0 0, L_0x275d5e0;  1 drivers
v0x2757c00_0 .net *"_ivl_84", 0 0, L_0x275d850;  1 drivers
v0x2757ce0_0 .net *"_ivl_86", 0 0, L_0x275d8c0;  1 drivers
v0x2757dc0_0 .net *"_ivl_88", 0 0, L_0x275dcb0;  1 drivers
v0x2757ea0_0 .net *"_ivl_90", 0 0, L_0x275ddc0;  1 drivers
v0x2757f80_0 .net *"_ivl_92", 0 0, L_0x275e210;  1 drivers
v0x2758060_0 .net "a", 0 0, v0x2754b60_0;  alias, 1 drivers
v0x2758100_0 .net "b", 0 0, v0x2754c00_0;  alias, 1 drivers
v0x27581f0_0 .net "c", 0 0, v0x2754ca0_0;  alias, 1 drivers
v0x27582e0_0 .net "d", 0 0, v0x2754de0_0;  alias, 1 drivers
v0x27583d0_0 .net "out_pos", 0 0, L_0x275e4e0;  alias, 1 drivers
v0x2758490_0 .net8 "out_sop", 0 0, RS_0x7fd5c5804188;  alias, 2 drivers
S_0x2758610 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x270a560;
 .timescale -12 -12;
E_0x26f19f0 .event anyedge, v0x2759400_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2759400_0;
    %nor/r;
    %assign/vec4 v0x2759400_0, 0;
    %wait E_0x26f19f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2754030;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2754ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2754f70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2754030;
T_4 ;
    %wait E_0x2708e20;
    %load/vec4 v0x2755010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2754ed0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2754030;
T_5 ;
    %wait E_0x2708cc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2754de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754c00_0, 0;
    %assign/vec4 v0x2754b60_0, 0;
    %wait E_0x2708cc0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2754de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754c00_0, 0;
    %assign/vec4 v0x2754b60_0, 0;
    %wait E_0x2708cc0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2754de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754c00_0, 0;
    %assign/vec4 v0x2754b60_0, 0;
    %wait E_0x2708cc0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2754de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754c00_0, 0;
    %assign/vec4 v0x2754b60_0, 0;
    %wait E_0x2708cc0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2754de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754c00_0, 0;
    %assign/vec4 v0x2754b60_0, 0;
    %wait E_0x2708cc0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2754de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754c00_0, 0;
    %assign/vec4 v0x2754b60_0, 0;
    %wait E_0x2708cc0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2754de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754c00_0, 0;
    %assign/vec4 v0x2754b60_0, 0;
    %wait E_0x2708cc0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2754de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754c00_0, 0;
    %assign/vec4 v0x2754b60_0, 0;
    %wait E_0x2708cc0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2754de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754c00_0, 0;
    %assign/vec4 v0x2754b60_0, 0;
    %wait E_0x2708cc0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2754de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754c00_0, 0;
    %assign/vec4 v0x2754b60_0, 0;
    %wait E_0x2708cc0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2754de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754c00_0, 0;
    %assign/vec4 v0x2754b60_0, 0;
    %wait E_0x2708cc0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2754de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754c00_0, 0;
    %assign/vec4 v0x2754b60_0, 0;
    %wait E_0x2708cc0;
    %load/vec4 v0x2754ed0_0;
    %store/vec4 v0x2754f70_0, 0, 1;
    %fork t_1, S_0x2754360;
    %jmp t_0;
    .scope S_0x2754360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27545a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x27545a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2708cc0;
    %load/vec4 v0x27545a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2754de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754c00_0, 0;
    %assign/vec4 v0x2754b60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27545a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27545a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2754030;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2708e20;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2754de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2754c00_0, 0;
    %assign/vec4 v0x2754b60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2754ed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2754f70_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x270a560;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2758fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2759400_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x270a560;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2758fa0_0;
    %inv;
    %store/vec4 v0x2758fa0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x270a560;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2754d40_0, v0x2759570_0, v0x2758dc0_0, v0x2758e60_0, v0x2758f00_0, v0x2759040_0, v0x27592c0_0, v0x2759220_0, v0x2759180_0, v0x27590e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x270a560;
T_9 ;
    %load/vec4 v0x2759360_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2759360_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2759360_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2759360_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2759360_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2759360_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2759360_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2759360_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2759360_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2759360_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x270a560;
T_10 ;
    %wait E_0x2708e20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2759360_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2759360_0, 4, 32;
    %load/vec4 v0x27594a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2759360_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2759360_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2759360_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2759360_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x27592c0_0;
    %load/vec4 v0x27592c0_0;
    %load/vec4 v0x2759220_0;
    %xor;
    %load/vec4 v0x27592c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2759360_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2759360_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2759360_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2759360_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2759180_0;
    %load/vec4 v0x2759180_0;
    %load/vec4 v0x27590e0_0;
    %xor;
    %load/vec4 v0x2759180_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2759360_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2759360_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2759360_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2759360_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth1/human/ece241_2013_q2/iter1/response1/top_module.sv";
