INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Educacion/Desktop/SisDig/Vivado/Proyectos/UART/UART.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Educacion/Desktop/SisDig/Vivado/Proyectos/UART/UART.srcs/sources_1/new/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart'
