#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jul 21 15:32:37 2025
# Process ID         : 2422136
# Current directory  : C:/Users/robertjo/Downloads/bookshelf/benchmarks/sample_ispd2016_benchmarks/FPGA-example2
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent2422600 C:\Users\robertjo\Downloads\bookshelf\benchmarks\sample_ispd2016_benchmarks\FPGA-example2\design.dcp
# Log file           : C:/Users/robertjo/Downloads/bookshelf/benchmarks/sample_ispd2016_benchmarks/FPGA-example2/vivado.log
# Journal file       : C:/Users/robertjo/Downloads/bookshelf/benchmarks/sample_ispd2016_benchmarks/FPGA-example2\vivado.jou
# Running On         : DESKTOP-M7ENF79
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i7-10700K CPU @ 3.80GHz
# CPU Frequency      : 3792 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 68582 MB
# Swap memory        : 34359 MB
# Total Virtual      : 102942 MB
# Available Virtual  : 81412 MB
#-----------------------------------------------------------
start_gui
open_checkpoint C:/Users/robertjo/Downloads/bookshelf/benchmarks/sample_ispd2016_benchmarks/FPGA-example2/design.dcp
Command: open_checkpoint C:/Users/robertjo/Downloads/bookshelf/benchmarks/sample_ispd2016_benchmarks/FPGA-example2/design.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1110.676 ; gain = 9.223
WARNING: [Vivado 12-8410] Design file 'C:/Users/robertjo/Downloads/bookshelf/benchmarks/sample_ispd2016_benchmarks/FPGA-example2/design.dcp' has failed integrity check (2). There is either a missing chekcsum or mismatch. Please regenerate the DCP file.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Device 21-403] Loading part xcvu095-ffva2104-2-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.946 . Memory (MB): peak = 2557.555 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 503 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design2_inst1' is not ideal for floorplanning, since the cellview 'design2_inst1' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4396] File format version for shapeDB does not match. shapeDB will be regenerated.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2840.395 ; gain = 0.000
Parsing XDC File [C:/Users/robertjo/Downloads/bookshelf/benchmarks/sample_ispd2016_benchmarks/FPGA-example2/design/design2_inst1.xdc]
WARNING: [Constraints 18-4434] Global Clock Buffer 'inst_1' is LOCed to site 'BUFGCE_X1Y2'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results. [/proj/xhdhdstaff2/sainath/Projects/vorpal/ISPD/benchmarks/FPGA-example2/RUN/ioconstr.xdc:604]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'inst_303' is LOCed to site 'BUFGCE_X1Y1'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results. [/proj/xhdhdstaff2/sainath/Projects/vorpal/ISPD/benchmarks/FPGA-example2/RUN/ioconstr.xdc:605]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'inst_305' is LOCed to site 'BUFGCE_X1Y0'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results. [/proj/xhdhdstaff2/sainath/Projects/vorpal/ISPD/benchmarks/FPGA-example2/RUN/ioconstr.xdc:606]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Finished Parsing XDC File [C:/Users/robertjo/Downloads/bookshelf/benchmarks/sample_ispd2016_benchmarks/FPGA-example2/design/design2_inst1.xdc]
Reading placement.
Reading placer database...
Reading routing.
Read Old XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2934.023 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2934.023 ; gain = 0.000
WARNING: [Constraints 18-4434] Global Clock Buffer 'inst_1' is LOCed to site 'BUFGCE_X1Y2'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'inst_303' is LOCed to site 'BUFGCE_X1Y1'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'inst_305' is LOCed to site 'BUFGCE_X1Y0'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2996.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 503 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 200 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 303 instances

INFO: [Project 1-605] Checkpoint was created with Vivado v2015.4 (64-bit) internal build SW Build (by sainath) on Mon Feb  1 09:11:37 IST 2016
open_checkpoint: Time (s): cpu = 00:01:49 ; elapsed = 00:01:29 . Memory (MB): peak = 3540.738 ; gain = 2453.195
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 4674.035 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
