#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Oct  4 15:51:29 2024
# Process ID: 6644
# Current directory: C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/ripple_carry_adder
# Command line: vivado.exe -mode batch -source .\synth.tcl
# Log file: C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/ripple_carry_adder/vivado.log
# Journal file: C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/ripple_carry_adder\vivado.jou
# Running On: DESKTOP-E28LBAG, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 8260 MB
#-----------------------------------------------------------
source {.\synth.tcl}
# set outputDir out/ 
# file mkdir $outputDir
# read_verilog -sv [ glob ripple_carry_adder.sv]
read_verilog: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 464.426 ; gain = 184.590
# read_xdc ripple_carry_adder.xdc
# synth_design -top ripple_carry_adder -part xc7a35tcpg236-1
Command: synth_design -top ripple_carry_adder -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11956
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1296.840 ; gain = 440.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ripple_carry_adder' [C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/ripple_carry_adder/ripple_carry_adder.sv:41]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/ripple_carry_adder/ripple_carry_adder.sv:54]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/full_adder/full_adder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (0#1) [C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/full_adder/full_adder.sv:1]
ERROR: [Synth 8-11365] for the instance 'full_adder_1' of module 'full_adder' declared at 'C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/full_adder/full_adder.sv:1', named port connection 'i_bit1' does not exist [C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/ripple_carry_adder/ripple_carry_adder.sv:56]
ERROR: [Synth 8-11365] for the instance 'full_adder_1' of module 'full_adder' declared at 'C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/full_adder/full_adder.sv:1', named port connection 'i_bit2' does not exist [C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/ripple_carry_adder/ripple_carry_adder.sv:57]
ERROR: [Synth 8-11365] for the instance 'full_adder_1' of module 'full_adder' declared at 'C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/full_adder/full_adder.sv:1', named port connection 'i_carry' does not exist [C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/ripple_carry_adder/ripple_carry_adder.sv:58]
ERROR: [Synth 8-11365] for the instance 'full_adder_1' of module 'full_adder' declared at 'C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/full_adder/full_adder.sv:1', named port connection 'o_sum' does not exist [C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/ripple_carry_adder/ripple_carry_adder.sv:59]
ERROR: [Synth 8-11365] for the instance 'full_adder_1' of module 'full_adder' declared at 'C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/full_adder/full_adder.sv:1', named port connection 'o_carry' does not exist [C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/ripple_carry_adder/ripple_carry_adder.sv:60]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/ripple_carry_adder/ripple_carry_adder.sv:63]
ERROR: [Synth 8-11365] for the instance 'full_adder_2' of module 'full_adder' declared at 'C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/full_adder/full_adder.sv:1', named port connection 'i_bit1' does not exist [C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/ripple_carry_adder/ripple_carry_adder.sv:65]
ERROR: [Synth 8-11365] for the instance 'full_adder_2' of module 'full_adder' declared at 'C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/full_adder/full_adder.sv:1', named port connection 'i_bit2' does not exist [C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/ripple_carry_adder/ripple_carry_adder.sv:66]
ERROR: [Synth 8-11365] for the instance 'full_adder_2' of module 'full_adder' declared at 'C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/full_adder/full_adder.sv:1', named port connection 'i_carry' does not exist [C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/ripple_carry_adder/ripple_carry_adder.sv:67]
ERROR: [Synth 8-11365] for the instance 'full_adder_2' of module 'full_adder' declared at 'C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/full_adder/full_adder.sv:1', named port connection 'o_sum' does not exist [C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/ripple_carry_adder/ripple_carry_adder.sv:68]
ERROR: [Synth 8-11365] for the instance 'full_adder_2' of module 'full_adder' declared at 'C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/full_adder/full_adder.sv:1', named port connection 'o_carry' does not exist [C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/ripple_carry_adder/ripple_carry_adder.sv:69]
ERROR: [Synth 8-6156] failed synthesizing module 'ripple_carry_adder' [C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/ripple_carry_adder/ripple_carry_adder.sv:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1403.445 ; gain = 546.840
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 2 Warnings, 0 Critical Warnings and 12 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Oct  4 15:52:37 2024...
