==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'iiccomm.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:14 ; elapsed = 00:00:27 . Memory (MB): peak = 359.941 ; gain = 13.379 ; free physical = 133587 ; free virtual = 506401
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:16 ; elapsed = 00:00:29 . Memory (MB): peak = 359.941 ; gain = 13.379 ; free physical = 133643 ; free virtual = 506457
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:17 ; elapsed = 00:00:30 . Memory (MB): peak = 360.145 ; gain = 13.582 ; free physical = 133505 ; free virtual = 506319
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:17 ; elapsed = 00:00:30 . Memory (MB): peak = 360.145 ; gain = 13.582 ; free physical = 133523 ; free virtual = 506337
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:18 ; elapsed = 00:00:31 . Memory (MB): peak = 488.148 ; gain = 141.586 ; free physical = 133468 ; free virtual = 506283
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:18 ; elapsed = 00:00:31 . Memory (MB): peak = 488.148 ; gain = 141.586 ; free physical = 133521 ; free virtual = 506336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'iiccomm' ...
WARNING: [SYN 201-107] Renaming port name 'iiccomm/bus' to 'iiccomm/bus_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iiccomm'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.21 seconds; current allocated memory: 76.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 76.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iiccomm'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm/bus_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm/outValue' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'iiccomm' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'outValue' to AXI-Lite port outValue_first.
INFO: [RTGEN 206-100] Finished creating RTL model for 'iiccomm'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 77.102 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:19 ; elapsed = 00:00:32 . Memory (MB): peak = 488.148 ; gain = 141.586 ; free physical = 133508 ; free virtual = 506322
INFO: [SYSC 207-301] Generating SystemC RTL for iiccomm.
INFO: [VHDL 208-304] Generating VHDL RTL for iiccomm.
INFO: [VLOG 209-307] Generating Verilog RTL for iiccomm.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 62.53 seconds; peak allocated memory: 77.102 MB.
