

================================================================
== Vitis HLS Report for 'AES_Encrypt_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2'
================================================================
* Date:           Fri Sep 13 04:05:10 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_aes
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.590 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1_VITIS_LOOP_18_2  |       16|       16|         1|          1|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     81|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     63|    -|
|Register         |        -|   -|     13|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     13|    144|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln17_1_fu_92_p2      |         +|   0|  0|  13|           5|           1|
    |add_ln17_fu_104_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln18_fu_159_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln19_fu_148_p2       |         +|   0|  0|  13|           4|           4|
    |icmp_ln17_fu_86_p2       |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln18_fu_110_p2      |      icmp|   0|  0|  13|           3|           4|
    |select_ln17_1_fu_124_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln17_fu_116_p3    |    select|   0|  0|   3|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  81|          25|          21|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1_load             |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load               |   9|          2|    3|          6|
    |i_1_fu_46                             |   9|          2|    3|          6|
    |indvar_flatten_fu_50                  |   9|          2|    5|         10|
    |j_fu_42                               |   9|          2|    3|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   23|         46|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  1|   0|    1|          0|
    |ap_done_reg           |  1|   0|    1|          0|
    |i_1_fu_46             |  3|   0|    3|          0|
    |indvar_flatten_fu_50  |  5|   0|    5|          0|
    |j_fu_42               |  3|   0|    3|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 13|   0|   13|          0|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+----------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|state_address0  |  out|    4|   ap_memory|                                                 state|         array|
|state_ce0       |  out|    1|   ap_memory|                                                 state|         array|
|state_we0       |  out|    1|   ap_memory|                                                 state|         array|
|state_d0        |  out|    8|   ap_memory|                                                 state|         array|
+----------------+-----+-----+------------+------------------------------------------------------+--------------+

