Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Jul 26 15:08:09 2023
| Host         : cadence32 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.109        0.000                      0                  801        0.109        0.000                      0                  801        3.000        0.000                       0                   577  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_wiz_0   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100MHz_clk_wiz_0        3.309        0.000                      0                  485        0.122        0.000                      0                  485        4.500        0.000                       0                   319  
  clk40MHz_clk_wiz_0        19.040        0.000                      0                  284        0.109        0.000                      0                  284       11.520        0.000                       0                   254  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk40MHz_clk_wiz_0   clk100MHz_clk_wiz_0        2.109        0.000                      0                   32        0.144        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk100MHz_clk_wiz_0                       
(none)               clk40MHz_clk_wiz_0                        
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk100MHz_clk_wiz_0  
(none)                                    clk40MHz_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 2.529ns (38.766%)  route 3.995ns (61.234%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.632    -0.880    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y38          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  u_top_vga/u_MouseCtl/xpos_reg[3]/Q
                         net (fo=4, routed)           0.699     0.275    u_top_vga/u_MouseCtl/xpos_reg[9]_0[3]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.931 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     0.931    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.265 r  u_top_vga/u_MouseCtl/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.541     1.806    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_0[1]
    SLICE_X5Y41          LUT2 (Prop_lut2_I1_O)        0.303     2.109 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.109    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.641 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.843     3.484    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_n_0
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.124     3.608 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_5/O
                         net (fo=8, routed)           0.719     4.327    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_5_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I3_O)        0.124     4.451 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[3]_i_1/O
                         net (fo=3, routed)           1.193     5.644    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[3]_i_1_n_0
    SLICE_X2Y39          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.517     8.522    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y39          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/C
                         clock pessimism              0.564     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X2Y39          FDSE (Setup_fdse_C_D)       -0.058     8.953    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             3.319ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 1.627ns (26.609%)  route 4.487ns (73.391%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.564    -0.948    u_top_vga/u_MouseCtl/CLK
    SLICE_X8Y35          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  u_top_vga/u_MouseCtl/ypos_reg[0]/Q
                         net (fo=7, routed)           1.034     0.604    u_top_vga/u_draw_mouse/u_MouseDispaly/geqOp_carry__0_1[0]
    SLICE_X8Y35          LUT2 (Prop_lut2_I1_O)        0.146     0.750 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_32/O
                         net (fo=10, routed)          1.144     1.894    u_top_vga/u_draw_mouse/u_MouseDispaly/vcount_nxt_reg[0]
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.328     2.222 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_22/O
                         net (fo=1, routed)           0.000     2.222    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_22_n_0
    SLICE_X8Y38          MUXF7 (Prop_muxf7_I1_O)      0.214     2.436 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]_i_10/O
                         net (fo=2, routed)           0.643     3.079    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]_i_10_n_0
    SLICE_X9Y38          LUT5 (Prop_lut5_I2_O)        0.297     3.376 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.712     4.088    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_3_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124     4.212 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.955     5.167    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1_n_0
    SLICE_X2Y38          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.516     8.521    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y38          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica/C
                         clock pessimism              0.564     9.084    
                         clock uncertainty           -0.074     9.010    
    SLICE_X2Y38          FDSE (Setup_fdse_C_S)       -0.524     8.486    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  3.319    

Slack (MET) :             3.319ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica_2/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 1.627ns (26.609%)  route 4.487ns (73.391%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.564    -0.948    u_top_vga/u_MouseCtl/CLK
    SLICE_X8Y35          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  u_top_vga/u_MouseCtl/ypos_reg[0]/Q
                         net (fo=7, routed)           1.034     0.604    u_top_vga/u_draw_mouse/u_MouseDispaly/geqOp_carry__0_1[0]
    SLICE_X8Y35          LUT2 (Prop_lut2_I1_O)        0.146     0.750 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_32/O
                         net (fo=10, routed)          1.144     1.894    u_top_vga/u_draw_mouse/u_MouseDispaly/vcount_nxt_reg[0]
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.328     2.222 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_22/O
                         net (fo=1, routed)           0.000     2.222    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_22_n_0
    SLICE_X8Y38          MUXF7 (Prop_muxf7_I1_O)      0.214     2.436 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]_i_10/O
                         net (fo=2, routed)           0.643     3.079    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]_i_10_n_0
    SLICE_X9Y38          LUT5 (Prop_lut5_I2_O)        0.297     3.376 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.712     4.088    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_3_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124     4.212 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.955     5.167    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1_n_0
    SLICE_X2Y38          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica_2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.516     8.521    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y38          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica_2/C
                         clock pessimism              0.564     9.084    
                         clock uncertainty           -0.074     9.010    
    SLICE_X2Y38          FDSE (Setup_fdse_C_S)       -0.524     8.486    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  3.319    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 2.529ns (39.020%)  route 3.952ns (60.980%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.632    -0.880    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y38          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  u_top_vga/u_MouseCtl/xpos_reg[3]/Q
                         net (fo=4, routed)           0.699     0.275    u_top_vga/u_MouseCtl/xpos_reg[9]_0[3]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.931 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     0.931    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.265 r  u_top_vga/u_MouseCtl/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.541     1.806    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_0[1]
    SLICE_X5Y41          LUT2 (Prop_lut2_I1_O)        0.303     2.109 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.109    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.641 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.843     3.484    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_n_0
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.124     3.608 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_5/O
                         net (fo=8, routed)           0.736     4.344    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_5_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I3_O)        0.124     4.468 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[6]_i_1/O
                         net (fo=3, routed)           1.134     5.602    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[6]_i_1_n_0
    SLICE_X2Y38          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.516     8.521    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y38          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica/C
                         clock pessimism              0.564     9.084    
                         clock uncertainty           -0.074     9.010    
    SLICE_X2Y38          FDSE (Setup_fdse_C_D)       -0.056     8.954    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.954    
                         arrival time                          -5.602    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 1.627ns (27.158%)  route 4.364ns (72.842%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.564    -0.948    u_top_vga/u_MouseCtl/CLK
    SLICE_X8Y35          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  u_top_vga/u_MouseCtl/ypos_reg[0]/Q
                         net (fo=7, routed)           1.034     0.604    u_top_vga/u_draw_mouse/u_MouseDispaly/geqOp_carry__0_1[0]
    SLICE_X8Y35          LUT2 (Prop_lut2_I1_O)        0.146     0.750 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_32/O
                         net (fo=10, routed)          1.144     1.894    u_top_vga/u_draw_mouse/u_MouseDispaly/vcount_nxt_reg[0]
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.328     2.222 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_22/O
                         net (fo=1, routed)           0.000     2.222    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_22_n_0
    SLICE_X8Y38          MUXF7 (Prop_muxf7_I1_O)      0.214     2.436 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]_i_10/O
                         net (fo=2, routed)           0.643     3.079    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]_i_10_n_0
    SLICE_X9Y38          LUT5 (Prop_lut5_I2_O)        0.297     3.376 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.712     4.088    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_3_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124     4.212 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.831     5.043    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1_n_0
    SLICE_X8Y40          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.448     8.453    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X8Y40          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X8Y40          FDSE (Setup_fdse_C_S)       -0.524     8.432    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica_2/D
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 2.529ns (39.459%)  route 3.880ns (60.541%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.632    -0.880    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y38          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  u_top_vga/u_MouseCtl/xpos_reg[3]/Q
                         net (fo=4, routed)           0.699     0.275    u_top_vga/u_MouseCtl/xpos_reg[9]_0[3]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.931 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     0.931    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.265 r  u_top_vga/u_MouseCtl/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.541     1.806    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_0[1]
    SLICE_X5Y41          LUT2 (Prop_lut2_I1_O)        0.303     2.109 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.109    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.641 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.843     3.484    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_n_0
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.124     3.608 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_5/O
                         net (fo=8, routed)           0.736     4.344    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_5_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I3_O)        0.124     4.468 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[6]_i_1/O
                         net (fo=3, routed)           1.062     5.530    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[6]_i_1_n_0
    SLICE_X2Y38          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.516     8.521    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y38          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica_2/C
                         clock pessimism              0.564     9.084    
                         clock uncertainty           -0.074     9.010    
    SLICE_X2Y38          FDSE (Setup_fdse_C_D)       -0.059     8.951    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 1.627ns (27.158%)  route 4.364ns (72.842%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.564    -0.948    u_top_vga/u_MouseCtl/CLK
    SLICE_X8Y35          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  u_top_vga/u_MouseCtl/ypos_reg[0]/Q
                         net (fo=7, routed)           1.034     0.604    u_top_vga/u_draw_mouse/u_MouseDispaly/geqOp_carry__0_1[0]
    SLICE_X8Y35          LUT2 (Prop_lut2_I1_O)        0.146     0.750 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_32/O
                         net (fo=10, routed)          1.144     1.894    u_top_vga/u_draw_mouse/u_MouseDispaly/vcount_nxt_reg[0]
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.328     2.222 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_22/O
                         net (fo=1, routed)           0.000     2.222    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_22_n_0
    SLICE_X8Y38          MUXF7 (Prop_muxf7_I1_O)      0.214     2.436 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]_i_10/O
                         net (fo=2, routed)           0.643     3.079    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]_i_10_n_0
    SLICE_X9Y38          LUT5 (Prop_lut5_I2_O)        0.297     3.376 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.712     4.088    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_3_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124     4.212 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.831     5.043    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1_n_0
    SLICE_X9Y40          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.448     8.453    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X9Y40          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X9Y40          FDSE (Setup_fdse_C_S)       -0.429     8.527    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 1.627ns (27.158%)  route 4.364ns (72.842%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.564    -0.948    u_top_vga/u_MouseCtl/CLK
    SLICE_X8Y35          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  u_top_vga/u_MouseCtl/ypos_reg[0]/Q
                         net (fo=7, routed)           1.034     0.604    u_top_vga/u_draw_mouse/u_MouseDispaly/geqOp_carry__0_1[0]
    SLICE_X8Y35          LUT2 (Prop_lut2_I1_O)        0.146     0.750 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_32/O
                         net (fo=10, routed)          1.144     1.894    u_top_vga/u_draw_mouse/u_MouseDispaly/vcount_nxt_reg[0]
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.328     2.222 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_22/O
                         net (fo=1, routed)           0.000     2.222    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_22_n_0
    SLICE_X8Y38          MUXF7 (Prop_muxf7_I1_O)      0.214     2.436 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]_i_10/O
                         net (fo=2, routed)           0.643     3.079    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]_i_10_n_0
    SLICE_X9Y38          LUT5 (Prop_lut5_I2_O)        0.297     3.376 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.712     4.088    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_3_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124     4.212 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.831     5.043    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1_n_0
    SLICE_X9Y40          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.448     8.453    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X9Y40          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X9Y40          FDSE (Setup_fdse_C_S)       -0.429     8.527    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.496ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.331ns  (logic 2.529ns (39.945%)  route 3.802ns (60.055%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.632    -0.880    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y38          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  u_top_vga/u_MouseCtl/xpos_reg[3]/Q
                         net (fo=4, routed)           0.699     0.275    u_top_vga/u_MouseCtl/xpos_reg[9]_0[3]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.931 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     0.931    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.265 r  u_top_vga/u_MouseCtl/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.541     1.806    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_0[1]
    SLICE_X5Y41          LUT2 (Prop_lut2_I1_O)        0.303     2.109 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.109    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.641 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.843     3.484    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_n_0
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.124     3.608 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_5/O
                         net (fo=8, routed)           0.719     4.327    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_5_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I3_O)        0.124     4.451 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[3]_i_1/O
                         net (fo=3, routed)           1.001     5.452    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[3]_i_1_n_0
    SLICE_X2Y39          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.517     8.522    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y39          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X2Y39          FDSE (Setup_fdse_C_D)       -0.063     8.948    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.948    
                         arrival time                          -5.452    
  -------------------------------------------------------------------
                         slack                                  3.496    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 2.529ns (40.033%)  route 3.788ns (59.967%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.632    -0.880    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y38          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  u_top_vga/u_MouseCtl/xpos_reg[3]/Q
                         net (fo=4, routed)           0.699     0.275    u_top_vga/u_MouseCtl/xpos_reg[9]_0[3]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.931 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     0.931    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.265 r  u_top_vga/u_MouseCtl/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.541     1.806    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_0[1]
    SLICE_X5Y41          LUT2 (Prop_lut2_I1_O)        0.303     2.109 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.109    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.641 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.843     3.484    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_n_0
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.124     3.608 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_5/O
                         net (fo=8, routed)           0.719     4.327    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_5_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I3_O)        0.124     4.451 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[3]_i_1/O
                         net (fo=3, routed)           0.987     5.438    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[3]_i_1_n_0
    SLICE_X2Y39          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.517     8.522    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y39          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica/C
                         clock pessimism              0.564     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X2Y39          FDSE (Setup_fdse_C_D)       -0.026     8.985    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  3.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0_clk_wiz/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk_wiz_0_clk_wiz/seq_reg1[0]
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0_clk_wiz/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.565    -0.616    u_top_vga/u_draw_mouse/CLK
    SLICE_X9Y41          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/Q
                         net (fo=1, routed)           0.087    -0.388    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]_2[4]
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.045    -0.343 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[8]_i_1_n_0
    SLICE_X8Y41          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.835    -0.855    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X8Y41          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X8Y41          FDSE (Hold_fdse_C_D)         0.120    -0.483    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/FSM_onehot_state_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.220%)  route 0.075ns (28.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.587    -0.594    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y32          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[35]/Q
                         net (fo=3, routed)           0.075    -0.378    u_top_vga/u_MouseCtl/Inst_Ps2Interface/Q[35]
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.045    -0.333 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[36]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_14
    SLICE_X5Y32          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.856    -0.834    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y32          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[36]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X5Y32          FDCE (Hold_fdce_C_D)         0.092    -0.489    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[36]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_100us_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.591    -0.590    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y35          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.340    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[0]
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.045    -0.295 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_100us_done_i_1/O
                         net (fo=1, routed)           0.000    -0.295    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_100us_done_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_100us_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.861    -0.829    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X2Y35          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_100us_done_reg/C
                         clock pessimism              0.251    -0.577    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.120    -0.457    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_100us_done_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.591    -0.590    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y34          FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/Q
                         net (fo=4, routed)           0.110    -0.339    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_counter_enable
    SLICE_X2Y34          LUT6 (Prop_lut6_I5_O)        0.045    -0.294 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_i_1/O
                         net (fo=1, routed)           0.000    -0.294    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_i_1_n_0
    SLICE_X2Y34          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.860    -0.830    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X2Y34          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/C
                         clock pessimism              0.252    -0.577    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.120    -0.457    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.942%)  route 0.119ns (39.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.588    -0.593    u_top_vga/u_MouseCtl/CLK
    SLICE_X3Y31          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u_top_vga/u_MouseCtl/tx_data_reg[1]/Q
                         net (fo=2, routed)           0.119    -0.333    u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[8]_0[1]
    SLICE_X2Y32          LUT5 (Prop_lut5_I3_O)        0.045    -0.288 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.288    u_top_vga/u_MouseCtl/Inst_Ps2Interface/tx_parity_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.858    -0.832    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X2Y32          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism              0.253    -0.578    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121    -0.457    u_top_vga/u_MouseCtl/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.591    -0.590    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X2Y34          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/Q
                         net (fo=2, routed)           0.082    -0.344    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done
    SLICE_X3Y34          LUT2 (Prop_lut2_I1_O)        0.048    -0.296 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.296    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[8]_i_1__0_n_0
    SLICE_X3Y34          FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.860    -0.830    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y34          FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.252    -0.577    
    SLICE_X3Y34          FDCE (Hold_fdce_C_D)         0.107    -0.470    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.102%)  route 0.123ns (39.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.591    -0.590    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X0Y35          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[6]/Q
                         net (fo=3, routed)           0.123    -0.326    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[6]
    SLICE_X2Y34          LUT3 (Prop_lut3_I1_O)        0.045    -0.281 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_done_i_1/O
                         net (fo=1, routed)           0.000    -0.281    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_done_i_1_n_0
    SLICE_X2Y34          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.860    -0.830    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X2Y34          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/C
                         clock pessimism              0.253    -0.576    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.121    -0.455    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.598    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y26          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.123    -0.334    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X1Y27          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.853    -0.837    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y27          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism              0.253    -0.583    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.070    -0.513    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/x_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/xpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.308%)  route 0.139ns (49.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.593    -0.588    u_top_vga/u_MouseCtl/CLK
    SLICE_X3Y39          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  u_top_vga/u_MouseCtl/x_pos_reg[4]/Q
                         net (fo=5, routed)           0.139    -0.308    u_top_vga/u_MouseCtl/x_pos[4]
    SLICE_X6Y39          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.862    -0.828    u_top_vga/u_MouseCtl/CLK
    SLICE_X6Y39          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[4]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.059    -0.494    u_top_vga/u_MouseCtl/xpos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk_wiz_0_clk_wiz/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      u_clk_wiz_0_clk_wiz/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.040ns  (required time - arrival time)
  Source:                 u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.702ns (51.229%)  route 2.572ns (48.771%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 23.454 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.604    -0.908    u_top_vga/u_font_rom/clk40MHz
    RAMB18_X0Y12         RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.546 f  u_top_vga/u_font_rom/char_line_pixels_reg/DOADO[0]
                         net (fo=1, routed)           1.156     2.702    u_top_vga/u_font_rom/char_line_pixels[0]
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.124     2.826 f  u_top_vga/u_font_rom/out\\.rgb[11]_i_3/O
                         net (fo=1, routed)           0.687     3.513    u_top_vga/u_draw_start_bg/out\\.rgb_reg[11]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.637 r  u_top_vga/u_draw_start_bg/out\\.rgb[11]_i_1__0/O
                         net (fo=4, routed)           0.729     4.366    u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]_0
    SLICE_X12Y41         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.449    23.454    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X12Y41         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]/C
                         clock pessimism              0.564    24.017    
                         clock uncertainty           -0.087    23.930    
    SLICE_X12Y41         FDRE (Setup_fdre_C_R)       -0.524    23.406    u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         23.406    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                 19.040    

Slack (MET) :             19.040ns  (required time - arrival time)
  Source:                 u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.702ns (51.229%)  route 2.572ns (48.771%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 23.454 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.604    -0.908    u_top_vga/u_font_rom/clk40MHz
    RAMB18_X0Y12         RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.546 f  u_top_vga/u_font_rom/char_line_pixels_reg/DOADO[0]
                         net (fo=1, routed)           1.156     2.702    u_top_vga/u_font_rom/char_line_pixels[0]
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.124     2.826 f  u_top_vga/u_font_rom/out\\.rgb[11]_i_3/O
                         net (fo=1, routed)           0.687     3.513    u_top_vga/u_draw_start_bg/out\\.rgb_reg[11]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.637 r  u_top_vga/u_draw_start_bg/out\\.rgb[11]_i_1__0/O
                         net (fo=4, routed)           0.729     4.366    u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]_0
    SLICE_X12Y41         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.449    23.454    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X12Y41         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/C
                         clock pessimism              0.564    24.017    
                         clock uncertainty           -0.087    23.930    
    SLICE_X12Y41         FDRE (Setup_fdre_C_R)       -0.524    23.406    u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         23.406    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                 19.040    

Slack (MET) :             19.040ns  (required time - arrival time)
  Source:                 u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.702ns (51.229%)  route 2.572ns (48.771%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 23.454 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.604    -0.908    u_top_vga/u_font_rom/clk40MHz
    RAMB18_X0Y12         RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.546 f  u_top_vga/u_font_rom/char_line_pixels_reg/DOADO[0]
                         net (fo=1, routed)           1.156     2.702    u_top_vga/u_font_rom/char_line_pixels[0]
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.124     2.826 f  u_top_vga/u_font_rom/out\\.rgb[11]_i_3/O
                         net (fo=1, routed)           0.687     3.513    u_top_vga/u_draw_start_bg/out\\.rgb_reg[11]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.637 r  u_top_vga/u_draw_start_bg/out\\.rgb[11]_i_1__0/O
                         net (fo=4, routed)           0.729     4.366    u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]_0
    SLICE_X12Y41         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.449    23.454    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X12Y41         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[6]/C
                         clock pessimism              0.564    24.017    
                         clock uncertainty           -0.087    23.930    
    SLICE_X12Y41         FDRE (Setup_fdre_C_R)       -0.524    23.406    u_top_vga/u_draw_rect_char/out\\.rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         23.406    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                 19.040    

Slack (MET) :             19.040ns  (required time - arrival time)
  Source:                 u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.702ns (51.229%)  route 2.572ns (48.771%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 23.454 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.604    -0.908    u_top_vga/u_font_rom/clk40MHz
    RAMB18_X0Y12         RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.546 f  u_top_vga/u_font_rom/char_line_pixels_reg/DOADO[0]
                         net (fo=1, routed)           1.156     2.702    u_top_vga/u_font_rom/char_line_pixels[0]
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.124     2.826 f  u_top_vga/u_font_rom/out\\.rgb[11]_i_3/O
                         net (fo=1, routed)           0.687     3.513    u_top_vga/u_draw_start_bg/out\\.rgb_reg[11]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.637 r  u_top_vga/u_draw_start_bg/out\\.rgb[11]_i_1__0/O
                         net (fo=4, routed)           0.729     4.366    u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]_0
    SLICE_X12Y41         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.449    23.454    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X12Y41         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/C
                         clock pessimism              0.564    24.017    
                         clock uncertainty           -0.087    23.930    
    SLICE_X12Y41         FDRE (Setup_fdre_C_R)       -0.524    23.406    u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         23.406    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                 19.040    

Slack (MET) :             19.083ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_font_rom/char_line_pixels_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 1.142ns (21.685%)  route 4.124ns (78.315%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 23.487 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.560    -0.952    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X12Y32         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[2]/Q
                         net (fo=13, routed)          1.316     0.883    u_top_vga/u_draw_rect_char/Q[2]
    SLICE_X10Y32         LUT3 (Prop_lut3_I1_O)        0.152     1.035 r  u_top_vga/u_draw_rect_char/char_line_pixels_reg_i_33/O
                         net (fo=7, routed)           1.235     2.270    u_top_vga/u_draw_rect_char/char_line_pixels_reg_i_33_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I1_O)        0.348     2.618 r  u_top_vga/u_draw_rect_char/char_line_pixels_reg_i_40/O
                         net (fo=1, routed)           0.848     3.466    u_top_vga/u_draw_rect_char/char_line_pixels_reg_i_40_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.590 r  u_top_vga/u_draw_rect_char/char_line_pixels_reg_i_15/O
                         net (fo=1, routed)           0.725     4.315    u_top_vga/u_font_rom/ADDRBWRADDR[5]
    RAMB18_X0Y12         RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.483    23.487    u_top_vga/u_font_rom/clk40MHz
    RAMB18_X0Y12         RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.564    24.051    
                         clock uncertainty           -0.087    23.964    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    23.398    u_top_vga/u_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         23.398    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                 19.083    

Slack (MET) :             19.318ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char2/out\\.rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 1.320ns (23.390%)  route 4.323ns (76.610%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 23.455 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.562    -0.950    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X13Y34         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.531 f  u_top_vga/u_draw_rect_char/out\\.hcount_reg[3]/Q
                         net (fo=10, routed)          1.707     1.176    u_top_vga/u_draw_rect_char/out\\.hcount_reg[10]_0[3]
    SLICE_X11Y38         LUT5 (Prop_lut5_I3_O)        0.327     1.503 f  u_top_vga/u_draw_rect_char/out\\.rgb[8]_i_3__0/O
                         net (fo=2, routed)           0.861     2.364    u_top_vga/u_draw_rect_char/out\\.rgb[8]_i_3__0_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I1_O)        0.326     2.690 f  u_top_vga/u_draw_rect_char/out\\.rgb[11]_i_7/O
                         net (fo=1, routed)           0.591     3.282    u_top_vga/u_draw_rect_char/out\\.rgb[11]_i_7_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.406 r  u_top_vga/u_draw_rect_char/out\\.rgb[11]_i_5__0/O
                         net (fo=4, routed)           1.164     4.570    u_top_vga/u_font_rom/out\\.rgb_reg[1]_0
    SLICE_X10Y41         LUT5 (Prop_lut5_I3_O)        0.124     4.694 r  u_top_vga/u_font_rom/out\\.rgb[1]_i_1/O
                         net (fo=1, routed)           0.000     4.694    u_top_vga/u_draw_rect_char2/out\\.rgb_reg[1]_0
    SLICE_X10Y41         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.450    23.455    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X10Y41         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.rgb_reg[1]/C
                         clock pessimism              0.564    24.018    
                         clock uncertainty           -0.087    23.931    
    SLICE_X10Y41         FDRE (Setup_fdre_C_D)        0.081    24.012    u_top_vga/u_draw_rect_char2/out\\.rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         24.012    
                         arrival time                          -4.694    
  -------------------------------------------------------------------
                         slack                                 19.318    

Slack (MET) :             19.398ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_font_rom/char_line_pixels_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.142ns (23.062%)  route 3.810ns (76.938%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 23.487 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.560    -0.952    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X12Y32         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[2]/Q
                         net (fo=13, routed)          1.316     0.883    u_top_vga/u_draw_rect_char/Q[2]
    SLICE_X10Y32         LUT3 (Prop_lut3_I1_O)        0.152     1.035 f  u_top_vga/u_draw_rect_char/char_line_pixels_reg_i_33/O
                         net (fo=7, routed)           0.783     1.818    u_top_vga/u_draw_rect_char/char_line_pixels_reg_i_33_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I4_O)        0.348     2.166 r  u_top_vga/u_draw_rect_char/char_line_pixels_reg_i_37/O
                         net (fo=1, routed)           0.988     3.153    u_top_vga/u_draw_rect_char/char_line_pixels_reg_i_37_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.124     3.277 r  u_top_vga/u_draw_rect_char/char_line_pixels_reg_i_13/O
                         net (fo=1, routed)           0.723     4.000    u_top_vga/u_font_rom/ADDRBWRADDR[7]
    RAMB18_X0Y12         RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.483    23.487    u_top_vga/u_font_rom/clk40MHz
    RAMB18_X0Y12         RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.564    24.051    
                         clock uncertainty           -0.087    23.964    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.398    u_top_vga/u_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         23.398    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                 19.398    

Slack (MET) :             19.403ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char2/out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.320ns (23.967%)  route 4.187ns (76.033%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 23.454 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.562    -0.950    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X13Y34         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.531 f  u_top_vga/u_draw_rect_char/out\\.hcount_reg[3]/Q
                         net (fo=10, routed)          1.707     1.176    u_top_vga/u_draw_rect_char/out\\.hcount_reg[10]_0[3]
    SLICE_X11Y38         LUT5 (Prop_lut5_I3_O)        0.327     1.503 f  u_top_vga/u_draw_rect_char/out\\.rgb[8]_i_3__0/O
                         net (fo=2, routed)           0.861     2.364    u_top_vga/u_draw_rect_char/out\\.rgb[8]_i_3__0_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I1_O)        0.326     2.690 f  u_top_vga/u_draw_rect_char/out\\.rgb[11]_i_7/O
                         net (fo=1, routed)           0.591     3.282    u_top_vga/u_draw_rect_char/out\\.rgb[11]_i_7_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.406 r  u_top_vga/u_draw_rect_char/out\\.rgb[11]_i_5__0/O
                         net (fo=4, routed)           1.028     4.434    u_top_vga/u_font_rom/out\\.rgb_reg[1]_0
    SLICE_X11Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.558 r  u_top_vga/u_font_rom/out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000     4.558    u_top_vga/u_draw_rect_char2/out\\.rgb_reg[7]_0
    SLICE_X11Y40         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.449    23.454    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X11Y40         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.rgb_reg[7]/C
                         clock pessimism              0.564    24.017    
                         clock uncertainty           -0.087    23.930    
    SLICE_X11Y40         FDRE (Setup_fdre_C_D)        0.031    23.961    u_top_vga/u_draw_rect_char2/out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         23.961    
                         arrival time                          -4.558    
  -------------------------------------------------------------------
                         slack                                 19.403    

Slack (MET) :             19.607ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char2/out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 1.320ns (24.897%)  route 3.982ns (75.103%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 23.454 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.562    -0.950    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X13Y34         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.531 f  u_top_vga/u_draw_rect_char/out\\.hcount_reg[3]/Q
                         net (fo=10, routed)          1.707     1.176    u_top_vga/u_draw_rect_char/out\\.hcount_reg[10]_0[3]
    SLICE_X11Y38         LUT5 (Prop_lut5_I3_O)        0.327     1.503 f  u_top_vga/u_draw_rect_char/out\\.rgb[8]_i_3__0/O
                         net (fo=2, routed)           0.861     2.364    u_top_vga/u_draw_rect_char/out\\.rgb[8]_i_3__0_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I1_O)        0.326     2.690 f  u_top_vga/u_draw_rect_char/out\\.rgb[11]_i_7/O
                         net (fo=1, routed)           0.591     3.282    u_top_vga/u_draw_rect_char/out\\.rgb[11]_i_7_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.406 r  u_top_vga/u_draw_rect_char/out\\.rgb[11]_i_5__0/O
                         net (fo=4, routed)           0.823     4.228    u_top_vga/u_font_rom/out\\.rgb_reg[1]_0
    SLICE_X11Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.352 r  u_top_vga/u_font_rom/out\\.rgb[11]_i_1/O
                         net (fo=1, routed)           0.000     4.352    u_top_vga/u_draw_rect_char2/out\\.rgb_reg[11]_1
    SLICE_X11Y40         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.449    23.454    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X11Y40         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.rgb_reg[11]/C
                         clock pessimism              0.564    24.017    
                         clock uncertainty           -0.087    23.930    
    SLICE_X11Y40         FDRE (Setup_fdre_C_D)        0.029    23.959    u_top_vga/u_draw_rect_char2/out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         23.959    
                         arrival time                          -4.352    
  -------------------------------------------------------------------
                         slack                                 19.607    

Slack (MET) :             19.693ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_font_rom/char_line_pixels_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 0.890ns (19.116%)  route 3.766ns (80.884%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 23.487 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.560    -0.952    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X12Y32         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[2]/Q
                         net (fo=13, routed)          1.608     1.174    u_top_vga/u_draw_rect_char/Q[2]
    SLICE_X13Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.298 r  u_top_vga/u_draw_rect_char/char_line_pixels_reg_i_43/O
                         net (fo=1, routed)           0.867     2.166    u_top_vga/u_draw_rect_char/char_line_pixels_reg_i_43_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I1_O)        0.124     2.290 f  u_top_vga/u_draw_rect_char/char_line_pixels_reg_i_36/O
                         net (fo=1, routed)           0.655     2.945    u_top_vga/u_draw_rect_char/char_line_pixels_reg_i_36_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  u_top_vga/u_draw_rect_char/char_line_pixels_reg_i_11/O
                         net (fo=1, routed)           0.636     3.704    u_top_vga/u_font_rom/ADDRBWRADDR[9]
    RAMB18_X0Y12         RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.483    23.487    u_top_vga/u_font_rom/clk40MHz
    RAMB18_X0Y12         RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.564    24.051    
                         clock uncertainty           -0.087    23.964    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    23.398    u_top_vga/u_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                         23.398    
                         arrival time                          -3.704    
  -------------------------------------------------------------------
                         slack                                 19.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/hcount_nxt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/hcount_nxt2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.562    -0.619    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X13Y35         FDRE                                         r  u_top_vga/u_draw_rect_char/hcount_nxt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_top_vga/u_draw_rect_char/hcount_nxt_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.422    u_top_vga/u_draw_rect_char/hcount_nxt_reg_n_0_[5]
    SLICE_X12Y35         FDRE                                         r  u_top_vga/u_draw_rect_char/hcount_nxt2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.831    -0.859    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X12Y35         FDRE                                         r  u_top_vga/u_draw_rect_char/hcount_nxt2_reg[5]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X12Y35         FDRE (Hold_fdre_C_D)         0.075    -0.531    u_top_vga/u_draw_rect_char/hcount_nxt2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_font_rom/char_line_pixels_reg/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.775%)  route 0.232ns (62.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.560    -0.621    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X9Y32          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[0]/Q
                         net (fo=4, routed)           0.232    -0.248    u_top_vga/u_font_rom/ADDRBWRADDR[0]
    RAMB18_X0Y12         RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.869    -0.820    u_top_vga/u_font_rom/clk40MHz
    RAMB18_X0Y12         RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.383    u_top_vga/u_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    u_clk_wiz_0_clk_wiz/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.975    u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char2/hcount_nxt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.564    -0.617    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X12Y38         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[9]/Q
                         net (fo=3, routed)           0.068    -0.385    u_top_vga/u_draw_rect_char2/D[9]
    SLICE_X12Y38         FDRE                                         r  u_top_vga/u_draw_rect_char2/hcount_nxt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.834    -0.856    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X12Y38         FDRE                                         r  u_top_vga/u_draw_rect_char2/hcount_nxt_reg[9]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X12Y38         FDRE (Hold_fdre_C_D)         0.060    -0.557    u_top_vga/u_draw_rect_char2/hcount_nxt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char2/rgb_nxt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.565    -0.616    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X13Y41         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[10]/Q
                         net (fo=1, routed)           0.110    -0.365    u_top_vga/u_draw_rect_char2/rgb_nxt_reg[11]_0[5]
    SLICE_X13Y41         FDRE                                         r  u_top_vga/u_draw_rect_char2/rgb_nxt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.835    -0.855    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X13Y41         FDRE                                         r  u_top_vga/u_draw_rect_char2/rgb_nxt_reg[10]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X13Y41         FDRE (Hold_fdre_C_D)         0.078    -0.538    u_top_vga/u_draw_rect_char2/rgb_nxt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char2/hcount_nxt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.586%)  route 0.138ns (49.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.561    -0.620    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X11Y33         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[7]/Q
                         net (fo=3, routed)           0.138    -0.342    u_top_vga/u_draw_rect_char2/D[7]
    SLICE_X9Y33          FDRE                                         r  u_top_vga/u_draw_rect_char2/hcount_nxt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.829    -0.861    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X9Y33          FDRE                                         r  u_top_vga/u_draw_rect_char2/hcount_nxt_reg[7]/C
                         clock pessimism              0.274    -0.586    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.070    -0.516    u_top_vga/u_draw_rect_char2/hcount_nxt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.831    u_clk_wiz_0_clk_wiz/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -1.012    u_clk_wiz_0_clk_wiz/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/vcount_nxt2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/out\\.vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.562    -0.619    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X13Y34         FDRE                                         r  u_top_vga/u_draw_rect_char/vcount_nxt2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_top_vga/u_draw_rect_char/vcount_nxt2_reg[8]/Q
                         net (fo=1, routed)           0.139    -0.339    u_top_vga/u_draw_rect_char/vcount_nxt2[8]
    SLICE_X12Y34         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.830    -0.860    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X12Y34         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[8]/C
                         clock pessimism              0.253    -0.606    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.086    -0.520    u_top_vga/u_draw_rect_char/out\\.vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char2/vcount_nxt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.679%)  route 0.137ns (49.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.560    -0.621    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X9Y32          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[0]/Q
                         net (fo=4, routed)           0.137    -0.343    u_top_vga/u_draw_rect_char2/vcount_nxt_reg[10]_0[0]
    SLICE_X10Y31         FDRE                                         r  u_top_vga/u_draw_rect_char2/vcount_nxt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.827    -0.863    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X10Y31         FDRE                                         r  u_top_vga/u_draw_rect_char2/vcount_nxt_reg[0]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X10Y31         FDRE (Hold_fdre_C_D)         0.063    -0.525    u_top_vga/u_draw_rect_char2/vcount_nxt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_start_bg/bg_if_out\\.rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/rgb_nxt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.565    -0.616    u_top_vga/u_draw_start_bg/clk40MHz
    SLICE_X13Y40         FDRE                                         r  u_top_vga/u_draw_start_bg/bg_if_out\\.rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_top_vga/u_draw_start_bg/bg_if_out\\.rgb_reg[10]/Q
                         net (fo=1, routed)           0.105    -0.370    u_top_vga/u_draw_rect_char/rgb_nxt_reg[11]_0[3]
    SLICE_X13Y41         FDRE                                         r  u_top_vga/u_draw_rect_char/rgb_nxt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.835    -0.855    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X13Y41         FDRE                                         r  u_top_vga/u_draw_rect_char/rgb_nxt_reg[10]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X13Y41         FDRE (Hold_fdre_C_D)         0.047    -0.553    u_top_vga/u_draw_rect_char/rgb_nxt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y12     u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y12     u_top_vga/u_font_rom/char_line_pixels_reg/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    u_clk_wiz_0_clk_wiz/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      u_clk_wiz_0_clk_wiz/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X12Y42     u_top_vga/u_draw_rect_char2/hblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_char_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X12Y42     u_top_vga/u_draw_rect_char2/hblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_char_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y37     u_top_vga/u_draw_rect_char2/hsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char2_hsync_nxt_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y37     u_top_vga/u_draw_rect_char2/hsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char2_hsync_nxt_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X12Y42     u_top_vga/u_draw_rect_char2/vblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_char_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X12Y42     u_top_vga/u_draw_rect_char2/vblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_char_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y37     u_top_vga/u_draw_rect_char2/vsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char2_hsync_nxt_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y37     u_top_vga/u_draw_rect_char2/vsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char2_hsync_nxt_reg_r/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X12Y42     u_top_vga/u_draw_rect_char2/hblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_char_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X12Y42     u_top_vga/u_draw_rect_char2/hblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_char_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y37     u_top_vga/u_draw_rect_char2/hsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char2_hsync_nxt_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y37     u_top_vga/u_draw_rect_char2/hsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char2_hsync_nxt_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X12Y42     u_top_vga/u_draw_rect_char2/vblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_char_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X12Y42     u_top_vga/u_draw_rect_char2/vblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_char_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y37     u_top_vga/u_draw_rect_char2/vsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char2_hsync_nxt_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y37     u_top_vga/u_draw_rect_char2/vsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char2_hsync_nxt_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk_wiz_0_clk_wiz/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char2/out\\.hblnk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/blnk_nxt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.558ns  (logic 0.642ns (25.098%)  route 1.916ns (74.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 28.454 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 24.055 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.567    24.055    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X12Y40         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.hblnk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    24.573 r  u_top_vga/u_draw_rect_char2/out\\.hblnk_reg/Q
                         net (fo=1, routed)           1.916    26.489    u_top_vga/u_draw_rect_char2/top_drect_char_in_2\\.hblnk
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124    26.613 r  u_top_vga/u_draw_rect_char2/blnk_nxt_i_1/O
                         net (fo=1, routed)           0.000    26.613    u_top_vga/u_draw_mouse/blnk_nxt_reg_0
    SLICE_X10Y40         FDRE                                         r  u_top_vga/u_draw_mouse/blnk_nxt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.449    28.454    u_top_vga/u_draw_mouse/CLK
    SLICE_X10Y40         FDRE                                         r  u_top_vga/u_draw_mouse/blnk_nxt_reg/C
                         clock pessimism              0.398    28.852    
                         clock uncertainty           -0.207    28.645    
    SLICE_X10Y40         FDRE (Setup_fdre_C_D)        0.077    28.722    u_top_vga/u_draw_mouse/blnk_nxt_reg
  -------------------------------------------------------------------
                         required time                         28.722    
                         arrival time                         -26.613    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char2/out\\.hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.377ns  (logic 0.518ns (21.794%)  route 1.859ns (78.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 28.520 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 24.055 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.567    24.055    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X8Y39          FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.518    24.573 r  u_top_vga/u_draw_rect_char2/out\\.hcount_reg[7]/Q
                         net (fo=1, routed)           1.859    26.432    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[7]
    SLICE_X5Y40          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.515    28.520    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y40          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[7]/C
                         clock pessimism              0.398    28.918    
                         clock uncertainty           -0.207    28.711    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)       -0.109    28.602    u_top_vga/u_draw_mouse/hcount_nxt_reg[7]
  -------------------------------------------------------------------
                         required time                         28.602    
                         arrival time                         -26.432    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char2/out\\.vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.345ns  (logic 0.518ns (22.091%)  route 1.827ns (77.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 28.450 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 24.050 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.562    24.050    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X12Y34         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518    24.568 r  u_top_vga/u_draw_rect_char2/out\\.vcount_reg[8]/Q
                         net (fo=1, routed)           1.827    26.395    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[8]
    SLICE_X11Y34         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.445    28.450    u_top_vga/u_draw_mouse/CLK
    SLICE_X11Y34         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[8]/C
                         clock pessimism              0.398    28.848    
                         clock uncertainty           -0.207    28.641    
    SLICE_X11Y34         FDRE (Setup_fdre_C_D)       -0.061    28.580    u_top_vga/u_draw_mouse/vcount_nxt_reg[8]
  -------------------------------------------------------------------
                         required time                         28.580    
                         arrival time                         -26.395    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char2/out\\.hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.291ns  (logic 0.518ns (22.607%)  route 1.773ns (77.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 28.520 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 24.121 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.633    24.121    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X6Y40          FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518    24.639 r  u_top_vga/u_draw_rect_char2/out\\.hcount_reg[9]/Q
                         net (fo=1, routed)           1.773    26.413    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[9]
    SLICE_X5Y40          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.515    28.520    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y40          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[9]/C
                         clock pessimism              0.398    28.918    
                         clock uncertainty           -0.207    28.711    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)       -0.101    28.610    u_top_vga/u_draw_mouse/hcount_nxt_reg[9]
  -------------------------------------------------------------------
                         required time                         28.610    
                         arrival time                         -26.413    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.238ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char2/out\\.hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.337ns  (logic 0.456ns (19.513%)  route 1.881ns (80.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 28.520 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 24.055 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.567    24.055    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X11Y39         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456    24.511 r  u_top_vga/u_draw_rect_char2/out\\.hcount_reg[2]/Q
                         net (fo=1, routed)           1.881    26.392    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[2]
    SLICE_X7Y39          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.515    28.520    u_top_vga/u_draw_mouse/CLK
    SLICE_X7Y39          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[2]/C
                         clock pessimism              0.398    28.918    
                         clock uncertainty           -0.207    28.711    
    SLICE_X7Y39          FDRE (Setup_fdre_C_D)       -0.081    28.630    u_top_vga/u_draw_mouse/hcount_nxt_reg[2]
  -------------------------------------------------------------------
                         required time                         28.630    
                         arrival time                         -26.392    
  -------------------------------------------------------------------
                         slack                                  2.238    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char2/out\\.hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.282ns  (logic 0.456ns (19.979%)  route 1.826ns (80.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 28.520 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 24.121 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.633    24.121    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X7Y40          FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456    24.577 r  u_top_vga/u_draw_rect_char2/out\\.hcount_reg[1]/Q
                         net (fo=1, routed)           1.826    26.404    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[1]
    SLICE_X7Y39          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.515    28.520    u_top_vga/u_draw_mouse/CLK
    SLICE_X7Y39          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[1]/C
                         clock pessimism              0.398    28.918    
                         clock uncertainty           -0.207    28.711    
    SLICE_X7Y39          FDRE (Setup_fdre_C_D)       -0.067    28.644    u_top_vga/u_draw_mouse/hcount_nxt_reg[1]
  -------------------------------------------------------------------
                         required time                         28.644    
                         arrival time                         -26.404    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char2/out\\.vcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.261ns  (logic 0.518ns (22.910%)  route 1.743ns (77.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 28.451 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 24.052 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.564    24.052    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X12Y35         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.vcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518    24.570 r  u_top_vga/u_draw_rect_char2/out\\.vcount_reg[10]/Q
                         net (fo=1, routed)           1.743    26.314    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[10]
    SLICE_X10Y36         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.446    28.451    u_top_vga/u_draw_mouse/CLK
    SLICE_X10Y36         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[10]/C
                         clock pessimism              0.398    28.849    
                         clock uncertainty           -0.207    28.642    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)       -0.063    28.579    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]
  -------------------------------------------------------------------
                         required time                         28.579    
                         arrival time                         -26.314    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char2/out\\.vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.059ns  (logic 0.478ns (23.214%)  route 1.581ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 28.450 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 24.049 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.561    24.049    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X12Y33         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.478    24.527 r  u_top_vga/u_draw_rect_char2/out\\.vcount_reg[6]/Q
                         net (fo=1, routed)           1.581    26.109    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[6]
    SLICE_X11Y34         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.445    28.450    u_top_vga/u_draw_mouse/CLK
    SLICE_X11Y34         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[6]/C
                         clock pessimism              0.398    28.848    
                         clock uncertainty           -0.207    28.641    
    SLICE_X11Y34         FDRE (Setup_fdre_C_D)       -0.252    28.389    u_top_vga/u_draw_mouse/vcount_nxt_reg[6]
  -------------------------------------------------------------------
                         required time                         28.389    
                         arrival time                         -26.109    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char2/out\\.rgb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.216ns  (logic 0.518ns (23.380%)  route 1.698ns (76.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 28.454 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 24.055 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.567    24.055    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X10Y39         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.rgb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518    24.573 r  u_top_vga/u_draw_rect_char2/out\\.rgb_reg[8]/Q
                         net (fo=1, routed)           1.698    26.271    u_top_vga/u_draw_mouse/D[4]
    SLICE_X9Y41          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.449    28.454    u_top_vga/u_draw_mouse/CLK
    SLICE_X9Y41          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/C
                         clock pessimism              0.398    28.852    
                         clock uncertainty           -0.207    28.645    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.067    28.578    u_top_vga/u_draw_mouse/rgb_nxt_reg[8]
  -------------------------------------------------------------------
                         required time                         28.578    
                         arrival time                         -26.271    
  -------------------------------------------------------------------
                         slack                                  2.307    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char2/out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.234ns  (logic 0.518ns (23.185%)  route 1.716ns (76.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 28.444 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.947ns = ( 24.053 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.565    24.053    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X10Y37         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518    24.571 r  u_top_vga/u_draw_rect_char2/out\\.hsync_reg/Q
                         net (fo=1, routed)           1.716    26.288    u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg_0
    SLICE_X8Y30          FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.439    28.444    u_top_vga/u_draw_mouse/CLK
    SLICE_X8Y30          FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/C
                         clock pessimism              0.398    28.842    
                         clock uncertainty           -0.207    28.635    
    SLICE_X8Y30          FDRE (Setup_fdre_C_D)       -0.031    28.604    u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg
  -------------------------------------------------------------------
                         required time                         28.604    
                         arrival time                         -26.288    
  -------------------------------------------------------------------
                         slack                                  2.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char2/out\\.vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.164ns (22.611%)  route 0.561ns (77.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.562    -0.619    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X12Y35         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  u_top_vga/u_draw_rect_char2/out\\.vcount_reg[9]/Q
                         net (fo=1, routed)           0.561     0.106    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[9]
    SLICE_X11Y35         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.831    -0.859    u_top_vga/u_draw_mouse/CLK
    SLICE_X11Y35         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[9]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.207    -0.096    
    SLICE_X11Y35         FDRE (Hold_fdre_C_D)         0.058    -0.038    u_top_vga/u_draw_mouse/vcount_nxt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char2/out\\.rgb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.141ns (19.065%)  route 0.599ns (80.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.565    -0.616    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X11Y40         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.rgb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_top_vga/u_draw_rect_char2/out\\.rgb_reg[7]/Q
                         net (fo=1, routed)           0.599     0.123    u_top_vga/u_draw_mouse/D[3]
    SLICE_X10Y40         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.835    -0.855    u_top_vga/u_draw_mouse/CLK
    SLICE_X10Y40         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[7]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.207    -0.092    
    SLICE_X10Y40         FDRE (Hold_fdre_C_D)         0.053    -0.039    u_top_vga/u_draw_mouse/rgb_nxt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char2/out\\.rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.148ns (21.113%)  route 0.553ns (78.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.565    -0.616    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X10Y41         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.148    -0.468 r  u_top_vga/u_draw_rect_char2/out\\.rgb_reg[3]/Q
                         net (fo=1, routed)           0.553     0.085    u_top_vga/u_draw_mouse/D[1]
    SLICE_X10Y40         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.835    -0.855    u_top_vga/u_draw_mouse/CLK
    SLICE_X10Y40         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[3]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.207    -0.092    
    SLICE_X10Y40         FDRE (Hold_fdre_C_D)         0.010    -0.082    u_top_vga/u_draw_mouse/rgb_nxt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char2/out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.148ns (21.206%)  route 0.550ns (78.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.563    -0.618    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X10Y37         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.148    -0.470 r  u_top_vga/u_draw_rect_char2/out\\.vsync_reg/Q
                         net (fo=1, routed)           0.550     0.080    u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg_0
    SLICE_X10Y36         FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.831    -0.859    u_top_vga/u_draw_mouse/CLK
    SLICE_X10Y36         FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.207    -0.096    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.006    -0.090    u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char2/out\\.rgb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.164ns (21.199%)  route 0.610ns (78.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.564    -0.617    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X10Y39         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.rgb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  u_top_vga/u_draw_rect_char2/out\\.rgb_reg[8]/Q
                         net (fo=1, routed)           0.610     0.156    u_top_vga/u_draw_mouse/D[4]
    SLICE_X9Y41          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.835    -0.855    u_top_vga/u_draw_mouse/CLK
    SLICE_X9Y41          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.207    -0.092    
    SLICE_X9Y41          FDRE (Hold_fdre_C_D)         0.070    -0.022    u_top_vga/u_draw_mouse/rgb_nxt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char2/out\\.vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.164ns (21.482%)  route 0.599ns (78.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.558    -0.623    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X10Y30         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  u_top_vga/u_draw_rect_char2/out\\.vcount_reg[3]/Q
                         net (fo=1, routed)           0.599     0.140    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[3]
    SLICE_X10Y33         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.829    -0.861    u_top_vga/u_draw_mouse/CLK
    SLICE_X10Y33         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.207    -0.098    
    SLICE_X10Y33         FDRE (Hold_fdre_C_D)         0.059    -0.039    u_top_vga/u_draw_mouse/vcount_nxt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char2/out\\.hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.164ns (20.552%)  route 0.634ns (79.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.591    -0.590    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X6Y38          FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  u_top_vga/u_draw_rect_char2/out\\.hcount_reg[3]/Q
                         net (fo=1, routed)           0.634     0.208    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[3]
    SLICE_X6Y36          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.859    -0.831    u_top_vga/u_draw_mouse/CLK
    SLICE_X6Y36          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[3]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.207    -0.068    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.090     0.022    u_top_vga/u_draw_mouse/hcount_nxt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char2/out\\.rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.164ns (21.322%)  route 0.605ns (78.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.565    -0.616    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X10Y41         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  u_top_vga/u_draw_rect_char2/out\\.rgb_reg[10]/Q
                         net (fo=1, routed)           0.605     0.153    u_top_vga/u_draw_mouse/D[5]
    SLICE_X8Y42          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.835    -0.855    u_top_vga/u_draw_mouse/CLK
    SLICE_X8Y42          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[10]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.207    -0.092    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.059    -0.033    u_top_vga/u_draw_mouse/rgb_nxt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char2/out\\.hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.164ns (21.169%)  route 0.611ns (78.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.591    -0.590    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X6Y38          FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  u_top_vga/u_draw_rect_char2/out\\.hcount_reg[5]/Q
                         net (fo=1, routed)           0.611     0.184    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[5]
    SLICE_X5Y40          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.863    -0.827    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y40          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[5]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.207    -0.064    
    SLICE_X5Y40          FDRE (Hold_fdre_C_D)         0.061    -0.003    u_top_vga/u_draw_mouse/hcount_nxt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char2/out\\.vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.164ns (20.808%)  route 0.624ns (79.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.558    -0.623    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X12Y30         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  u_top_vga/u_draw_rect_char2/out\\.vcount_reg[2]/Q
                         net (fo=1, routed)           0.624     0.165    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[2]
    SLICE_X11Y34         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.830    -0.860    u_top_vga/u_draw_mouse/CLK
    SLICE_X11Y34         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[2]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.207    -0.097    
    SLICE_X11Y34         FDRE (Hold_fdre_C_D)         0.070    -0.027    u_top_vga/u_draw_mouse/vcount_nxt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.192    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.137ns  (logic 3.978ns (43.537%)  route 5.159ns (56.463%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.629    -0.883    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y32          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.427 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           5.159     4.733    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522     8.255 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.255    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.489ns  (logic 3.975ns (53.071%)  route 3.515ns (46.929%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.629    -0.883    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y32          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.427 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           3.515     3.088    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     6.607 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.607    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.207ns  (logic 4.021ns (64.790%)  route 2.185ns (35.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.564    -0.948    u_top_vga/u_draw_mouse/CLK
    SLICE_X10Y36         FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/Q
                         net (fo=1, routed)           2.185     1.756    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     5.259 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.259    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.193ns  (logic 4.048ns (65.368%)  route 2.145ns (34.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.567    -0.945    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X8Y40          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDSE (Prop_fdse_C_Q)         0.518    -0.427 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]/Q
                         net (fo=1, routed)           2.145     1.718    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     5.249 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.249    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.116ns  (logic 3.958ns (64.721%)  route 2.158ns (35.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.567    -0.945    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X9Y40          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDSE (Prop_fdse_C_Q)         0.456    -0.489 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/Q
                         net (fo=1, routed)           2.158     1.669    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502     5.172 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.172    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.084ns  (logic 3.959ns (65.080%)  route 2.124ns (34.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.567    -0.945    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X9Y40          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDSE (Prop_fdse_C_Q)         0.456    -0.489 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/Q
                         net (fo=1, routed)           2.124     1.636    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503     5.139 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.139    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.914ns  (logic 4.043ns (68.362%)  route 1.871ns (31.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.636    -0.876    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y39          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDSE (Prop_fdse_C_Q)         0.518    -0.358 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/Q
                         net (fo=1, routed)           1.871     1.513    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525     5.038 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.038    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.903ns  (logic 4.037ns (68.383%)  route 1.866ns (31.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.636    -0.876    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y39          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDSE (Prop_fdse_C_Q)         0.518    -0.358 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.866     1.509    lopt_1
    K18                  OBUF (Prop_obuf_I_O)         3.519     5.028 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.028    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.965ns  (logic 4.042ns (67.759%)  route 1.923ns (32.241%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.568    -0.944    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X8Y41          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDSE (Prop_fdse_C_Q)         0.518    -0.426 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/Q
                         net (fo=1, routed)           1.923     1.498    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     5.021 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.021    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.890ns  (logic 4.013ns (68.137%)  route 1.877ns (31.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.636    -0.876    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y39          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDSE (Prop_fdse_C_Q)         0.518    -0.358 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.877     1.519    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495     5.014 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.014    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica_2/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.371ns (79.656%)  route 0.350ns (20.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.593    -0.588    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y38          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDSE (Prop_fdse_C_Q)         0.164    -0.424 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica_2/Q
                         net (fo=1, routed)           0.350    -0.074    lopt_4
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.132 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.132    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.384ns (79.817%)  route 0.350ns (20.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.594    -0.587    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y40          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDSE (Prop_fdse_C_Q)         0.164    -0.423 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.350    -0.073    lopt_6
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.147 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.147    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.389ns (80.015%)  route 0.347ns (19.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.594    -0.587    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y40          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDSE (Prop_fdse_C_Q)         0.164    -0.423 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/Q
                         net (fo=1, routed)           0.347    -0.076    vgaRed_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.148 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.148    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.386ns (78.501%)  route 0.380ns (21.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.593    -0.588    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y38          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDSE (Prop_fdse_C_Q)         0.164    -0.424 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.380    -0.045    lopt_3
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.177 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.177    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.394ns (78.750%)  route 0.376ns (21.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.593    -0.588    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y39          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDSE (Prop_fdse_C_Q)         0.164    -0.424 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/Q
                         net (fo=1, routed)           0.376    -0.048    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.182 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.182    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.361ns (76.769%)  route 0.412ns (23.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.593    -0.588    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y39          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDSE (Prop_fdse_C_Q)         0.164    -0.424 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.412    -0.013    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.184 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.184    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.384ns (76.995%)  route 0.413ns (23.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.593    -0.588    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y39          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDSE (Prop_fdse_C_Q)         0.164    -0.424 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.413    -0.011    lopt_1
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.209 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.209    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.362ns (74.015%)  route 0.478ns (25.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.558    -0.623    u_top_vga/u_draw_mouse/CLK
    SLICE_X8Y30          FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/Q
                         net (fo=1, routed)           0.478     0.019    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.216 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.216    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.390ns (76.706%)  route 0.422ns (23.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.593    -0.588    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y39          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDSE (Prop_fdse_C_Q)         0.164    -0.424 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/Q
                         net (fo=1, routed)           0.422    -0.002    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.223 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.223    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.389ns (74.389%)  route 0.478ns (25.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.565    -0.616    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X8Y41          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDSE (Prop_fdse_C_Q)         0.164    -0.452 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/Q
                         net (fo=1, routed)           0.478     0.026    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.250 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.250    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.666    11.654    clk40MHz
    OLOGIC_X1Y93         ODDR                                         f  pclk_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472    12.126 r  pclk_oddr/Q
                         net (fo=1, routed)           0.001    12.127    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.632 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    15.632    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.384ns  (logic 1.383ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.585    -0.596    clk40MHz
    OLOGIC_X1Y93         ODDR                                         r  pclk_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.177    -0.419 r  pclk_oddr/Q
                         net (fo=1, routed)           0.001    -0.418    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     0.788 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     0.788    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk_wiz_0_clk_wiz/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk_wiz_0_clk_wiz/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk_wiz_0_clk_wiz/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk_wiz_0_clk_wiz/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHz_clk_wiz_0

Max Delay           138 Endpoints
Min Delay           138 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.673ns  (logic 1.441ns (18.785%)  route 6.231ns (81.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         6.231     7.673    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X5Y41          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.516    -1.479    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y41          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.633ns  (logic 1.441ns (18.883%)  route 6.191ns (81.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         6.191     7.633    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X5Y40          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.515    -1.480    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y40          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.633ns  (logic 1.441ns (18.883%)  route 6.191ns (81.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         6.191     7.633    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X5Y40          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.515    -1.480    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y40          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.633ns  (logic 1.441ns (18.883%)  route 6.191ns (81.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         6.191     7.633    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X5Y40          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.515    -1.480    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y40          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.633ns  (logic 1.441ns (18.883%)  route 6.191ns (81.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         6.191     7.633    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X5Y40          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.515    -1.480    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y40          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.482ns  (logic 1.441ns (19.264%)  route 6.040ns (80.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         6.040     7.482    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X7Y41          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.516    -1.479    u_top_vga/u_draw_mouse/CLK
    SLICE_X7Y41          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.111ns  (logic 1.441ns (20.269%)  route 5.670ns (79.731%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         5.670     7.111    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X7Y39          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.515    -1.480    u_top_vga/u_draw_mouse/CLK
    SLICE_X7Y39          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.111ns  (logic 1.441ns (20.269%)  route 5.670ns (79.731%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         5.670     7.111    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X7Y39          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.515    -1.480    u_top_vga/u_draw_mouse/CLK
    SLICE_X7Y39          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.103ns  (logic 1.441ns (20.291%)  route 5.662ns (79.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         5.662     7.103    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X9Y41          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.449    -1.546    u_top_vga/u_draw_mouse/CLK
    SLICE_X9Y41          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.086ns  (logic 1.441ns (20.339%)  route 5.645ns (79.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         5.645     7.086    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X8Y42          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.449    -1.546    u_top_vga/u_draw_mouse/CLK
    SLICE_X8Y42          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[11]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.210ns (21.037%)  route 0.786ns (78.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.786     0.996    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X3Y30          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.856    -0.834    u_top_vga/u_MouseCtl/CLK
    SLICE_X3Y30          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[12]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.210ns (21.037%)  route 0.786ns (78.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.786     0.996    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X3Y30          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.856    -0.834    u_top_vga/u_MouseCtl/CLK
    SLICE_X3Y30          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[26]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.210ns (21.037%)  route 0.786ns (78.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.786     0.996    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X3Y30          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.856    -0.834    u_top_vga/u_MouseCtl/CLK
    SLICE_X3Y30          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[26]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[27]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.210ns (21.037%)  route 0.786ns (78.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.786     0.996    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X3Y30          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.856    -0.834    u_top_vga/u_MouseCtl/CLK
    SLICE_X3Y30          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[27]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[13]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.210ns (20.650%)  route 0.805ns (79.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.805     1.015    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X5Y30          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.854    -0.836    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y30          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[14]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.210ns (20.650%)  route 0.805ns (79.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.805     1.015    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X5Y30          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.854    -0.836    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y30          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[14]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[24]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.210ns (20.650%)  route 0.805ns (79.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.805     1.015    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X5Y30          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.854    -0.836    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y30          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[24]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[25]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.210ns (20.650%)  route 0.805ns (79.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.805     1.015    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X5Y30          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.854    -0.836    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y30          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/reset_periodic_check_cnt_reg/PRE
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.210ns (20.650%)  route 0.805ns (79.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.805     1.015    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X5Y30          FDPE                                         f  u_top_vga/u_MouseCtl/reset_periodic_check_cnt_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.854    -0.836    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y30          FDPE                                         r  u_top_vga/u_MouseCtl/reset_periodic_check_cnt_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[10]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.210ns (20.562%)  route 0.809ns (79.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.809     1.019    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X4Y30          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.854    -0.836    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y30          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk40MHz_clk_wiz_0

Max Delay           232 Endpoints
Min Delay           232 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_start_bg/bg_if_out\\.rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.392ns  (logic 2.043ns (24.348%)  route 6.349ns (75.652%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         4.961     6.402    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X13Y38         LUT3 (Prop_lut3_I0_O)        0.152     6.554 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[7]_i_3/O
                         net (fo=1, routed)           0.433     6.987    u_top_vga/u_vga_timing/bg_if_out\\.rgb[7]_i_3_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I0_O)        0.326     7.313 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[7]_i_2/O
                         net (fo=2, routed)           0.955     8.268    u_top_vga/u_vga_timing/bg_if_out\\.rgb[7]_i_2_n_0
    SLICE_X14Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.392 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[6]_i_1/O
                         net (fo=1, routed)           0.000     8.392    u_top_vga/u_draw_start_bg/D[1]
    SLICE_X14Y40         FDRE                                         r  u_top_vga/u_draw_start_bg/bg_if_out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.448    -1.547    u_top_vga/u_draw_start_bg/clk40MHz
    SLICE_X14Y40         FDRE                                         r  u_top_vga/u_draw_start_bg/bg_if_out\\.rgb_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_start_bg/bg_if_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.384ns  (logic 2.043ns (24.371%)  route 6.341ns (75.629%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         4.961     6.402    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X13Y38         LUT3 (Prop_lut3_I0_O)        0.152     6.554 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[7]_i_3/O
                         net (fo=1, routed)           0.433     6.987    u_top_vga/u_vga_timing/bg_if_out\\.rgb[7]_i_3_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I0_O)        0.326     7.313 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[7]_i_2/O
                         net (fo=2, routed)           0.947     8.260    u_top_vga/u_vga_timing/bg_if_out\\.rgb[7]_i_2_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.384 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000     8.384    u_top_vga/u_draw_start_bg/D[2]
    SLICE_X14Y40         FDRE                                         r  u_top_vga/u_draw_start_bg/bg_if_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.448    -1.547    u_top_vga/u_draw_start_bg/clk40MHz
    SLICE_X14Y40         FDRE                                         r  u_top_vga/u_draw_start_bg/bg_if_out\\.rgb_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.715ns  (logic 1.593ns (20.653%)  route 6.121ns (79.347%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         5.597     7.039    u_top_vga/u_draw_rect_char/btnC_IBUF
    SLICE_X13Y41         LUT3 (Prop_lut3_I0_O)        0.152     7.191 r  u_top_vga/u_draw_rect_char/out\\.rgb[8]_i_1/O
                         net (fo=1, routed)           0.524     7.715    u_top_vga/u_draw_rect_char/out\\.rgb[8]_i_1_n_0
    SLICE_X13Y40         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.448    -1.547    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X13Y40         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.139ns  (logic 1.565ns (21.925%)  route 5.574ns (78.075%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         4.845     6.286    u_top_vga/u_draw_start_bg/btnC_IBUF
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.410 r  u_top_vga/u_draw_start_bg/out\\.rgb[11]_i_1__0/O
                         net (fo=4, routed)           0.729     7.139    u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]_0
    SLICE_X12Y41         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.449    -1.546    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X12Y41         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.139ns  (logic 1.565ns (21.925%)  route 5.574ns (78.075%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         4.845     6.286    u_top_vga/u_draw_start_bg/btnC_IBUF
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.410 r  u_top_vga/u_draw_start_bg/out\\.rgb[11]_i_1__0/O
                         net (fo=4, routed)           0.729     7.139    u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]_0
    SLICE_X12Y41         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.449    -1.546    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X12Y41         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.139ns  (logic 1.565ns (21.925%)  route 5.574ns (78.075%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         4.845     6.286    u_top_vga/u_draw_start_bg/btnC_IBUF
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.410 r  u_top_vga/u_draw_start_bg/out\\.rgb[11]_i_1__0/O
                         net (fo=4, routed)           0.729     7.139    u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]_0
    SLICE_X12Y41         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.449    -1.546    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X12Y41         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.139ns  (logic 1.565ns (21.925%)  route 5.574ns (78.075%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         4.845     6.286    u_top_vga/u_draw_start_bg/btnC_IBUF
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.410 r  u_top_vga/u_draw_start_bg/out\\.rgb[11]_i_1__0/O
                         net (fo=4, routed)           0.729     7.139    u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]_0
    SLICE_X12Y41         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.449    -1.546    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X12Y41         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_start_bg/bg_if_out\\.rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.139ns  (logic 1.565ns (21.927%)  route 5.574ns (78.073%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         4.961     6.402    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X13Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.526 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[10]_i_1/O
                         net (fo=1, routed)           0.613     7.139    u_top_vga/u_draw_start_bg/D[3]
    SLICE_X13Y40         FDRE                                         r  u_top_vga/u_draw_start_bg/bg_if_out\\.rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.448    -1.547    u_top_vga/u_draw_start_bg/clk40MHz
    SLICE_X13Y40         FDRE                                         r  u_top_vga/u_draw_start_bg/bg_if_out\\.rgb_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_start_bg/bg_if_out\\.rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.064ns  (logic 1.594ns (22.568%)  route 5.470ns (77.432%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         5.470     6.911    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X14Y40         LUT4 (Prop_lut4_I2_O)        0.153     7.064 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[3]_i_1/O
                         net (fo=1, routed)           0.000     7.064    u_top_vga/u_draw_start_bg/D[0]
    SLICE_X14Y40         FDRE                                         r  u_top_vga/u_draw_start_bg/bg_if_out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.448    -1.547    u_top_vga/u_draw_start_bg/clk40MHz
    SLICE_X14Y40         FDRE                                         r  u_top_vga/u_draw_start_bg/bg_if_out\\.rgb_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_start_bg/bg_if_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.035ns  (logic 1.565ns (22.249%)  route 5.470ns (77.751%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         5.470     6.911    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X14Y40         LUT4 (Prop_lut4_I2_O)        0.124     7.035 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_1/O
                         net (fo=1, routed)           0.000     7.035    u_top_vga/u_draw_start_bg/D[4]
    SLICE_X14Y40         FDRE                                         r  u_top_vga/u_draw_start_bg/bg_if_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.448    -1.547    u_top_vga/u_draw_start_bg/clk40MHz
    SLICE_X14Y40         FDRE                                         r  u_top_vga/u_draw_start_bg/bg_if_out\\.rgb_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/out\\.vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.210ns (14.407%)  route 1.245ns (85.593%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         1.245     1.454    u_top_vga/u_draw_rect_char/btnC_IBUF
    SLICE_X9Y32          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.828    -0.862    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X9Y32          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char2/out\\.vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.210ns (14.386%)  route 1.247ns (85.614%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         1.247     1.456    u_top_vga/u_draw_rect_char2/btnC_IBUF
    SLICE_X10Y30         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.826    -0.864    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X10Y30         FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.vcount_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char2/vcount_nxt2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.210ns (14.386%)  route 1.247ns (85.614%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         1.247     1.456    u_top_vga/u_draw_rect_char2/btnC_IBUF
    SLICE_X10Y30         FDRE                                         r  u_top_vga/u_draw_rect_char2/vcount_nxt2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.826    -0.864    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X10Y30         FDRE                                         r  u_top_vga/u_draw_rect_char2/vcount_nxt2_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char2/vcount_nxt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.210ns (14.386%)  route 1.247ns (85.614%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         1.247     1.456    u_top_vga/u_draw_rect_char2/btnC_IBUF
    SLICE_X10Y30         FDRE                                         r  u_top_vga/u_draw_rect_char2/vcount_nxt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.826    -0.864    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X10Y30         FDRE                                         r  u_top_vga/u_draw_rect_char2/vcount_nxt_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/vcount_nxt2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.210ns (13.829%)  route 1.306ns (86.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         1.306     1.515    u_top_vga/u_draw_rect_char/btnC_IBUF
    SLICE_X8Y33          FDRE                                         r  u_top_vga/u_draw_rect_char/vcount_nxt2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.829    -0.861    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X8Y33          FDRE                                         r  u_top_vga/u_draw_rect_char/vcount_nxt2_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/vcount_nxt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.210ns (13.829%)  route 1.306ns (86.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         1.306     1.515    u_top_vga/u_draw_rect_char/btnC_IBUF
    SLICE_X8Y33          FDRE                                         r  u_top_vga/u_draw_rect_char/vcount_nxt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.829    -0.861    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X8Y33          FDRE                                         r  u_top_vga/u_draw_rect_char/vcount_nxt_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char2/hcount_nxt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.210ns (13.829%)  route 1.306ns (86.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         1.306     1.515    u_top_vga/u_draw_rect_char2/btnC_IBUF
    SLICE_X8Y33          FDRE                                         r  u_top_vga/u_draw_rect_char2/hcount_nxt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.829    -0.861    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X8Y33          FDRE                                         r  u_top_vga/u_draw_rect_char2/hcount_nxt_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char2/hcount_nxt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.210ns (13.829%)  route 1.306ns (86.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         1.306     1.515    u_top_vga/u_draw_rect_char2/btnC_IBUF
    SLICE_X9Y33          FDRE                                         r  u_top_vga/u_draw_rect_char2/hcount_nxt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.829    -0.861    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X9Y33          FDRE                                         r  u_top_vga/u_draw_rect_char2/hcount_nxt_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char2/out\\.vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.210ns (13.829%)  route 1.306ns (86.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         1.306     1.515    u_top_vga/u_draw_rect_char2/btnC_IBUF
    SLICE_X9Y33          FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.829    -0.861    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X9Y33          FDRE                                         r  u_top_vga/u_draw_rect_char2/out\\.vcount_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char2/vcount_nxt2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.210ns (13.829%)  route 1.306ns (86.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         1.306     1.515    u_top_vga/u_draw_rect_char2/btnC_IBUF
    SLICE_X9Y33          FDRE                                         r  u_top_vga/u_draw_rect_char2/vcount_nxt2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.829    -0.861    u_top_vga/u_draw_rect_char2/clk40MHz
    SLICE_X9Y33          FDRE                                         r  u_top_vga/u_draw_rect_char2/vcount_nxt2_reg[4]/C





