

================================================================
== Vitis HLS Report for 'relu_ap_int_6_ap_int_6_ReLU_config3_s'
================================================================
* Date:           Thu Nov 14 11:44:51 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.195 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     144|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       0|     144|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |icmp_ln45_1_fu_130_p2  |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln45_2_fu_148_p2  |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln45_3_fu_166_p2  |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln45_4_fu_184_p2  |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln45_5_fu_202_p2  |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln45_6_fu_220_p2  |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln45_7_fu_238_p2  |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln45_fu_112_p2    |      icmp|   0|  0|  13|           6|           1|
    |datareg_1_fu_136_p3    |    select|   0|  0|   5|           1|           5|
    |datareg_2_fu_154_p3    |    select|   0|  0|   5|           1|           5|
    |datareg_3_fu_172_p3    |    select|   0|  0|   5|           1|           5|
    |datareg_4_fu_190_p3    |    select|   0|  0|   5|           1|           5|
    |datareg_5_fu_208_p3    |    select|   0|  0|   5|           1|           5|
    |datareg_6_fu_226_p3    |    select|   0|  0|   5|           1|           5|
    |datareg_7_fu_244_p3    |    select|   0|  0|   5|           1|           5|
    |datareg_fu_118_p3      |    select|   0|  0|   5|           1|           5|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 144|          56|          48|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------+-----+-----+------------+------------------------------------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|  relu<ap_int<6>, ap_int<6>, ReLU_config3>|  return value|
|ap_return_0  |  out|    6|  ap_ctrl_hs|  relu<ap_int<6>, ap_int<6>, ReLU_config3>|  return value|
|ap_return_1  |  out|    6|  ap_ctrl_hs|  relu<ap_int<6>, ap_int<6>, ReLU_config3>|  return value|
|ap_return_2  |  out|    6|  ap_ctrl_hs|  relu<ap_int<6>, ap_int<6>, ReLU_config3>|  return value|
|ap_return_3  |  out|    6|  ap_ctrl_hs|  relu<ap_int<6>, ap_int<6>, ReLU_config3>|  return value|
|ap_return_4  |  out|    6|  ap_ctrl_hs|  relu<ap_int<6>, ap_int<6>, ReLU_config3>|  return value|
|ap_return_5  |  out|    6|  ap_ctrl_hs|  relu<ap_int<6>, ap_int<6>, ReLU_config3>|  return value|
|ap_return_6  |  out|    6|  ap_ctrl_hs|  relu<ap_int<6>, ap_int<6>, ReLU_config3>|  return value|
|ap_return_7  |  out|    6|  ap_ctrl_hs|  relu<ap_int<6>, ap_int<6>, ReLU_config3>|  return value|
|data_0_val   |   in|    6|     ap_none|                                data_0_val|        scalar|
|data_1_val   |   in|    6|     ap_none|                                data_1_val|        scalar|
|data_2_val   |   in|    6|     ap_none|                                data_2_val|        scalar|
|data_3_val   |   in|    6|     ap_none|                                data_3_val|        scalar|
|data_4_val   |   in|    6|     ap_none|                                data_4_val|        scalar|
|data_5_val   |   in|    6|     ap_none|                                data_5_val|        scalar|
|data_6_val   |   in|    6|     ap_none|                                data_6_val|        scalar|
|data_7_val   |   in|    6|     ap_none|                                data_7_val|        scalar|
+-------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_7_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_7_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 2 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_6_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_6_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_5_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_5_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_4_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_4_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 5 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_3_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_3_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 6 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_2_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_2_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 7 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_1_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_1_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 8 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_0_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_0_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 9 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i6 %data_7_val_read" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 10 'trunc' 'trunc_ln42' <Predicate = (icmp_ln45_7)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i6 %data_6_val_read" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 11 'trunc' 'trunc_ln42_1' <Predicate = (icmp_ln45_6)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = trunc i6 %data_5_val_read" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 12 'trunc' 'trunc_ln42_2' <Predicate = (icmp_ln45_5)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln42_3 = trunc i6 %data_4_val_read" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 13 'trunc' 'trunc_ln42_3' <Predicate = (icmp_ln45_4)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln42_4 = trunc i6 %data_3_val_read" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 14 'trunc' 'trunc_ln42_4' <Predicate = (icmp_ln45_3)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln42_5 = trunc i6 %data_2_val_read" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 15 'trunc' 'trunc_ln42_5' <Predicate = (icmp_ln45_2)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln42_6 = trunc i6 %data_1_val_read" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 16 'trunc' 'trunc_ln42_6' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln42_7 = trunc i6 %data_0_val_read" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 17 'trunc' 'trunc_ln42_7' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 18 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.78ns)   --->   "%icmp_ln45 = icmp_sgt  i6 %data_0_val_read, i6 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 19 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.41ns)   --->   "%datareg = select i1 %icmp_ln45, i5 %trunc_ln42_7, i5 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 20 'select' 'datareg' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i5 %datareg" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 21 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%icmp_ln45_1 = icmp_sgt  i6 %data_1_val_read, i6 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 22 'icmp' 'icmp_ln45_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.41ns)   --->   "%datareg_1 = select i1 %icmp_ln45_1, i5 %trunc_ln42_6, i5 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 23 'select' 'datareg_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i5 %datareg_1" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 24 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.78ns)   --->   "%icmp_ln45_2 = icmp_sgt  i6 %data_2_val_read, i6 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 25 'icmp' 'icmp_ln45_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.41ns)   --->   "%datareg_2 = select i1 %icmp_ln45_2, i5 %trunc_ln42_5, i5 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 26 'select' 'datareg_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i5 %datareg_2" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 27 'zext' 'zext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.78ns)   --->   "%icmp_ln45_3 = icmp_sgt  i6 %data_3_val_read, i6 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 28 'icmp' 'icmp_ln45_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.41ns)   --->   "%datareg_3 = select i1 %icmp_ln45_3, i5 %trunc_ln42_4, i5 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 29 'select' 'datareg_3' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln45_3 = zext i5 %datareg_3" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 30 'zext' 'zext_ln45_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.78ns)   --->   "%icmp_ln45_4 = icmp_sgt  i6 %data_4_val_read, i6 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 31 'icmp' 'icmp_ln45_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.41ns)   --->   "%datareg_4 = select i1 %icmp_ln45_4, i5 %trunc_ln42_3, i5 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 32 'select' 'datareg_4' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln45_4 = zext i5 %datareg_4" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 33 'zext' 'zext_ln45_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.78ns)   --->   "%icmp_ln45_5 = icmp_sgt  i6 %data_5_val_read, i6 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 34 'icmp' 'icmp_ln45_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.41ns)   --->   "%datareg_5 = select i1 %icmp_ln45_5, i5 %trunc_ln42_2, i5 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 35 'select' 'datareg_5' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln45_5 = zext i5 %datareg_5" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 36 'zext' 'zext_ln45_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.78ns)   --->   "%icmp_ln45_6 = icmp_sgt  i6 %data_6_val_read, i6 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 37 'icmp' 'icmp_ln45_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.41ns)   --->   "%datareg_6 = select i1 %icmp_ln45_6, i5 %trunc_ln42_1, i5 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 38 'select' 'datareg_6' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln45_6 = zext i5 %datareg_6" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 39 'zext' 'zext_ln45_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%icmp_ln45_7 = icmp_sgt  i6 %data_7_val_read, i6 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 40 'icmp' 'icmp_ln45_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.41ns)   --->   "%datareg_7 = select i1 %icmp_ln45_7, i5 %trunc_ln42, i5 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 41 'select' 'datareg_7' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln45_7 = zext i5 %datareg_7" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 42 'zext' 'zext_ln45_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mrv = insertvalue i48 <undef>, i6 %zext_ln45" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 43 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i48 %mrv, i6 %zext_ln45_1" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 44 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i48 %mrv_1, i6 %zext_ln45_2" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 45 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i48 %mrv_2, i6 %zext_ln45_3" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 46 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i48 %mrv_3, i6 %zext_ln45_4" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 47 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i48 %mrv_4, i6 %zext_ln45_5" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 48 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i48 %mrv_5, i6 %zext_ln45_6" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 49 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i48 %mrv_6, i6 %zext_ln45_7" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 50 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i48 %mrv_7" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 51 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_7_val_read   (read        ) [ 00]
data_6_val_read   (read        ) [ 00]
data_5_val_read   (read        ) [ 00]
data_4_val_read   (read        ) [ 00]
data_3_val_read   (read        ) [ 00]
data_2_val_read   (read        ) [ 00]
data_1_val_read   (read        ) [ 00]
data_0_val_read   (read        ) [ 00]
trunc_ln42        (trunc       ) [ 00]
trunc_ln42_1      (trunc       ) [ 00]
trunc_ln42_2      (trunc       ) [ 00]
trunc_ln42_3      (trunc       ) [ 00]
trunc_ln42_4      (trunc       ) [ 00]
trunc_ln42_5      (trunc       ) [ 00]
trunc_ln42_6      (trunc       ) [ 00]
trunc_ln42_7      (trunc       ) [ 00]
specpipeline_ln42 (specpipeline) [ 00]
icmp_ln45         (icmp        ) [ 01]
datareg           (select      ) [ 00]
zext_ln45         (zext        ) [ 00]
icmp_ln45_1       (icmp        ) [ 01]
datareg_1         (select      ) [ 00]
zext_ln45_1       (zext        ) [ 00]
icmp_ln45_2       (icmp        ) [ 01]
datareg_2         (select      ) [ 00]
zext_ln45_2       (zext        ) [ 00]
icmp_ln45_3       (icmp        ) [ 01]
datareg_3         (select      ) [ 00]
zext_ln45_3       (zext        ) [ 00]
icmp_ln45_4       (icmp        ) [ 01]
datareg_4         (select      ) [ 00]
zext_ln45_4       (zext        ) [ 00]
icmp_ln45_5       (icmp        ) [ 01]
datareg_5         (select      ) [ 00]
zext_ln45_5       (zext        ) [ 00]
icmp_ln45_6       (icmp        ) [ 01]
datareg_6         (select      ) [ 00]
zext_ln45_6       (zext        ) [ 00]
icmp_ln45_7       (icmp        ) [ 01]
datareg_7         (select      ) [ 00]
zext_ln45_7       (zext        ) [ 00]
mrv               (insertvalue ) [ 00]
mrv_1             (insertvalue ) [ 00]
mrv_2             (insertvalue ) [ 00]
mrv_3             (insertvalue ) [ 00]
mrv_4             (insertvalue ) [ 00]
mrv_5             (insertvalue ) [ 00]
mrv_6             (insertvalue ) [ 00]
mrv_7             (insertvalue ) [ 00]
ret_ln50          (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="data_7_val_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="6" slack="0"/>
<pin id="34" dir="0" index="1" bw="6" slack="0"/>
<pin id="35" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_val_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="data_6_val_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="6" slack="0"/>
<pin id="40" dir="0" index="1" bw="6" slack="0"/>
<pin id="41" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_val_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="data_5_val_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="6" slack="0"/>
<pin id="46" dir="0" index="1" bw="6" slack="0"/>
<pin id="47" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_val_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="data_4_val_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="6" slack="0"/>
<pin id="52" dir="0" index="1" bw="6" slack="0"/>
<pin id="53" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_val_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="data_3_val_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="6" slack="0"/>
<pin id="58" dir="0" index="1" bw="6" slack="0"/>
<pin id="59" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_val_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="data_2_val_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="6" slack="0"/>
<pin id="64" dir="0" index="1" bw="6" slack="0"/>
<pin id="65" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_val_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="data_1_val_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="6" slack="0"/>
<pin id="70" dir="0" index="1" bw="6" slack="0"/>
<pin id="71" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_val_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="data_0_val_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="6" slack="0"/>
<pin id="77" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_val_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="trunc_ln42_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="trunc_ln42_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="trunc_ln42_2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="trunc_ln42_3_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="trunc_ln42_4_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_4/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="trunc_ln42_5_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_5/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="trunc_ln42_6_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_6/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="trunc_ln42_7_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_7/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln45_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="0" index="1" bw="6" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="datareg_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="5" slack="0"/>
<pin id="121" dir="0" index="2" bw="5" slack="0"/>
<pin id="122" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln45_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln45_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="6" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="datareg_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="5" slack="0"/>
<pin id="139" dir="0" index="2" bw="5" slack="0"/>
<pin id="140" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln45_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="0"/>
<pin id="146" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln45_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="6" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_2/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="datareg_2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="5" slack="0"/>
<pin id="157" dir="0" index="2" bw="5" slack="0"/>
<pin id="158" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln45_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_2/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln45_3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="6" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_3/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="datareg_3_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="5" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_3/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln45_3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="0"/>
<pin id="182" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_3/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln45_4_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="0" index="1" bw="6" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_4/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="datareg_4_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="5" slack="0"/>
<pin id="193" dir="0" index="2" bw="5" slack="0"/>
<pin id="194" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_4/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln45_4_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_4/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln45_5_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="6" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_5/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="datareg_5_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="5" slack="0"/>
<pin id="211" dir="0" index="2" bw="5" slack="0"/>
<pin id="212" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_5/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln45_5_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_5/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln45_6_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="0" index="1" bw="6" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_6/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="datareg_6_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="5" slack="0"/>
<pin id="229" dir="0" index="2" bw="5" slack="0"/>
<pin id="230" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_6/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln45_6_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_6/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln45_7_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="6" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_7/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="datareg_7_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="5" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_7/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln45_7_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_7/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="mrv_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="48" slack="0"/>
<pin id="258" dir="0" index="1" bw="5" slack="0"/>
<pin id="259" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="mrv_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="48" slack="0"/>
<pin id="264" dir="0" index="1" bw="5" slack="0"/>
<pin id="265" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="mrv_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="48" slack="0"/>
<pin id="270" dir="0" index="1" bw="5" slack="0"/>
<pin id="271" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="mrv_3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="48" slack="0"/>
<pin id="276" dir="0" index="1" bw="5" slack="0"/>
<pin id="277" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="mrv_4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="48" slack="0"/>
<pin id="282" dir="0" index="1" bw="5" slack="0"/>
<pin id="283" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="mrv_5_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="48" slack="0"/>
<pin id="288" dir="0" index="1" bw="5" slack="0"/>
<pin id="289" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="mrv_6_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="48" slack="0"/>
<pin id="294" dir="0" index="1" bw="5" slack="0"/>
<pin id="295" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="mrv_7_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="48" slack="0"/>
<pin id="300" dir="0" index="1" bw="5" slack="0"/>
<pin id="301" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="16" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="14" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="16" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="12" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="83"><net_src comp="32" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="38" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="44" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="50" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="56" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="62" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="68" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="74" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="74" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="108" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="118" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="68" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="104" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="62" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="100" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="154" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="56" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="96" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="172" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="50" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="92" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="44" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="88" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="38" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="84" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="28" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="32" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="80" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="28" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="126" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="144" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="162" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="180" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="198" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="216" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="234" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="252" pin="1"/><net_sink comp="298" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: relu<ap_int<6>, ap_int<6>, ReLU_config3> : data_0_val | {1 }
	Port: relu<ap_int<6>, ap_int<6>, ReLU_config3> : data_1_val | {1 }
	Port: relu<ap_int<6>, ap_int<6>, ReLU_config3> : data_2_val | {1 }
	Port: relu<ap_int<6>, ap_int<6>, ReLU_config3> : data_3_val | {1 }
	Port: relu<ap_int<6>, ap_int<6>, ReLU_config3> : data_4_val | {1 }
	Port: relu<ap_int<6>, ap_int<6>, ReLU_config3> : data_5_val | {1 }
	Port: relu<ap_int<6>, ap_int<6>, ReLU_config3> : data_6_val | {1 }
	Port: relu<ap_int<6>, ap_int<6>, ReLU_config3> : data_7_val | {1 }
  - Chain level:
	State 1
		datareg : 1
		zext_ln45 : 2
		datareg_1 : 1
		zext_ln45_1 : 2
		datareg_2 : 1
		zext_ln45_2 : 2
		datareg_3 : 1
		zext_ln45_3 : 2
		datareg_4 : 1
		zext_ln45_4 : 2
		datareg_5 : 1
		zext_ln45_5 : 2
		datareg_6 : 1
		zext_ln45_6 : 2
		datareg_7 : 1
		zext_ln45_7 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		mrv_4 : 7
		mrv_5 : 8
		mrv_6 : 9
		mrv_7 : 10
		ret_ln50 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln45_fu_112      |    0    |    13   |
|          |     icmp_ln45_1_fu_130     |    0    |    13   |
|          |     icmp_ln45_2_fu_148     |    0    |    13   |
|   icmp   |     icmp_ln45_3_fu_166     |    0    |    13   |
|          |     icmp_ln45_4_fu_184     |    0    |    13   |
|          |     icmp_ln45_5_fu_202     |    0    |    13   |
|          |     icmp_ln45_6_fu_220     |    0    |    13   |
|          |     icmp_ln45_7_fu_238     |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |       datareg_fu_118       |    0    |    5    |
|          |      datareg_1_fu_136      |    0    |    5    |
|          |      datareg_2_fu_154      |    0    |    5    |
|  select  |      datareg_3_fu_172      |    0    |    5    |
|          |      datareg_4_fu_190      |    0    |    5    |
|          |      datareg_5_fu_208      |    0    |    5    |
|          |      datareg_6_fu_226      |    0    |    5    |
|          |      datareg_7_fu_244      |    0    |    5    |
|----------|----------------------------|---------|---------|
|          | data_7_val_read_read_fu_32 |    0    |    0    |
|          | data_6_val_read_read_fu_38 |    0    |    0    |
|          | data_5_val_read_read_fu_44 |    0    |    0    |
|   read   | data_4_val_read_read_fu_50 |    0    |    0    |
|          | data_3_val_read_read_fu_56 |    0    |    0    |
|          | data_2_val_read_read_fu_62 |    0    |    0    |
|          | data_1_val_read_read_fu_68 |    0    |    0    |
|          | data_0_val_read_read_fu_74 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      trunc_ln42_fu_80      |    0    |    0    |
|          |     trunc_ln42_1_fu_84     |    0    |    0    |
|          |     trunc_ln42_2_fu_88     |    0    |    0    |
|   trunc  |     trunc_ln42_3_fu_92     |    0    |    0    |
|          |     trunc_ln42_4_fu_96     |    0    |    0    |
|          |     trunc_ln42_5_fu_100    |    0    |    0    |
|          |     trunc_ln42_6_fu_104    |    0    |    0    |
|          |     trunc_ln42_7_fu_108    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln45_fu_126      |    0    |    0    |
|          |     zext_ln45_1_fu_144     |    0    |    0    |
|          |     zext_ln45_2_fu_162     |    0    |    0    |
|   zext   |     zext_ln45_3_fu_180     |    0    |    0    |
|          |     zext_ln45_4_fu_198     |    0    |    0    |
|          |     zext_ln45_5_fu_216     |    0    |    0    |
|          |     zext_ln45_6_fu_234     |    0    |    0    |
|          |     zext_ln45_7_fu_252     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         mrv_fu_256         |    0    |    0    |
|          |        mrv_1_fu_262        |    0    |    0    |
|          |        mrv_2_fu_268        |    0    |    0    |
|insertvalue|        mrv_3_fu_274        |    0    |    0    |
|          |        mrv_4_fu_280        |    0    |    0    |
|          |        mrv_5_fu_286        |    0    |    0    |
|          |        mrv_6_fu_292        |    0    |    0    |
|          |        mrv_7_fu_298        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   144   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   144  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   144  |
+-----------+--------+--------+
