#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5dfa1e328250 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5dfa1e3283e0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x5dfa1e339f40 .functor NOT 1, L_0x5dfa1e35f6c0, C4<0>, C4<0>, C4<0>;
L_0x5dfa1e35f420 .functor XOR 1, L_0x5dfa1e35f2c0, L_0x5dfa1e35f380, C4<0>, C4<0>;
L_0x5dfa1e35f5b0 .functor XOR 1, L_0x5dfa1e35f420, L_0x5dfa1e35f4e0, C4<0>, C4<0>;
v0x5dfa1e35c0a0_0 .net *"_ivl_10", 0 0, L_0x5dfa1e35f4e0;  1 drivers
v0x5dfa1e35c1a0_0 .net *"_ivl_12", 0 0, L_0x5dfa1e35f5b0;  1 drivers
v0x5dfa1e35c280_0 .net *"_ivl_2", 0 0, L_0x5dfa1e35de70;  1 drivers
v0x5dfa1e35c340_0 .net *"_ivl_4", 0 0, L_0x5dfa1e35f2c0;  1 drivers
v0x5dfa1e35c420_0 .net *"_ivl_6", 0 0, L_0x5dfa1e35f380;  1 drivers
v0x5dfa1e35c550_0 .net *"_ivl_8", 0 0, L_0x5dfa1e35f420;  1 drivers
v0x5dfa1e35c630_0 .net "a", 0 0, v0x5dfa1e3595b0_0;  1 drivers
v0x5dfa1e35c6d0_0 .net "b", 0 0, v0x5dfa1e359650_0;  1 drivers
v0x5dfa1e35c770_0 .net "c", 0 0, v0x5dfa1e3596f0_0;  1 drivers
v0x5dfa1e35c810_0 .var "clk", 0 0;
v0x5dfa1e35c8b0_0 .net "d", 0 0, v0x5dfa1e359830_0;  1 drivers
v0x5dfa1e35c950_0 .net "q_dut", 0 0, L_0x5dfa1e35f160;  1 drivers
v0x5dfa1e35c9f0_0 .net "q_ref", 0 0, L_0x5dfa1e317b60;  1 drivers
v0x5dfa1e35ca90_0 .var/2u "stats1", 159 0;
v0x5dfa1e35cb30_0 .var/2u "strobe", 0 0;
v0x5dfa1e35cbd0_0 .net "tb_match", 0 0, L_0x5dfa1e35f6c0;  1 drivers
v0x5dfa1e35cc90_0 .net "tb_mismatch", 0 0, L_0x5dfa1e339f40;  1 drivers
v0x5dfa1e35cd50_0 .net "wavedrom_enable", 0 0, v0x5dfa1e359920_0;  1 drivers
v0x5dfa1e35cdf0_0 .net "wavedrom_title", 511 0, v0x5dfa1e3599c0_0;  1 drivers
L_0x5dfa1e35de70 .concat [ 1 0 0 0], L_0x5dfa1e317b60;
L_0x5dfa1e35f2c0 .concat [ 1 0 0 0], L_0x5dfa1e317b60;
L_0x5dfa1e35f380 .concat [ 1 0 0 0], L_0x5dfa1e35f160;
L_0x5dfa1e35f4e0 .concat [ 1 0 0 0], L_0x5dfa1e317b60;
L_0x5dfa1e35f6c0 .cmp/eeq 1, L_0x5dfa1e35de70, L_0x5dfa1e35f5b0;
S_0x5dfa1e32cd10 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x5dfa1e3283e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5dfa1e317b60 .functor OR 1, v0x5dfa1e3596f0_0, v0x5dfa1e359650_0, C4<0>, C4<0>;
v0x5dfa1e33a0e0_0 .net "a", 0 0, v0x5dfa1e3595b0_0;  alias, 1 drivers
v0x5dfa1e33a180_0 .net "b", 0 0, v0x5dfa1e359650_0;  alias, 1 drivers
v0x5dfa1e317cc0_0 .net "c", 0 0, v0x5dfa1e3596f0_0;  alias, 1 drivers
v0x5dfa1e317d60_0 .net "d", 0 0, v0x5dfa1e359830_0;  alias, 1 drivers
v0x5dfa1e358bf0_0 .net "q", 0 0, L_0x5dfa1e317b60;  alias, 1 drivers
S_0x5dfa1e358da0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x5dfa1e3283e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x5dfa1e3595b0_0 .var "a", 0 0;
v0x5dfa1e359650_0 .var "b", 0 0;
v0x5dfa1e3596f0_0 .var "c", 0 0;
v0x5dfa1e359790_0 .net "clk", 0 0, v0x5dfa1e35c810_0;  1 drivers
v0x5dfa1e359830_0 .var "d", 0 0;
v0x5dfa1e359920_0 .var "wavedrom_enable", 0 0;
v0x5dfa1e3599c0_0 .var "wavedrom_title", 511 0;
E_0x5dfa1e327d00/0 .event negedge, v0x5dfa1e359790_0;
E_0x5dfa1e327d00/1 .event posedge, v0x5dfa1e359790_0;
E_0x5dfa1e327d00 .event/or E_0x5dfa1e327d00/0, E_0x5dfa1e327d00/1;
E_0x5dfa1e327f50 .event posedge, v0x5dfa1e359790_0;
E_0x5dfa1e310820 .event negedge, v0x5dfa1e359790_0;
S_0x5dfa1e3590b0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x5dfa1e358da0;
 .timescale -12 -12;
v0x5dfa1e3592b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5dfa1e3593b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x5dfa1e358da0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5dfa1e359b20 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x5dfa1e3283e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5dfa1e32d740 .functor NOT 1, v0x5dfa1e3595b0_0, C4<0>, C4<0>, C4<0>;
L_0x5dfa1e35d050 .functor NOT 1, v0x5dfa1e359650_0, C4<0>, C4<0>, C4<0>;
L_0x5dfa1e35d110 .functor AND 1, L_0x5dfa1e32d740, L_0x5dfa1e35d050, C4<1>, C4<1>;
L_0x5dfa1e35d1b0 .functor NOT 1, v0x5dfa1e3596f0_0, C4<0>, C4<0>, C4<0>;
L_0x5dfa1e35d250 .functor AND 1, L_0x5dfa1e35d110, L_0x5dfa1e35d1b0, C4<1>, C4<1>;
L_0x5dfa1e35d310 .functor NOT 1, v0x5dfa1e359830_0, C4<0>, C4<0>, C4<0>;
L_0x5dfa1e35d450 .functor AND 1, L_0x5dfa1e35d250, L_0x5dfa1e35d310, C4<1>, C4<1>;
L_0x5dfa1e35d510 .functor NOT 1, v0x5dfa1e3595b0_0, C4<0>, C4<0>, C4<0>;
L_0x5dfa1e35d5d0 .functor NOT 1, v0x5dfa1e359650_0, C4<0>, C4<0>, C4<0>;
L_0x5dfa1e35d640 .functor AND 1, L_0x5dfa1e35d510, L_0x5dfa1e35d5d0, C4<1>, C4<1>;
L_0x5dfa1e35d7b0 .functor AND 1, L_0x5dfa1e35d640, v0x5dfa1e3596f0_0, C4<1>, C4<1>;
L_0x5dfa1e35d820 .functor AND 1, L_0x5dfa1e35d7b0, v0x5dfa1e359830_0, C4<1>, C4<1>;
L_0x5dfa1e35d950 .functor OR 1, L_0x5dfa1e35d450, L_0x5dfa1e35d820, C4<0>, C4<0>;
L_0x5dfa1e35da60 .functor NOT 1, v0x5dfa1e3595b0_0, C4<0>, C4<0>, C4<0>;
L_0x5dfa1e35d8e0 .functor AND 1, L_0x5dfa1e35da60, v0x5dfa1e359650_0, C4<1>, C4<1>;
L_0x5dfa1e35dba0 .functor NOT 1, v0x5dfa1e3596f0_0, C4<0>, C4<0>, C4<0>;
L_0x5dfa1e35dca0 .functor AND 1, L_0x5dfa1e35d8e0, L_0x5dfa1e35dba0, C4<1>, C4<1>;
L_0x5dfa1e35ddb0 .functor AND 1, L_0x5dfa1e35dca0, v0x5dfa1e359830_0, C4<1>, C4<1>;
L_0x5dfa1e35df10 .functor OR 1, L_0x5dfa1e35d950, L_0x5dfa1e35ddb0, C4<0>, C4<0>;
L_0x5dfa1e35e020 .functor NOT 1, v0x5dfa1e3595b0_0, C4<0>, C4<0>, C4<0>;
L_0x5dfa1e35e140 .functor AND 1, L_0x5dfa1e35e020, v0x5dfa1e359650_0, C4<1>, C4<1>;
L_0x5dfa1e35e310 .functor AND 1, L_0x5dfa1e35e140, v0x5dfa1e3596f0_0, C4<1>, C4<1>;
L_0x5dfa1e35e5a0 .functor AND 1, L_0x5dfa1e35e310, v0x5dfa1e359830_0, C4<1>, C4<1>;
L_0x5dfa1e35e660 .functor OR 1, L_0x5dfa1e35df10, L_0x5dfa1e35e5a0, C4<0>, C4<0>;
L_0x5dfa1e35e840 .functor NOT 1, v0x5dfa1e359650_0, C4<0>, C4<0>, C4<0>;
L_0x5dfa1e35e8b0 .functor AND 1, v0x5dfa1e3595b0_0, L_0x5dfa1e35e840, C4<1>, C4<1>;
L_0x5dfa1e35eb60 .functor NOT 1, v0x5dfa1e3596f0_0, C4<0>, C4<0>, C4<0>;
L_0x5dfa1e35ebd0 .functor AND 1, L_0x5dfa1e35e8b0, L_0x5dfa1e35eb60, C4<1>, C4<1>;
L_0x5dfa1e35edd0 .functor NOT 1, v0x5dfa1e359830_0, C4<0>, C4<0>, C4<0>;
L_0x5dfa1e35ef50 .functor AND 1, L_0x5dfa1e35ebd0, L_0x5dfa1e35edd0, C4<1>, C4<1>;
L_0x5dfa1e35f160 .functor OR 1, L_0x5dfa1e35e660, L_0x5dfa1e35ef50, C4<0>, C4<0>;
v0x5dfa1e359d00_0 .net *"_ivl_0", 0 0, L_0x5dfa1e32d740;  1 drivers
v0x5dfa1e359de0_0 .net *"_ivl_10", 0 0, L_0x5dfa1e35d310;  1 drivers
v0x5dfa1e359ec0_0 .net *"_ivl_12", 0 0, L_0x5dfa1e35d450;  1 drivers
v0x5dfa1e359fb0_0 .net *"_ivl_14", 0 0, L_0x5dfa1e35d510;  1 drivers
v0x5dfa1e35a090_0 .net *"_ivl_16", 0 0, L_0x5dfa1e35d5d0;  1 drivers
v0x5dfa1e35a1c0_0 .net *"_ivl_18", 0 0, L_0x5dfa1e35d640;  1 drivers
v0x5dfa1e35a2a0_0 .net *"_ivl_2", 0 0, L_0x5dfa1e35d050;  1 drivers
v0x5dfa1e35a380_0 .net *"_ivl_20", 0 0, L_0x5dfa1e35d7b0;  1 drivers
v0x5dfa1e35a460_0 .net *"_ivl_22", 0 0, L_0x5dfa1e35d820;  1 drivers
v0x5dfa1e35a540_0 .net *"_ivl_24", 0 0, L_0x5dfa1e35d950;  1 drivers
v0x5dfa1e35a620_0 .net *"_ivl_26", 0 0, L_0x5dfa1e35da60;  1 drivers
v0x5dfa1e35a700_0 .net *"_ivl_28", 0 0, L_0x5dfa1e35d8e0;  1 drivers
v0x5dfa1e35a7e0_0 .net *"_ivl_30", 0 0, L_0x5dfa1e35dba0;  1 drivers
v0x5dfa1e35a8c0_0 .net *"_ivl_32", 0 0, L_0x5dfa1e35dca0;  1 drivers
v0x5dfa1e35a9a0_0 .net *"_ivl_34", 0 0, L_0x5dfa1e35ddb0;  1 drivers
v0x5dfa1e35aa80_0 .net *"_ivl_36", 0 0, L_0x5dfa1e35df10;  1 drivers
v0x5dfa1e35ab60_0 .net *"_ivl_38", 0 0, L_0x5dfa1e35e020;  1 drivers
v0x5dfa1e35ac40_0 .net *"_ivl_4", 0 0, L_0x5dfa1e35d110;  1 drivers
v0x5dfa1e35ad20_0 .net *"_ivl_40", 0 0, L_0x5dfa1e35e140;  1 drivers
v0x5dfa1e35ae00_0 .net *"_ivl_42", 0 0, L_0x5dfa1e35e310;  1 drivers
v0x5dfa1e35aee0_0 .net *"_ivl_44", 0 0, L_0x5dfa1e35e5a0;  1 drivers
v0x5dfa1e35afc0_0 .net *"_ivl_46", 0 0, L_0x5dfa1e35e660;  1 drivers
v0x5dfa1e35b0a0_0 .net *"_ivl_48", 0 0, L_0x5dfa1e35e840;  1 drivers
v0x5dfa1e35b180_0 .net *"_ivl_50", 0 0, L_0x5dfa1e35e8b0;  1 drivers
v0x5dfa1e35b260_0 .net *"_ivl_52", 0 0, L_0x5dfa1e35eb60;  1 drivers
v0x5dfa1e35b340_0 .net *"_ivl_54", 0 0, L_0x5dfa1e35ebd0;  1 drivers
v0x5dfa1e35b420_0 .net *"_ivl_56", 0 0, L_0x5dfa1e35edd0;  1 drivers
v0x5dfa1e35b500_0 .net *"_ivl_58", 0 0, L_0x5dfa1e35ef50;  1 drivers
v0x5dfa1e35b5e0_0 .net *"_ivl_6", 0 0, L_0x5dfa1e35d1b0;  1 drivers
v0x5dfa1e35b6c0_0 .net *"_ivl_8", 0 0, L_0x5dfa1e35d250;  1 drivers
v0x5dfa1e35b7a0_0 .net "a", 0 0, v0x5dfa1e3595b0_0;  alias, 1 drivers
v0x5dfa1e35b840_0 .net "b", 0 0, v0x5dfa1e359650_0;  alias, 1 drivers
v0x5dfa1e35b930_0 .net "c", 0 0, v0x5dfa1e3596f0_0;  alias, 1 drivers
v0x5dfa1e35bc30_0 .net "d", 0 0, v0x5dfa1e359830_0;  alias, 1 drivers
v0x5dfa1e35bd20_0 .net "q", 0 0, L_0x5dfa1e35f160;  alias, 1 drivers
S_0x5dfa1e35be80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x5dfa1e3283e0;
 .timescale -12 -12;
E_0x5dfa1e327aa0 .event anyedge, v0x5dfa1e35cb30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5dfa1e35cb30_0;
    %nor/r;
    %assign/vec4 v0x5dfa1e35cb30_0, 0;
    %wait E_0x5dfa1e327aa0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5dfa1e358da0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5dfa1e359830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5dfa1e3596f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5dfa1e359650_0, 0;
    %assign/vec4 v0x5dfa1e3595b0_0, 0;
    %wait E_0x5dfa1e310820;
    %wait E_0x5dfa1e327f50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5dfa1e359830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5dfa1e3596f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5dfa1e359650_0, 0;
    %assign/vec4 v0x5dfa1e3595b0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5dfa1e327d00;
    %load/vec4 v0x5dfa1e3595b0_0;
    %load/vec4 v0x5dfa1e359650_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dfa1e3596f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dfa1e359830_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5dfa1e359830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5dfa1e3596f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5dfa1e359650_0, 0;
    %assign/vec4 v0x5dfa1e3595b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5dfa1e3593b0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5dfa1e327d00;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x5dfa1e359830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5dfa1e3596f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5dfa1e359650_0, 0;
    %assign/vec4 v0x5dfa1e3595b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5dfa1e3283e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dfa1e35c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dfa1e35cb30_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5dfa1e3283e0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5dfa1e35c810_0;
    %inv;
    %store/vec4 v0x5dfa1e35c810_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5dfa1e3283e0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5dfa1e359790_0, v0x5dfa1e35cc90_0, v0x5dfa1e35c630_0, v0x5dfa1e35c6d0_0, v0x5dfa1e35c770_0, v0x5dfa1e35c8b0_0, v0x5dfa1e35c9f0_0, v0x5dfa1e35c950_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5dfa1e3283e0;
T_7 ;
    %load/vec4 v0x5dfa1e35ca90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5dfa1e35ca90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5dfa1e35ca90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5dfa1e35ca90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5dfa1e35ca90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5dfa1e35ca90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5dfa1e35ca90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5dfa1e3283e0;
T_8 ;
    %wait E_0x5dfa1e327d00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5dfa1e35ca90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dfa1e35ca90_0, 4, 32;
    %load/vec4 v0x5dfa1e35cbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5dfa1e35ca90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dfa1e35ca90_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5dfa1e35ca90_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dfa1e35ca90_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5dfa1e35c9f0_0;
    %load/vec4 v0x5dfa1e35c9f0_0;
    %load/vec4 v0x5dfa1e35c950_0;
    %xor;
    %load/vec4 v0x5dfa1e35c9f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5dfa1e35ca90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dfa1e35ca90_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5dfa1e35ca90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dfa1e35ca90_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates10_depth3/circuit4/iter0/response2/top_module.sv";
