// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weidEe_H__
#define __myip_v1_0_HLS_weidEe_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weidEe_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weidEe_ram) {
        ram[0] = "0b00111110001111001101110000101000";
        ram[1] = "0b10111101111010000010101110010000";
        ram[2] = "0b00111110011000110000101111110111";
        ram[3] = "0b00111101101100001100011000101100";
        ram[4] = "0b10111110011000100101111100111011";
        ram[5] = "0b10111101101011101001110110001011";
        ram[6] = "0b10111110000001011010110011111101";
        ram[7] = "0b00111100101000011011010011110111";
        ram[8] = "0b10111110011001101000101001011100";
        ram[9] = "0b00111101001100000000010010010110";
        ram[10] = "0b00111110001000011000001100001101";
        ram[11] = "0b00111101110010110001011000110010";
        ram[12] = "0b10111101001111000110100111000110";
        ram[13] = "0b10111110110010001000110010100011";
        ram[14] = "0b00111101111001100110000100110001";
        ram[15] = "0b00111110100101010111010010010010";
        ram[16] = "0b10111101000111011110100111110010";
        ram[17] = "0b00111110001011000011001110100001";
        ram[18] = "0b10111101011010101111110111111100";
        ram[19] = "0b10111101110110000110000000111111";
        ram[20] = "0b00111110001101110100100000111011";
        ram[21] = "0b10111101111111101110010001011000";
        ram[22] = "0b10111100001000000010000110001011";
        ram[23] = "0b00111101111101100011010010100010";
        ram[24] = "0b00111101011101110111011011001110";
        ram[25] = "0b00111011110101110110100000010111";
        ram[26] = "0b10111110101010000100000101011110";
        ram[27] = "0b10111100010111101001001011000111";
        ram[28] = "0b00111110010000010011101000111010";
        ram[29] = "0b10111110000110110101010101000100";
        ram[30] = "0b00111101101111101001101000010101";
        ram[31] = "0b10111110100000101010001101001110";
        ram[32] = "0b10111110010010110011000110010110";
        ram[33] = "0b10111110011010001100000000011000";
        ram[34] = "0b00111100110111110001011111001101";
        ram[35] = "0b10111101110001100101011101000001";
        ram[36] = "0b00111110000001001010001010111001";
        ram[37] = "0b10111101111001111111001110011111";
        ram[38] = "0b00111100101101000011000000011001";
        ram[39] = "0b10111110000001010111000011010011";
        ram[40] = "0b10111110000111010101100011111010";
        ram[41] = "0b00111110100111110111010001010110";
        ram[42] = "0b00111110100001001111011111111000";
        ram[43] = "0b10111101100000010111001111010101";
        ram[44] = "0b00111110100001101000100010000010";
        ram[45] = "0b10111110010001110010001111100101";
        ram[46] = "0b00111110011011011110101000100011";
        ram[47] = "0b00111101001110000010100011111000";
        ram[48] = "0b00111110000101110011100111001011";
        ram[49] = "0b10111110010110110011110000001001";
        ram[50] = "0b10111110001001010010011111001001";
        ram[51] = "0b10111101110001101000011111101011";
        ram[52] = "0b10111110010100111111001010001110";
        ram[53] = "0b10111110011010010000100111010101";
        ram[54] = "0b10111101111100101001011100011011";
        ram[55] = "0b10111011101110110011110110011011";
        ram[56] = "0b10111110000101010010011101100001";
        ram[57] = "0b00111101101101110011110010010010";
        ram[58] = "0b00111110010100110101101100001001";
        ram[59] = "0b00111101110101000010100111001000";
        ram[60] = "0b00111110001101010111010110111001";
        ram[61] = "0b00111100000010010100001001011111";
        ram[62] = "0b00111100111010011100011111111101";
        ram[63] = "0b10111101100111101110100010001000";
        ram[64] = "0b10111010101010011110000000011110";
        ram[65] = "0b10111101111110101100011100110010";
        ram[66] = "0b10111100011010100010111111010111";
        ram[67] = "0b10111110010000001001111101001100";
        ram[68] = "0b00111110001100111010110010000000";
        ram[69] = "0b00111110000100010001111011000001";
        ram[70] = "0b10111101110000101101111111001110";
        ram[71] = "0b00111101000111010010100111111100";
        ram[72] = "0b10111110000111100000111110011101";
        ram[73] = "0b10111101101011101111101011111001";
        ram[74] = "0b00111110001000011000011111110110";
        ram[75] = "0b00111101111101000001000100011000";
        ram[76] = "0b10111110001101100100010011101110";
        ram[77] = "0b10111101101011110110101000001110";
        ram[78] = "0b10111110000001011110110111011010";
        ram[79] = "0b10111101101010011011000001110000";
        ram[80] = "0b10111101011101000001001110101010";
        ram[81] = "0b10111110001100110110000110001001";
        ram[82] = "0b00111011100010100011100111010100";
        ram[83] = "0b00111101101011001101100110001101";
        ram[84] = "0b00111101101010100101011101010100";
        ram[85] = "0b00111101011100101000100011111011";
        ram[86] = "0b00111110000001101101111101001110";
        ram[87] = "0b00111110011000100010111110100111";
        ram[88] = "0b00111101100011101010001110100010";
        ram[89] = "0b00111101101011001010011110111101";
        ram[90] = "0b00111100111001110111111001111011";
        ram[91] = "0b00111101111011011000111011110110";
        ram[92] = "0b00111110001001110100100011011011";
        ram[93] = "0b10111100100000001011010001100001";
        ram[94] = "0b00111110001110111011000101001000";
        ram[95] = "0b10111010111010110011111101101100";
        ram[96] = "0b10111101110001000001000101011110";
        ram[97] = "0b00111101011000000001000101111100";
        ram[98] = "0b10111100110010000100111010110110";
        ram[99] = "0b00111101101110001011110101100111";
        ram[100] = "0b10111101010110100000001110001010";
        ram[101] = "0b00111110000111010010101111010110";
        ram[102] = "0b10111110000101110001101001100111";
        ram[103] = "0b00111101110000010100011011011110";
        ram[104] = "0b00111101111010100101000011001110";
        ram[105] = "0b00111110011101111001110111101010";
        ram[106] = "0b10111110000110010111100001100001";
        ram[107] = "0b00111110000010010110010110010000";
        ram[108] = "0b00111110001101110101011011000000";
        ram[109] = "0b00111101101010001110101111010010";
        ram[110] = "0b00111110000110111101010101101001";
        ram[111] = "0b10111101100111101110010010110110";
        ram[112] = "0b10111110011000010111111010001010";
        ram[113] = "0b10111101110001101100000100100011";
        ram[114] = "0b10111101101101101111110101100111";
        ram[115] = "0b10111110010110001011101011101100";
        ram[116] = "0b10111101100011010001001110000100";
        ram[117] = "0b10111101110100101110100000111110";
        ram[118] = "0b00111110000100000111001000101101";
        ram[119] = "0b10111010110100111010110111101010";
        ram[120] = "0b00111110011111101010000011110101";
        ram[121] = "0b00111100111100011101011110000110";
        ram[122] = "0b10111110001110000001011111101111";
        ram[123] = "0b00111110010001110000000111101001";
        ram[124] = "0b00111110000100011011000010100011";
        ram[125] = "0b10111011111001010000110010101101";
        ram[126] = "0b10111101100100001111101100101111";
        ram[127] = "0b00111100111101111101100100011011";
        ram[128] = "0b10111100101011011101001111100011";
        ram[129] = "0b00111101010010110110001011101100";
        ram[130] = "0b00111110100100000101110011001000";
        ram[131] = "0b00111110100101011001010001100101";
        ram[132] = "0b10111100111111011110010001110111";
        ram[133] = "0b00111101101111101001111011011000";
        ram[134] = "0b10111110000000000110001001011011";
        ram[135] = "0b00111101010000100110001111110000";
        ram[136] = "0b00111100000001101100111011000001";
        ram[137] = "0b10111101101001001110101000010100";
        ram[138] = "0b10111110000100111010110010100100";
        ram[139] = "0b10111101010001101100000111001011";
        ram[140] = "0b00111110010001101010100010011111";
        ram[141] = "0b10111100100111101111010111101000";
        ram[142] = "0b00111110001101111010001100000011";
        ram[143] = "0b00111110000101010011000001110100";
        ram[144] = "0b10111110000010010101111110111000";
        ram[145] = "0b10111101100110100111000000000000";
        ram[146] = "0b10111101110101001110001010101111";
        ram[147] = "0b00111101110111110001110001011110";
        ram[148] = "0b10111100001111111110011011000001";
        ram[149] = "0b10111110011100000100000001111000";
        ram[150] = "0b10111110001000101001000101010001";
        ram[151] = "0b00111110011110100011111000010001";
        ram[152] = "0b00111011001010110111110000100000";
        ram[153] = "0b10111101101000111001110001000000";
        ram[154] = "0b00111101111101001010110000101111";
        ram[155] = "0b00111100001000001101111111000011";
        ram[156] = "0b10111110011101101111000111101010";
        ram[157] = "0b10111101100000100101000000111001";
        ram[158] = "0b00111110011100010111100000110110";
        ram[159] = "0b10111110001011111100000001011000";
        ram[160] = "0b00111110010100100011000100011110";
        ram[161] = "0b00111110001111101111000000101101";
        ram[162] = "0b00111101111101000110010110011000";
        ram[163] = "0b10111110010001010001010011111110";
        ram[164] = "0b00111100100110000001111111100111";
        ram[165] = "0b10111110010100010110100101001000";
        ram[166] = "0b10111011001010010001010111110101";
        ram[167] = "0b00111110001010001011011001001100";
        ram[168] = "0b10111110011110100100010111010101";
        ram[169] = "0b10111101101110000000110100111110";
        ram[170] = "0b10111110000001101011010001000011";
        ram[171] = "0b00111100101110111001100010011010";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weidEe) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weidEe_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weidEe) {
meminst = new myip_v1_0_HLS_weidEe_ram("myip_v1_0_HLS_weidEe_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weidEe() {
    delete meminst;
}


};//endmodule
#endif
