|--------------------------------------------------------------|
|- ispLEVER Classic 2.0.00.17.20.15 Fitter Report File        -|
|- Copyright(C), 1992-2012, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  gigacart
Project Path         :  D:\work\TI\dragonslair\cart\cpld
Project Fitted on    :  Wed Sep 26 22:53:52 2018

Device               :  M4064_64
Package              :  100
GLB Input Mux Size   :  12
Available Blocks     :  4
Speed                :  -10
Part Number          :  LC4064V-10T100I
Source Format        :  Pure_VHDL


<Error> Project 'gigacart' failed during design rules check!


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.03 secs
Partition Time                  0.00 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                25
Total Logic Functions           70
  Total Output Pins             28
  Total Bidir I/O Pins          8
  Total Buried Nodes            34
Total Flip-Flops                19
  Total D Flip-Flops            19
  Total T Flip-Flops            0
  Total Latches                 0
Total Product Terms             164

Total Reserved Pins             0
Total Locked Pins               0
Total Locked Nodes              0

Total Unique Output Enables     1
Total Unique Clocks             4
Total Unique Clock Enables      3
Total Unique Resets             1
Total Unique Presets            0

Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  Input-Only Pins                   6        0      6    -->     0
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           62        0     62    -->     0
Logic Functions                    64       70      0    -->   109
  Input Registers                  64        0     64    -->     0

GLB Inputs                        144        0    144    -->     0
Logical Product Terms             320      181    139    -->    56
Occupied GLBs                       4        0      4    -->     0
Macrocells                         64        0     64    -->     0

Control Product Terms:
  GLB Clock/Clock Enables           4        0      4    -->     0
  GLB Reset/Presets                 4        0      4    -->     0
  Macrocell Clocks                 64       19     45    -->    29
  Macrocell Clock Enables          64       16     48    -->    25
  Macrocell Enables                64        8     56    -->    12
  Macrocell Resets                 64        2     62    -->     3
  Macrocell Presets                64        0     64    -->     0

Global Routing Pool               144        0    144    -->     0
  GRP from IFB                     ..        0     ..    -->    ..
    (from input signals)           ..        0     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..        0     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.
<Note> 4 : The Product Term Cluster and the Biput Product Term Cluster counts
           are estimates only if the design failed during partitioning.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      0     0     0      0/16     0    0      0             16        0        0
  GLB    B      0     0     0      0/16     0    0      0             16        0        0
  GLB    C      0     0     0      0/16     0    0      0             16        0        0
  GLB    D      0     0     0      0/16     0    0      0             16        0        0
-------------------------------------------------------------------------------------------
TOTALS:         0     0     0      0/64     0    0      0             64        0        0

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   0      0         0      0      0      0      0
  GLB    B   0      0         0      0      0      0      0
  GLB    C   0      0         0      0      0      0      0
  GLB    D   0      0         0      0      0      0      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              No
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_UP (2)
@Fast_Bypass                           Default = None (2)
@ORP_Bypass                            Default = None
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name
---------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |
2     | TDI   |   -  |    |        |                 |       |
3     |  I_O  |   0  | A8 |        |                 |       |
4     |  I_O  |   0  | A9 |        |                 |       |
5     |  I_O  |   0  | A10|        |                 |       |
6     |  I_O  |   0  | A11|        |                 |       |
7     |GNDIO0 |   -  |    |        |                 |       |
8     |  I_O  |   0  | A12|        |                 |       |
9     |  I_O  |   0  | A13|        |                 |       |
10    |  I_O  |   0  | A14|        |                 |       |
11    |  I_O  |   0  | A15|        |                 |       |
12    | IN0   |   0  |    |        |                 |       |
13    |VCCIO0 |   -  |    |        |                 |       |
14    |  I_O  |   0  | B15|        |                 |       |
15    |  I_O  |   0  | B14|        |                 |       |
16    |  I_O  |   0  | B13|        |                 |       |
17    |  I_O  |   0  | B12|        |                 |       |
18    |GNDIO0 |   -  |    |        |                 |       |
19    |  I_O  |   0  | B11|        |                 |       |
20    |  I_O  |   0  | B10|        |                 |       |
21    |  I_O  |   0  | B9 |        |                 |       |
22    |  I_O  |   0  | B8 |        |                 |       |
23    | IN1   |   0  |    |        |                 |       |
24    | TCK   |   -  |    |        |                 |       |
25    | VCC   |   -  |    |        |                 |       |
26    | GND   |   -  |    |        |                 |       |
27    | IN2   |   0  |    |        |                 |       |
28    |  I_O  |   0  | B7 |        |                 |       |
29    |  I_O  |   0  | B6 |        |                 |       |
30    |  I_O  |   0  | B5 |        |                 |       |
31    |  I_O  |   0  | B4 |        |                 |       |
32    |GNDIO0 |   -  |    |        |                 |       |
33    |VCCIO0 |   -  |    |        |                 |       |
34    |  I_O  |   0  | B3 |        |                 |       |
35    |  I_O  |   0  | B2 |        |                 |       |
36    |  I_O  |   0  | B1 |        |                 |       |
37    |  I_O  |   0  | B0 |        |                 |       |
38    |INCLK1 |   0  |    |        |                 |       |
39    |INCLK2 |   1  |    |        |                 |       |
40    | VCC   |   -  |    |        |                 |       |
41    |  I_O  |   1  | C0 |        |                 |       |
42    |  I_O  |   1  | C1 |        |                 |       |
43    |  I_O  |   1  | C2 |        |                 |       |
44    |  I_O  |   1  | C3 |        |                 |       |
45    |VCCIO1 |   -  |    |        |                 |       |
46    |GNDIO1 |   -  |    |        |                 |       |
47    |  I_O  |   1  | C4 |        |                 |       |
48    |  I_O  |   1  | C5 |        |                 |       |
49    |  I_O  |   1  | C6 |        |                 |       |
50    |  I_O  |   1  | C7 |        |                 |       |
51    | GND   |   -  |    |        |                 |       |
52    | TMS   |   -  |    |        |                 |       |
53    |  I_O  |   1  | C8 |        |                 |       |
54    |  I_O  |   1  | C9 |        |                 |       |
55    |  I_O  |   1  | C10|        |                 |       |
56    |  I_O  |   1  | C11|        |                 |       |
57    |GNDIO1 |   -  |    |        |                 |       |
58    |  I_O  |   1  | C12|        |                 |       |
59    |  I_O  |   1  | C13|        |                 |       |
60    |  I_O  |   1  | C14|        |                 |       |
61    |  I_O  |   1  | C15|        |                 |       |
62    | IN3   |   1  |    |        |                 |       |
63    |VCCIO1 |   -  |    |        |                 |       |
64    |  I_O  |   1  | D15|        |                 |       |
65    |  I_O  |   1  | D14|        |                 |       |
66    |  I_O  |   1  | D13|        |                 |       |
67    |  I_O  |   1  | D12|        |                 |       |
68    |GNDIO1 |   -  |    |        |                 |       |
69    |  I_O  |   1  | D11|        |                 |       |
70    |  I_O  |   1  | D10|        |                 |       |
71    |  I_O  |   1  | D9 |        |                 |       |
72    |  I_O  |   1  | D8 |        |                 |       |
73    | IN4   |   1  |    |        |                 |       |
74    | TDO   |   -  |    |        |                 |       |
75    | VCC   |   -  |    |        |                 |       |
76    | GND   |   -  |    |        |                 |       |
77    | IN5   |   1  |    |        |                 |       |
78    |  I_O  |   1  | D7 |        |                 |       |
79    |  I_O  |   1  | D6 |        |                 |       |
80    |  I_O  |   1  | D5 |        |                 |       |
81    |  I_O  |   1  | D4 |        |                 |       |
82    |GNDIO1 |   -  |    |        |                 |       |
83    |VCCIO1 |   -  |    |        |                 |       |
84    |  I_O  |   1  | D3 |        |                 |       |
85    |  I_O  |   1  | D2 |        |                 |       |
86    |  I_O  |   1  | D1 |        |                 |       |
87    | I_O/OE|   1  | D0 |        |                 |       |
88    |INCLK3 |   1  |    |        |                 |       |
89    |INCLK0 |   0  |    |        |                 |       |
90    | VCC   |   -  |    |        |                 |       |
91    | I_O/OE|   0  | A0 |        |                 |       |
92    |  I_O  |   0  | A1 |        |                 |       |
93    |  I_O  |   0  | A2 |        |                 |       |
94    |  I_O  |   0  | A3 |        |                 |       |
95    |VCCIO0 |   -  |    |        |                 |       |
96    |GNDIO0 |   -  |    |        |                 |       |
97    |  I_O  |   0  | A4 |        |                 |       |
98    |  I_O  |   0  | A5 |        |                 |       |
99    |  I_O  |   0  | A6 |        |                 |       |
100   |  I_O  |   0  | A7 |        |                 |       |
---------------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type           Pullup Signal
------------------------------------------
  --  --          ----      Up out_data_0_
  --  --          ----      Up out_data_1_
  --  --          ----      Up out_data_2_
  --  --          ----      Up out_data_3_
  --  --          ----      Up out_data_4_
  --  --          ----      Up out_data_5_
  --  --          ----      Up out_data_6_
  --  --          ----      Up out_data_7_
  --  --          ----      Up ti_adr_10_
  --  --          ----      Up ti_adr_11_
  --  --          ----      Up ti_adr_12_
  --  --          ----      Up ti_adr_13_
  --  --          ----      Up ti_adr_14_
  --  --          ----      Up ti_adr_15_
  --  --          ----      Up ti_adr_3_
  --  --          ----      Up ti_adr_4_
  --  --          ----      Up ti_adr_5_
  --  --          ----      Up ti_adr_6_
  --  --          ----      Up ti_adr_7_
  --  --          ----      Up ti_adr_8_
  --  --          ----      Up ti_adr_9_
  --  --          ----      Up ti_gclk
  --  --          ----      Up ti_gsel
  --  --          ----      Up ti_rom
  --  --          ----      Up ti_we
------------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
------------------------------------------------------------------------
  --  --  3  -   2  0 COM                  ----  Fast     Up out_adr_0_
  --  --  2  -   1  0 COM                  ----  Fast     Up out_adr_10_
  --  --  2  -   1  0 COM                  ----  Fast     Up out_adr_11_
  --  --  2  -   1  0 COM                  ----  Fast     Up out_adr_12_
  --  --  2  -   1  0 COM                  ----  Fast     Up out_adr_13_
  --  --  2  -   1  0 COM                  ----  Fast     Up out_adr_14_
  --  --  2  -   1  0 COM                  ----  Fast     Up out_adr_15_
  --  --  2  -   1  0 COM                  ----  Fast     Up out_adr_16_
  --  --  2  -   1  0 COM                  ----  Fast     Up out_adr_17_
  --  --  2  -   1  0 COM                  ----  Fast     Up out_adr_18_
  --  --  2  -   1  0 COM                  ----  Fast     Up out_adr_19_
  --  --  3  -   2  0 COM                  ----  Fast     Up out_adr_1_
  --  --  2  -   1  0 COM                  ----  Fast     Up out_adr_20_
  --  --  2  -   1  0 COM                  ----  Fast     Up out_adr_21_
  --  --  2  -   1  0 COM                  ----  Fast     Up out_adr_22_
  --  --  2  -   1  0 COM                  ----  Fast     Up out_adr_23_
  --  --  2  -   1  0 COM                  ----  Fast     Up out_adr_24_
  --  --  2  -   1  0 COM                  ----  Fast     Up out_adr_25_
  --  --  2  -   1  0 COM                  ----  Fast     Up out_adr_26_
  --  --  4  -   2  0 COM                  ----  Fast     Up out_adr_2_
  --  --  3  -   2  0 COM                  ----  Fast     Up out_adr_3_
  --  --  4  -   2  0 COM                  ----  Fast     Up out_adr_4_
  --  --  3  -   2  0 COM                  ----  Fast     Up out_adr_5_
  --  --  4  -   2  0 COM                  ----  Fast     Up out_adr_6_
  --  --  4  -   2  0 COM                  ----  Fast     Up out_adr_7_
  --  --  2  -   1  0 COM                  ----  Fast     Up out_adr_8_
  --  --  2  -   1  0 COM                  ----  Fast     Up out_adr_9_
  --  --  4  -   4  0 DFF      R           ----  Fast     Up out_reset
------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
-----------------------------------------------------------------------
  --  --  2  -   2  0 COM          *       ----  Fast     Up ti_data_0_
  --  --  2  -   2  0 COM          *       ----  Fast     Up ti_data_1_
  --  --  2  -   2  0 COM          *       ----  Fast     Up ti_data_2_
  --  --  2  -   2  0 COM          *       ----  Fast     Up ti_data_3_
  --  --  2  -   2  0 COM          *       ----  Fast     Up ti_data_4_
  --  --  2  -   2  0 COM          *       ----  Fast     Up ti_data_5_
  --  --  2  -   2  0 COM          *       ----  Fast     Up ti_data_6_
  --  --  2  -   2  0 COM          *       ----  Fast     Up ti_data_7_
-----------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P         Signal
---------------------------------------------------------------
--  --  4  -   2  0 COM                ----  N_76
--  --  4  -   2  0 COM                ----  N_80
--  --  5  -   4  0 COM                ----  N_95_mux
--  --  3  -   2  0 COM                ----  dataout
--  --  6  -   4  0 COM                ----  grmadr_11_0__un0_n
--  --  7  -   4  0 COM                ----  grmadr_11_0__un1_n
--  --  6  -   4  0 COM                ----  grmadr_11_1__un0_n
--  --  5  -   3  0 COM                ----  grmadr_11_1__un1_n
--  --  6  -   5  0 COM                ----  grmadr_11_2__n
--  --  6  -   4  0 COM                ----  grmadr_11_3__un0_n
--  --  5  -   3  0 COM                ----  grmadr_11_3__un1_n
--  --  6  -   5  0 COM                ----  grmadr_11_4__n
--  --  6  -   4  0 COM                ----  grmadr_11_5__un0_n
--  --  5  -   3  0 COM                ----  grmadr_11_5__un1_n
--  --  6  -   5  0 COM                ----  grmadr_11_6__n
--  --  4  -   3  0 DFF    * R         ----  inst_gactive
--  --  2  -   3  0 DFF      R         ----  inst_ginc
--  --  8  -   5  0 DFF      R *       ----  inst_grmpage
--  --  5  -   4  0 DFF    * R *       ----  inst_gvalid
--  --  3  -   4  0 DFF      R *       ----  latch_0_
--  --  3  -   4  0 DFF      R *       ----  latch_10_
--  --  3  -   4  0 DFF      R *       ----  latch_11_
--  --  3  -   4  0 DFF      R *       ----  latch_12_
--  --  3  -   4  0 DFF      R *       ----  latch_13_
--  --  3  -   4  0 DFF      R *       ----  latch_1_
--  --  3  -   4  0 DFF      R *       ----  latch_2_
--  --  3  -   4  0 DFF      R *       ----  latch_3_
--  --  3  -   4  0 DFF      R *       ----  latch_4_
--  --  3  -   4  0 DFF      R *       ----  latch_5_
--  --  3  -   4  0 DFF      R *       ----  latch_6_
--  --  3  -   4  0 DFF      R *       ----  latch_7_
--  --  3  -   4  0 DFF      R *       ----  latch_8_
--  --  3  -   4  0 DFF      R *       ----  latch_9_
--  --  2  -   1  0 COM                ----  un7_gactive
--  --  1   1  0 PTOE             ----     ti_data_0_.OE
---------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~
N_76 = grmadr_11_5__un0_n & N_95_mux & grmadr_11_6__n
    # grmadr_11_5__un1_n & N_95_mux & grmadr_11_6__n ; (2 pterms, 4 signals)

N_80 = grmadr_11_3__un0_n & N_76 & grmadr_11_4__n
    # grmadr_11_3__un1_n & N_76 & grmadr_11_4__n ; (2 pterms, 4 signals)

N_95_mux = ti_data_7_.PIN & !ti_gsel & ti_adr_14_ & !un7_gactive
    # un7_gactive & !N_95_mux
    # !ti_adr_14_ & !un7_gactive & N_95_mux
    # ti_gsel & !un7_gactive & N_95_mux ; (4 pterms, 5 signals)

dataout = ti_we & !ti_rom
    # ti_we & inst_gvalid.Q ; (2 pterms, 3 signals)

grmadr_11_0__un0_n = !( !ti_gsel & ti_adr_14_ & !ti_data_0_.PIN
    # !ti_adr_14_ & !grmadr_11_0__un1_n & !grmadr_11_0__un0_n
    # ti_gsel & !grmadr_11_0__un1_n & !grmadr_11_0__un0_n
    # un7_gactive ) ; (4 pterms, 6 signals)

grmadr_11_0__un1_n.X1 = !N_80 & un7_gactive
    # un7_gactive & !grmadr_11_2__n
    # !grmadr_11_1__un1_n & !grmadr_11_1__un0_n & un7_gactive ; (3 pterms, 5 signals)
grmadr_11_0__un1_n.X2 = !grmadr_11_0__un1_n & !grmadr_11_0__un0_n
       & un7_gactive ; (1 pterm, 3 signals)

grmadr_11_1__un0_n = !( !ti_gsel & ti_adr_14_ & !ti_data_1_.PIN
    # !ti_adr_14_ & !grmadr_11_1__un1_n & !grmadr_11_1__un0_n
    # ti_gsel & !grmadr_11_1__un1_n & !grmadr_11_1__un0_n
    # un7_gactive ) ; (4 pterms, 6 signals)

grmadr_11_1__un1_n.X1 = grmadr_11_1__un1_n & un7_gactive
    # grmadr_11_1__un0_n & un7_gactive ; (2 pterms, 3 signals)
grmadr_11_1__un1_n.X2 = N_80 & un7_gactive & grmadr_11_2__n ; (1 pterm, 3 signals)

grmadr_11_2__n = N_80 & un7_gactive & !grmadr_11_2__n
    # !ti_gsel & ti_adr_14_ & ti_data_2_.PIN & !un7_gactive
    # !N_80 & un7_gactive & grmadr_11_2__n
    # !ti_adr_14_ & !un7_gactive & grmadr_11_2__n
    # ti_gsel & !un7_gactive & grmadr_11_2__n ; (5 pterms, 6 signals)

grmadr_11_3__un0_n = !( !ti_gsel & ti_adr_14_ & !ti_data_3_.PIN
    # !ti_adr_14_ & !grmadr_11_3__un1_n & !grmadr_11_3__un0_n
    # ti_gsel & !grmadr_11_3__un1_n & !grmadr_11_3__un0_n
    # un7_gactive ) ; (4 pterms, 6 signals)

grmadr_11_3__un1_n.X1 = grmadr_11_3__un1_n & un7_gactive
    # grmadr_11_3__un0_n & un7_gactive ; (2 pterms, 3 signals)
grmadr_11_3__un1_n.X2 = N_76 & un7_gactive & grmadr_11_4__n ; (1 pterm, 3 signals)

grmadr_11_4__n = N_76 & un7_gactive & !grmadr_11_4__n
    # !ti_gsel & ti_adr_14_ & ti_data_4_.PIN & !un7_gactive
    # !N_76 & un7_gactive & grmadr_11_4__n
    # !ti_adr_14_ & !un7_gactive & grmadr_11_4__n
    # ti_gsel & !un7_gactive & grmadr_11_4__n ; (5 pterms, 6 signals)

grmadr_11_5__un0_n = !( !ti_gsel & ti_adr_14_ & !ti_data_5_.PIN
    # !ti_adr_14_ & !grmadr_11_5__un1_n & !grmadr_11_5__un0_n
    # ti_gsel & !grmadr_11_5__un1_n & !grmadr_11_5__un0_n
    # un7_gactive ) ; (4 pterms, 6 signals)

grmadr_11_5__un1_n.X1 = grmadr_11_5__un1_n & un7_gactive
    # grmadr_11_5__un0_n & un7_gactive ; (2 pterms, 3 signals)
grmadr_11_5__un1_n.X2 = un7_gactive & N_95_mux & grmadr_11_6__n ; (1 pterm, 3 signals)

grmadr_11_6__n = un7_gactive & N_95_mux & !grmadr_11_6__n
    # !ti_gsel & ti_adr_14_ & ti_data_6_.PIN & !un7_gactive
    # un7_gactive & !N_95_mux & grmadr_11_6__n
    # !ti_adr_14_ & !un7_gactive & grmadr_11_6__n
    # ti_gsel & !un7_gactive & grmadr_11_6__n ; (5 pterms, 6 signals)

inst_gactive.D = !ti_gsel & !ti_adr_14_ & inst_grmpage.Q ; (1 pterm, 3 signals)
inst_gactive.C = !( !ti_gsel & !ti_gclk ) ; (1 pterm, 2 signals)
inst_gactive.AR = ti_gsel & ti_gclk ; (1 pterm, 2 signals)

inst_ginc.D = inst_gactive.Q ; (1 pterm, 1 signal)
inst_ginc.C = !( ti_gclk & !inst_gactive.Q ) ; (1 pterm, 2 signals)

inst_grmpage.D = grmadr_11_0__un0_n & !grmadr_11_1__un1_n
       & !grmadr_11_1__un0_n & !grmadr_11_2__n
    # grmadr_11_0__un1_n & !grmadr_11_1__un1_n & !grmadr_11_1__un0_n
       & !grmadr_11_2__n ; (2 pterms, 5 signals)
inst_grmpage.C = !ti_we ; (1 pterm, 1 signal)
inst_grmpage.CE = !ti_gsel & ti_adr_14_ ; (1 pterm, 2 signals)

inst_gvalid.D = !ti_gsel & !ti_adr_14_ & inst_grmpage.Q ; (1 pterm, 3 signals)
inst_gvalid.C = !( !ti_gsel & !ti_gclk ) ; (1 pterm, 2 signals)
inst_gvalid.CE = !( !ti_gsel & !ti_adr_14_ & !inst_gactive.Q & inst_grmpage.Q ) ; (1 pterm, 4 signals)
inst_gvalid.AR = ti_gsel & ti_gclk ; (1 pterm, 2 signals)

latch_0_.D = ti_adr_14_ ; (1 pterm, 1 signal)
latch_0_.C = ti_we ; (1 pterm, 1 signal)
latch_0_.CE = !ti_rom ; (1 pterm, 1 signal)

latch_10_.D = ti_adr_4_ ; (1 pterm, 1 signal)
latch_10_.C = ti_we ; (1 pterm, 1 signal)
latch_10_.CE = !ti_rom ; (1 pterm, 1 signal)

latch_11_.D = ti_adr_3_ ; (1 pterm, 1 signal)
latch_11_.C = ti_we ; (1 pterm, 1 signal)
latch_11_.CE = !ti_rom ; (1 pterm, 1 signal)

latch_12_.D = ti_data_7_.PIN ; (1 pterm, 1 signal)
latch_12_.C = ti_we ; (1 pterm, 1 signal)
latch_12_.CE = !ti_rom ; (1 pterm, 1 signal)

latch_13_.D = ti_data_6_.PIN ; (1 pterm, 1 signal)
latch_13_.C = ti_we ; (1 pterm, 1 signal)
latch_13_.CE = !ti_rom ; (1 pterm, 1 signal)

latch_1_.D = ti_adr_13_ ; (1 pterm, 1 signal)
latch_1_.C = ti_we ; (1 pterm, 1 signal)
latch_1_.CE = !ti_rom ; (1 pterm, 1 signal)

latch_2_.D = ti_adr_12_ ; (1 pterm, 1 signal)
latch_2_.C = ti_we ; (1 pterm, 1 signal)
latch_2_.CE = !ti_rom ; (1 pterm, 1 signal)

latch_3_.D = ti_adr_11_ ; (1 pterm, 1 signal)
latch_3_.C = ti_we ; (1 pterm, 1 signal)
latch_3_.CE = !ti_rom ; (1 pterm, 1 signal)

latch_4_.D = ti_adr_10_ ; (1 pterm, 1 signal)
latch_4_.C = ti_we ; (1 pterm, 1 signal)
latch_4_.CE = !ti_rom ; (1 pterm, 1 signal)

latch_5_.D = ti_adr_9_ ; (1 pterm, 1 signal)
latch_5_.C = ti_we ; (1 pterm, 1 signal)
latch_5_.CE = !ti_rom ; (1 pterm, 1 signal)

latch_6_.D = ti_adr_8_ ; (1 pterm, 1 signal)
latch_6_.C = ti_we ; (1 pterm, 1 signal)
latch_6_.CE = !ti_rom ; (1 pterm, 1 signal)

latch_7_.D = ti_adr_7_ ; (1 pterm, 1 signal)
latch_7_.C = ti_we ; (1 pterm, 1 signal)
latch_7_.CE = !ti_rom ; (1 pterm, 1 signal)

latch_8_.D = ti_adr_6_ ; (1 pterm, 1 signal)
latch_8_.C = ti_we ; (1 pterm, 1 signal)
latch_8_.CE = !ti_rom ; (1 pterm, 1 signal)

latch_9_.D = ti_adr_5_ ; (1 pterm, 1 signal)
latch_9_.C = ti_we ; (1 pterm, 1 signal)
latch_9_.CE = !ti_rom ; (1 pterm, 1 signal)

out_adr_0_ = ti_adr_15_ & !inst_gvalid.Q
    # inst_gvalid.Q & N_95_mux ; (2 pterms, 3 signals)

out_adr_10_ = !( !ti_adr_5_ & !inst_gvalid.Q ) ; (1 pterm, 2 signals)

out_adr_11_ = !( !ti_adr_4_ & !inst_gvalid.Q ) ; (1 pterm, 2 signals)

out_adr_12_ = !( !ti_adr_3_ & !inst_gvalid.Q ) ; (1 pterm, 2 signals)

out_adr_13_ = !( !inst_gvalid.Q & !latch_0_.Q ) ; (1 pterm, 2 signals)

out_adr_14_ = !( !inst_gvalid.Q & !latch_1_.Q ) ; (1 pterm, 2 signals)

out_adr_15_ = !( !inst_gvalid.Q & !latch_2_.Q ) ; (1 pterm, 2 signals)

out_adr_16_ = !( !inst_gvalid.Q & !latch_3_.Q ) ; (1 pterm, 2 signals)

out_adr_17_ = !( !inst_gvalid.Q & !latch_4_.Q ) ; (1 pterm, 2 signals)

out_adr_18_ = !( !inst_gvalid.Q & !latch_5_.Q ) ; (1 pterm, 2 signals)

out_adr_19_ = !( !inst_gvalid.Q & !latch_6_.Q ) ; (1 pterm, 2 signals)

out_adr_1_ = ti_adr_14_ & !inst_gvalid.Q
    # inst_gvalid.Q & grmadr_11_6__n ; (2 pterms, 3 signals)

out_adr_20_ = !( !inst_gvalid.Q & !latch_7_.Q ) ; (1 pterm, 2 signals)

out_adr_21_ = !( !inst_gvalid.Q & !latch_8_.Q ) ; (1 pterm, 2 signals)

out_adr_22_ = !( !inst_gvalid.Q & !latch_9_.Q ) ; (1 pterm, 2 signals)

out_adr_23_ = !( !inst_gvalid.Q & !latch_10_.Q ) ; (1 pterm, 2 signals)

out_adr_24_ = !( !inst_gvalid.Q & !latch_11_.Q ) ; (1 pterm, 2 signals)

out_adr_25_ = !( !inst_gvalid.Q & !latch_12_.Q ) ; (1 pterm, 2 signals)

out_adr_26_ = !( !inst_gvalid.Q & !latch_13_.Q ) ; (1 pterm, 2 signals)

out_adr_2_ = !( !grmadr_11_5__un1_n & !grmadr_11_5__un0_n & inst_gvalid.Q
    # !ti_adr_13_ & !inst_gvalid.Q ) ; (2 pterms, 4 signals)

out_adr_3_ = ti_adr_12_ & !inst_gvalid.Q
    # inst_gvalid.Q & grmadr_11_4__n ; (2 pterms, 3 signals)

out_adr_4_ = !( !grmadr_11_3__un1_n & !grmadr_11_3__un0_n & inst_gvalid.Q
    # !ti_adr_11_ & !inst_gvalid.Q ) ; (2 pterms, 4 signals)

out_adr_5_ = ti_adr_10_ & !inst_gvalid.Q
    # inst_gvalid.Q & grmadr_11_2__n ; (2 pterms, 3 signals)

out_adr_6_ = !( !grmadr_11_1__un1_n & !grmadr_11_1__un0_n & inst_gvalid.Q
    # !ti_adr_9_ & !inst_gvalid.Q ) ; (2 pterms, 4 signals)

out_adr_7_ = !( !grmadr_11_0__un1_n & !grmadr_11_0__un0_n & inst_gvalid.Q
    # !ti_adr_8_ & !inst_gvalid.Q ) ; (2 pterms, 4 signals)

out_adr_8_ = !( !ti_adr_7_ & !inst_gvalid.Q ) ; (1 pterm, 2 signals)

out_adr_9_ = !( !ti_adr_6_ & !inst_gvalid.Q ) ; (1 pterm, 2 signals)

out_reset.D = !ti_gsel & ti_adr_14_
    # out_reset.Q ; (2 pterms, 3 signals)
out_reset.C = !ti_we ; (1 pterm, 1 signal)

ti_data_0_ = out_data_7_ ; (1 pterm, 1 signal)
ti_data_0_.OE = dataout ; (1 pterm, 1 signal)

ti_data_1_ = out_data_6_ ; (1 pterm, 1 signal)
ti_data_1_.OE = dataout ; (1 pterm, 1 signal)

ti_data_2_ = out_data_5_ ; (1 pterm, 1 signal)
ti_data_2_.OE = dataout ; (1 pterm, 1 signal)

ti_data_3_ = out_data_4_ ; (1 pterm, 1 signal)
ti_data_3_.OE = dataout ; (1 pterm, 1 signal)

ti_data_4_ = out_data_3_ ; (1 pterm, 1 signal)
ti_data_4_.OE = dataout ; (1 pterm, 1 signal)

ti_data_5_ = out_data_2_ ; (1 pterm, 1 signal)
ti_data_5_.OE = dataout ; (1 pterm, 1 signal)

ti_data_6_ = out_data_1_ ; (1 pterm, 1 signal)
ti_data_6_.OE = dataout ; (1 pterm, 1 signal)

ti_data_7_ = out_data_0_ ; (1 pterm, 1 signal)
ti_data_7_.OE = dataout ; (1 pterm, 1 signal)

un7_gactive = !inst_gactive.Q & inst_ginc.Q ; (1 pterm, 2 signals)




