
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003542                       # Number of seconds simulated
sim_ticks                                  3542402073                       # Number of ticks simulated
final_tick                               529863036171                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172467                       # Simulator instruction rate (inst/s)
host_op_rate                                   217965                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 302946                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886916                       # Number of bytes of host memory used
host_seconds                                 11693.17                       # Real time elapsed on the host
sim_insts                                  2016687711                       # Number of instructions simulated
sim_ops                                    2548700232                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       188928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       314240                       # Number of bytes read from this memory
system.physmem.bytes_read::total               513280                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10112                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       220032                       # Number of bytes written to this memory
system.physmem.bytes_written::total            220032                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1476                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2455                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4010                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1719                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1719                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1373080                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     53333302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1481481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     88708169                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               144896031                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1373080                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1481481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2854560                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          62113785                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               62113785                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          62113785                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1373080                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     53333302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1481481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     88708169                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              207009816                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8494970                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3133029                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2551878                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       212870                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1320519                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1225302                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          331707                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9431                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3289867                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17106173                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3133029                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1557009                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3794839                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1090976                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        475654                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1612301                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        86997                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8436559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.508753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.323490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4641720     55.02%     55.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          392661      4.65%     59.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          392670      4.65%     64.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          488096      5.79%     70.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          150340      1.78%     71.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          193583      2.29%     74.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          159049      1.89%     76.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          148136      1.76%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1870304     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8436559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.368810                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.013683                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3449823                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       448830                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3627670                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        34370                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        875860                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       530533                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          334                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20402433                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1945                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        875860                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3606962                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          53020                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       214644                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3502628                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       183439                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19697624                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        113420                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        49583                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27654224                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91779351                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91779351                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17191644                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10462535                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3682                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1972                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           505810                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1825398                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       943695                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8697                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       289527                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18515995                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3697                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14918306                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30376                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6157274                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18603241                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          213                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8436559                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.768293                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910134                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2999763     35.56%     35.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1753404     20.78%     56.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1171561     13.89%     70.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       813146      9.64%     79.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       810282      9.60%     89.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       388483      4.60%     94.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       370321      4.39%     98.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        59919      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69680      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8436559                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          95056     75.71%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15825     12.60%     88.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        14678     11.69%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12469107     83.58%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       186860      1.25%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1706      0.01%     84.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1476081      9.89%     94.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       784552      5.26%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14918306                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.756134                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             125559                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008416                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38429106                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24677086                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14504749                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15043865                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        18330                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       703447                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       231196                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        875860                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          29810                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4534                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18519695                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        41650                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1825398                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       943695                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1959                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          122                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       130118                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       119446                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249564                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14662209                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1377916                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       256097                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2136246                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2093749                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            758330                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.725987                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14521315                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14504749                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9420663                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26588066                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.707451                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354319                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12326897                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6192828                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3484                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214398                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7560699                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.630391                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.162087                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2977989     39.39%     39.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2063777     27.30%     66.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       840391     11.12%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       456374      6.04%     83.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       400765      5.30%     89.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       162854      2.15%     91.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       182611      2.42%     93.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       107284      1.42%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       368654      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7560699                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12326897                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1834444                       # Number of memory references committed
system.switch_cpus0.commit.loads              1121945                       # Number of loads committed
system.switch_cpus0.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1788603                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11096921                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254808                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       368654                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25711601                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37916180                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  58411                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12326897                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.849497                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.849497                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.177167                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.177167                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65814886                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20160103                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18840044                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3478                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8494970                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3059820                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2490956                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       205495                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1277233                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1185991                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          323836                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9142                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3056912                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16888782                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3059820                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1509827                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3719243                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1104349                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        648818                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1496609                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        86975                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8320035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.512704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.305791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4600792     55.30%     55.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          326268      3.92%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          264980      3.18%     62.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          636270      7.65%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          171120      2.06%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          232342      2.79%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          159399      1.92%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           92752      1.11%     77.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1836112     22.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8320035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360192                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.988092                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3190035                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       635499                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3577055                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22688                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        894751                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       521302                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          329                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20241144                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1646                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        894751                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3422961                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         111546                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       187452                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3362060                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       341258                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19525765                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          361                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        136617                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       111157                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27294507                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91172740                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91172740                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16760597                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10533905                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4146                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2508                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           957026                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1840181                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       952742                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19196                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       397110                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18441557                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4152                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14628070                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29683                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6344454                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19563704                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          816                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8320035                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.758174                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.890526                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2913537     35.02%     35.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1762852     21.19%     56.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1191942     14.33%     70.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       857682     10.31%     80.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       736889      8.86%     89.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       391303      4.70%     94.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       327953      3.94%     98.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66517      0.80%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        71360      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8320035                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86728     69.83%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19049     15.34%     85.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18417     14.83%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12161823     83.14%     83.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       203660      1.39%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1634      0.01%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1463023     10.00%     94.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       797930      5.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14628070                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.721968                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             124195                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008490                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37730053                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24790350                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14252649                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14752265                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55912                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       730066                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          402                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          190                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       241017                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        894751                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          62310                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8200                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18445710                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42506                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1840181                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       952742                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2489                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6620                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          190                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124525                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116935                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       241460                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14395259                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1369733                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       232811                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2148836                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2028996                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            779103                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.694563                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14262557                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14252649                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9270993                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26336809                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.677775                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352017                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9822242                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12072260                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6373460                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       208854                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7425283                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625832                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.141434                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2893998     38.97%     38.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2049578     27.60%     66.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       826978     11.14%     77.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       475567      6.40%     84.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       382394      5.15%     89.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       161900      2.18%     91.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       191418      2.58%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93159      1.25%     95.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       350291      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7425283                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9822242                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12072260                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1821840                       # Number of memory references committed
system.switch_cpus1.commit.loads              1110115                       # Number of loads committed
system.switch_cpus1.commit.membars               1658                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1731630                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10880920                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246134                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       350291                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25520556                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37786859                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3915                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 174935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9822242                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12072260                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9822242                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.864871                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.864871                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.156242                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.156242                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64766208                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19685094                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18655111                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3332                       # number of misc regfile writes
system.l2.replacements                           4020                       # number of replacements
system.l2.tagsinuse                       2046.341608                       # Cycle average of tags in use
system.l2.total_refs                            88442                       # Total number of references to valid blocks.
system.l2.sampled_refs                           6068                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.575148                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            27.129629                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.444582                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    467.453259                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.735088                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    748.736089                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            328.245511                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            448.597449                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013247                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.006076                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.228249                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.006707                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.365594                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.160276                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.219042                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999190                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2323                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3020                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5345                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2615                       # number of Writeback hits
system.l2.Writeback_hits::total                  2615                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    87                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2362                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3068                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5432                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2362                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3068                       # number of overall hits
system.l2.overall_hits::total                    5432                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1476                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2453                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4008                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1476                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2455                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4010                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1476                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2455                       # number of overall misses
system.l2.overall_misses::total                  4010                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1884827                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     66536835                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1954549                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    110453877                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       180830088                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        78249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         78249                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1884827                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     66536835                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1954549                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    110532126                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        180908337                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1884827                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     66536835                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1954549                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    110532126                       # number of overall miss cycles
system.l2.overall_miss_latency::total       180908337                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3799                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5473                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9353                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2615                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2615                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           50                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                89                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3838                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5523                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9442                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3838                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5523                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9442                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.388523                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.448200                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.428526                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.040000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.022472                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.384575                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.444505                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.424698                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.384575                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.444505                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.424698                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 49600.710526                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45079.156504                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 47671.926829                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45028.078679                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45117.287425                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 39124.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 39124.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 49600.710526                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45079.156504                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 47671.926829                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45023.269246                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45114.298504                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 49600.710526                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45079.156504                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 47671.926829                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45023.269246                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45114.298504                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1719                       # number of writebacks
system.l2.writebacks::total                      1719                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1476                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2453                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4008                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4010                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4010                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1668992                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     57998496                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1720981                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     96164148                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    157552617                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        66610                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        66610                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1668992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     57998496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1720981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     96230758                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    157619227                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1668992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     57998496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1720981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     96230758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    157619227                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.388523                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.448200                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.428526                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.040000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.022472                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.384575                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.444505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.424698                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.384575                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.444505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.424698                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43920.842105                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39294.373984                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41975.146341                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39202.669384                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39309.535180                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        33305                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        33305                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 43920.842105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39294.373984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41975.146341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39197.864766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39306.540399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 43920.842105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39294.373984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41975.146341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39197.864766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39306.540399                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               504.897640                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001621022                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1975583.869822                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    36.897640                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          468                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.059131                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.750000                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.809131                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1612253                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1612253                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1612253                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1612253                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1612253                       # number of overall hits
system.cpu0.icache.overall_hits::total        1612253                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2596350                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2596350                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2596350                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2596350                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2596350                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2596350                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1612301                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1612301                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1612301                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1612301                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1612301                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1612301                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54090.625000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54090.625000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54090.625000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54090.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54090.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54090.625000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2119775                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2119775                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2119775                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2119775                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2119775                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2119775                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 54353.205128                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54353.205128                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 54353.205128                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54353.205128                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 54353.205128                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54353.205128                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3838                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               147901866                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4094                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36126.493894                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.786602                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.213398                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.858541                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.141459                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1079846                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1079846                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       708761                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        708761                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1905                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1905                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1739                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1788607                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1788607                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1788607                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1788607                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         7700                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7700                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          150                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          150                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         7850                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          7850                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         7850                       # number of overall misses
system.cpu0.dcache.overall_misses::total         7850                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    268049808                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    268049808                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4747693                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4747693                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    272797501                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    272797501                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    272797501                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    272797501                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1087546                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1087546                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       708911                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       708911                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1905                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1905                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1739                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1739                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1796457                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1796457                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1796457                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1796457                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007080                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007080                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000212                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000212                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004370                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004370                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004370                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004370                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34811.663377                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34811.663377                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31651.286667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31651.286667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34751.274013                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34751.274013                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34751.274013                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34751.274013                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          810                       # number of writebacks
system.cpu0.dcache.writebacks::total              810                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         3901                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3901                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         4012                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         4012                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         4012                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         4012                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3799                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3799                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           39                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3838                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3838                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3838                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3838                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     91299507                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     91299507                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       859771                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       859771                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     92159278                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     92159278                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     92159278                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     92159278                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003493                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003493                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002136                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002136                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002136                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002136                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24032.510397                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24032.510397                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22045.410256                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22045.410256                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24012.318395                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24012.318395                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24012.318395                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24012.318395                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.925555                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998370828                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1934827.186047                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.925555                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060778                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820394                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1496555                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1496555                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1496555                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1496555                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1496555                       # number of overall hits
system.cpu1.icache.overall_hits::total        1496555                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2608747                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2608747                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2608747                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2608747                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2608747                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2608747                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1496609                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1496609                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1496609                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1496609                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1496609                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1496609                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48310.129630                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48310.129630                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48310.129630                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48310.129630                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48310.129630                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48310.129630                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2063373                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2063373                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2063373                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2063373                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2063373                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2063373                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49127.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49127.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 49127.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49127.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 49127.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49127.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5523                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157187432                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5779                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27199.763281                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.020105                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.979895                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.875079                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.124921                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1039739                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1039739                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       707809                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        707809                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1868                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1868                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1666                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1666                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1747548                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1747548                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1747548                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1747548                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14134                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14134                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          416                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          416                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14550                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14550                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14550                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14550                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    583190313                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    583190313                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     18577722                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     18577722                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    601768035                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    601768035                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    601768035                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    601768035                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1053873                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1053873                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       708225                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       708225                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1666                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1666                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1762098                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1762098                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1762098                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1762098                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013411                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013411                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000587                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000587                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008257                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008257                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008257                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008257                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41261.519244                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41261.519244                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 44657.985577                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44657.985577                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41358.627835                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41358.627835                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41358.627835                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41358.627835                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        25222                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        25222                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1805                       # number of writebacks
system.cpu1.dcache.writebacks::total             1805                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8661                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8661                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          366                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          366                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9027                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9027                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9027                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9027                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5473                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5473                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           50                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5523                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5523                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5523                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5523                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    141318098                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    141318098                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1057806                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1057806                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    142375904                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    142375904                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    142375904                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    142375904                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005193                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005193                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003134                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003134                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003134                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003134                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 25820.957062                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25820.957062                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21156.120000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21156.120000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25778.726055                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25778.726055                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25778.726055                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25778.726055                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
