// Seed: 1448900384
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(*) begin : LABEL_0
    id_10 = 1;
    id_2  = 1;
  end
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input supply1 id_2,
    input tri1 id_3
);
  wor id_5, id_6, id_7, id_8, id_9;
  assign id_6 = 1;
  specify
    (id_10 => id_11) = 1;
  endspecify
  module_0 modCall_1 (
      id_11,
      id_7,
      id_7,
      id_9,
      id_7,
      id_11,
      id_10,
      id_8,
      id_10,
      id_10
  );
  assign modCall_1.id_2 = 0;
endmodule
