{"vcs1":{"timestamp_begin":1733711229.481555485, "rt":1.59, "ut":0.49, "st":0.08}}
{"vcselab":{"timestamp_begin":1733711231.124294085, "rt":0.72, "ut":0.25, "st":0.06}}
{"link":{"timestamp_begin":1733711231.904050209, "rt":0.96, "ut":0.11, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733711229.108266347}
{"VCS_COMP_START_TIME": 1733711229.108266347}
{"VCS_COMP_END_TIME": 1733711233.426839926}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all MLP.sv MLP_tb.v DotProduct.sv MultAccumulate.v denselayer.sv FPU_IP/FPU.v FPU_IP/post_norm.v FPU_IP/pre_norm_fmul.v FPU_IP/pre_norm.v FPU_IP/primitives.v FPU_IP/except.v"}
{"vcs1": {"peak_mem": 379108}}
{"vcselab": {"peak_mem": 254272}}
