{
  "design": {
    "design_info": {
      "boundary_crc": "0x8C6ED6BFA6A98120",
      "device": "xc7a200tsbg484-1",
      "gen_directory": "../../../../mandelbrotGenerator.gen/sources_1/bd/blocCalcul_v1",
      "name": "blocCalcul_v1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "mult_gen_0": "",
      "mult_gen_1": "",
      "c_addsub_0": "",
      "util_vector_logic_0": "",
      "c_addsub_1": "",
      "c_addsub_2": "",
      "mult_gen_2": "",
      "mult_gen_3": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "xlconcat_0": "",
      "xlconcat_1": "",
      "xlconstant_2": ""
    },
    "ports": {
      "CLK_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "blocCalcul_v1_CLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "nextZ_real": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 32}",
            "value_src": "ip_prop"
          }
        }
      },
      "nextZ_imag": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 32}",
            "value_src": "ip_prop"
          }
        }
      },
      "c_imag": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "c_real": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "z_real": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "z_imag": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "mult_gen_0": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "blocCalcul_v1_mult_gen_0_0",
        "xci_path": "ip\\blocCalcul_v1_mult_gen_0_0\\blocCalcul_v1_mult_gen_0_0.xci",
        "inst_hier_path": "mult_gen_0",
        "parameters": {
          "PortAWidth": {
            "value": "16"
          },
          "PortBWidth": {
            "value": "16"
          }
        }
      },
      "mult_gen_1": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "blocCalcul_v1_mult_gen_0_1",
        "xci_path": "ip\\blocCalcul_v1_mult_gen_0_1\\blocCalcul_v1_mult_gen_0_1.xci",
        "inst_hier_path": "mult_gen_1",
        "parameters": {
          "PortAWidth": {
            "value": "16"
          },
          "PortBWidth": {
            "value": "16"
          }
        }
      },
      "c_addsub_0": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "blocCalcul_v1_c_addsub_0_0",
        "xci_path": "ip\\blocCalcul_v1_c_addsub_0_0\\blocCalcul_v1_c_addsub_0_0.xci",
        "inst_hier_path": "c_addsub_0",
        "parameters": {
          "A_Width": {
            "value": "32"
          },
          "B_Value": {
            "value": "00000000000000000000000000000000"
          },
          "B_Width": {
            "value": "32"
          },
          "CE": {
            "value": "false"
          },
          "C_In": {
            "value": "true"
          },
          "Latency": {
            "value": "1"
          },
          "Out_Width": {
            "value": "32"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "blocCalcul_v1_util_vector_logic_0_0",
        "xci_path": "ip\\blocCalcul_v1_util_vector_logic_0_0\\blocCalcul_v1_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "31"
          }
        }
      },
      "c_addsub_1": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "blocCalcul_v1_c_addsub_0_1",
        "xci_path": "ip\\blocCalcul_v1_c_addsub_0_1\\blocCalcul_v1_c_addsub_0_1.xci",
        "inst_hier_path": "c_addsub_1",
        "parameters": {
          "A_Width": {
            "value": "32"
          },
          "B_Value": {
            "value": "00000000000000000000000000000000"
          },
          "B_Width": {
            "value": "32"
          },
          "CE": {
            "value": "false"
          },
          "C_In": {
            "value": "false"
          },
          "Latency": {
            "value": "1"
          },
          "Out_Width": {
            "value": "32"
          }
        }
      },
      "c_addsub_2": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "blocCalcul_v1_c_addsub_0_2",
        "xci_path": "ip\\blocCalcul_v1_c_addsub_0_2\\blocCalcul_v1_c_addsub_0_2.xci",
        "inst_hier_path": "c_addsub_2",
        "parameters": {
          "A_Width": {
            "value": "32"
          },
          "B_Value": {
            "value": "00000000000000000000000000000000"
          },
          "B_Width": {
            "value": "32"
          },
          "CE": {
            "value": "false"
          },
          "C_In": {
            "value": "false"
          },
          "Latency": {
            "value": "1"
          },
          "Out_Width": {
            "value": "32"
          }
        }
      },
      "mult_gen_2": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "blocCalcul_v1_mult_gen_0_2",
        "xci_path": "ip\\blocCalcul_v1_mult_gen_0_2\\blocCalcul_v1_mult_gen_0_2.xci",
        "inst_hier_path": "mult_gen_2",
        "parameters": {
          "OutputWidthHigh": {
            "value": "16"
          },
          "PortAWidth": {
            "value": "16"
          },
          "PortBWidth": {
            "value": "16"
          },
          "Use_Custom_Output_Width": {
            "value": "true"
          }
        }
      },
      "mult_gen_3": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "blocCalcul_v1_mult_gen_2_0",
        "xci_path": "ip\\blocCalcul_v1_mult_gen_2_0\\blocCalcul_v1_mult_gen_2_0.xci",
        "inst_hier_path": "mult_gen_3",
        "parameters": {
          "OutputWidthHigh": {
            "value": "31"
          },
          "PortAWidth": {
            "value": "17"
          },
          "PortBWidth": {
            "value": "16"
          },
          "Use_Custom_Output_Width": {
            "value": "true"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "blocCalcul_v1_xlconstant_0_0",
        "xci_path": "ip\\blocCalcul_v1_xlconstant_0_0\\blocCalcul_v1_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "2"
          },
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "blocCalcul_v1_xlconstant_0_1",
        "xci_path": "ip\\blocCalcul_v1_xlconstant_0_1\\blocCalcul_v1_xlconstant_0_1.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          },
          "CONST_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "blocCalcul_v1_xlconcat_0_0",
        "xci_path": "ip\\blocCalcul_v1_xlconcat_0_0\\blocCalcul_v1_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "16"
          },
          "IN1_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "blocCalcul_v1_xlconcat_0_1",
        "xci_path": "ip\\blocCalcul_v1_xlconcat_0_1\\blocCalcul_v1_xlconcat_0_1.xci",
        "inst_hier_path": "xlconcat_1",
        "parameters": {
          "IN0_WIDTH": {
            "value": "16"
          },
          "IN1_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "blocCalcul_v1_xlconstant_0_2",
        "xci_path": "ip\\blocCalcul_v1_xlconstant_0_2\\blocCalcul_v1_xlconstant_0_2.xci",
        "inst_hier_path": "xlconstant_2",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      }
    },
    "nets": {
      "A_0_2": {
        "ports": [
          "z_real",
          "mult_gen_1/A",
          "mult_gen_1/B",
          "mult_gen_2/A"
        ]
      },
      "CLK_0_1": {
        "ports": [
          "CLK_0",
          "mult_gen_1/CLK",
          "mult_gen_0/CLK",
          "c_addsub_0/CLK",
          "c_addsub_1/CLK",
          "mult_gen_3/CLK",
          "mult_gen_2/CLK",
          "c_addsub_2/CLK"
        ]
      },
      "In1_0_1": {
        "ports": [
          "c_imag",
          "xlconcat_1/In1"
        ]
      },
      "In1_1_1": {
        "ports": [
          "c_real",
          "xlconcat_0/In1"
        ]
      },
      "c_addsub_0_S": {
        "ports": [
          "c_addsub_0/S",
          "c_addsub_1/A"
        ]
      },
      "c_addsub_1_S": {
        "ports": [
          "c_addsub_1/S",
          "nextZ_real"
        ]
      },
      "c_addsub_2_S": {
        "ports": [
          "c_addsub_2/S",
          "nextZ_imag"
        ]
      },
      "mult_gen_0_P": {
        "ports": [
          "mult_gen_0/P",
          "util_vector_logic_0/Op1"
        ]
      },
      "mult_gen_1_P": {
        "ports": [
          "mult_gen_1/P",
          "c_addsub_0/A"
        ]
      },
      "mult_gen_2_P": {
        "ports": [
          "mult_gen_2/P",
          "mult_gen_3/A"
        ]
      },
      "mult_gen_3_P": {
        "ports": [
          "mult_gen_3/P",
          "c_addsub_2/A"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "c_addsub_0/B"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "c_addsub_1/B"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "c_addsub_2/B"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "mult_gen_2/B"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "c_addsub_0/C_IN"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "xlconcat_0/In0",
          "xlconcat_1/In0"
        ]
      },
      "z_imag_1": {
        "ports": [
          "z_imag",
          "mult_gen_3/B",
          "mult_gen_0/B",
          "mult_gen_0/A"
        ]
      }
    }
  }
}