{"Source Block": ["hdl/projects/daq1/cpld/daq1_cpld.v@175:185@HdlStmAssign", "  assign sdio = cpld_to_fpga ? 1'bZ : fmc_spi_sdio;\n  assign fmc_spi_sdio = cpld_to_fpga ? cpld_rdata_s : 1'bZ ;\n  assign cpld_rdata_s = cpld_spicsn ? sdio : cpld_rdata_bit;\n  assign rdnwr = fmc_cpld_addr[7];\n\n  assign    sclk = (~(fmc_spi_csn | fmc_spi_csn_enb)) ? fmc_spi_sclk : 1'b0;\n\n  always @(negedge fmc_spi_sclk or posedge fmc_spi_csn) begin\n    if (fmc_spi_csn == 1'b1) begin\n      fmc_spi_counter <= 6'h0;\n      cpld_to_fpga <= 1'b0;\n"], "Clone Blocks": [["hdl/projects/daq1/cpld/daq1_cpld.v@170:180", "  assign clk_spicsn = (fmc_spi_dev_sel == FMC_SPI_SEL_AD9523) ? (fmc_spi_csn | fmc_spi_csn_enb) : 1'b1;\n  assign cpld_spicsn = (fmc_spi_dev_sel == FMC_SPI_SEL_CPLD) ? (fmc_spi_csn | fmc_spi_csn_enb) : 1'b1;\n\n  // SPI control and data\n\n  assign sdio = cpld_to_fpga ? 1'bZ : fmc_spi_sdio;\n  assign fmc_spi_sdio = cpld_to_fpga ? cpld_rdata_s : 1'bZ ;\n  assign cpld_rdata_s = cpld_spicsn ? sdio : cpld_rdata_bit;\n  assign rdnwr = fmc_cpld_addr[7];\n\n  assign    sclk = (~(fmc_spi_csn | fmc_spi_csn_enb)) ? fmc_spi_sclk : 1'b0;\n"], ["hdl/projects/daq1/cpld/daq1_cpld.v@172:182", "\n  // SPI control and data\n\n  assign sdio = cpld_to_fpga ? 1'bZ : fmc_spi_sdio;\n  assign fmc_spi_sdio = cpld_to_fpga ? cpld_rdata_s : 1'bZ ;\n  assign cpld_rdata_s = cpld_spicsn ? sdio : cpld_rdata_bit;\n  assign rdnwr = fmc_cpld_addr[7];\n\n  assign    sclk = (~(fmc_spi_csn | fmc_spi_csn_enb)) ? fmc_spi_sclk : 1'b0;\n\n  always @(negedge fmc_spi_sclk or posedge fmc_spi_csn) begin\n"], ["hdl/projects/daq1/cpld/daq1_cpld.v@171:181", "  assign cpld_spicsn = (fmc_spi_dev_sel == FMC_SPI_SEL_CPLD) ? (fmc_spi_csn | fmc_spi_csn_enb) : 1'b1;\n\n  // SPI control and data\n\n  assign sdio = cpld_to_fpga ? 1'bZ : fmc_spi_sdio;\n  assign fmc_spi_sdio = cpld_to_fpga ? cpld_rdata_s : 1'bZ ;\n  assign cpld_rdata_s = cpld_spicsn ? sdio : cpld_rdata_bit;\n  assign rdnwr = fmc_cpld_addr[7];\n\n  assign    sclk = (~(fmc_spi_csn | fmc_spi_csn_enb)) ? fmc_spi_sclk : 1'b0;\n\n"], ["hdl/projects/daq1/cpld/daq1_cpld.v@173:183", "  // SPI control and data\n\n  assign sdio = cpld_to_fpga ? 1'bZ : fmc_spi_sdio;\n  assign fmc_spi_sdio = cpld_to_fpga ? cpld_rdata_s : 1'bZ ;\n  assign cpld_rdata_s = cpld_spicsn ? sdio : cpld_rdata_bit;\n  assign rdnwr = fmc_cpld_addr[7];\n\n  assign    sclk = (~(fmc_spi_csn | fmc_spi_csn_enb)) ? fmc_spi_sclk : 1'b0;\n\n  always @(negedge fmc_spi_sclk or posedge fmc_spi_csn) begin\n    if (fmc_spi_csn == 1'b1) begin\n"]], "Diff Content": {"Delete": [[180, "  assign    sclk = (~(fmc_spi_csn | fmc_spi_csn_enb)) ? fmc_spi_sclk : 1'b0;\n"]], "Add": [[180, "  assign sclk = (~(fmc_spi_csn | fmc_spi_csn_enb)) ? fmc_spi_sclk : 1'b0;\n"]]}}