17:42:54 ERROR : Can not find SDx install location: 
17:42:54 INFO  : Registering command handlers for SDK TCF services
17:42:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
17:42:54 INFO  : Validating SDSoC License...
17:42:54 INFO  : License for SDSoC is unavailable
17:42:54 INFO  : Validating SDAccel License...
17:42:54 INFO  : License for SDAccel is unavailable
17:42:55 INFO  : XSCT server has started successfully.
17:42:55 INFO  : Successfully done setting XSCT server connection channel  
17:42:55 INFO  : Successfully done setting SDK workspace  
17:42:55 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
17:44:48 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
17:44:49 INFO  : XSCT server has started successfully.
17:44:49 INFO  : Successfully done setting XSCT server connection channel  
17:44:51 INFO  : Successfully done setting SDK workspace  
17:44:52 INFO  : Registering command handlers for SDK TCF services
17:44:52 ERROR : Can not find SDx install location: 
17:44:52 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
17:44:52 INFO  : Validating SDSoC License...
17:44:52 INFO  : License for SDSoC is unavailable
17:44:52 INFO  : Validating SDAccel License...
17:44:52 INFO  : License for SDAccel is unavailable
17:44:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:52:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
17:52:15 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:53:29 INFO  : ps7_init is completed.
17:53:29 INFO  : ps7_post_config is completed.
17:53:30 INFO  : Processor reset is completed for ps7_cortexa9_0
17:55:13 INFO  : Processor reset is completed for ps7_cortexa9_0
18:06:29 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
18:06:29 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
18:06:29 ERROR : Disconnect target failed.
18:22:50 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1089)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:514)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
18:22:50 ERROR : Disconnect target failed.No Target with ID 64 in the System


18:23:05 INFO  : Registering command handlers for SDK TCF services
18:23:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
18:23:05 ERROR : Can not find SDx install location: 
18:23:05 INFO  : Validating SDSoC License...
18:23:05 INFO  : License for SDSoC is unavailable
18:23:05 INFO  : Validating SDAccel License...
18:23:06 INFO  : License for SDAccel is unavailable
18:23:06 INFO  : XSCT server has started successfully.
18:23:06 INFO  : Successfully done setting XSCT server connection channel  
18:23:06 INFO  : Successfully done setting SDK workspace  
18:23:06 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
18:23:06 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:24:04 INFO  : Processor reset is completed for ps7_cortexa9_0
18:24:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
18:25:00 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:25:07 INFO  : ps7_init is completed.
18:25:07 INFO  : ps7_post_config is completed.
18:25:07 INFO  : Processor reset is completed for ps7_cortexa9_0
18:33:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:33:52 INFO  : Processor reset is completed for ps7_cortexa9_0
18:34:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
18:34:17 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:34:23 INFO  : ps7_init is completed.
18:34:23 INFO  : ps7_post_config is completed.
18:34:24 INFO  : Processor reset is completed for ps7_cortexa9_0
18:35:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
18:35:24 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:35:31 INFO  : Processor reset is completed for ps7_cortexa9_0
18:36:01 INFO  : Processor reset is completed for ps7_cortexa9_0
18:37:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:37:51 INFO  : Processor reset is completed for ps7_cortexa9_0
18:38:31 INFO  : Processor reset is completed for ps7_cortexa9_0
18:38:44 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:38:46 INFO  : Processor reset is completed for ps7_cortexa9_0
18:39:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:39:09 INFO  : Processor reset is completed for ps7_cortexa9_0
18:39:18 INFO  : Processor reset is completed for ps7_cortexa9_0
18:39:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
18:39:47 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:39:51 INFO  : ps7_init is completed.
18:39:51 INFO  : ps7_post_config is completed.
18:39:51 INFO  : Processor reset is completed for ps7_cortexa9_0
18:41:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:41:33 INFO  : Processor reset is completed for ps7_cortexa9_0
18:41:44 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1089)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:514)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
18:42:41 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
18:42:41 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
18:42:41 ERROR : Disconnect target failed.
18:42:41 ERROR : Disconnect target failed.No Target with ID 64 in the System


18:42:49 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1089)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:514)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
18:42:49 ERROR : Disconnect target failed.No Target with ID 64 in the System


18:43:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
18:43:15 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:43:18 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1089)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:514)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
18:43:18 ERROR : Disconnect target failed.No Target with ID 64 in the System


18:43:28 ERROR : Disconnect target failed.No Target with ID 64 in the System


18:43:28 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:329)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:308)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:212)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:58)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$4.run(BundleContextImpl.java:830)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$4.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.stop(BundleContextImpl.java:823)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.stopWorker0(EquinoxBundle.java:946)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.stopWorker(EquinoxBundle.java:314)
	at org.eclipse.osgi.container.Module.doStop(Module.java:636)
	at org.eclipse.osgi.container.Module.stop(Module.java:498)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.decStartLevel(ModuleContainer.java:1661)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.doContainerStartLevel(ModuleContainer.java:1580)
	at org.eclipse.osgi.container.SystemModule.stopWorker(SystemModule.java:270)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$SystemBundle$EquinoxSystemModule.stopWorker(EquinoxBundle.java:147)
	at org.eclipse.osgi.container.Module.doStop(Module.java:636)
	at org.eclipse.osgi.container.Module.stop(Module.java:498)
	at org.eclipse.osgi.container.SystemModule.stop(SystemModule.java:202)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$SystemBundle$EquinoxSystemModule$1.run(EquinoxBundle.java:165)
	at java.lang.Thread.run(Thread.java:745)
18:43:28 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:43:41 INFO  : Registering command handlers for SDK TCF services
18:43:41 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
18:43:41 ERROR : Can not find SDx install location: 
18:43:42 INFO  : Validating SDSoC License...
18:43:42 INFO  : License for SDSoC is unavailable
18:43:42 INFO  : Validating SDAccel License...
18:43:42 INFO  : License for SDAccel is unavailable
18:43:42 INFO  : XSCT server has started successfully.
18:43:42 INFO  : Successfully done setting XSCT server connection channel  
18:43:43 INFO  : Successfully done setting SDK workspace  
18:43:43 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
18:43:43 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:44:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
18:44:22 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:45:05 INFO  : Processor reset is completed for ps7_cortexa9_0
18:46:10 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:46:12 INFO  : Processor reset is completed for ps7_cortexa9_0
18:46:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
18:46:48 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:46:54 INFO  : ps7_init is completed.
18:46:54 INFO  : ps7_post_config is completed.
18:46:54 INFO  : Processor reset is completed for ps7_cortexa9_0
19:15:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1524010491391,  Project:1524004650268
19:15:13 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:15:24 INFO  : Copied contents of C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:15:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:15:29 INFO  : 
19:15:31 INFO  : 
19:15:31 INFO  : Updating hardware inferred compiler options for pmod_test.
19:15:32 INFO  : Updating hardware inferred compiler options for test.
19:15:32 INFO  : Clearing existing target manager status.
19:25:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
19:25:51 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:27:49 INFO  : ps7_init is completed.
19:27:50 INFO  : ps7_post_config is completed.
19:27:50 INFO  : Processor reset is completed for ps7_cortexa9_0
19:29:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:29:03 INFO  : Processor reset is completed for ps7_cortexa9_0
19:41:28 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:41:30 INFO  : Processor reset is completed for ps7_cortexa9_0
19:41:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:41:47 INFO  : Processor reset is completed for ps7_cortexa9_0
19:47:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:47:29 INFO  : Processor reset is completed for ps7_cortexa9_0
19:48:36 WARN  : Ignoring the file C:\Users\drp1\CPRE488-Final-Project\project\controller.h, as it is not a valid Hardware Specification file
19:48:36 WARN  : Ignoring the file C:\Users\drp1\CPRE488-Final-Project\project\controller.c, as it is not a valid Hardware Specification file
19:48:39 WARN  : Ignoring the file C:\Users\drp1\CPRE488-Final-Project\project\controller.h, as it is not a valid Hardware Specification file
19:48:39 WARN  : Ignoring the file C:\Users\drp1\CPRE488-Final-Project\project\controller.c, as it is not a valid Hardware Specification file
19:48:48 WARN  : Ignoring the file C:\Users\drp1\CPRE488-Final-Project\project\controller.h, as it is not a valid Hardware Specification file
19:48:48 WARN  : Ignoring the file C:\Users\drp1\CPRE488-Final-Project\project\controller.c, as it is not a valid Hardware Specification file
19:55:24 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:55:26 INFO  : Processor reset is completed for ps7_cortexa9_0
19:57:11 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:57:13 INFO  : Processor reset is completed for ps7_cortexa9_0
20:03:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:03:53 INFO  : Processor reset is completed for ps7_cortexa9_0
20:06:42 INFO  : ps7_init is completed.
20:06:43 INFO  : ps7_post_config is completed.
20:06:43 INFO  : Processor reset is completed for ps7_cortexa9_0
20:07:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
20:07:17 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:07:23 INFO  : ps7_init is completed.
20:07:23 INFO  : ps7_post_config is completed.
20:07:23 INFO  : Processor reset is completed for ps7_cortexa9_0
20:13:34 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:13:36 INFO  : Processor reset is completed for ps7_cortexa9_0
20:14:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:14:57 INFO  : Processor reset is completed for ps7_cortexa9_0
20:20:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1524014433268,  Project:1524010491391
20:20:57 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:20:58 INFO  : Copied contents of C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:21:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:21:04 INFO  : 
20:21:05 INFO  : 
20:21:07 INFO  : 
20:21:08 INFO  : 
20:21:09 INFO  : Updating hardware inferred compiler options for axi_quad_spi_peripheral_tests.
20:21:09 INFO  : Updating hardware inferred compiler options for axi_quad_spi_test.
20:21:10 INFO  : Updating hardware inferred compiler options for pmod_test.
20:21:11 INFO  : Updating hardware inferred compiler options for test.
20:21:11 INFO  : Clearing existing target manager status.
20:21:11 INFO  : Closing and re-opening the MSS file of ther project axi_quad_spi_test_bsp
20:21:11 INFO  : Closing and re-opening the MSS file of ther project axi_quad_spi_test_bsp
20:21:11 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:21:16 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:23:50 INFO  : Example project axi_quad_spi_test_bsp_xspi_polled_example_1 has been created successfully.
20:24:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
20:24:17 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:24:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
20:25:10 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:25:36 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1011)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:534)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
20:25:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
20:26:03 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:26:14 INFO  : ps7_init is completed.
20:26:14 INFO  : ps7_post_config is completed.
20:26:14 INFO  : Processor reset is completed for ps7_cortexa9_0
20:28:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:28:47 INFO  : Processor reset is completed for ps7_cortexa9_0
20:29:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:29:41 INFO  : Processor reset is completed for ps7_cortexa9_0
20:30:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
20:30:23 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:30:33 INFO  : ps7_init is completed.
20:30:34 INFO  : ps7_post_config is completed.
20:30:34 INFO  : Processor reset is completed for ps7_cortexa9_0
20:32:25 INFO  : Example project axi_quad_spi_test_bsp_xspi_intr_example_1 has been created successfully.
20:32:25 INFO  : Example project axi_quad_spi_test_bsp_xspi_selftest_example_1 has been created successfully.
20:32:26 INFO  : Example project axi_quad_spi_test_bsp_xspi_slave_polled_example_1 has been created successfully.
20:33:37 INFO  : Example project axi_quad_spi_test_bsp_xspi_low_level_example_1 has been created successfully.
20:33:37 INFO  : Example project axi_quad_spi_test_bsp_xspi_slave_intr_example_1 has been created successfully.
20:33:38 INFO  : Example project axi_quad_spi_test_bsp_xspi_slave_polled_example_2 has been created successfully.
20:33:38 INFO  : Example project axi_quad_spi_test_bsp_xspi_stm_flash_example_1 has been created successfully.
20:35:06 INFO  : Processor reset is completed for ps7_cortexa9_0
21:24:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1524018276060,  Project:1524014433268
21:24:53 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:25:03 INFO  : Copied contents of C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:25:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:25:08 INFO  : 
21:25:10 INFO  : 
21:25:11 INFO  : 
21:25:12 INFO  : 
21:25:13 INFO  : Updating hardware inferred compiler options for axi_quad_spi_peripheral_tests.
21:25:14 INFO  : Updating hardware inferred compiler options for axi_quad_spi_test.
21:25:15 INFO  : Updating hardware inferred compiler options for axi_quad_spi_test_bsp_xspi_low_level_example_1.
21:25:15 INFO  : Updating hardware inferred compiler options for axi_quad_spi_test_bsp_xspi_polled_example_1.
21:25:16 INFO  : Updating hardware inferred compiler options for axi_quad_spi_test_bsp_xspi_selftest_example_1.
21:25:17 INFO  : Updating hardware inferred compiler options for axi_quad_spi_test_bsp_xspi_stm_flash_example_1.
21:25:18 INFO  : Updating hardware inferred compiler options for pmod_test.
21:25:18 INFO  : Updating hardware inferred compiler options for test.
21:25:18 INFO  : Clearing existing target manager status.
21:25:18 INFO  : Closing and re-opening the MSS file of ther project axi_quad_spi_test_bsp
21:25:19 INFO  : Closing and re-opening the MSS file of ther project axi_quad_spi_test_bsp
21:25:19 INFO  : Closing and re-opening the MSS file of ther project axi_quad_spi_test_bsp
21:25:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:25:24 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:31:25 INFO  : Example project standalone_bsp_0_xspi_polled_example_1 has been created successfully.
21:31:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
21:31:45 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:32:17 INFO  : ps7_init is completed.
21:32:17 INFO  : ps7_post_config is completed.
21:32:17 INFO  : Processor reset is completed for ps7_cortexa9_0
22:08:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
22:08:50 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:09:02 INFO  : ps7_init is completed.
22:09:02 INFO  : ps7_post_config is completed.
22:09:02 INFO  : Processor reset is completed for ps7_cortexa9_0
22:14:18 INFO  : Example project standalone_bsp_0_xspi_intel_flash_example_1 has been created successfully.
22:21:03 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:21:04 INFO  : Processor reset is completed for ps7_cortexa9_0
22:22:03 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:22:05 INFO  : Processor reset is completed for ps7_cortexa9_0
22:23:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:23:43 INFO  : Processor reset is completed for ps7_cortexa9_0
22:23:43 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download ELF file


    Cannot access JTAG-DP: invalid ACK value (0x00, expected=0x02)
    Error Address = 0x00101000, Size = 0x00000004


	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:686)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:637)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
22:23:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
22:24:03 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:24:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
22:24:33 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:24:47 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
22:24:59 INFO  : Registering command handlers for SDK TCF services
22:24:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
22:24:59 ERROR : Can not find SDx install location: 
22:24:59 INFO  : Validating SDSoC License...
22:25:00 INFO  : License for SDSoC is unavailable
22:25:00 INFO  : Validating SDAccel License...
22:25:00 INFO  : License for SDAccel is unavailable
22:25:00 INFO  : XSCT server has started successfully.
22:25:00 INFO  : Successfully done setting XSCT server connection channel  
22:25:00 INFO  : Successfully done setting SDK workspace  
22:25:00 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
22:25:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:25:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
22:25:19 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:25:33 INFO  : ps7_init is completed.
22:25:33 INFO  : ps7_post_config is completed.
22:25:33 INFO  : Processor reset is completed for ps7_cortexa9_0
22:28:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:28:04 INFO  : Processor reset is completed for ps7_cortexa9_0
22:28:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:28:29 INFO  : Processor reset is completed for ps7_cortexa9_0
22:28:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:28:47 INFO  : Processor reset is completed for ps7_cortexa9_0
22:29:19 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:29:21 INFO  : Processor reset is completed for ps7_cortexa9_0
22:29:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:29:51 INFO  : Processor reset is completed for ps7_cortexa9_0
22:30:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:30:53 INFO  : Processor reset is completed for ps7_cortexa9_0
22:34:54 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:34:55 INFO  : Processor reset is completed for ps7_cortexa9_0
22:35:13 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:35:14 INFO  : Processor reset is completed for ps7_cortexa9_0
22:35:26 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:35:27 INFO  : Processor reset is completed for ps7_cortexa9_0
22:37:04 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:37:05 INFO  : Processor reset is completed for ps7_cortexa9_0
22:37:19 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:37:21 INFO  : Processor reset is completed for ps7_cortexa9_0
22:38:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:38:29 INFO  : Processor reset is completed for ps7_cortexa9_0
22:38:41 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:38:43 INFO  : Processor reset is completed for ps7_cortexa9_0
22:39:00 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:39:02 INFO  : Processor reset is completed for ps7_cortexa9_0
22:39:19 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:39:21 INFO  : Processor reset is completed for ps7_cortexa9_0
22:40:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:40:27 INFO  : Processor reset is completed for ps7_cortexa9_0
22:40:42 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:40:44 INFO  : Processor reset is completed for ps7_cortexa9_0
22:41:33 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:41:35 INFO  : Processor reset is completed for ps7_cortexa9_0
22:41:58 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:42:00 INFO  : Processor reset is completed for ps7_cortexa9_0
22:42:22 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:42:24 INFO  : Processor reset is completed for ps7_cortexa9_0
22:43:29 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:53:19 INFO  : Registering command handlers for SDK TCF services
09:53:19 ERROR : Can not find SDx install location: 
09:53:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
09:53:20 INFO  : Validating SDSoC License...
09:53:20 INFO  : License for SDSoC is unavailable
09:53:20 INFO  : Validating SDAccel License...
09:53:20 INFO  : License for SDAccel is unavailable
09:53:20 INFO  : XSCT server has started successfully.
09:53:20 INFO  : Successfully done setting XSCT server connection channel  
09:53:21 INFO  : Successfully done setting SDK workspace  
09:53:21 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
09:53:21 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:56:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:56:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
09:56:12 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:57:12 INFO  : ps7_init is completed.
09:57:12 INFO  : ps7_post_config is completed.
09:57:12 INFO  : Processor reset is completed for ps7_cortexa9_0
09:57:32 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:57:34 INFO  : Processor reset is completed for ps7_cortexa9_0
09:59:32 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:59:34 INFO  : Processor reset is completed for ps7_cortexa9_0
10:03:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:03:42 INFO  : Processor reset is completed for ps7_cortexa9_0
10:05:37 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:05:40 INFO  : Processor reset is completed for ps7_cortexa9_0
10:08:19 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:08:21 INFO  : Processor reset is completed for ps7_cortexa9_0
10:19:19 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:19:20 INFO  : Processor reset is completed for ps7_cortexa9_0
10:19:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:19:31 INFO  : Processor reset is completed for ps7_cortexa9_0
10:22:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:22:41 INFO  : Processor reset is completed for ps7_cortexa9_0
14:01:58 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:45:57 ERROR : Can not find SDx install location: 
09:45:57 INFO  : Registering command handlers for SDK TCF services
09:45:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
09:45:58 INFO  : Validating SDSoC License...
09:45:58 INFO  : License for SDSoC is unavailable
09:45:58 INFO  : Validating SDAccel License...
09:45:58 INFO  : License for SDAccel is unavailable
09:46:00 INFO  : XSCT server has started successfully.
09:46:00 INFO  : Successfully done setting XSCT server connection channel  
09:46:01 INFO  : Successfully done setting SDK workspace  
09:46:01 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
09:46:01 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:46:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
09:46:40 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:48:28 INFO  : ps7_init is completed.
09:48:28 INFO  : ps7_post_config is completed.
09:48:29 INFO  : Processor reset is completed for ps7_cortexa9_0
09:57:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:57:52 INFO  : Processor reset is completed for ps7_cortexa9_0
10:51:16 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:13:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
14:13:37 INFO  : XSCT server has started successfully.
14:13:37 INFO  : Successfully done setting XSCT server connection channel  
14:13:38 INFO  : Successfully done setting SDK workspace  
14:13:40 INFO  : Registering command handlers for SDK TCF services
14:13:40 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
14:13:40 ERROR : Can not find SDx install location: 
14:13:41 INFO  : Validating SDSoC License...
14:13:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:13:41 INFO  : License for SDSoC is unavailable
14:13:41 INFO  : Validating SDAccel License...
14:13:41 INFO  : License for SDAccel is unavailable
14:28:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
14:28:32 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:29:24 INFO  : ps7_init is completed.
14:29:24 INFO  : ps7_post_config is completed.
14:29:24 INFO  : Processor reset is completed for ps7_cortexa9_0
14:30:10 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:30:12 INFO  : Processor reset is completed for ps7_cortexa9_0
15:46:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
15:46:51 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:49:30 INFO  : ps7_init is completed.
15:49:30 INFO  : ps7_post_config is completed.
15:49:30 INFO  : Processor reset is completed for ps7_cortexa9_0
15:51:28 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:51:29 INFO  : Processor reset is completed for ps7_cortexa9_0
15:53:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:53:10 INFO  : Processor reset is completed for ps7_cortexa9_0
15:55:01 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:55:04 INFO  : Processor reset is completed for ps7_cortexa9_0
15:56:01 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:56:02 INFO  : Processor reset is completed for ps7_cortexa9_0
16:03:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:04:00 INFO  : Processor reset is completed for ps7_cortexa9_0
16:04:29 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:04:30 INFO  : Processor reset is completed for ps7_cortexa9_0
16:07:20 INFO  : Processor reset is completed for ps7_cortexa9_0
16:07:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
16:07:52 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:09:01 INFO  : Processor reset is completed for ps7_cortexa9_0
16:11:35 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:11:36 INFO  : Processor reset is completed for ps7_cortexa9_0
16:31:10 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:31:12 INFO  : Processor reset is completed for ps7_cortexa9_0
16:32:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:32:27 INFO  : Processor reset is completed for ps7_cortexa9_0
16:41:43 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:41:45 INFO  : Processor reset is completed for ps7_cortexa9_0
16:45:32 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:04:33 INFO  : Registering command handlers for SDK TCF services
09:04:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
09:04:33 ERROR : Can not find SDx install location: 
09:04:33 INFO  : Validating SDSoC License...
09:04:33 INFO  : License for SDSoC is unavailable
09:04:33 INFO  : Validating SDAccel License...
09:04:33 INFO  : License for SDAccel is unavailable
09:04:35 INFO  : XSCT server has started successfully.
09:04:35 INFO  : Successfully done setting XSCT server connection channel  
09:04:35 INFO  : Successfully done setting SDK workspace  
09:04:35 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
09:04:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:12:54 INFO  : Example project standalone_bsp_0_xspi_intel_flash_example_1 has been created successfully.
09:12:54 INFO  : Example project standalone_bsp_0_xspi_intr_example_1 has been created successfully.
09:58:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:59:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
09:59:11 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:59:41 INFO  : ps7_init is completed.
09:59:41 INFO  : ps7_post_config is completed.
09:59:41 INFO  : Processor reset is completed for ps7_cortexa9_0
10:33:35 INFO  : Example project standalone_bsp_0_xgpio_intr_tapp_example_1 has been created successfully.
10:54:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1524239630335,  Project:1524018276060
10:54:09 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:54:11 INFO  : Copied contents of C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:54:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:54:17 INFO  : 
10:54:17 INFO  : Updating hardware inferred compiler options for axi_quad_spi_interrupts_test.
10:54:18 INFO  : Updating hardware inferred compiler options for axi_quad_spi_test.
10:54:19 INFO  : Updating hardware inferred compiler options for standalone_bsp_0_xgpio_intr_tapp_example_1.
10:54:19 INFO  : Clearing existing target manager status.
10:54:19 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
10:58:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
10:59:10 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:02:25 INFO  : Example project standalone_bsp_0_xspi_intr_example_1 has been created successfully.
11:06:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1524240392398,  Project:1524239630335
11:06:47 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:06:49 INFO  : Copied contents of C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:06:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:06:55 INFO  : 
11:06:55 INFO  : Updating hardware inferred compiler options for axi_quad_spi_interrupts_test.
11:06:56 INFO  : Updating hardware inferred compiler options for axi_quad_spi_test.
11:06:57 INFO  : Updating hardware inferred compiler options for standalone_bsp_0_xgpio_intr_tapp_example_1.
11:06:58 INFO  : Updating hardware inferred compiler options for standalone_bsp_0_xspi_intr_example_1.
11:06:58 INFO  : Clearing existing target manager status.
11:06:58 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
11:06:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:07:00 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:07:42 INFO  : Refreshed build settings on project axi_quad_spi_interrupts_test
11:07:42 INFO  : Refreshed build settings on project axi_quad_spi_test
11:07:42 INFO  : Refreshed build settings on project standalone_bsp_0_xgpio_intr_tapp_example_1
11:07:42 INFO  : Refreshed build settings on project standalone_bsp_0_xspi_intr_example_1
11:08:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
11:08:22 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:10:30 INFO  : Example project standalone_bsp_0_xgpio_intr_tapp_example_1 has been created successfully.
11:16:01 INFO  : Example project standalone_bsp_0_xspi_intr_example_1 has been created successfully.
11:18:13 INFO  : No changes in MSS file content so not generating sources.
11:55:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1524243289317,  Project:1524240392398
11:55:04 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:55:07 INFO  : Copied contents of C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:55:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:55:12 INFO  : 
11:55:13 INFO  : Updating hardware inferred compiler options for axi_quad_spi_test.
11:55:13 INFO  : Clearing existing target manager status.
11:55:13 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
11:55:14 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
11:55:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:55:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:07:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
12:07:52 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:09:34 INFO  : ps7_init is completed.
12:09:34 INFO  : ps7_post_config is completed.
12:09:34 INFO  : Processor reset is completed for ps7_cortexa9_0
12:10:39 INFO  : Processor reset is completed for ps7_cortexa9_0
12:18:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:18:34 INFO  : Processor reset is completed for ps7_cortexa9_0
12:19:58 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:20:00 INFO  : Processor reset is completed for ps7_cortexa9_0
12:20:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:21:01 INFO  : Processor reset is completed for ps7_cortexa9_0
12:21:09 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:21:10 INFO  : Processor reset is completed for ps7_cortexa9_0
12:21:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
12:21:58 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:22:18 INFO  : ps7_init is completed.
12:22:19 INFO  : ps7_post_config is completed.
12:22:19 INFO  : Processor reset is completed for ps7_cortexa9_0
12:23:24 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:23:26 INFO  : Processor reset is completed for ps7_cortexa9_0
12:25:32 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:25:36 INFO  : Processor reset is completed for ps7_cortexa9_0
12:26:01 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:26:03 INFO  : Processor reset is completed for ps7_cortexa9_0
12:26:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:26:16 INFO  : Processor reset is completed for ps7_cortexa9_0
12:32:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:32:41 INFO  : Processor reset is completed for ps7_cortexa9_0
12:33:19 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:33:20 INFO  : Processor reset is completed for ps7_cortexa9_0
12:33:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:33:38 INFO  : Processor reset is completed for ps7_cortexa9_0
12:35:13 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:35:15 INFO  : Processor reset is completed for ps7_cortexa9_0
12:36:24 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:36:26 INFO  : Processor reset is completed for ps7_cortexa9_0
12:36:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:36:41 INFO  : Processor reset is completed for ps7_cortexa9_0
12:59:40 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:35:10 INFO  : Registering command handlers for SDK TCF services
12:35:10 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
12:35:13 INFO  : XSCT server has started successfully.
12:35:13 INFO  : Successfully done setting XSCT server connection channel  
12:35:14 INFO  : Successfully done setting SDK workspace  
12:35:14 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
12:35:14 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:35:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1524331784595,  Project:1524243289317
12:35:16 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
12:35:16 INFO  : Copied contents of C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
12:35:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:35:41 INFO  : 
12:35:42 INFO  : Updating hardware inferred compiler options for axi_quad_spi_test.
12:35:42 INFO  : Clearing existing target manager status.
12:35:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd581101" && level==0} -index 1' command is executed.
12:36:11 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:36:20 INFO  : ps7_init is completed.
12:36:21 INFO  : ps7_post_config is completed.
12:36:21 INFO  : Processor reset is completed for ps7_cortexa9_0
12:36:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:36:51 INFO  : Processor reset is completed for ps7_cortexa9_0
12:47:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1524332810601,  Project:1524331784595
12:47:03 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:47:06 INFO  : Copied contents of C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
12:47:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:47:11 INFO  : 
12:47:12 INFO  : Updating hardware inferred compiler options for axi_quad_spi_test.
12:47:12 INFO  : Clearing existing target manager status.
12:47:12 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:47:13 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:48:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd581101" && level==0} -index 1' command is executed.
12:48:39 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:48:50 INFO  : Processor reset is completed for ps7_cortexa9_0
12:50:22 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:50:23 INFO  : Processor reset is completed for ps7_cortexa9_0
13:13:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1524333872119,  Project:1524332810601
13:13:52 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:14:41 INFO  : Copied contents of C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:14:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:14:47 INFO  : 
13:14:48 INFO  : Updating hardware inferred compiler options for axi_quad_spi_test.
13:14:48 INFO  : Clearing existing target manager status.
13:14:48 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
13:14:48 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
13:14:48 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:14:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:19:50 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:20:03 INFO  : Registering command handlers for SDK TCF services
13:20:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
13:20:04 INFO  : XSCT server has started successfully.
13:20:04 INFO  : Successfully done setting XSCT server connection channel  
13:20:04 INFO  : Successfully done setting SDK workspace  
13:20:04 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
13:20:04 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:05:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd581101" && level==0} -index 1' command is executed.
14:05:30 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:05:37 INFO  : ps7_init is completed.
14:05:37 INFO  : ps7_post_config is completed.
14:05:37 INFO  : Processor reset is completed for ps7_cortexa9_0
14:06:09 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:06:12 INFO  : Processor reset is completed for ps7_cortexa9_0
14:06:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd581101" && level==0} -index 1' command is executed.
14:06:49 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:07:00 INFO  : ps7_init is completed.
14:07:00 INFO  : ps7_post_config is completed.
14:07:00 INFO  : Processor reset is completed for ps7_cortexa9_0
14:12:49 INFO  : Processor reset is completed for ps7_cortexa9_0
14:14:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1524337905904,  Project:1524333872119
14:14:05 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:14:11 INFO  : Copied contents of C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:14:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:14:17 INFO  : 
14:14:18 INFO  : Updating hardware inferred compiler options for axi_quad_spi_test.
14:14:18 INFO  : Clearing existing target manager status.
14:14:18 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
14:14:18 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:14:19 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:14:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd581101" && level==0} -index 1' command is executed.
14:14:59 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:15:08 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1011)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:534)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
14:15:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd581101" && level==0} -index 1' command is executed.
14:15:27 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:15:31 INFO  : ps7_init is completed.
14:15:31 INFO  : ps7_post_config is completed.
14:15:31 INFO  : Processor reset is completed for ps7_cortexa9_0
14:16:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:16:51 INFO  : Processor reset is completed for ps7_cortexa9_0
14:19:00 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:19:02 INFO  : Processor reset is completed for ps7_cortexa9_0
14:20:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:20:56 INFO  : Processor reset is completed for ps7_cortexa9_0
15:04:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:04:33 INFO  : Processor reset is completed for ps7_cortexa9_0
15:09:16 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:09:18 INFO  : Processor reset is completed for ps7_cortexa9_0
15:45:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:46:01 INFO  : Processor reset is completed for ps7_cortexa9_0
15:53:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:53:58 INFO  : Processor reset is completed for ps7_cortexa9_0
16:31:41 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:31:43 INFO  : Processor reset is completed for ps7_cortexa9_0
16:35:41 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:15:28 INFO  : Registering command handlers for SDK TCF services
09:15:28 ERROR : Can not find SDx install location: 
09:15:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
09:15:29 INFO  : Validating SDSoC License...
09:15:29 INFO  : License for SDSoC is unavailable
09:15:29 INFO  : Validating SDAccel License...
09:15:29 INFO  : License for SDAccel is unavailable
09:15:29 INFO  : XSCT server has started successfully.
09:15:30 INFO  : Successfully done setting XSCT server connection channel  
09:15:30 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
09:15:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:15:30 INFO  : Successfully done setting SDK workspace  
09:15:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1524492862305,  Project:1524337905904
09:15:32 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
09:15:32 INFO  : Copied contents of C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:15:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:15:37 INFO  : 
09:15:38 INFO  : Updating hardware inferred compiler options for axi_quad_spi_test.
09:15:38 INFO  : Clearing existing target manager status.
09:17:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:17:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:17:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
09:17:33 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:18:04 INFO  : ps7_init is completed.
09:18:04 INFO  : ps7_post_config is completed.
09:18:05 INFO  : Processor reset is completed for ps7_cortexa9_0
09:18:22 INFO  : Processor reset is completed for ps7_cortexa9_0
09:19:03 INFO  : Processor reset is completed for ps7_cortexa9_0
09:47:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1524494740888,  Project:1524492862305
09:47:21 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:47:22 INFO  : Copied contents of C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:47:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:47:28 INFO  : 
09:47:29 INFO  : Updating hardware inferred compiler options for axi_quad_spi_test.
09:47:29 INFO  : Clearing existing target manager status.
09:47:29 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
09:47:29 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
09:47:29 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
09:47:29 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
09:47:29 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:47:31 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:49:11 INFO  : Processor reset is completed for ps7_cortexa9_0
09:49:11 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Unknown Error Occured
    Target '64' Does NOT exist in the Current System


	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:686)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:637)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
09:49:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
09:49:26 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:49:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
09:49:48 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:50:16 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:50:33 INFO  : Registering command handlers for SDK TCF services
09:50:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
09:50:33 ERROR : Can not find SDx install location: 
09:50:33 INFO  : Validating SDSoC License...
09:50:33 INFO  : License for SDSoC is unavailable
09:50:33 INFO  : Validating SDAccel License...
09:50:33 INFO  : License for SDAccel is unavailable
09:50:34 INFO  : XSCT server has started successfully.
09:50:34 INFO  : Successfully done setting XSCT server connection channel  
09:50:34 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
09:50:34 INFO  : Successfully done setting SDK workspace  
09:50:34 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:50:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
09:51:07 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:51:22 INFO  : ps7_init is completed.
09:51:22 INFO  : ps7_post_config is completed.
09:51:22 INFO  : Processor reset is completed for ps7_cortexa9_0
09:58:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1524495500337,  Project:1524494740888
09:58:51 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:59:06 INFO  : Copied contents of C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:59:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:59:12 INFO  : 
09:59:13 INFO  : Updating hardware inferred compiler options for axi_quad_spi_test.
09:59:13 INFO  : Clearing existing target manager status.
09:59:13 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:59:14 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:00:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
10:00:38 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:01:15 INFO  : ps7_init is completed.
10:01:15 INFO  : ps7_post_config is completed.
10:01:16 INFO  : Processor reset is completed for ps7_cortexa9_0
10:07:41 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:07:42 INFO  : Processor reset is completed for ps7_cortexa9_0
10:08:19 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:08:21 INFO  : Processor reset is completed for ps7_cortexa9_0
10:08:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:08:33 INFO  : Processor reset is completed for ps7_cortexa9_0
10:08:51 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:08:53 INFO  : Processor reset is completed for ps7_cortexa9_0
10:09:54 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:09:55 INFO  : Processor reset is completed for ps7_cortexa9_0
10:10:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:10:04 INFO  : Processor reset is completed for ps7_cortexa9_0
10:11:26 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:11:28 INFO  : Processor reset is completed for ps7_cortexa9_0
10:18:24 INFO  : Processor reset is completed for ps7_cortexa9_0
10:22:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
10:22:39 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:22:47 INFO  : ps7_init is completed.
10:22:47 INFO  : ps7_post_config is completed.
10:22:47 INFO  : Processor reset is completed for ps7_cortexa9_0
10:24:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:24:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
10:24:30 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:24:34 INFO  : ps7_init is completed.
10:24:34 INFO  : ps7_post_config is completed.
10:24:35 INFO  : Processor reset is completed for ps7_cortexa9_0
10:25:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
10:26:08 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:26:12 INFO  : ps7_init is completed.
10:26:12 INFO  : ps7_post_config is completed.
10:26:12 INFO  : Processor reset is completed for ps7_cortexa9_0
10:29:46 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:29:50 INFO  : Processor reset is completed for ps7_cortexa9_0
10:38:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:38:19 INFO  : Processor reset is completed for ps7_cortexa9_0
12:05:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
12:05:44 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:06:49 INFO  : ps7_init is completed.
12:06:49 INFO  : ps7_post_config is completed.
12:06:49 INFO  : Processor reset is completed for ps7_cortexa9_0
12:07:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:07:04 INFO  : Processor reset is completed for ps7_cortexa9_0
12:09:35 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:09:36 INFO  : Processor reset is completed for ps7_cortexa9_0
12:11:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:11:38 INFO  : Processor reset is completed for ps7_cortexa9_0
12:12:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:12:32 INFO  : Processor reset is completed for ps7_cortexa9_0
12:41:16 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:41:18 INFO  : Processor reset is completed for ps7_cortexa9_0
12:46:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:46:41 INFO  : Processor reset is completed for ps7_cortexa9_0
12:47:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:47:50 INFO  : Processor reset is completed for ps7_cortexa9_0
12:50:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccd9f801" && level==0} -index 1' command is executed.
12:50:26 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:50:34 INFO  : ps7_init is completed.
12:50:34 INFO  : ps7_post_config is completed.
12:50:35 INFO  : Processor reset is completed for ps7_cortexa9_0
12:56:25 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:09:36 INFO  : Registering command handlers for SDK TCF services
15:09:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
15:09:37 ERROR : Can not find SDx install location: 
15:09:37 INFO  : Validating SDSoC License...
15:09:37 INFO  : License for SDSoC is unavailable
15:09:37 INFO  : Validating SDAccel License...
15:09:37 INFO  : License for SDAccel is unavailable
15:09:39 INFO  : XSCT server has started successfully.
15:09:39 INFO  : Successfully done setting XSCT server connection channel  
15:09:39 INFO  : Successfully done setting SDK workspace  
15:09:39 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
15:09:39 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:09:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1524514030735,  Project:1524495500337
15:09:41 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
15:09:41 INFO  : Copied contents of C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:09:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:09:47 INFO  : 
15:09:48 INFO  : Updating hardware inferred compiler options for axi_quad_spi_test.
15:09:48 INFO  : Clearing existing target manager status.
15:11:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd591201" && level==0} -index 1' command is executed.
15:11:52 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:14:29 INFO  : ps7_init is completed.
15:14:29 INFO  : ps7_post_config is completed.
15:14:29 INFO  : Processor reset is completed for ps7_cortexa9_0
15:22:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:22:12 INFO  : Processor reset is completed for ps7_cortexa9_0
15:25:19 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:25:20 INFO  : Processor reset is completed for ps7_cortexa9_0
15:30:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:30:26 INFO  : Processor reset is completed for ps7_cortexa9_0
15:30:44 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:30:46 INFO  : Processor reset is completed for ps7_cortexa9_0
15:33:06 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:33:10 INFO  : Processor reset is completed for ps7_cortexa9_0
15:34:42 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:34:43 INFO  : Processor reset is completed for ps7_cortexa9_0
15:41:51 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:41:53 INFO  : Processor reset is completed for ps7_cortexa9_0
15:48:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:48:32 INFO  : Processor reset is completed for ps7_cortexa9_0
15:54:22 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:54:25 INFO  : Processor reset is completed for ps7_cortexa9_0
15:59:00 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:59:01 INFO  : Processor reset is completed for ps7_cortexa9_0
15:59:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:59:26 INFO  : Processor reset is completed for ps7_cortexa9_0
16:04:58 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:05:00 INFO  : Processor reset is completed for ps7_cortexa9_0
16:08:26 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:08:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:08:41 INFO  : Processor reset is completed for ps7_cortexa9_0
16:16:37 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:16:39 INFO  : Processor reset is completed for ps7_cortexa9_0
16:18:00 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:18:02 INFO  : Processor reset is completed for ps7_cortexa9_0
16:18:19 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:18:21 INFO  : Processor reset is completed for ps7_cortexa9_0
16:20:33 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:20:35 INFO  : Processor reset is completed for ps7_cortexa9_0
16:26:04 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:26:16 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:26:20 INFO  : Processor reset is completed for ps7_cortexa9_0
16:26:35 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:26:37 INFO  : Processor reset is completed for ps7_cortexa9_0
16:27:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:27:39 INFO  : Processor reset is completed for ps7_cortexa9_0
16:28:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:28:51 INFO  : Processor reset is completed for ps7_cortexa9_0
16:31:11 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:31:15 INFO  : Processor reset is completed for ps7_cortexa9_0
16:32:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:32:33 INFO  : Processor reset is completed for ps7_cortexa9_0
16:33:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:33:29 INFO  : Processor reset is completed for ps7_cortexa9_0
16:34:29 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:34:31 INFO  : Processor reset is completed for ps7_cortexa9_0
16:44:34 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:45:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:45:50 INFO  : Processor reset is completed for ps7_cortexa9_0
16:47:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:47:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:47:50 INFO  : Processor reset is completed for ps7_cortexa9_0
16:49:05 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:49:07 INFO  : Processor reset is completed for ps7_cortexa9_0
17:24:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1524522238995,  Project:1524514030735
17:24:25 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:24:49 INFO  : Copied contents of C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:24:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:24:55 INFO  : 
17:24:56 INFO  : Updating hardware inferred compiler options for axi_quad_spi_test.
17:24:56 INFO  : Clearing existing target manager status.
17:24:56 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:24:57 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:26:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd591201" && level==0} -index 1' command is executed.
17:26:32 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:27:19 ERROR : Failed to closesw "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/standalone_bsp_0/system.mss"
Reason: Cannot close sw design 'C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/standalone_bsp_0/system.mss'.
Design is not opened in the current session.


17:27:19 ERROR : Error refreshing build settings on referencing application projects.
17:27:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd591201" && level==0} -index 1' command is executed.
17:27:37 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:29:46 INFO  : Processor reset is completed for ps7_cortexa9_0
17:30:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd591201" && level==0} -index 1' command is executed.
17:30:24 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:30:28 INFO  : ps7_init is completed.
17:30:28 INFO  : ps7_post_config is completed.
17:30:28 INFO  : Processor reset is completed for ps7_cortexa9_0
17:36:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1524522974277,  Project:1524522238995
17:36:25 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:36:50 INFO  : Copied contents of C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:36:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:36:55 INFO  : 
17:36:56 INFO  : Updating hardware inferred compiler options for axi_quad_spi_test.
17:36:56 INFO  : Clearing existing target manager status.
17:36:56 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:36:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:37:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd591201" && level==0} -index 1' command is executed.
17:37:53 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:37:59 INFO  : Processor reset is completed for ps7_cortexa9_0
17:37:59 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Unknown Error Occured
    Target '64' Does NOT exist in the Current System


	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:686)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:637)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
17:38:13 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:38:23 INFO  : Registering command handlers for SDK TCF services
17:38:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
17:38:23 ERROR : Can not find SDx install location: 
17:38:24 INFO  : Validating SDSoC License...
17:38:24 INFO  : License for SDSoC is unavailable
17:38:24 INFO  : Validating SDAccel License...
17:38:24 INFO  : License for SDAccel is unavailable
17:38:24 INFO  : XSCT server has started successfully.
17:38:24 INFO  : Successfully done setting XSCT server connection channel  
17:38:25 INFO  : Successfully done setting SDK workspace  
17:38:25 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
17:38:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:38:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd591201" && level==0} -index 1' command is executed.
17:38:45 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:38:52 INFO  : ps7_init is completed.
17:38:52 INFO  : ps7_post_config is completed.
17:38:52 INFO  : Processor reset is completed for ps7_cortexa9_0
17:48:54 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:48:56 INFO  : Processor reset is completed for ps7_cortexa9_0
17:49:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd591201" && level==0} -index 1' command is executed.
17:49:36 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:50:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd591201" && level==0} -index 1' command is executed.
17:50:16 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:50:33 INFO  : ps7_init is completed.
17:50:33 INFO  : ps7_post_config is completed.
17:50:33 INFO  : Processor reset is completed for ps7_cortexa9_0
17:51:05 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:51:07 INFO  : Processor reset is completed for ps7_cortexa9_0
17:51:33 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:51:35 INFO  : Processor reset is completed for ps7_cortexa9_0
18:08:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1524524901311,  Project:1524522974277
18:08:50 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:09:01 INFO  : Copied contents of C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:09:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:09:06 INFO  : 
18:09:07 INFO  : Updating hardware inferred compiler options for axi_quad_spi_test.
18:09:07 INFO  : Clearing existing target manager status.
18:09:07 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:09:08 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:09:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd591201" && level==0} -index 1' command is executed.
18:10:04 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:11:11 INFO  : Processor reset is completed for ps7_cortexa9_0
18:11:11 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Unknown Error Occured
    Target '64' Does NOT exist in the Current System


	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:686)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:637)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
18:11:55 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:12:05 INFO  : Registering command handlers for SDK TCF services
18:12:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
18:12:05 ERROR : Can not find SDx install location: 
18:12:05 INFO  : Validating SDSoC License...
18:12:05 INFO  : License for SDSoC is unavailable
18:12:05 INFO  : Validating SDAccel License...
18:12:05 INFO  : License for SDAccel is unavailable
18:12:06 INFO  : XSCT server has started successfully.
18:12:06 INFO  : Successfully done setting XSCT server connection channel  
18:12:06 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
18:12:06 INFO  : Successfully done setting SDK workspace  
18:12:06 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:12:30 INFO  : Registering command handlers for SDK TCF services
18:12:30 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
18:12:30 ERROR : Can not find SDx install location: 
18:12:30 INFO  : Validating SDSoC License...
18:12:31 INFO  : License for SDSoC is unavailable
18:12:31 INFO  : Validating SDAccel License...
18:12:31 INFO  : License for SDAccel is unavailable
18:12:31 INFO  : XSCT server has started successfully.
18:12:31 INFO  : Successfully done setting XSCT server connection channel  
18:12:31 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
18:12:31 INFO  : Successfully done setting SDK workspace  
18:12:31 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:12:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd591201" && level==0} -index 1' command is executed.
18:12:54 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:13:01 INFO  : ps7_init is completed.
18:13:01 INFO  : ps7_post_config is completed.
18:13:02 INFO  : Processor reset is completed for ps7_cortexa9_0
18:13:20 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:13:22 INFO  : Processor reset is completed for ps7_cortexa9_0
18:21:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd591201" && level==0} -index 1' command is executed.
18:22:07 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:22:12 INFO  : ps7_init is completed.
18:22:12 INFO  : ps7_post_config is completed.
18:22:12 INFO  : Processor reset is completed for ps7_cortexa9_0
18:22:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:22:56 INFO  : Processor reset is completed for ps7_cortexa9_0
18:27:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:27:19 INFO  : Processor reset is completed for ps7_cortexa9_0
18:29:10 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:29:12 INFO  : Processor reset is completed for ps7_cortexa9_0
18:29:56 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:29:58 INFO  : Processor reset is completed for ps7_cortexa9_0
18:30:16 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:30:18 INFO  : Processor reset is completed for ps7_cortexa9_0
18:44:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:44:32 INFO  : Processor reset is completed for ps7_cortexa9_0
18:45:33 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:45:35 INFO  : Processor reset is completed for ps7_cortexa9_0
18:45:44 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:45:46 INFO  : Processor reset is completed for ps7_cortexa9_0
18:50:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:50:41 INFO  : Processor reset is completed for ps7_cortexa9_0
19:08:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:08:03 INFO  : Processor reset is completed for ps7_cortexa9_0
19:08:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:08:51 INFO  : Processor reset is completed for ps7_cortexa9_0
19:18:42 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:02:30 INFO  : Registering command handlers for SDK TCF services
09:02:30 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
09:02:30 ERROR : Can not find SDx install location: 
09:02:31 INFO  : Validating SDSoC License...
09:02:31 INFO  : License for SDSoC is unavailable
09:02:31 INFO  : Validating SDAccel License...
09:02:31 INFO  : License for SDAccel is unavailable
09:02:32 INFO  : XSCT server has started successfully.
09:02:32 INFO  : Successfully done setting XSCT server connection channel  
09:02:33 INFO  : Successfully done setting SDK workspace  
09:02:33 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
09:02:33 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:02:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1524837667950,  Project:1524524901311
09:02:35 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
09:02:35 INFO  : Copied contents of C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:02:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:02:41 INFO  : 
09:02:42 INFO  : Updating hardware inferred compiler options for axi_quad_spi_test.
09:02:42 INFO  : Clearing existing target manager status.
09:02:43 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:02:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:17:56 INFO  : Example project standalone_bsp_0_xttcps_low_level_example_1 has been created successfully.
09:21:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:21:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd2f6f01" && level==0} -index 1' command is executed.
09:21:28 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:21:34 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1089)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:514)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
09:21:54 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1089)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:514)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
09:22:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:22:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd2f6f01" && level==0} -index 1' command is executed.
09:22:18 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:22:36 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1089)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:514)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
09:23:51 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1089)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:514)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
09:24:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:24:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd2f6f01" && level==0} -index 1' command is executed.
09:24:29 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:24:33 INFO  : ps7_init is completed.
09:24:33 INFO  : ps7_post_config is completed.
09:24:33 INFO  : Processor reset is completed for ps7_cortexa9_0
09:25:50 INFO  : Processor reset is completed for ps7_cortexa9_0
09:26:21 INFO  : Processor reset is completed for ps7_cortexa9_0
09:26:53 INFO  : Processor reset is completed for ps7_cortexa9_0
09:30:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:30:03 INFO  : Processor reset is completed for ps7_cortexa9_0
09:31:44 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:31:46 INFO  : Processor reset is completed for ps7_cortexa9_0
09:41:32 INFO  : Example project standalone_bsp_0_xuartps_hello_world_example_1 has been created successfully.
09:47:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:47:16 INFO  : Processor reset is completed for ps7_cortexa9_0
09:47:56 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:47:58 INFO  : Processor reset is completed for ps7_cortexa9_0
09:48:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:48:39 INFO  : Processor reset is completed for ps7_cortexa9_0
09:49:09 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:49:11 INFO  : Processor reset is completed for ps7_cortexa9_0
09:52:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:52:39 INFO  : Processor reset is completed for ps7_cortexa9_0
09:52:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:53:00 INFO  : Processor reset is completed for ps7_cortexa9_0
09:54:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd2f6f01" && level==0} -index 1' command is executed.
09:54:52 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:54:59 INFO  : ps7_init is completed.
09:54:59 INFO  : ps7_post_config is completed.
09:54:59 INFO  : Processor reset is completed for ps7_cortexa9_0
09:56:42 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:56:46 INFO  : Processor reset is completed for ps7_cortexa9_0
09:57:05 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:57:06 INFO  : Processor reset is completed for ps7_cortexa9_0
09:57:46 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:57:48 INFO  : Processor reset is completed for ps7_cortexa9_0
09:59:37 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:59:38 INFO  : Processor reset is completed for ps7_cortexa9_0
10:00:42 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:00:43 INFO  : Processor reset is completed for ps7_cortexa9_0
10:11:51 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:11:52 INFO  : Processor reset is completed for ps7_cortexa9_0
10:13:41 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:13:42 INFO  : Processor reset is completed for ps7_cortexa9_0
10:13:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:13:54 INFO  : Processor reset is completed for ps7_cortexa9_0
10:19:29 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:19:32 INFO  : Processor reset is completed for ps7_cortexa9_0
10:24:01 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:24:03 INFO  : Processor reset is completed for ps7_cortexa9_0
10:24:28 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:24:30 INFO  : Processor reset is completed for ps7_cortexa9_0
10:24:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:24:51 INFO  : Processor reset is completed for ps7_cortexa9_0
10:26:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:26:38 INFO  : Processor reset is completed for ps7_cortexa9_0
10:27:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:27:09 INFO  : Processor reset is completed for ps7_cortexa9_0
10:27:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:27:19 INFO  : Processor reset is completed for ps7_cortexa9_0
10:57:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd2f6f01" && level==0} -index 1' command is executed.
10:57:48 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:57:54 INFO  : ps7_init is completed.
10:57:54 INFO  : ps7_post_config is completed.
10:57:54 INFO  : Processor reset is completed for ps7_cortexa9_0
10:58:53 INFO  : Processor reset is completed for ps7_cortexa9_0
11:02:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd2f6f01" && level==0} -index 1' command is executed.
11:02:37 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:02:44 INFO  : ps7_init is completed.
11:02:44 INFO  : ps7_post_config is completed.
11:02:44 INFO  : Processor reset is completed for ps7_cortexa9_0
11:17:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:17:41 INFO  : Processor reset is completed for ps7_cortexa9_0
11:50:34 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:01:09 INFO  : Registering command handlers for SDK TCF services
10:01:09 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
10:01:09 ERROR : Can not find SDx install location: 
10:01:10 INFO  : Validating SDSoC License...
10:01:10 INFO  : License for SDSoC is unavailable
10:01:10 INFO  : Validating SDAccel License...
10:01:10 INFO  : License for SDAccel is unavailable
10:01:10 INFO  : XSCT server has started successfully.
10:01:11 INFO  : Successfully done setting XSCT server connection channel  
10:01:11 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
10:01:11 INFO  : Successfully done setting SDK workspace  
10:01:11 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:01:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd2f6f01" && level==0} -index 1' command is executed.
11:01:21 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:01:29 WARN  : Unable to obtain port 2350 for use by XMD, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
11:01:32 INFO  : ps7_init is completed.
11:01:33 INFO  : ps7_post_config is completed.
11:01:33 INFO  : Processor reset is completed for ps7_cortexa9_0
11:32:50 INFO  : Processor reset is completed for ps7_cortexa9_0
11:54:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd2f6f01" && level==0} -index 1' command is executed.
11:54:18 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:54:47 INFO  : ps7_init is completed.
11:54:47 INFO  : ps7_post_config is completed.
11:54:47 INFO  : Processor reset is completed for ps7_cortexa9_0
13:45:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd2f6f01" && level==0} -index 1' command is executed.
13:48:29 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:48:33 INFO  : ps7_init is completed.
13:48:33 INFO  : ps7_post_config is completed.
13:48:34 INFO  : Processor reset is completed for ps7_cortexa9_0
13:51:39 INFO  : Processor reset is completed for ps7_cortexa9_0
15:38:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:39:00 INFO  : Processor reset is completed for ps7_cortexa9_0
17:49:38 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:25:29 INFO  : Registering command handlers for SDK TCF services
13:25:30 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
13:25:32 INFO  : XSCT server has started successfully.
13:25:32 INFO  : Successfully done setting XSCT server connection channel  
13:25:33 INFO  : Successfully done setting SDK workspace  
13:25:33 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
13:25:33 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:25:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525026162207,  Project:1524837667950
13:25:35 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
13:25:35 INFO  : Copied contents of C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:26:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:26:05 INFO  : 
13:26:06 INFO  : Updating hardware inferred compiler options for axi_quad_spi_test.
13:26:07 INFO  : Updating hardware inferred compiler options for standalone_bsp_0_xuartps_hello_world_example_1.
13:26:07 INFO  : Clearing existing target manager status.
14:40:03 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at sun.nio.cs.StreamDecoder.readBytes(StreamDecoder.java:284)
	at sun.nio.cs.StreamDecoder.implRead(StreamDecoder.java:326)
	at sun.nio.cs.StreamDecoder.read(StreamDecoder.java:178)
	at java.io.InputStreamReader.read(InputStreamReader.java:184)
	at java.io.BufferedReader.fill(BufferedReader.java:161)
	at java.io.BufferedReader.read(BufferedReader.java:182)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Thread.java:745)
14:40:03 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
14:45:30 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
14:45:31 INFO  : XSCT server has started successfully.
14:45:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd581101" && level==0} -index 1' command is executed.
14:45:52 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:46:03 ERROR : Unexpected error while issuing command {"command": "xload hw C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/system.hdf"} to XMD: java.net.SocketException: Connection reset by peer: socket write error
14:46:10 ERROR : Unexpected error while issuing command {"command": "xload hw C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/system.hdf"} to XMD: java.net.SocketException: Connection reset by peer: socket write error
14:46:21 ERROR : Unexpected error while issuing command {"command": "xload hw C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/system.hdf"} to XMD: java.net.SocketException: Connection reset by peer: socket write error
14:46:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd581101" && level==0} -index 1' command is executed.
14:46:42 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:46:45 ERROR : Unexpected error while issuing command {"command": "xload hw C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/system.hdf"} to XMD: java.net.SocketException: Connection reset by peer: socket write error
14:46:56 ERROR : Unexpected error while issuing command {"command": "xload hw C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/system.hdf"} to XMD: java.net.SocketException: Connection reset by peer: socket write error
14:47:50 ERROR : Unexpected error while issuing command {"command": "xload hw C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/system.hdf"} to XMD: java.net.SocketException: Connection reset by peer: socket write error
14:48:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd581101" && level==0} -index 1' command is executed.
14:48:14 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:48:21 ERROR : Unexpected error while issuing command {"command": "xload hw C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/system.hdf"} to XMD: java.net.SocketException: Connection reset by peer: socket write error
14:49:39 INFO  : Registering command handlers for SDK TCF services
14:49:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
14:49:40 INFO  : XSCT server has started successfully.
14:49:40 INFO  : Successfully done setting XSCT server connection channel  
14:49:41 INFO  : Successfully done setting SDK workspace  
14:49:41 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
14:49:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:49:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd581101" && level==0} -index 1' command is executed.
14:50:05 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:50:33 INFO  : ps7_init is completed.
14:50:33 INFO  : ps7_post_config is completed.
14:50:33 INFO  : Processor reset is completed for ps7_cortexa9_0
15:33:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd581101" && level==0} -index 1' command is executed.
15:33:25 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:34:10 INFO  : ps7_init is completed.
15:34:10 INFO  : ps7_post_config is completed.
15:34:10 INFO  : Processor reset is completed for ps7_cortexa9_0
15:34:41 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:34:43 INFO  : Processor reset is completed for ps7_cortexa9_0
17:23:50 INFO  : ps7_init is completed.
17:23:51 INFO  : ps7_post_config is completed.
17:23:51 INFO  : Processor reset is completed for ps7_cortexa9_0
17:23:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd581101" && level==0} -index 1' command is executed.
17:24:05 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:24:12 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:24:16 INFO  : Processor reset is completed for ps7_cortexa9_0
17:24:19 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download ELF file


    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:686)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:637)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
17:24:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd581101" && level==0} -index 1' command is executed.
17:24:56 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:25:30 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:25:46 INFO  : Registering command handlers for SDK TCF services
17:25:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
17:25:47 INFO  : XSCT server has started successfully.
17:25:47 INFO  : Successfully done setting XSCT server connection channel  
17:25:47 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
17:25:47 INFO  : Successfully done setting SDK workspace  
17:25:47 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:25:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd581101" && level==0} -index 1' command is executed.
17:26:10 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:26:25 INFO  : ps7_init is completed.
17:26:26 INFO  : ps7_post_config is completed.
17:26:26 INFO  : Processor reset is completed for ps7_cortexa9_0
19:14:03 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:14:04 INFO  : Processor reset is completed for ps7_cortexa9_0
19:14:46 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:14:48 INFO  : Processor reset is completed for ps7_cortexa9_0
19:15:34 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:15:36 INFO  : Processor reset is completed for ps7_cortexa9_0
19:16:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:16:29 INFO  : Processor reset is completed for ps7_cortexa9_0
19:18:29 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:18:31 INFO  : Processor reset is completed for ps7_cortexa9_0
19:39:26 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:39:28 INFO  : Processor reset is completed for ps7_cortexa9_0
19:47:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd581101" && level==0} -index 1' command is executed.
19:47:24 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:47:35 INFO  : ps7_init is completed.
19:47:35 INFO  : ps7_post_config is completed.
19:47:35 INFO  : Processor reset is completed for ps7_cortexa9_0
21:45:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd581101" && level==0} -index 1' command is executed.
21:45:50 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:45:56 INFO  : ps7_init is completed.
21:45:56 INFO  : ps7_post_config is completed.
21:45:56 INFO  : Processor reset is completed for ps7_cortexa9_0
22:09:39 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:58:58 INFO  : Registering command handlers for SDK TCF services
14:58:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\drp1\CPRE488-Final-Project\project\FinalProject\FinalProject.sdk\temp_xsdb_launch_script.tcl
14:58:59 INFO  : XSCT server has started successfully.
14:58:59 INFO  : Successfully done setting XSCT server connection channel  
14:59:00 INFO  : Successfully done setting SDK workspace  
14:59:00 INFO  : Processing command line option -hwspec C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper.hdf.
14:59:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:59:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd581101" && level==0} -index 1' command is executed.
14:59:48 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:00:34 INFO  : ps7_init is completed.
15:00:34 INFO  : ps7_post_config is completed.
15:00:34 INFO  : Processor reset is completed for ps7_cortexa9_0
19:59:56 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:59:57 INFO  : Processor reset is completed for ps7_cortexa9_0
20:43:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000018cd581101" && level==0} -index 1' command is executed.
20:44:01 INFO  : FPGA configured successfully with bitstream "C:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:44:51 INFO  : ps7_init is completed.
20:44:51 INFO  : ps7_post_config is completed.
20:44:52 INFO  : Processor reset is completed for ps7_cortexa9_0
23:29:37 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:29:41 INFO  : Processor reset is completed for ps7_cortexa9_0
23:33:41 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
