IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.11   0.23   0.46    0.95     119 M    134 M    0.11    0.17    0.11    0.12     8064     6984       77     64
   1    1     0.09   0.17   0.53    1.03     125 M    140 M    0.10    0.12    0.14    0.16     4592      132     9689     60
   2    0     0.08   0.96   0.09    0.60    3576 K   4829 K    0.26    0.31    0.00    0.01      224       26        5     62
   3    1     0.02   0.47   0.05    0.65    1436 K   2022 K    0.29    0.07    0.01    0.01      224       20       32     60
   4    0     0.06   0.29   0.19    0.60      36 M     46 M    0.21    0.38    0.06    0.08     1568     1779       14     64
   5    1     0.06   0.24   0.26    0.71      86 M     94 M    0.09    0.16    0.14    0.15     3640       48     8703     60
   6    0     0.06   0.89   0.07    0.60     984 K   3195 K    0.69    0.46    0.00    0.01      224       80        1     63
   7    1     0.17   0.26   0.64    1.20     125 M    143 M    0.12    0.14    0.08    0.09     5824      214    13906     58
   8    0     0.07   0.36   0.18    0.60      23 M     33 M    0.29    0.45    0.04    0.05     1232      994       43     63
   9    1     0.35   1.27   0.27    0.73      11 M     17 M    0.34    0.30    0.00    0.00       56       57       14     59
  10    0     0.01   0.25   0.03    0.60     178 K   1677 K    0.89    0.03    0.00    0.02        0       11        0     62
  11    1     0.06   0.14   0.42    0.90     131 M    144 M    0.09    0.14    0.22    0.24     4928        4    15178     59
  12    0     0.08   0.38   0.21    0.63      25 M     35 M    0.29    0.44    0.03    0.04      896     1008        2     63
  13    1     0.00   0.28   0.00    0.60      37 K     53 K    0.30    0.09    0.02    0.03      112        4        1     60
  14    0     0.15   0.21   0.70    1.20     134 M    155 M    0.14    0.14    0.09    0.11     4144       40     3014     62
  15    1     0.03   0.12   0.29    0.74     112 M    121 M    0.07    0.15    0.33    0.36     4536     8639        8     58
  16    0     0.00   0.31   0.00    0.60      80 K    112 K    0.29    0.09    0.02    0.03        0        8        1     62
  17    1     0.02   0.64   0.04    0.60     691 K   1333 K    0.48    0.11    0.00    0.01      112       28        0     59
  18    0     0.03   0.10   0.29    0.73      98 M    106 M    0.08    0.14    0.35    0.37     4872       15     8526     64
  19    1     0.09   0.33   0.28    0.73      28 M     50 M    0.45    0.44    0.03    0.06      336      106       13     60
  20    0     0.06   0.80   0.07    0.61    3125 K   5496 K    0.43    0.13    0.01    0.01      280      133        0     64
  21    1     0.03   0.10   0.35    0.81     127 M    137 M    0.07    0.14    0.36    0.39     3136     9967       12     61
  22    0     0.15   0.40   0.37    0.85      85 M     98 M    0.13    0.17    0.06    0.07     4088      101     8818     64
  23    1     0.09   0.90   0.10    0.60    4179 K   4942 K    0.15    0.20    0.00    0.01      280      140       14     61
  24    0     0.03   0.61   0.04    0.60    1208 K   1584 K    0.24    0.09    0.00    0.01        0        7       28     64
  25    1     0.09   0.21   0.42    0.89     123 M    136 M    0.09    0.15    0.14    0.15     4032     9507       20     60
  26    0     0.12   0.36   0.34    0.80      89 M     99 M    0.10    0.16    0.07    0.08     5488        8     9563     64
  27    1     0.04   0.64   0.07    0.61    1242 K   2236 K    0.44    0.13    0.00    0.00       56       29        1     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.33   0.22    0.81     622 M    726 M    0.14    0.22    0.06    0.07    31080    11194    30092     56
 SKT    1     0.08   0.31   0.27    0.85     879 M    995 M    0.12    0.17    0.08    0.09    31864    28895    47591     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.32   0.24    0.83    1501 M   1721 M    0.13    0.19    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:   67 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.04 %

 C1 core residency: 58.62 %; C3 core residency: 2.59 %; C6 core residency: 9.75 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 7.94 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.92 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       45 G     45 G   |   46%    46%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  175 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    53.48    63.53     287.97      55.48         130.87
 SKT   1    62.27    62.99     298.24      59.82         128.50
---------------------------------------------------------------------------------------------------------------
       *    115.75    126.52     586.21     115.30         129.48
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.42   0.47   0.88    1.20     141 M    168 M    0.16    0.18    0.03    0.04     7224     8189        8     62
   1    1     0.07   0.24   0.28    0.73      91 M     99 M    0.08    0.17    0.14    0.15     5712      204    10060     60
   2    0     0.06   0.66   0.09    0.60     893 K   2463 K    0.64    0.15    0.00    0.00       56       93        4     63
   3    1     0.13   0.99   0.13    0.60    6955 K   8282 K    0.16    0.22    0.01    0.01      168      140       10     60
   4    0     0.10   0.41   0.25    0.68      24 M     36 M    0.32    0.49    0.02    0.04      224      797       20     63
   5    1     0.07   0.25   0.28    0.73      91 M     99 M    0.09    0.17    0.13    0.14     5936        5    10572     60
   6    0     0.06   0.84   0.07    0.60    1378 K   3831 K    0.64    0.12    0.00    0.01      112       18        0     63
   7    1     0.12   0.19   0.66    1.20     139 M    157 M    0.11    0.15    0.11    0.13      392        5     1299     59
   8    0     0.07   0.36   0.20    0.61      24 M     33 M    0.29    0.45    0.03    0.05      672      756      147     62
   9    1     0.05   0.82   0.06    0.60    2837 K   3733 K    0.24    0.30    0.01    0.01      168       38        3     59
  10    0     0.06   0.85   0.07    0.60    1271 K   3703 K    0.66    0.39    0.00    0.01      280      151        7     62
  11    1     0.16   0.46   0.36    0.82      72 M     85 M    0.16    0.21    0.04    0.05     4368       18     8376     59
  12    0     0.16   0.39   0.39    0.86      11 M     42 M    0.74    0.56    0.01    0.03      168       49        1     63
  13    1     0.00   0.33   0.00    0.60     150 K    290 K    0.48    0.14    0.01    0.02      280       10        3     59
  14    0     0.06   0.10   0.61    1.19     145 M    163 M    0.11    0.13    0.23    0.26     7952       73    17058     62
  15    1     0.04   0.10   0.35    0.81     132 M    142 M    0.07    0.14    0.36    0.39     7168     5716        5     59
  16    0     0.05   0.83   0.07    0.60    3222 K   3806 K    0.15    0.33    0.01    0.01        0       36        4     63
  17    1     0.06   0.92   0.07    0.60    3539 K   5191 K    0.32    0.19    0.01    0.01        0        3        0     60
  18    0     0.07   0.25   0.29    0.74      85 M     94 M    0.10    0.17    0.12    0.13     3080       36     9925     63
  19    1     0.11   0.41   0.28    0.73      33 M     47 M    0.29    0.40    0.03    0.04     2352     1653        2     61
  20    0     0.00   0.27   0.00    0.60     134 K    224 K    0.40    0.07    0.02    0.03        0        5        2     63
  21    1     0.09   0.25   0.37    0.84     104 M    116 M    0.10    0.20    0.11    0.13     3024     5933        4     61
  22    0     0.16   0.22   0.73    1.20     130 M    152 M    0.14    0.16    0.08    0.09     5880      196    12707     63
  23    1     0.02   0.58   0.04    0.60    1390 K   1790 K    0.22    0.09    0.01    0.01      168       50       19     62
  24    0     0.05   0.60   0.09    0.60    2990 K   3522 K    0.15    0.10    0.01    0.01        0       20        2     64
  25    1     0.05   0.28   0.19    0.60      36 M     46 M    0.21    0.38    0.07    0.09     1848     1890        2     61
  26    0     0.07   0.22   0.33    0.81      94 M    104 M    0.09    0.17    0.13    0.14     5656       10     9617     63
  27    1     0.04   0.63   0.07    0.61    1515 K   2174 K    0.30    0.21    0.00    0.01      168       22        1     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.34   0.29    0.92     666 M    813 M    0.18    0.24    0.05    0.06    31304    10429    49502     56
 SKT    1     0.07   0.33   0.22    0.80     719 M    817 M    0.12    0.20    0.07    0.08    31752    15687    30356     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.34   0.26    0.86    1386 M   1631 M    0.15    0.22    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:   72 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.84 %

 C1 core residency: 58.24 %; C3 core residency: 2.10 %; C6 core residency: 9.81 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.45 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.17 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       41 G     41 G   |   43%    43%   
 SKT    1       48 G     48 G   |   50%    50%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  180 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    44.58    54.53     299.58      52.49         132.71
 SKT   1    61.73    69.28     291.68      61.88         123.34
---------------------------------------------------------------------------------------------------------------
       *    106.31    123.81     591.25     114.37         127.83
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.17   0.29   0.58    1.20     114 M    130 M    0.12    0.15    0.07    0.08     5600     8398      208     63
   1    1     0.08   0.24   0.32    0.78      87 M     96 M    0.10    0.14    0.11    0.12      784      252      483     61
   2    0     0.04   0.76   0.05    0.60    1343 K   3144 K    0.57    0.18    0.00    0.01      224       52        6     62
   3    1     0.07   0.75   0.09    0.60    4488 K   5018 K    0.11    0.25    0.01    0.01       56       36        8     60
   4    0     0.29   0.45   0.63    1.21      98 M    118 M    0.16    0.23    0.03    0.04     1848     2778        9     63
   5    1     0.48   0.64   0.75    1.20      80 M    102 M    0.21    0.18    0.02    0.02     3360      787     8374     60
   6    0     0.00   0.12   0.02    0.60     121 K    651 K    0.81    0.07    0.01    0.03        0        1        1     63
   7    1     0.06   0.16   0.38    0.86      97 M    107 M    0.09    0.14    0.16    0.18     6888       45     8009     59
   8    0     0.06   0.21   0.31    0.77      98 M    107 M    0.08    0.15    0.15    0.17     4984     7908      178     63
   9    1     0.00   0.25   0.00    0.60     124 K    237 K    0.48    0.09    0.02    0.03       56        0        3     60
  10    0     0.00   0.13   0.01    0.60     102 K    505 K    0.80    0.08    0.01    0.03       56        4        1     62
  11    1     0.10   0.24   0.40    0.88      97 M    108 M    0.10    0.13    0.10    0.11     5600       26     7929     59
  12    0     0.06   0.22   0.30    0.75      99 M    108 M    0.08    0.15    0.15    0.17     3080     7364       49     63
  13    1     0.08   0.77   0.11    0.60    3367 K   4495 K    0.25    0.33    0.00    0.01      392      161       15     59
  14    0     0.12   0.17   0.69    1.21     152 M    171 M    0.11    0.13    0.13    0.15     1064       49     1758     62
  15    1     0.12   0.35   0.34    0.81      15 M     46 M    0.66    0.54    0.01    0.04      336      363        0     59
  16    0     0.00   0.25   0.00    0.60     150 K    232 K    0.35    0.08    0.02    0.03        0       14        1     63
  17    1     0.00   0.25   0.00    0.60      62 K    109 K    0.43    0.09    0.02    0.03        0        1        1     60
  18    0     0.06   0.24   0.24    0.67      81 M     88 M    0.08    0.17    0.15    0.16     2912       41     9360     64
  19    1     0.05   0.29   0.18    0.60      26 M     36 M    0.26    0.44    0.05    0.07     2016     1026        4     61
  20    0     0.04   0.78   0.05    0.60    1152 K   2818 K    0.59    0.12    0.00    0.01      504        6       40     63
  21    1     0.11   0.48   0.23    0.66      29 M     40 M    0.27    0.42    0.03    0.04     1792     1044        0     62
  22    0     0.05   0.10   0.49    0.99     142 M    156 M    0.09    0.13    0.29    0.32     8176       54    21798     64
  23    1     0.08   0.62   0.12    0.60    2759 K   4084 K    0.32    0.11    0.00    0.01      112       81       18     62
  24    0     0.01   0.40   0.02    0.60     562 K    763 K    0.26    0.06    0.01    0.01      224       14        0     64
  25    1     0.04   0.11   0.32    0.77     102 M    111 M    0.08    0.20    0.29    0.32     9688     4842       10     61
  26    0     0.11   0.37   0.31    0.77      82 M     91 M    0.09    0.19    0.07    0.08     3360       36     9463     64
  27    1     0.09   0.77   0.11    0.60    2412 K   4565 K    0.47    0.46    0.00    0.01        0       66        3     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.27   0.26    0.95     874 M    981 M    0.11    0.16    0.09    0.10    32032    26719    42872     56
 SKT    1     0.10   0.40   0.24    0.81     550 M    667 M    0.18    0.25    0.04    0.05    31080     8730    24856     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.33   0.25    0.88    1425 M   1649 M    0.14    0.20    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:   70 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 28.59 %

 C1 core residency: 47.28 %; C3 core residency: 1.98 %; C6 core residency: 22.15 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.09 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       41 G     41 G   |   43%    43%   
 SKT    1       39 G     39 G   |   41%    41%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  163 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    61.33    62.93     293.59      56.03         126.79
 SKT   1    48.59    57.17     284.10      56.62         140.95
---------------------------------------------------------------------------------------------------------------
       *    109.92    120.10     577.69     112.65         132.21
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.21   0.41    0.89     118 M    131 M    0.10    0.17    0.13    0.15     4480     7871       11     63
   1    1     0.09   0.28   0.33    0.79      79 M     89 M    0.11    0.18    0.09    0.10     2576      225     8271     60
   2    0     0.01   0.39   0.02    0.60     382 K    906 K    0.58    0.08    0.01    0.01       56       23        2     63
   3    1     0.17   0.74   0.23    0.65    5354 K     12 M    0.57    0.38    0.00    0.01       56       81       29     60
   4    0     0.09   0.20   0.43    0.91     119 M    133 M    0.10    0.18    0.14    0.15     4760     8393       72     63
   5    1     0.08   0.29   0.29    0.74      82 M     91 M    0.10    0.19    0.10    0.11     3472        8     9237     60
   6    0     0.05   0.81   0.06    0.60    2997 K   3846 K    0.22    0.27    0.01    0.01       56       12        0     63
   7    1     0.11   0.22   0.49    1.00     101 M    114 M    0.11    0.15    0.09    0.11     6496       93     8977     59
   8    0     0.06   0.20   0.27    0.72      98 M    106 M    0.07    0.15    0.18    0.19     4200     7492      153     62
   9    1     0.05   0.80   0.06    0.60    2854 K   3864 K    0.26    0.23    0.01    0.01      280       25        8     59
  10    0     0.06   0.94   0.06    0.60    1305 K   3568 K    0.63    0.16    0.00    0.01       56       16        1     62
  11    1     0.12   0.29   0.41    0.89      97 M    108 M    0.10    0.15    0.08    0.09     5040       16     8961     59
  12    0     0.11   0.29   0.38    0.85      94 M    105 M    0.10    0.18    0.09    0.10     4480     7324        1     62
  13    1     0.05   0.85   0.06    0.60    1106 K   3502 K    0.68    0.39    0.00    0.01       56       91        5     59
  14    0     0.06   0.22   0.28    0.74      91 M    100 M    0.09    0.16    0.15    0.16     1960       80     9529     63
  15    1     0.05   0.13   0.39    0.86     128 M    140 M    0.09    0.16    0.25    0.27     5264     8632       24     58
  16    0     0.00   0.21   0.02    0.60     174 K    632 K    0.72    0.09    0.01    0.02       56       36        0     63
  17    1     0.01   0.33   0.03    0.60     194 K   1415 K    0.86    0.04    0.00    0.01       56       28        2     59
  18    0     0.05   0.20   0.27    0.72      92 M    100 M    0.08    0.16    0.17    0.19     3528       33     9078     63
  19    1     0.03   0.09   0.36    0.83     131 M    142 M    0.07    0.14    0.42    0.45     6496     9932       61     60
  20    0     0.01   0.34   0.03    0.60     194 K   1204 K    0.84    0.05    0.00    0.01        0        5        0     63
  21    1     0.18   0.40   0.44    0.91      12 M     33 M    0.63    0.71    0.01    0.02      448      488        0     60
  22    0     0.24   0.32   0.77    1.20     142 M    157 M    0.09    0.28    0.06    0.06     4536       58    19509     63
  23    1     0.03   0.59   0.04    0.60    1395 K   1760 K    0.21    0.09    0.01    0.01      112       93       14     61
  24    0     0.11   1.00   0.11    0.60    6130 K   7809 K    0.22    0.19    0.01    0.01      168       37      141     64
  25    1     0.10   0.41   0.23    0.66      34 M     45 M    0.24    0.38    0.04    0.05      504     1754        2     60
  26    0     0.09   0.34   0.27    0.72      79 M     88 M    0.10    0.17    0.09    0.10     2968       99     8083     63
  27    1     0.19   0.74   0.26    0.69      11 M     13 M    0.16    0.27    0.01    0.01      504      407       14     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.30   0.24    0.84     848 M    941 M    0.10    0.19    0.08    0.09    31304    31479    46579     56
 SKT    1     0.09   0.35   0.26    0.80     690 M    801 M    0.14    0.24    0.05    0.06    31360    21873    35605     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.33   0.25    0.82    1539 M   1743 M    0.12    0.21    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:   70 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.63 %

 C1 core residency: 58.68 %; C3 core residency: 5.66 %; C6 core residency: 5.03 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.19 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.05 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       45 G     45 G   |   47%    47%   
 SKT    1       41 G     41 G   |   42%    42%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  173 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    62.78    64.06     294.83      56.52         124.41
 SKT   1    53.68    68.52     296.37      60.07         129.89
---------------------------------------------------------------------------------------------------------------
       *    116.46    132.58     591.20     116.59         126.87
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.04   0.13   0.27    0.71     101 M    109 M    0.07    0.14    0.29    0.31     4088     7196        7     64
   1    1     0.11   0.22   0.51    1.01     100 M    112 M    0.11    0.15    0.09    0.10     5600      198     8719     60
   2    0     0.01   0.28   0.02    0.60     245 K   1099 K    0.78    0.06    0.00    0.02      112        7        3     63
   3    1     0.03   0.55   0.06    0.60    2078 K   2379 K    0.13    0.10    0.01    0.01       56       85       31     60
   4    0     0.03   0.10   0.27    0.72     103 M    110 M    0.07    0.14    0.39    0.42     4088     7546        3     64
   5    1     0.05   0.13   0.37    0.85      98 M    107 M    0.09    0.13    0.20    0.21     5376     3601     8171     60
   6    0     0.04   0.72   0.06    0.60    1218 K   2904 K    0.58    0.12    0.00    0.01      616      202      131     63
   7    1     0.10   0.23   0.44    0.92      93 M    105 M    0.11    0.14    0.09    0.10     6160       56     7599     60
   8    0     0.08   0.25   0.31    0.77      96 M    106 M    0.09    0.14    0.12    0.14     4760     7685       60     63
   9    1     0.20   1.10   0.18    0.60    7253 K     12 M    0.43    0.14    0.00    0.01      112       20      249     60
  10    0     0.00   0.12   0.01    0.60      76 K    465 K    0.84    0.08    0.00    0.03       56        7        0     62
  11    1     0.03   0.09   0.31    0.77      94 M    102 M    0.08    0.13    0.33    0.36     4816       23     7459     59
  12    0     0.04   0.14   0.27    0.71      99 M    106 M    0.07    0.14    0.27    0.29     3920     7261       16     63
  13    1     0.00   0.31   0.00    0.60      53 K     77 K    0.30    0.10    0.02    0.02       56        6        2     60
  14    0     0.08   0.16   0.49    0.98     113 M    126 M    0.10    0.13    0.14    0.16     4984       70     9255     63
  15    1     0.05   0.14   0.36    0.83     110 M    122 M    0.09    0.17    0.22    0.25     4984     7260        5     59
  16    0     0.00   0.24   0.00    0.60      52 K     75 K    0.31    0.08    0.02    0.03       56        8        1     63
  17    1     0.07   0.76   0.09    0.61    3164 K   3854 K    0.18    0.28    0.00    0.01       56       26        8     60
  18    0     0.06   0.19   0.29    0.76      86 M     94 M    0.08    0.17    0.15    0.16     2912       65     9713     64
  19    1     0.10   0.38   0.26    0.71      38 M     48 M    0.21    0.41    0.04    0.05     1624     1848        8     61
  20    0     0.07   0.72   0.10    0.60    7140 K   8596 K    0.17    0.10    0.01    0.01      224      145     2737     63
  21    1     0.11   0.38   0.28    0.73      51 M     63 M    0.20    0.27    0.05    0.06      168      110      101     61
  22    0     0.12   0.19   0.66    1.25     134 M    152 M    0.11    0.13    0.11    0.12     3024      522     7918     63
  23    1     0.06   0.93   0.06    0.60    1674 K   3065 K    0.45    0.29    0.00    0.01      112       74        3     62
  24    0     0.04   0.76   0.06    0.60    2338 K   3295 K    0.29    0.11    0.01    0.01      112       20        0     64
  25    1     0.06   0.18   0.34    0.81      61 M     75 M    0.19    0.36    0.10    0.12     2632     3320        2     61
  26    0     0.10   0.31   0.31    0.78      77 M     85 M    0.09    0.17    0.08    0.09     2408       52     7874     64
  27    1     0.04   0.59   0.07    0.61    1541 K   2206 K    0.30    0.14    0.00    0.01        0       21        1     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.22   0.22    0.83     824 M    907 M    0.09    0.14    0.12    0.13    31360    30786    37718     56
 SKT    1     0.07   0.30   0.24    0.80     663 M    761 M    0.13    0.21    0.07    0.08    31752    16648    32358     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.26   0.23    0.81    1488 M   1669 M    0.11    0.17    0.09    0.10     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   65 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 28.43 %

 C1 core residency: 46.76 %; C3 core residency: 5.90 %; C6 core residency: 18.91 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.26 => corresponds to 6.59 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.52 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       39 G     39 G   |   40%    40%   
 SKT    1       34 G     34 G   |   35%    35%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  147 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    63.22    61.04     281.73      55.71         133.27
 SKT   1    52.77    63.32     289.60      58.45         150.16
---------------------------------------------------------------------------------------------------------------
       *    115.99    124.36     571.33     114.17         140.77
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.11   0.38   0.30    0.75      39 M     51 M    0.24    0.38    0.03    0.05     1120     1981        7     64
   1    1     0.06   0.12   0.48    0.98     126 M    139 M    0.10    0.13    0.21    0.23     5488       70     9411     60
   2    0     0.01   0.39   0.02    0.60     303 K    904 K    0.66    0.06    0.00    0.01       56       15        4     63
   3    1     0.01   0.26   0.02    0.60     553 K   1304 K    0.58    0.07    0.01    0.02       56        7       28     61
   4    0     0.04   0.11   0.36    0.83     123 M    134 M    0.08    0.16    0.31    0.33     4424     7927        6     64
   5    1     0.09   0.30   0.31    0.77      85 M     94 M    0.10    0.19    0.09    0.10     2856        9    10165     60
   6    0     0.10   0.92   0.11    0.60    8033 K   9251 K    0.13    0.17    0.01    0.01        0       26        4     63
   7    1     0.12   0.32   0.37    0.86      89 M    100 M    0.11    0.17    0.07    0.08     3752       62     8512     60
   8    0     0.12   0.30   0.38    0.86      96 M    110 M    0.12    0.18    0.08    0.10     5656     6330       47     63
   9    1     0.05   0.82   0.06    0.60    2944 K   3804 K    0.23    0.25    0.01    0.01        0       30        7     60
  10    0     0.00   0.21   0.02    0.60      93 K    771 K    0.88    0.06    0.00    0.02       56        8        0     62
  11    1     0.06   0.28   0.23    0.65      81 M     88 M    0.07    0.18    0.13    0.14     3024        5     9234     60
  12    0     0.06   0.18   0.36    0.83     122 M    132 M    0.08    0.15    0.19    0.21     4424     7680        3     63
  13    1     0.00   0.30   0.00    0.60      45 K     67 K    0.32    0.11    0.02    0.03       56        3        2     60
  14    0     0.05   0.18   0.28    0.72      94 M    103 M    0.08    0.15    0.19    0.21     3304       74     9223     63
  15    1     0.15   0.29   0.53    1.06     127 M    144 M    0.12    0.15    0.08    0.09     7560    12111       10     58
  16    0     0.01   0.42   0.03    0.60     262 K   1266 K    0.79    0.05    0.00    0.01        0        9        0     63
  17    1     0.06   0.87   0.07    0.60    3048 K   3854 K    0.21    0.28    0.01    0.01      112       24        7     59
  18    0     0.04   0.16   0.27    0.71      93 M    101 M    0.08    0.15    0.22    0.24     3248       24     8874     63
  19    1     0.09   0.23   0.39    0.86     123 M    134 M    0.08    0.15    0.14    0.15     3864     7036       21     60
  20    0     0.11   1.07   0.10    0.60    2154 K   5209 K    0.59    0.43    0.00    0.00      616      207        1     63
  21    1     0.06   0.34   0.18    0.60      20 M     30 M    0.33    0.52    0.03    0.05     1120     1100        1     61
  22    0     0.03   0.08   0.40    0.88     121 M    132 M    0.08    0.13    0.39    0.42     5712       27     9094     64
  23    1     0.04   0.62   0.06    0.60    1245 K   1875 K    0.34    0.16    0.00    0.01      112      104        2     61
  24    0     0.08   1.02   0.08    0.60    2359 K   3736 K    0.37    0.27    0.00    0.00      504       21      113     64
  25    1     0.17   0.35   0.48    0.97      77 M     96 M    0.19    0.32    0.05    0.06     4032     5095        8     60
  26    0     0.11   0.33   0.33    0.79      81 M     91 M    0.11    0.18    0.08    0.08     2968       51     8144     64
  27    1     0.02   0.56   0.04    0.60    1147 K   1631 K    0.30    0.10    0.01    0.01      112      202        2     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.29   0.22    0.77     787 M    879 M    0.11    0.18    0.09    0.10    32088    24380    35520     56
 SKT    1     0.07   0.31   0.23    0.84     741 M    841 M    0.12    0.20    0.08    0.09    32144    25858    37410     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.30   0.22    0.80    1528 M   1720 M    0.11    0.19    0.08    0.09     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   62 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 27.71 %

 C1 core residency: 57.50 %; C3 core residency: 5.60 %; C6 core residency: 9.19 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.30 => corresponds to 7.43 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.66 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       38 G     38 G   |   40%    40%   
 SKT    1       40 G     40 G   |   42%    42%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  159 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    58.44    63.53     287.98      56.05         127.47
 SKT   1    58.68    68.37     292.24      60.40         125.79
---------------------------------------------------------------------------------------------------------------
       *    117.11    131.89     580.22     116.45         126.65
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.32   0.20    0.61      30 M     40 M    0.25    0.42    0.05    0.06      672     1508        3     64
   1    1     0.08   0.27   0.28    0.73      81 M     89 M    0.09    0.17    0.11    0.12     3472      220     8449     60
   2    0     0.07   0.97   0.07    0.60    1751 K   3772 K    0.54    0.25    0.00    0.01      112       28       13     62
   3    1     0.03   0.60   0.05    0.60    1504 K   1930 K    0.22    0.12    0.01    0.01      112       87       12     60
   4    0     0.16   0.32   0.48    0.97     120 M    135 M    0.11    0.16    0.08    0.09     6608     8076       40     63
   5    1     0.06   0.13   0.51    1.01     143 M    159 M    0.10    0.13    0.22    0.25     7224       37    15311     60
   6    0     0.05   0.80   0.06    0.60    3042 K   3928 K    0.23    0.26    0.01    0.01       56       13        1     63
   7    1     0.27   0.37   0.73    1.20     118 M    136 M    0.13    0.13    0.04    0.05     7336       92     8821     58
   8    0     0.07   0.19   0.37    0.84     117 M    128 M    0.09    0.16    0.16    0.18     6720     7277      167     63
   9    1     0.05   0.78   0.06    0.60    3205 K   4185 K    0.23    0.28    0.01    0.01      280        6       74     60
  10    0     0.01   0.38   0.03    0.61     187 K   1426 K    0.87    0.06    0.00    0.01      168       13        2     62
  11    1     0.05   0.24   0.22    0.64      81 M     88 M    0.07    0.17    0.15    0.16     3528        6     8631     59
  12    0     0.08   0.35   0.24    0.66      34 M     45 M    0.24    0.38    0.04    0.05     1736     1574        6     63
  13    1     0.30   1.40   0.22    0.64    9151 K     14 M    0.38    0.21    0.00    0.00        0        5        6     59
  14    0     0.04   0.13   0.32    0.78     103 M    112 M    0.08    0.13    0.25    0.27     6216       36     8317     63
  15    1     0.11   0.38   0.30    0.75      22 M     47 M    0.52    0.50    0.02    0.04      168        8        8     59
  16    0     0.00   0.12   0.02    0.60     141 K    647 K    0.78    0.07    0.01    0.03       56       10        0     63
  17    1     0.01   0.33   0.03    0.60     222 K   1384 K    0.84    0.04    0.00    0.01        0       26        1     60
  18    0     0.10   0.18   0.56    1.10     124 M    139 M    0.11    0.14    0.13    0.14      168        0      303     63
  19    1     0.10   0.34   0.29    0.74      36 M     49 M    0.26    0.48    0.04    0.05      728     1132        0     61
  20    0     0.05   0.86   0.06    0.60    1055 K   3472 K    0.70    0.41    0.00    0.01      280      184        0     63
  21    1     0.07   0.32   0.23    0.66      66 M     78 M    0.15    0.21    0.09    0.11       56       90       47     61
  22    0     0.10   0.32   0.31    0.77      82 M     92 M    0.10    0.18    0.08    0.09     3472       76     8697     64
  23    1     0.10   0.82   0.12    0.61    1747 K   4629 K    0.62    0.39    0.00    0.00      168      187        1     61
  24    0     0.06   0.90   0.07    0.60    1330 K   3160 K    0.58    0.47    0.00    0.01      504       37        1     64
  25    1     0.08   0.23   0.36    0.83     110 M    120 M    0.08    0.18    0.13    0.14     7840     6380       19     60
  26    0     0.13   0.19   0.71    1.20     151 M    170 M    0.11    0.13    0.11    0.13     4312      133     8688     62
  27    1     0.07   0.61   0.11    0.60    2987 K   3892 K    0.23    0.13    0.00    0.01        0       35        0     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.28   0.25    0.86     771 M    880 M    0.12    0.18    0.08    0.09    31080    18965    26237     56
 SKT    1     0.10   0.40   0.25    0.80     680 M    799 M    0.15    0.22    0.05    0.06    30912     8311    41380     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.34   0.25    0.83    1452 M   1679 M    0.14    0.20    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:   69 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.96 %

 C1 core residency: 63.67 %; C3 core residency: 2.82 %; C6 core residency: 3.54 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.51 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.12 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       41 G     41 G   |   43%    43%   
 SKT    1       43 G     43 G   |   45%    45%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  171 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    57.05    63.84     296.88      55.81         130.63
 SKT   1    54.63    61.62     294.28      58.14         129.15
---------------------------------------------------------------------------------------------------------------
       *    111.68    125.47     591.16     113.95         129.94
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.05   0.26   0.21    0.63      44 M     54 M    0.19    0.36    0.08    0.10     1288     2283        8     64
   1    1     0.07   0.12   0.58    1.14     127 M    143 M    0.11    0.13    0.19    0.21     5992       69    10286     60
   2    0     0.03   0.60   0.04    0.60     629 K   1649 K    0.62    0.11    0.00    0.01      112       62        5     62
   3    1     0.05   0.63   0.08    0.60    1780 K   2771 K    0.36    0.22    0.00    0.01       56       99       10     60
   4    0     0.04   0.10   0.38    0.85     138 M    148 M    0.07    0.13    0.36    0.39     5600     9559        3     63
   5    1     0.06   0.22   0.29    0.75      93 M    102 M    0.09    0.16    0.15    0.16     4312        8     9517     61
   6    0     0.16   0.96   0.17    0.60    5038 K   8845 K    0.43    0.50    0.00    0.01      168      154        2     63
   7    1     0.13   0.34   0.38    0.85      82 M     91 M    0.11    0.20    0.06    0.07     3024      124     8323     60
   8    0     0.07   0.33   0.20    0.61      35 M     44 M    0.22    0.38    0.05    0.07      560     1754       55     63
   9    1     0.00   0.37   0.00    0.60     150 K    183 K    0.18    0.07    0.03    0.03      168        5        7     60
  10    0     0.05   0.69   0.07    0.60    4808 K   6009 K    0.20    0.05    0.01    0.01      112       27        0     62
  11    1     0.15   0.25   0.61    1.18     114 M    130 M    0.13    0.14    0.07    0.08     4984       46     8705     59
  12    0     0.11   0.28   0.41    0.89     102 M    116 M    0.12    0.21    0.09    0.10     4648     6218        5     63
  13    1     0.00   0.28   0.00    0.60      86 K    112 K    0.23    0.08    0.03    0.03      112        4        6     59
  14    0     0.05   0.10   0.54    1.07     137 M    153 M    0.10    0.13    0.25    0.28     7168      122    12972     63
  15    1     0.10   0.24   0.41    0.89     135 M    147 M    0.08    0.14    0.14    0.15     6944    12358       11     59
  16    0     0.06   0.91   0.06    0.60    1329 K   3450 K    0.61    0.34    0.00    0.01      280      151        2     63
  17    1     0.00   0.27   0.00    0.60      53 K     64 K    0.17    0.06    0.03    0.04        0        2        2     60
  18    0     0.05   0.20   0.25    0.69      90 M     98 M    0.08    0.16    0.18    0.19     2800       26     8074     64
  19    1     0.12   0.41   0.30    0.75      35 M     48 M    0.28    0.41    0.03    0.04      728     1893        6     61
  20    0     0.06   0.85   0.07    0.63    1300 K   2986 K    0.56    0.28    0.00    0.01       56      111        2     63
  21    1     0.11   0.36   0.29    0.75      45 M     59 M    0.23    0.38    0.04    0.06     2408     2652       55     61
  22    0     0.12   0.29   0.42    0.90     106 M    119 M    0.11    0.18    0.09    0.10     3696      176     9209     64
  23    1     0.13   0.91   0.14    0.61    2725 K   6560 K    0.58    0.52    0.00    0.01      112      109        4     62
  24    0     0.04   0.62   0.06    0.60    1448 K   2069 K    0.30    0.08    0.00    0.01        0        9       14     64
  25    1     0.05   0.23   0.22    0.64      45 M     56 M    0.19    0.39    0.09    0.11     2744     3304       18     61
  26    0     0.09   0.23   0.37    0.85     108 M    119 M    0.09    0.18    0.13    0.14     4200        5    12270     64
  27    1     0.06   0.56   0.11    0.68    1521 K   2506 K    0.39    0.20    0.00    0.00      168       21        1     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.30   0.23    0.79     778 M    880 M    0.12    0.20    0.08    0.09    30688    20657    42621     56
 SKT    1     0.07   0.30   0.24    0.86     685 M    792 M    0.14    0.22    0.07    0.08    31752    20694    36951     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.30   0.24    0.82    1463 M   1672 M    0.12    0.21    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   67 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 28.91 %

 C1 core residency: 52.89 %; C3 core residency: 1.90 %; C6 core residency: 16.31 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.30 => corresponds to 7.49 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.78 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       44 G     44 G   |   46%    46%   
 SKT    1       41 G     41 G   |   42%    42%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  171 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    59.40    66.85     294.34      57.03         126.81
 SKT   1    54.46    67.31     292.54      59.50         131.26
---------------------------------------------------------------------------------------------------------------
       *    113.86    134.16     586.88     116.53         128.89
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.05   0.30   0.17    0.60      23 M     33 M    0.28    0.47    0.05    0.06      840      969        7     64
   1    1     0.29   0.33   0.88    1.20     146 M    166 M    0.12    0.26    0.05    0.06     7616      855    20678     59
   2    0     0.04   0.67   0.06    0.60     964 K   2087 K    0.54    0.13    0.00    0.01       56      109        4     62
   3    1     0.13   0.67   0.19    0.60    7681 K   8738 K    0.12    0.28    0.01    0.01      168      121      501     60
   4    0     0.15   0.38   0.38    0.85      12 M     32 M    0.63    0.71    0.01    0.02      224      293       17     63
   5    1     0.07   0.28   0.26    0.71      78 M     85 M    0.09    0.18    0.10    0.12     2352        6     8483     60
   6    0     0.05   0.81   0.07    0.60    3263 K   4019 K    0.19    0.27    0.01    0.01      224       17        1     62
   7    1     0.10   0.21   0.46    0.93      94 M    104 M    0.10    0.15    0.10    0.11     5208       28     7777     59
   8    0     0.52   0.70   0.74    1.20      28 M     65 M    0.56    0.44    0.01    0.01      280       79      571     61
   9    1     0.01   0.26   0.02    0.60     356 K   1295 K    0.72    0.09    0.01    0.02      224        4       15     60
  10    0     0.00   0.33   0.00    0.60     111 K    222 K    0.50    0.11    0.01    0.03        0        9        0     62
  11    1     0.09   0.24   0.39    0.87      94 M    105 M    0.11    0.14    0.10    0.11     5936       27     7816     58
  12    0     0.13   0.39   0.34    0.80      25 M     49 M    0.48    0.47    0.02    0.04      168       23        2     63
  13    1     0.06   0.86   0.06    0.60    1003 K   3549 K    0.72    0.37    0.00    0.01      224       70       10     58
  14    0     0.15   0.36   0.41    0.88      87 M    101 M    0.14    0.17    0.06    0.07     5824      470     8791     63
  15    1     0.18   0.26   0.71    1.20     118 M    136 M    0.14    0.24    0.06    0.08     6440     7845        4     57
  16    0     0.03   0.68   0.05    0.60     651 K   1606 K    0.59    0.13    0.00    0.01        0       19        3     63
  17    1     0.00   0.32   0.00    0.60     105 K    283 K    0.63    0.12    0.01    0.02        0        1        2     59
  18    0     0.07   0.26   0.27    0.72      89 M     96 M    0.08    0.18    0.13    0.14     4424       18    11274     64
  19    1     0.22   0.30   0.74    1.20      92 M    116 M    0.21    0.32    0.04    0.05      392     7392        1     59
  20    0     0.00   0.33   0.00    0.60      72 K    103 K    0.30    0.09    0.02    0.03        0        4        0     63
  21    1     0.13   0.47   0.28    0.74      33 M     47 M    0.30    0.38    0.03    0.04     1288     1720       11     60
  22    0     0.26   0.32   0.82    1.20     147 M    162 M    0.09    0.28    0.06    0.06     9744       61    23301     63
  23    1     0.04   0.61   0.06    0.60    1559 K   2247 K    0.31    0.10    0.00    0.01      112       87       29     62
  24    0     0.00   0.22   0.02    0.60     376 K    735 K    0.49    0.08    0.01    0.02        0       19        0     64
  25    1     0.09   0.44   0.20    0.62      31 M     41 M    0.23    0.42    0.04    0.05     1400     1572        2     60
  26    0     0.35   0.34   1.04    1.20     155 M    177 M    0.12    0.28    0.04    0.05     9240       86    22582     62
  27    1     0.05   0.62   0.08    0.60    1897 K   2832 K    0.33    0.14    0.00    0.01      224      112        1     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.13   0.41   0.31    0.97     574 M    726 M    0.21    0.34    0.03    0.04    31024     2176    66553     56
 SKT    1     0.10   0.33   0.31    0.93     701 M    824 M    0.15    0.25    0.05    0.06    31584    19840    45330     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.12   0.37   0.31    0.95    1276 M   1550 M    0.18    0.30    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   32 G ; Active cycles:   87 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.62 %

 C1 core residency: 51.78 %; C3 core residency: 1.21 %; C6 core residency: 14.39 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.37 => corresponds to 9.37 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.12 => corresponds to 2.91 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       52 G     52 G   |   54%    54%   
 SKT    1       47 G     47 G   |   49%    49%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  200 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    40.49    54.02     297.59      51.87         131.11
 SKT   1    55.83    69.06     306.23      60.57         130.72
---------------------------------------------------------------------------------------------------------------
       *    96.32    123.08     603.82     112.44         130.90
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.11   0.45   0.25    0.69      24 M     38 M    0.37    0.45    0.02    0.03      840      860       20     64
   1    1     0.17   0.22   0.77    1.20     147 M    168 M    0.12    0.15    0.09    0.10      448      824      440     59
   2    0     0.02   0.49   0.04    0.60     452 K   1596 K    0.72    0.07    0.00    0.01       56       13        4     62
   3    1     0.03   0.59   0.06    0.60    2725 K   3216 K    0.15    0.09    0.01    0.01      112       13       76     60
   4    0     0.50   0.73   0.68    1.20      28 M     62 M    0.53    0.46    0.01    0.01      112      261       19     62
   5    1     0.08   0.29   0.27    0.71      80 M     88 M    0.10    0.18    0.10    0.11     4312       53     9372     60
   6    0     0.00   0.32   0.00    0.60      72 K    101 K    0.28    0.06    0.02    0.03        0        4        1     63
   7    1     0.12   0.39   0.29    0.75      79 M     89 M    0.10    0.17    0.07    0.08     3864       27     9371     60
   8    0     0.09   0.22   0.41    0.88     109 M    122 M    0.10    0.19    0.12    0.14     6496     6263      480     62
   9    1     0.01   0.34   0.03    0.60     247 K   1384 K    0.82    0.06    0.00    0.01      112       28        2     60
  10    0     0.00   0.19   0.02    0.60     191 K   1022 K    0.81    0.06    0.00    0.02      168        8        1     62
  11    1     0.04   0.09   0.38    0.86     119 M    130 M    0.08    0.13    0.33    0.36     5936        9     9831     59
  12    0     0.09   0.37   0.24    0.67      29 M     40 M    0.27    0.42    0.03    0.05     1120     1072        2     63
  13    1     0.00   0.51   0.00    0.60      85 K    114 K    0.26    0.15    0.01    0.02      336        7        2     60
  14    0     0.05   0.18   0.25    0.69      90 M     97 M    0.08    0.16    0.19    0.21     3920       59     9652     64
  15    1     0.10   0.23   0.43    0.90     132 M    145 M    0.09    0.15    0.13    0.15     7000     8999        8     59
  16    0     0.00   0.30   0.00    0.60      70 K    103 K    0.32    0.08    0.02    0.03      112        7        0     64
  17    1     0.22   1.20   0.18    0.60    8199 K     14 M    0.41    0.20    0.00    0.01        0      728        2     59
  18    0     0.11   0.31   0.35    0.82      86 M     98 M    0.13    0.17    0.08    0.09     4704       42     9030     63
  19    1     0.04   0.10   0.38    0.85     132 M    144 M    0.08    0.15    0.35    0.38     6664     8105        1     60
  20    0     0.15   1.14   0.13    0.60    6092 K   8185 K    0.26    0.31    0.00    0.01      448       56       28     63
  21    1     0.10   0.36   0.28    0.72      62 M     75 M    0.17    0.21    0.06    0.07      336      560       27     60
  22    0     0.09   0.14   0.68    1.20     149 M    167 M    0.11    0.13    0.16    0.18     4200       67     8783     63
  23    1     0.02   0.59   0.04    0.60    1272 K   1655 K    0.23    0.09    0.01    0.01      112       68        6     62
  24    0     0.02   0.42   0.04    0.60    1153 K   1927 K    0.40    0.05    0.01    0.01        0       10        0     64
  25    1     0.11   0.43   0.25    0.69      33 M     44 M    0.26    0.40    0.03    0.04     1960     1274        6     61
  26    0     0.06   0.13   0.46    0.94     122 M    135 M    0.10    0.13    0.21    0.24     8120       41    10852     63
  27    1     0.08   0.81   0.10    0.61    2184 K   4083 K    0.47    0.46    0.00    0.01       56      163        5     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.36   0.25    0.89     648 M    775 M    0.16    0.23    0.05    0.06    30296     8763    38871     56
 SKT    1     0.08   0.32   0.25    0.82     802 M    910 M    0.12    0.18    0.07    0.08    31248    20858    29149     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.34   0.25    0.86    1450 M   1685 M    0.14    0.20    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:   70 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.25 %

 C1 core residency: 53.22 %; C3 core residency: 4.42 %; C6 core residency: 13.10 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.52 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.13 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       41 G     41 G   |   42%    42%   
 SKT    1       43 G     43 G   |   45%    45%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  169 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    47.04    55.26     291.09      52.57         133.60
 SKT   1    64.14    68.30     293.20      61.02         126.44
---------------------------------------------------------------------------------------------------------------
       *    111.18    123.55     584.29     113.59         129.63
