/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [11:0] _01_;
  wire celloutsig_0_0z;
  wire [22:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [16:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [16:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  reg [6:0] celloutsig_1_15z;
  wire [14:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_28z = celloutsig_0_3z ? celloutsig_0_9z : celloutsig_0_5z;
  assign celloutsig_1_2z = !(celloutsig_1_1z ? in_data[154] : in_data[137]);
  assign celloutsig_1_14z = !(celloutsig_1_2z ? celloutsig_1_12z : celloutsig_1_6z[8]);
  assign celloutsig_0_15z = ~(celloutsig_0_5z | celloutsig_0_12z[4]);
  assign celloutsig_1_4z = ~((celloutsig_1_0z | celloutsig_1_1z) & celloutsig_1_3z);
  assign celloutsig_1_9z = ~((celloutsig_1_3z | celloutsig_1_0z) & celloutsig_1_3z);
  assign celloutsig_0_22z = ~((celloutsig_0_2z | celloutsig_0_10z[13]) & in_data[44]);
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_3z) & (celloutsig_0_2z | celloutsig_0_0z));
  assign celloutsig_0_24z = ~((celloutsig_0_10z[22] | celloutsig_0_8z[5]) & (celloutsig_0_5z | celloutsig_0_5z));
  assign celloutsig_1_0z = ~((in_data[140] | in_data[104]) & (in_data[129] | in_data[127]));
  assign celloutsig_0_0z = in_data[27] | ~(in_data[48]);
  assign celloutsig_0_23z = celloutsig_0_16z | ~(celloutsig_0_19z);
  assign celloutsig_0_3z = celloutsig_0_1z | ~(celloutsig_0_0z);
  assign celloutsig_1_3z = in_data[167] | celloutsig_1_1z;
  assign celloutsig_0_11z = celloutsig_0_9z | celloutsig_0_1z;
  assign celloutsig_1_19z = ~(in_data[140] ^ celloutsig_1_16z[1]);
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 6'h00;
    else _00_ <= { in_data[169:167], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 12'h000;
    else _01_ <= { celloutsig_0_26z[4:3], celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_22z };
  assign celloutsig_0_12z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_7z } / { 1'h1, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_4z = { in_data[88:79], celloutsig_0_1z, celloutsig_0_2z } == in_data[75:64];
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z } == { in_data[28:25], celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_15z } == { celloutsig_0_8z[3], celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[165:140] === in_data[143:118];
  assign celloutsig_0_6z = { in_data[38:26], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z } >= { in_data[34:26], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_16z = { in_data[73:72], celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_7z } >= celloutsig_0_13z[4:0];
  assign celloutsig_0_8z = { in_data[22:20], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z } * { in_data[49:48], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_17z = { in_data[87:84], celloutsig_0_9z, celloutsig_0_9z } * celloutsig_0_8z;
  assign celloutsig_1_8z = in_data[155:135] !== { in_data[127:110], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_14z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_3z } !== celloutsig_0_12z[3:0];
  assign celloutsig_0_13z = ~ { celloutsig_0_10z[15:13], celloutsig_0_10z[6], celloutsig_0_10z[19], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_29z = ~ { _01_[9:3], celloutsig_0_1z, celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_9z = | { celloutsig_0_8z[2:1], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_5z = ^ in_data[181:176];
  assign celloutsig_1_12z = ^ in_data[170:160];
  assign celloutsig_0_1z = ^ in_data[80:65];
  assign celloutsig_0_2z = ^ { in_data[28:24], celloutsig_0_0z };
  assign celloutsig_1_6z = { in_data[180:173], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z } << { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_11z = { celloutsig_1_6z[6:3], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z, _00_, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z } >>> { in_data[176:162], celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_20z = { celloutsig_0_8z[4:1], celloutsig_0_19z } >>> { celloutsig_0_8z[3:0], celloutsig_0_4z };
  assign celloutsig_0_26z = { celloutsig_0_20z[3:0], celloutsig_0_5z } - celloutsig_0_12z;
  assign celloutsig_1_16z = { celloutsig_1_11z[6:3], celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_7z } ~^ { in_data[138:125], celloutsig_1_9z };
  assign celloutsig_1_7z = ~((celloutsig_1_6z[4] & celloutsig_1_5z) | celloutsig_1_6z[0]);
  assign celloutsig_1_18z = ~((celloutsig_1_8z & celloutsig_1_4z) | celloutsig_1_15z[5]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_15z = 7'h00;
    else if (clkin_data[96]) celloutsig_1_15z = celloutsig_1_11z[16:10];
  assign { celloutsig_0_10z[22], celloutsig_0_10z[17:13], celloutsig_0_10z[6], celloutsig_0_10z[4], celloutsig_0_10z[21:19] } = ~ { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign { celloutsig_0_10z[18], celloutsig_0_10z[12:7], celloutsig_0_10z[5], celloutsig_0_10z[3:0] } = { celloutsig_0_10z[22], celloutsig_0_10z[22], celloutsig_0_10z[17:13], celloutsig_0_10z[19], celloutsig_0_10z[19], celloutsig_0_10z[4], celloutsig_0_10z[6], celloutsig_0_10z[6] };
  assign { out_data[128], out_data[96], out_data[32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
