{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669064053332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669064053332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 12:54:13 2022 " "Processing started: Mon Nov 21 12:54:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669064053332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1669064053332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dig_clock -c dig_clock --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off dig_clock -c dig_clock --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1669064053332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1669064054184 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1669064054185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_clock_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file dig_clock_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dig_clock_counter " "Found entity 1: dig_clock_counter" {  } { { "dig_clock_counter.v" "" { Text "C:/Users/carib/CST133/MidtermII_dig_clock/dig_clock_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064079523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669064079523 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ten_cnt dig_clock_counter.v(11) " "Verilog HDL Procedural Assignment error at dig_clock_counter.v(11): object \"ten_cnt\" on left-hand side of assignment must have a variable data type" {  } { { "dig_clock_counter.v" "" { Text "C:/Users/carib/CST133/MidtermII_dig_clock/dig_clock_counter.v" 11 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1669064079524 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "one_cnt dig_clock_counter.v(12) " "Verilog HDL Procedural Assignment error at dig_clock_counter.v(12): object \"one_cnt\" on left-hand side of assignment must have a variable data type" {  } { { "dig_clock_counter.v" "" { Text "C:/Users/carib/CST133/MidtermII_dig_clock/dig_clock_counter.v" 12 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1669064079524 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ten_cnt dig_clock_counter.v(22) " "Verilog HDL Procedural Assignment error at dig_clock_counter.v(22): object \"ten_cnt\" on left-hand side of assignment must have a variable data type" {  } { { "dig_clock_counter.v" "" { Text "C:/Users/carib/CST133/MidtermII_dig_clock/dig_clock_counter.v" 22 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1669064079524 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "one_cnt dig_clock_counter.v(23) " "Verilog HDL Procedural Assignment error at dig_clock_counter.v(23): object \"one_cnt\" on left-hand side of assignment must have a variable data type" {  } { { "dig_clock_counter.v" "" { Text "C:/Users/carib/CST133/MidtermII_dig_clock/dig_clock_counter.v" 23 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1669064079525 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "one_cnt dig_clock_counter.v(34) " "Verilog HDL Procedural Assignment error at dig_clock_counter.v(34): object \"one_cnt\" on left-hand side of assignment must have a variable data type" {  } { { "dig_clock_counter.v" "" { Text "C:/Users/carib/CST133/MidtermII_dig_clock/dig_clock_counter.v" 34 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1669064079525 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ten_cnt dig_clock_counter.v(39) " "Verilog HDL Procedural Assignment error at dig_clock_counter.v(39): object \"ten_cnt\" on left-hand side of assignment must have a variable data type" {  } { { "dig_clock_counter.v" "" { Text "C:/Users/carib/CST133/MidtermII_dig_clock/dig_clock_counter.v" 39 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1669064079525 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "one_cnt dig_clock_counter.v(40) " "Verilog HDL Procedural Assignment error at dig_clock_counter.v(40): object \"one_cnt\" on left-hand side of assignment must have a variable data type" {  } { { "dig_clock_counter.v" "" { Text "C:/Users/carib/CST133/MidtermII_dig_clock/dig_clock_counter.v" 40 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1669064079525 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "one_cnt dig_clock_counter.v(51) " "Verilog HDL Procedural Assignment error at dig_clock_counter.v(51): object \"one_cnt\" on left-hand side of assignment must have a variable data type" {  } { { "dig_clock_counter.v" "" { Text "C:/Users/carib/CST133/MidtermII_dig_clock/dig_clock_counter.v" 51 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1669064079525 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ten_cnt dig_clock_counter.v(56) " "Verilog HDL Procedural Assignment error at dig_clock_counter.v(56): object \"ten_cnt\" on left-hand side of assignment must have a variable data type" {  } { { "dig_clock_counter.v" "" { Text "C:/Users/carib/CST133/MidtermII_dig_clock/dig_clock_counter.v" 56 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1669064079525 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "one_cnt dig_clock_counter.v(57) " "Verilog HDL Procedural Assignment error at dig_clock_counter.v(57): object \"one_cnt\" on left-hand side of assignment must have a variable data type" {  } { { "dig_clock_counter.v" "" { Text "C:/Users/carib/CST133/MidtermII_dig_clock/dig_clock_counter.v" 57 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1669064079525 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 10 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669064079558 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 21 12:54:39 2022 " "Processing ended: Mon Nov 21 12:54:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669064079558 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669064079558 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669064079558 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1669064079558 ""}
