 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nworst 10
        -input_pins
        -nets
        -max_paths 30
        -transition_time
        -capacitance
Design : cpu_isle
Version: S-2021.06-SP5-4
Date   : Mon May 13 03:39:11 2024
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: tt0p85v25c   Library: saed32rvt_tt0p85v25c
Wire Load Model Mode: Inactive.

  Startpoint: xirq_n_11 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_11_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_11 (in)                                                  0.0000    0.0000     1.2500 f
  xirq_n_11 (net)                               1       0.7778              0.0000     1.2500 f
  iio_flops/xirq_n_11 (cpu_isle_io_flops_0)                                 0.0000     1.2500 f
  iio_flops/xirq_n_11 (net)                             0.7778              0.0000     1.2500 f
  iio_flops/l_irq_11_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_11_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1765


  Startpoint: xirq_n_8 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_8_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_8 (in)                                                   0.0000    0.0000     1.2500 f
  xirq_n_8 (net)                                1       0.8964              0.0000     1.2500 f
  iio_flops/xirq_n_8 (cpu_isle_io_flops_0)                                  0.0000     1.2500 f
  iio_flops/xirq_n_8 (net)                              0.8964              0.0000     1.2500 f
  iio_flops/l_irq_8_reg/D (DFFASX1_RVT)                           0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_8_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1765


  Startpoint: xirq_n_19 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_19_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_19 (in)                                                  0.0000    0.0000     1.2500 f
  xirq_n_19 (net)                               1       1.1553              0.0000     1.2500 f
  iio_flops/xirq_n_19 (cpu_isle_io_flops_0)                                 0.0000     1.2500 f
  iio_flops/xirq_n_19 (net)                             1.1553              0.0000     1.2500 f
  iio_flops/l_irq_19_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_19_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1765


  Startpoint: xirq_n_12 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_12_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_12 (in)                                                  0.0000    0.0000     1.2500 f
  xirq_n_12 (net)                               1       1.2178              0.0000     1.2500 f
  iio_flops/xirq_n_12 (cpu_isle_io_flops_0)                                 0.0000     1.2500 f
  iio_flops/xirq_n_12 (net)                             1.2178              0.0000     1.2500 f
  iio_flops/l_irq_12_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_12_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1765


  Startpoint: xirq_n_13 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_13_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_13 (in)                                                  0.0000    0.0000     1.2500 f
  xirq_n_13 (net)                               1       1.2592              0.0000     1.2500 f
  iio_flops/xirq_n_13 (cpu_isle_io_flops_0)                                 0.0000     1.2500 f
  iio_flops/xirq_n_13 (net)                             1.2592              0.0000     1.2500 f
  iio_flops/l_irq_13_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_13_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1765


  Startpoint: xirq_n_6 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_6_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_6 (in)                                                   0.0000    0.0000     1.2500 f
  xirq_n_6 (net)                                1       1.3756              0.0000     1.2500 f
  iio_flops/xirq_n_6 (cpu_isle_io_flops_0)                                  0.0000     1.2500 f
  iio_flops/xirq_n_6 (net)                              1.3756              0.0000     1.2500 f
  iio_flops/l_irq_6_reg/D (DFFASX1_RVT)                           0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_6_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1765


  Startpoint: xirq_n_5 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_5_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_5 (in)                                                   0.0000    0.0000     1.2500 f
  xirq_n_5 (net)                                1       1.3819              0.0000     1.2500 f
  iio_flops/xirq_n_5 (cpu_isle_io_flops_0)                                  0.0000     1.2500 f
  iio_flops/xirq_n_5 (net)                              1.3819              0.0000     1.2500 f
  iio_flops/l_irq_5_reg/D (DFFASX1_RVT)                           0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_5_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1766


  Startpoint: xirq_n_15 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_15_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_15 (in)                                                  0.0000    0.0000     1.2500 f
  xirq_n_15 (net)                               1       1.4498              0.0000     1.2500 f
  iio_flops/xirq_n_15 (cpu_isle_io_flops_0)                                 0.0000     1.2500 f
  iio_flops/xirq_n_15 (net)                             1.4498              0.0000     1.2500 f
  iio_flops/l_irq_15_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_15_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1766


  Startpoint: xirq_n_10 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_10_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_10 (in)                                                  0.0000    0.0000     1.2500 f
  xirq_n_10 (net)                               1       1.6893              0.0000     1.2500 f
  iio_flops/xirq_n_10 (cpu_isle_io_flops_0)                                 0.0000     1.2500 f
  iio_flops/xirq_n_10 (net)                             1.6893              0.0000     1.2500 f
  iio_flops/l_irq_10_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_10_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1766


  Startpoint: xirq_n_14 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_14_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_14 (in)                                                  0.0000    0.0000     1.2500 f
  xirq_n_14 (net)                               1       1.7088              0.0000     1.2500 f
  iio_flops/xirq_n_14 (cpu_isle_io_flops_0)                                 0.0000     1.2500 f
  iio_flops/xirq_n_14 (net)                             1.7088              0.0000     1.2500 f
  iio_flops/l_irq_14_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_14_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1766


  Startpoint: xirq_n_7 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_7_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_7 (in)                                                   0.0000    0.0000     1.2500 f
  xirq_n_7 (net)                                1       1.7121              0.0000     1.2500 f
  iio_flops/xirq_n_7 (cpu_isle_io_flops_0)                                  0.0000     1.2500 f
  iio_flops/xirq_n_7 (net)                              1.7121              0.0000     1.2500 f
  iio_flops/l_irq_7_reg/D (DFFASX1_RVT)                           0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_7_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1766


  Startpoint: xirq_n_4 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_4_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_4 (in)                                                   0.0000    0.0000     1.2500 f
  xirq_n_4 (net)                                1       1.7457              0.0000     1.2500 f
  iio_flops/xirq_n_4 (cpu_isle_io_flops_0)                                  0.0000     1.2500 f
  iio_flops/xirq_n_4 (net)                              1.7457              0.0000     1.2500 f
  iio_flops/l_irq_4_reg/D (DFFASX1_RVT)                           0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_4_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1766


  Startpoint: xirq_n_9 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_9_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_9 (in)                                                   0.0000    0.0000     1.2500 f
  xirq_n_9 (net)                                1       1.8624              0.0000     1.2500 f
  iio_flops/xirq_n_9 (cpu_isle_io_flops_0)                                  0.0000     1.2500 f
  iio_flops/xirq_n_9 (net)                              1.8624              0.0000     1.2500 f
  iio_flops/l_irq_9_reg/D (DFFASX1_RVT)                           0.0001    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_9_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1766


  Startpoint: xirq_n_16 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_16_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_16 (in)                                                  0.0000    0.0000     1.2500 f
  xirq_n_16 (net)                               1       2.2399              0.0000     1.2500 f
  iio_flops/xirq_n_16 (cpu_isle_io_flops_0)                                 0.0000     1.2500 f
  iio_flops/xirq_n_16 (net)                             2.2399              0.0000     1.2500 f
  iio_flops/l_irq_16_reg/D (DFFASX1_RVT)                          0.0001    0.0001 *   1.2501 f
  data arrival time                                                                    1.2501

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_16_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                         0.0234     0.0734
  data required time                                                                   0.0734
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0734
  data arrival time                                                                   -1.2501
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1766


  Startpoint: xirq_n_17 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_17_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_17 (in)                                                  0.0000    0.0000     1.2500 f
  xirq_n_17 (net)                               1       2.4064              0.0000     1.2500 f
  iio_flops/xirq_n_17 (cpu_isle_io_flops_0)                                 0.0000     1.2500 f
  iio_flops/xirq_n_17 (net)                             2.4064              0.0000     1.2500 f
  iio_flops/l_irq_17_reg/D (DFFASX1_RVT)                          0.0001    0.0001 *   1.2501 f
  data arrival time                                                                    1.2501

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_17_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                         0.0234     0.0734
  data required time                                                                   0.0734
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0734
  data arrival time                                                                   -1.2501
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1766


  Startpoint: xirq_n_18 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_18_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_18 (in)                                                  0.0000    0.0000     1.2500 f
  xirq_n_18 (net)                               1       2.6863              0.0000     1.2500 f
  iio_flops/xirq_n_18 (cpu_isle_io_flops_0)                                 0.0000     1.2500 f
  iio_flops/xirq_n_18 (net)                             2.6863              0.0000     1.2500 f
  iio_flops/l_irq_18_reg/D (DFFASX1_RVT)                          0.0001    0.0001 *   1.2501 f
  data arrival time                                                                    1.2501

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_18_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                         0.0234     0.0734
  data required time                                                                   0.0734
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0734
  data arrival time                                                                   -1.2501
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1767


  Startpoint: ctrl_cpu_start
              (input port clocked by clk_in)
  Endpoint: iio_flops/i_start_synchro_r_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  ctrl_cpu_start (in)                                             0.0000    0.0000     1.2500 f
  ctrl_cpu_start (net)                          1       4.7119              0.0000     1.2500 f
  iio_flops/ctrl_cpu_start (cpu_isle_io_flops_0)                            0.0000     1.2500 f
  iio_flops/ctrl_cpu_start (net)                        4.7119              0.0000     1.2500 f
  iio_flops/i_start_synchro_r_reg/D (DFFARX1_RVT)                 0.0003    0.0002 *   1.2502 f
  data arrival time                                                                    1.2502

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/i_start_synchro_r_reg/CLK (DFFARX1_RVT)                         0.0000     0.0500 r
  library hold time                                                         0.0200     0.0700
  data required time                                                                   0.0700
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0700
  data arrival time                                                                   -1.2502
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1802


  Startpoint: ctrl_cpu_start
              (input port clocked by clk_in)
  Endpoint: iio_flops/i_start_synchro_r_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  ctrl_cpu_start (in)                                             0.0000    0.0000     1.2500 r
  ctrl_cpu_start (net)                          1       4.7275              0.0000     1.2500 r
  iio_flops/ctrl_cpu_start (cpu_isle_io_flops_0)                            0.0000     1.2500 r
  iio_flops/ctrl_cpu_start (net)                        4.7275              0.0000     1.2500 r
  iio_flops/i_start_synchro_r_reg/D (DFFARX1_RVT)                 0.0003    0.0002 *   1.2502 r
  data arrival time                                                                    1.2502

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/i_start_synchro_r_reg/CLK (DFFARX1_RVT)                         0.0000     0.0500 r
  library hold time                                                        -0.0082     0.0418
  data required time                                                                   0.0418
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0418
  data arrival time                                                                   -1.2502
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2084


  Startpoint: xirq_n_11 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_11_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_11 (in)                                                  0.0000    0.0000     1.2500 r
  xirq_n_11 (net)                               1       0.7885              0.0000     1.2500 r
  iio_flops/xirq_n_11 (cpu_isle_io_flops_0)                                 0.0000     1.2500 r
  iio_flops/xirq_n_11 (net)                             0.7885              0.0000     1.2500 r
  iio_flops/l_irq_11_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_11_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: xirq_n_8 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_8_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_8 (in)                                                   0.0000    0.0000     1.2500 r
  xirq_n_8 (net)                                1       0.9072              0.0000     1.2500 r
  iio_flops/xirq_n_8 (cpu_isle_io_flops_0)                                  0.0000     1.2500 r
  iio_flops/xirq_n_8 (net)                              0.9072              0.0000     1.2500 r
  iio_flops/l_irq_8_reg/D (DFFASX1_RVT)                           0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_8_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: xirq_n_19 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_19_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_19 (in)                                                  0.0000    0.0000     1.2500 r
  xirq_n_19 (net)                               1       1.1660              0.0000     1.2500 r
  iio_flops/xirq_n_19 (cpu_isle_io_flops_0)                                 0.0000     1.2500 r
  iio_flops/xirq_n_19 (net)                             1.1660              0.0000     1.2500 r
  iio_flops/l_irq_19_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_19_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: xirq_n_12 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_12_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_12 (in)                                                  0.0000    0.0000     1.2500 r
  xirq_n_12 (net)                               1       1.2285              0.0000     1.2500 r
  iio_flops/xirq_n_12 (cpu_isle_io_flops_0)                                 0.0000     1.2500 r
  iio_flops/xirq_n_12 (net)                             1.2285              0.0000     1.2500 r
  iio_flops/l_irq_12_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_12_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: xirq_n_13 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_13_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_13 (in)                                                  0.0000    0.0000     1.2500 r
  xirq_n_13 (net)                               1       1.2700              0.0000     1.2500 r
  iio_flops/xirq_n_13 (cpu_isle_io_flops_0)                                 0.0000     1.2500 r
  iio_flops/xirq_n_13 (net)                             1.2700              0.0000     1.2500 r
  iio_flops/l_irq_13_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_13_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: xirq_n_6 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_6_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_6 (in)                                                   0.0000    0.0000     1.2500 r
  xirq_n_6 (net)                                1       1.3864              0.0000     1.2500 r
  iio_flops/xirq_n_6 (cpu_isle_io_flops_0)                                  0.0000     1.2500 r
  iio_flops/xirq_n_6 (net)                              1.3864              0.0000     1.2500 r
  iio_flops/l_irq_6_reg/D (DFFASX1_RVT)                           0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_6_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: xirq_n_5 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_5_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_5 (in)                                                   0.0000    0.0000     1.2500 r
  xirq_n_5 (net)                                1       1.3926              0.0000     1.2500 r
  iio_flops/xirq_n_5 (cpu_isle_io_flops_0)                                  0.0000     1.2500 r
  iio_flops/xirq_n_5 (net)                              1.3926              0.0000     1.2500 r
  iio_flops/l_irq_5_reg/D (DFFASX1_RVT)                           0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_5_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: xirq_n_15 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_15_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_15 (in)                                                  0.0000    0.0000     1.2500 r
  xirq_n_15 (net)                               1       1.4605              0.0000     1.2500 r
  iio_flops/xirq_n_15 (cpu_isle_io_flops_0)                                 0.0000     1.2500 r
  iio_flops/xirq_n_15 (net)                             1.4605              0.0000     1.2500 r
  iio_flops/l_irq_15_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_15_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: xirq_n_10 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_10_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_10 (in)                                                  0.0000    0.0000     1.2500 r
  xirq_n_10 (net)                               1       1.7000              0.0000     1.2500 r
  iio_flops/xirq_n_10 (cpu_isle_io_flops_0)                                 0.0000     1.2500 r
  iio_flops/xirq_n_10 (net)                             1.7000              0.0000     1.2500 r
  iio_flops/l_irq_10_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_10_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: xirq_n_14 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_14_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_14 (in)                                                  0.0000    0.0000     1.2500 r
  xirq_n_14 (net)                               1       1.7196              0.0000     1.2500 r
  iio_flops/xirq_n_14 (cpu_isle_io_flops_0)                                 0.0000     1.2500 r
  iio_flops/xirq_n_14 (net)                             1.7196              0.0000     1.2500 r
  iio_flops/l_irq_14_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_14_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: xirq_n_7 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_7_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_7 (in)                                                   0.0000    0.0000     1.2500 r
  xirq_n_7 (net)                                1       1.7228              0.0000     1.2500 r
  iio_flops/xirq_n_7 (cpu_isle_io_flops_0)                                  0.0000     1.2500 r
  iio_flops/xirq_n_7 (net)                              1.7228              0.0000     1.2500 r
  iio_flops/l_irq_7_reg/D (DFFASX1_RVT)                           0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_7_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: xirq_n_4 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_4_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_4 (in)                                                   0.0000    0.0000     1.2500 r
  xirq_n_4 (net)                                1       1.7564              0.0000     1.2500 r
  iio_flops/xirq_n_4 (cpu_isle_io_flops_0)                                  0.0000     1.2500 r
  iio_flops/xirq_n_4 (net)                              1.7564              0.0000     1.2500 r
  iio_flops/l_irq_4_reg/D (DFFASX1_RVT)                           0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_4_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: iarc600/iquarc/iauxiliary/ixaux_regs/power_toggle_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: power_toggle
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/iauxiliary/ixaux_regs/power_toggle_reg/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/iauxiliary/ixaux_regs/power_toggle_reg/Q (DFFARX1_RVT)   0.0595   0.2197   0.2197 f
  iarc600/iquarc/iauxiliary/ixaux_regs/power_toggle (net)     2   5.7243    0.0000     0.2197 f
  iarc600/iquarc/iauxiliary/ixaux_regs/power_toggle (cpu_isle_xaux_regs_0)   0.0000    0.2197 f
  iarc600/iquarc/iauxiliary/power_toggle (net)          5.7243              0.0000     0.2197 f
  iarc600/iquarc/iauxiliary/power_toggle (cpu_isle_auxiliary_0)             0.0000     0.2197 f
  iarc600/iquarc/power_toggle (net)                     5.7243              0.0000     0.2197 f
  iarc600/iquarc/power_toggle (cpu_isle_quarc_0)                            0.0000     0.2197 f
  iarc600/power_toggle (net)                            5.7243              0.0000     0.2197 f
  iarc600/power_toggle (cpu_isle_arc600_0)                                  0.0000     0.2197 f
  power_toggle (net)                                    5.7243              0.0000     0.2197 f
  power_toggle (out)                                              0.0595    0.0003 *   0.2200 f
  data arrival time                                                                    0.2200

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -0.2200
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.4200


  Startpoint: iarc600/iquarc/iauxiliary/ixaux_regs/power_toggle_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: power_toggle
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/iauxiliary/ixaux_regs/power_toggle_reg/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/iauxiliary/ixaux_regs/power_toggle_reg/Q (DFFARX1_RVT)   0.0670   0.2331   0.2331 r
  iarc600/iquarc/iauxiliary/ixaux_regs/power_toggle (net)     2   5.7496    0.0000     0.2331 r
  iarc600/iquarc/iauxiliary/ixaux_regs/power_toggle (cpu_isle_xaux_regs_0)   0.0000    0.2331 r
  iarc600/iquarc/iauxiliary/power_toggle (net)          5.7496              0.0000     0.2331 r
  iarc600/iquarc/iauxiliary/power_toggle (cpu_isle_auxiliary_0)             0.0000     0.2331 r
  iarc600/iquarc/power_toggle (net)                     5.7496              0.0000     0.2331 r
  iarc600/iquarc/power_toggle (cpu_isle_quarc_0)                            0.0000     0.2331 r
  iarc600/power_toggle (net)                            5.7496              0.0000     0.2331 r
  iarc600/power_toggle (cpu_isle_arc600_0)                                  0.0000     0.2331 r
  power_toggle (net)                                    5.7496              0.0000     0.2331 r
  power_toggle (out)                                              0.0670    0.0003 *   0.2333 r
  data arrival time                                                                    0.2333

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -0.2333
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.4333


  Startpoint: iarc600/iquarc/iauxiliary/iaux_regs/U_flags/i_en_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: en (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/iauxiliary/iaux_regs/U_flags/i_en_r_reg/CLK (DFFASX2_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/iauxiliary/iaux_regs/U_flags/i_en_r_reg/QN (DFFASX2_RVT)   0.2742   0.4223   0.4223 f
  iarc600/iquarc/iauxiliary/iaux_regs/U_flags/en_r (net)    52  75.5587     0.0000     0.4223 f
  iarc600/iquarc/iauxiliary/iaux_regs/U_flags/en_r (cpu_isle_flags_0)       0.0000     0.4223 f
  iarc600/iquarc/iauxiliary/iaux_regs/en (net)         75.5587              0.0000     0.4223 f
  iarc600/iquarc/iauxiliary/iaux_regs/en (cpu_isle_aux_regs_0)              0.0000     0.4223 f
  iarc600/iquarc/iauxiliary/en (net)                   75.5587              0.0000     0.4223 f
  iarc600/iquarc/iauxiliary/en (cpu_isle_auxiliary_0)                       0.0000     0.4223 f
  iarc600/iquarc/en (net)                              75.5587              0.0000     0.4223 f
  iarc600/iquarc/en (cpu_isle_quarc_0)                                      0.0000     0.4223 f
  iarc600/en (net)                                     75.5587              0.0000     0.4223 f
  iarc600/en (cpu_isle_arc600_0)                                            0.0000     0.4223 f
  en (net)                                             75.5587              0.0000     0.4223 f
  en (out)                                                        0.2742    0.0102 *   0.4324 f
  data arrival time                                                                    0.4324

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -0.4324
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.6324


  Startpoint: iarc600/iquarc/iauxiliary/iaux_regs/U_flags/i_en_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: en (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/iauxiliary/iaux_regs/U_flags/i_en_r_reg/CLK (DFFASX2_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/iauxiliary/iaux_regs/U_flags/i_en_r_reg/QN (DFFASX2_RVT)   0.3568   0.4737   0.4737 r
  iarc600/iquarc/iauxiliary/iaux_regs/U_flags/en_r (net)    52  75.7329     0.0000     0.4737 r
  iarc600/iquarc/iauxiliary/iaux_regs/U_flags/en_r (cpu_isle_flags_0)       0.0000     0.4737 r
  iarc600/iquarc/iauxiliary/iaux_regs/en (net)         75.7329              0.0000     0.4737 r
  iarc600/iquarc/iauxiliary/iaux_regs/en (cpu_isle_aux_regs_0)              0.0000     0.4737 r
  iarc600/iquarc/iauxiliary/en (net)                   75.7329              0.0000     0.4737 r
  iarc600/iquarc/iauxiliary/en (cpu_isle_auxiliary_0)                       0.0000     0.4737 r
  iarc600/iquarc/en (net)                              75.7329              0.0000     0.4737 r
  iarc600/iquarc/en (cpu_isle_quarc_0)                                      0.0000     0.4737 r
  iarc600/en (net)                                     75.7329              0.0000     0.4737 r
  iarc600/en (cpu_isle_arc600_0)                                            0.0000     0.4737 r
  en (net)                                             75.7329              0.0000     0.4737 r
  en (out)                                                        0.3568    0.0102 *   0.4839 r
  data arrival time                                                                    0.4839

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -0.4839
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.6839


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[0]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[0] (fake_dccm)           0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[0] (net)         2       9.3043              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[0] (cpu_isle_dccm_ram_0)                     0.0000     1.5000 f
  iarc_ram/ldst_dout[0] (net)                           9.3043              0.0000     1.5000 f
  iarc_ram/ldst_dout[0] (cpu_isle_arc_ram_0)                                0.0000     1.5000 f
  i_ldst_dout[0] (net)                                  9.3043              0.0000     1.5000 f
  iarc600/ldst_dout[0] (cpu_isle_arc600_0)                                  0.0000     1.5000 f
  iarc600/ldst_dout[0] (net)                            9.3043              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[0] (cpu_isle_dmp_0)                                0.0000     1.5000 f
  iarc600/idmp/ldst_dout[0] (net)                       9.3043              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[0] (cpu_isle_dccm_control_0)         0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[0] (net)         9.3043              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U5/A (NBUFFX2_RVT)                   0.0011    0.0008 *   1.5008 f
  iarc600/idmp/idccm_control/U5/Y (NBUFFX2_RVT)                   0.0148    0.0263     1.5271 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[0] (net)     1   0.1471         0.0000     1.5271 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[0] (cpu_isle_dccm_control_0)    0.0000     1.5271 f
  iarc600/idmp/ldst_dmi_rdata[0] (net)                  0.1471              0.0000     1.5271 f
  iarc600/idmp/ldst_dmi_rdata[0] (cpu_isle_dmp_0)                           0.0000     1.5271 f
  iarc600/ldst_dmi_rdata[0] (net)                       0.1471              0.0000     1.5271 f
  iarc600/ldst_dmi_rdata[0] (cpu_isle_arc600_0)                             0.0000     1.5271 f
  ldst_dmi_rdata[0] (net)                               0.1471              0.0000     1.5271 f
  ldst_dmi_rdata[0] (out)                                         0.0148    0.0000 *   1.5271 f
  data arrival time                                                                    1.5271

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5271
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7271


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[3]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[3] (fake_dccm)           0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[3] (net)         2       9.1644              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[3] (cpu_isle_dccm_ram_0)                     0.0000     1.5000 f
  iarc_ram/ldst_dout[3] (net)                           9.1644              0.0000     1.5000 f
  iarc_ram/ldst_dout[3] (cpu_isle_arc_ram_0)                                0.0000     1.5000 f
  i_ldst_dout[3] (net)                                  9.1644              0.0000     1.5000 f
  iarc600/ldst_dout[3] (cpu_isle_arc600_0)                                  0.0000     1.5000 f
  iarc600/ldst_dout[3] (net)                            9.1644              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[3] (cpu_isle_dmp_0)                                0.0000     1.5000 f
  iarc600/idmp/ldst_dout[3] (net)                       9.1644              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[3] (cpu_isle_dccm_control_0)         0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[3] (net)         9.1644              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U8/A (NBUFFX2_RVT)                   0.0011    0.0008 *   1.5008 f
  iarc600/idmp/idccm_control/U8/Y (NBUFFX2_RVT)                   0.0149    0.0263     1.5271 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[3] (net)     1   0.1603         0.0000     1.5271 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[3] (cpu_isle_dccm_control_0)    0.0000     1.5271 f
  iarc600/idmp/ldst_dmi_rdata[3] (net)                  0.1603              0.0000     1.5271 f
  iarc600/idmp/ldst_dmi_rdata[3] (cpu_isle_dmp_0)                           0.0000     1.5271 f
  iarc600/ldst_dmi_rdata[3] (net)                       0.1603              0.0000     1.5271 f
  iarc600/ldst_dmi_rdata[3] (cpu_isle_arc600_0)                             0.0000     1.5271 f
  ldst_dmi_rdata[3] (net)                               0.1603              0.0000     1.5271 f
  ldst_dmi_rdata[3] (out)                                         0.0149    0.0000 *   1.5271 f
  data arrival time                                                                    1.5271

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5271
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7271


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[16]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[16] (fake_dccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[16] (net)        3      10.9318              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[16] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 f
  iarc_ram/ldst_dout[16] (net)                         10.9318              0.0000     1.5000 f
  iarc_ram/ldst_dout[16] (cpu_isle_arc_ram_0)                               0.0000     1.5000 f
  i_ldst_dout[16] (net)                                10.9318              0.0000     1.5000 f
  iarc600/ldst_dout[16] (cpu_isle_arc600_0)                                 0.0000     1.5000 f
  iarc600/ldst_dout[16] (net)                          10.9318              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[16] (cpu_isle_dmp_0)                               0.0000     1.5000 f
  iarc600/idmp/ldst_dout[16] (net)                     10.9318              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[16] (cpu_isle_dccm_control_0)        0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[16] (net)       10.9318              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U21/A (NBUFFX2_RVT)                  0.0014    0.0010 *   1.5010 f
  iarc600/idmp/idccm_control/U21/Y (NBUFFX2_RVT)                  0.0147    0.0262     1.5272 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[16] (net)     1   0.0980        0.0000     1.5272 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[16] (cpu_isle_dccm_control_0)   0.0000     1.5272 f
  iarc600/idmp/ldst_dmi_rdata[16] (net)                 0.0980              0.0000     1.5272 f
  iarc600/idmp/ldst_dmi_rdata[16] (cpu_isle_dmp_0)                          0.0000     1.5272 f
  iarc600/ldst_dmi_rdata[16] (net)                      0.0980              0.0000     1.5272 f
  iarc600/ldst_dmi_rdata[16] (cpu_isle_arc600_0)                            0.0000     1.5272 f
  ldst_dmi_rdata[16] (net)                              0.0980              0.0000     1.5272 f
  ldst_dmi_rdata[16] (out)                                        0.0147    0.0000 *   1.5272 f
  data arrival time                                                                    1.5272

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5272
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7272


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[1]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[1] (fake_dccm)           0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[1] (net)         2       9.2678              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[1] (cpu_isle_dccm_ram_0)                     0.0000     1.5000 f
  iarc_ram/ldst_dout[1] (net)                           9.2678              0.0000     1.5000 f
  iarc_ram/ldst_dout[1] (cpu_isle_arc_ram_0)                                0.0000     1.5000 f
  i_ldst_dout[1] (net)                                  9.2678              0.0000     1.5000 f
  iarc600/ldst_dout[1] (cpu_isle_arc600_0)                                  0.0000     1.5000 f
  iarc600/ldst_dout[1] (net)                            9.2678              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[1] (cpu_isle_dmp_0)                                0.0000     1.5000 f
  iarc600/idmp/ldst_dout[1] (net)                       9.2678              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[1] (cpu_isle_dccm_control_0)         0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[1] (net)         9.2678              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U6/A (NBUFFX2_RVT)                   0.0011    0.0008 *   1.5008 f
  iarc600/idmp/idccm_control/U6/Y (NBUFFX2_RVT)                   0.0152    0.0268     1.5276 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[1] (net)     1   0.2772         0.0000     1.5276 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[1] (cpu_isle_dccm_control_0)    0.0000     1.5276 f
  iarc600/idmp/ldst_dmi_rdata[1] (net)                  0.2772              0.0000     1.5276 f
  iarc600/idmp/ldst_dmi_rdata[1] (cpu_isle_dmp_0)                           0.0000     1.5276 f
  iarc600/ldst_dmi_rdata[1] (net)                       0.2772              0.0000     1.5276 f
  iarc600/ldst_dmi_rdata[1] (cpu_isle_arc600_0)                             0.0000     1.5276 f
  ldst_dmi_rdata[1] (net)                               0.2772              0.0000     1.5276 f
  ldst_dmi_rdata[1] (out)                                         0.0152    0.0000 *   1.5276 f
  data arrival time                                                                    1.5276

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5276
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7276


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[29]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[29] (fake_dccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[29] (net)        4      11.7944              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[29] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 f
  iarc_ram/ldst_dout[29] (net)                         11.7944              0.0000     1.5000 f
  iarc_ram/ldst_dout[29] (cpu_isle_arc_ram_0)                               0.0000     1.5000 f
  i_ldst_dout[29] (net)                                11.7944              0.0000     1.5000 f
  iarc600/ldst_dout[29] (cpu_isle_arc600_0)                                 0.0000     1.5000 f
  iarc600/ldst_dout[29] (net)                          11.7944              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[29] (cpu_isle_dmp_0)                               0.0000     1.5000 f
  iarc600/idmp/ldst_dout[29] (net)                     11.7944              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[29] (cpu_isle_dccm_control_0)        0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[29] (net)       11.7944              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U34/A (NBUFFX2_RVT)                  0.0016    0.0011 *   1.5011 f
  iarc600/idmp/idccm_control/U34/Y (NBUFFX2_RVT)                  0.0149    0.0265     1.5276 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[29] (net)     1   0.1412        0.0000     1.5276 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[29] (cpu_isle_dccm_control_0)   0.0000     1.5276 f
  iarc600/idmp/ldst_dmi_rdata[29] (net)                 0.1412              0.0000     1.5276 f
  iarc600/idmp/ldst_dmi_rdata[29] (cpu_isle_dmp_0)                          0.0000     1.5276 f
  iarc600/ldst_dmi_rdata[29] (net)                      0.1412              0.0000     1.5276 f
  iarc600/ldst_dmi_rdata[29] (cpu_isle_arc600_0)                            0.0000     1.5276 f
  ldst_dmi_rdata[29] (net)                              0.1412              0.0000     1.5276 f
  ldst_dmi_rdata[29] (out)                                        0.0149    0.0000 *   1.5276 f
  data arrival time                                                                    1.5276

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5276
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7276


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[5]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[5] (fake_dccm)           0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[5] (net)         2       9.3120              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[5] (cpu_isle_dccm_ram_0)                     0.0000     1.5000 f
  iarc_ram/ldst_dout[5] (net)                           9.3120              0.0000     1.5000 f
  iarc_ram/ldst_dout[5] (cpu_isle_arc_ram_0)                                0.0000     1.5000 f
  i_ldst_dout[5] (net)                                  9.3120              0.0000     1.5000 f
  iarc600/ldst_dout[5] (cpu_isle_arc600_0)                                  0.0000     1.5000 f
  iarc600/ldst_dout[5] (net)                            9.3120              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[5] (cpu_isle_dmp_0)                                0.0000     1.5000 f
  iarc600/idmp/ldst_dout[5] (net)                       9.3120              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[5] (cpu_isle_dccm_control_0)         0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[5] (net)         9.3120              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U10/A (NBUFFX2_RVT)                  0.0011    0.0008 *   1.5008 f
  iarc600/idmp/idccm_control/U10/Y (NBUFFX2_RVT)                  0.0152    0.0268     1.5276 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[5] (net)     1   0.2687         0.0000     1.5276 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[5] (cpu_isle_dccm_control_0)    0.0000     1.5276 f
  iarc600/idmp/ldst_dmi_rdata[5] (net)                  0.2687              0.0000     1.5276 f
  iarc600/idmp/ldst_dmi_rdata[5] (cpu_isle_dmp_0)                           0.0000     1.5276 f
  iarc600/ldst_dmi_rdata[5] (net)                       0.2687              0.0000     1.5276 f
  iarc600/ldst_dmi_rdata[5] (cpu_isle_arc600_0)                             0.0000     1.5276 f
  ldst_dmi_rdata[5] (net)                               0.2687              0.0000     1.5276 f
  ldst_dmi_rdata[5] (out)                                         0.0152    0.0000 *   1.5276 f
  data arrival time                                                                    1.5276

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5276
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7276


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[20]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[20] (fake_dccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[20] (net)        3      11.0188              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[20] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 f
  iarc_ram/ldst_dout[20] (net)                         11.0188              0.0000     1.5000 f
  iarc_ram/ldst_dout[20] (cpu_isle_arc_ram_0)                               0.0000     1.5000 f
  i_ldst_dout[20] (net)                                11.0188              0.0000     1.5000 f
  iarc600/ldst_dout[20] (cpu_isle_arc600_0)                                 0.0000     1.5000 f
  iarc600/ldst_dout[20] (net)                          11.0188              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[20] (cpu_isle_dmp_0)                               0.0000     1.5000 f
  iarc600/idmp/ldst_dout[20] (net)                     11.0188              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[20] (cpu_isle_dccm_control_0)        0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[20] (net)       11.0188              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U25/A (NBUFFX2_RVT)                  0.0014    0.0010 *   1.5010 f
  iarc600/idmp/idccm_control/U25/Y (NBUFFX2_RVT)                  0.0150    0.0267     1.5277 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[20] (net)     1   0.1914        0.0000     1.5277 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[20] (cpu_isle_dccm_control_0)   0.0000     1.5277 f
  iarc600/idmp/ldst_dmi_rdata[20] (net)                 0.1914              0.0000     1.5277 f
  iarc600/idmp/ldst_dmi_rdata[20] (cpu_isle_dmp_0)                          0.0000     1.5277 f
  iarc600/ldst_dmi_rdata[20] (net)                      0.1914              0.0000     1.5277 f
  iarc600/ldst_dmi_rdata[20] (cpu_isle_arc600_0)                            0.0000     1.5277 f
  ldst_dmi_rdata[20] (net)                              0.1914              0.0000     1.5277 f
  ldst_dmi_rdata[20] (out)                                        0.0150    0.0000 *   1.5277 f
  data arrival time                                                                    1.5277

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5277
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7277


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[2]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[2] (fake_dccm)           0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[2] (net)         2       9.2428              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[2] (cpu_isle_dccm_ram_0)                     0.0000     1.5000 f
  iarc_ram/ldst_dout[2] (net)                           9.2428              0.0000     1.5000 f
  iarc_ram/ldst_dout[2] (cpu_isle_arc_ram_0)                                0.0000     1.5000 f
  i_ldst_dout[2] (net)                                  9.2428              0.0000     1.5000 f
  iarc600/ldst_dout[2] (cpu_isle_arc600_0)                                  0.0000     1.5000 f
  iarc600/ldst_dout[2] (net)                            9.2428              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[2] (cpu_isle_dmp_0)                                0.0000     1.5000 f
  iarc600/idmp/ldst_dout[2] (net)                       9.2428              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[2] (cpu_isle_dccm_control_0)         0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[2] (net)         9.2428              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U7/A (NBUFFX2_RVT)                   0.0011    0.0008 *   1.5008 f
  iarc600/idmp/idccm_control/U7/Y (NBUFFX2_RVT)                   0.0154    0.0270     1.5278 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[2] (net)     1   0.3235         0.0000     1.5278 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[2] (cpu_isle_dccm_control_0)    0.0000     1.5278 f
  iarc600/idmp/ldst_dmi_rdata[2] (net)                  0.3235              0.0000     1.5278 f
  iarc600/idmp/ldst_dmi_rdata[2] (cpu_isle_dmp_0)                           0.0000     1.5278 f
  iarc600/ldst_dmi_rdata[2] (net)                       0.3235              0.0000     1.5278 f
  iarc600/ldst_dmi_rdata[2] (cpu_isle_arc600_0)                             0.0000     1.5278 f
  ldst_dmi_rdata[2] (net)                               0.3235              0.0000     1.5278 f
  ldst_dmi_rdata[2] (out)                                         0.0154    0.0000 *   1.5278 f
  data arrival time                                                                    1.5278

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5278
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7278


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[26]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[26] (fake_dccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[26] (net)        4      12.1361              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[26] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 f
  iarc_ram/ldst_dout[26] (net)                         12.1361              0.0000     1.5000 f
  iarc_ram/ldst_dout[26] (cpu_isle_arc_ram_0)                               0.0000     1.5000 f
  i_ldst_dout[26] (net)                                12.1361              0.0000     1.5000 f
  iarc600/ldst_dout[26] (cpu_isle_arc600_0)                                 0.0000     1.5000 f
  iarc600/ldst_dout[26] (net)                          12.1361              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[26] (cpu_isle_dmp_0)                               0.0000     1.5000 f
  iarc600/idmp/ldst_dout[26] (net)                     12.1361              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[26] (cpu_isle_dccm_control_0)        0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[26] (net)       12.1361              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U31/A (NBUFFX2_RVT)                  0.0016    0.0011 *   1.5011 f
  iarc600/idmp/idccm_control/U31/Y (NBUFFX2_RVT)                  0.0150    0.0268     1.5279 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[26] (net)     1   0.2011        0.0000     1.5279 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[26] (cpu_isle_dccm_control_0)   0.0000     1.5279 f
  iarc600/idmp/ldst_dmi_rdata[26] (net)                 0.2011              0.0000     1.5279 f
  iarc600/idmp/ldst_dmi_rdata[26] (cpu_isle_dmp_0)                          0.0000     1.5279 f
  iarc600/ldst_dmi_rdata[26] (net)                      0.2011              0.0000     1.5279 f
  iarc600/ldst_dmi_rdata[26] (cpu_isle_arc600_0)                            0.0000     1.5279 f
  ldst_dmi_rdata[26] (net)                              0.2011              0.0000     1.5279 f
  ldst_dmi_rdata[26] (out)                                        0.0150    0.0000 *   1.5279 f
  data arrival time                                                                    1.5279

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5279
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7279


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[22]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[22] (fake_dccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[22] (net)        3      11.0270              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[22] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 f
  iarc_ram/ldst_dout[22] (net)                         11.0270              0.0000     1.5000 f
  iarc_ram/ldst_dout[22] (cpu_isle_arc_ram_0)                               0.0000     1.5000 f
  i_ldst_dout[22] (net)                                11.0270              0.0000     1.5000 f
  iarc600/ldst_dout[22] (cpu_isle_arc600_0)                                 0.0000     1.5000 f
  iarc600/ldst_dout[22] (net)                          11.0270              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[22] (cpu_isle_dmp_0)                               0.0000     1.5000 f
  iarc600/idmp/ldst_dout[22] (net)                     11.0270              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[22] (cpu_isle_dccm_control_0)        0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[22] (net)       11.0270              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U27/A (NBUFFX2_RVT)                  0.0014    0.0010 *   1.5010 f
  iarc600/idmp/idccm_control/U27/Y (NBUFFX2_RVT)                  0.0154    0.0271     1.5281 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[22] (net)     1   0.3073        0.0000     1.5281 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[22] (cpu_isle_dccm_control_0)   0.0000     1.5281 f
  iarc600/idmp/ldst_dmi_rdata[22] (net)                 0.3073              0.0000     1.5281 f
  iarc600/idmp/ldst_dmi_rdata[22] (cpu_isle_dmp_0)                          0.0000     1.5281 f
  iarc600/ldst_dmi_rdata[22] (net)                      0.3073              0.0000     1.5281 f
  iarc600/ldst_dmi_rdata[22] (cpu_isle_arc600_0)                            0.0000     1.5281 f
  ldst_dmi_rdata[22] (net)                              0.3073              0.0000     1.5281 f
  ldst_dmi_rdata[22] (out)                                        0.0154    0.0000 *   1.5281 f
  data arrival time                                                                    1.5281

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5281
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7281


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[18]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[18] (fake_dccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[18] (net)        3      11.2629              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[18] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 f
  iarc_ram/ldst_dout[18] (net)                         11.2629              0.0000     1.5000 f
  iarc_ram/ldst_dout[18] (cpu_isle_arc_ram_0)                               0.0000     1.5000 f
  i_ldst_dout[18] (net)                                11.2629              0.0000     1.5000 f
  iarc600/ldst_dout[18] (cpu_isle_arc600_0)                                 0.0000     1.5000 f
  iarc600/ldst_dout[18] (net)                          11.2629              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[18] (cpu_isle_dmp_0)                               0.0000     1.5000 f
  iarc600/idmp/ldst_dout[18] (net)                     11.2629              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[18] (cpu_isle_dccm_control_0)        0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[18] (net)       11.2629              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U23/A (NBUFFX2_RVT)                  0.0014    0.0010 *   1.5010 f
  iarc600/idmp/idccm_control/U23/Y (NBUFFX2_RVT)                  0.0154    0.0272     1.5282 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[18] (net)     1   0.3263        0.0000     1.5282 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[18] (cpu_isle_dccm_control_0)   0.0000     1.5282 f
  iarc600/idmp/ldst_dmi_rdata[18] (net)                 0.3263              0.0000     1.5282 f
  iarc600/idmp/ldst_dmi_rdata[18] (cpu_isle_dmp_0)                          0.0000     1.5282 f
  iarc600/ldst_dmi_rdata[18] (net)                      0.3263              0.0000     1.5282 f
  iarc600/ldst_dmi_rdata[18] (cpu_isle_arc600_0)                            0.0000     1.5282 f
  ldst_dmi_rdata[18] (net)                              0.3263              0.0000     1.5282 f
  ldst_dmi_rdata[18] (out)                                        0.0154    0.0000 *   1.5282 f
  data arrival time                                                                    1.5282

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5282
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7282


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[4]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[4] (fake_dccm)           0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[4] (net)         2       9.1269              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[4] (cpu_isle_dccm_ram_0)                     0.0000     1.5000 f
  iarc_ram/ldst_dout[4] (net)                           9.1269              0.0000     1.5000 f
  iarc_ram/ldst_dout[4] (cpu_isle_arc_ram_0)                                0.0000     1.5000 f
  i_ldst_dout[4] (net)                                  9.1269              0.0000     1.5000 f
  iarc600/ldst_dout[4] (cpu_isle_arc600_0)                                  0.0000     1.5000 f
  iarc600/ldst_dout[4] (net)                            9.1269              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[4] (cpu_isle_dmp_0)                                0.0000     1.5000 f
  iarc600/idmp/ldst_dout[4] (net)                       9.1269              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[4] (cpu_isle_dccm_control_0)         0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[4] (net)         9.1269              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U9/A (NBUFFX2_RVT)                   0.0011    0.0008 *   1.5008 f
  iarc600/idmp/idccm_control/U9/Y (NBUFFX2_RVT)                   0.0158    0.0276     1.5284 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[4] (net)     1   0.4633         0.0000     1.5284 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[4] (cpu_isle_dccm_control_0)    0.0000     1.5284 f
  iarc600/idmp/ldst_dmi_rdata[4] (net)                  0.4633              0.0000     1.5284 f
  iarc600/idmp/ldst_dmi_rdata[4] (cpu_isle_dmp_0)                           0.0000     1.5284 f
  iarc600/ldst_dmi_rdata[4] (net)                       0.4633              0.0000     1.5284 f
  iarc600/ldst_dmi_rdata[4] (cpu_isle_arc600_0)                             0.0000     1.5284 f
  ldst_dmi_rdata[4] (net)                               0.4633              0.0000     1.5284 f
  ldst_dmi_rdata[4] (out)                                         0.0158    0.0000 *   1.5284 f
  data arrival time                                                                    1.5284

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5284
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7284


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[17]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[17] (fake_dccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[17] (net)        3      10.7583              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[17] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 f
  iarc_ram/ldst_dout[17] (net)                         10.7583              0.0000     1.5000 f
  iarc_ram/ldst_dout[17] (cpu_isle_arc_ram_0)                               0.0000     1.5000 f
  i_ldst_dout[17] (net)                                10.7583              0.0000     1.5000 f
  iarc600/ldst_dout[17] (cpu_isle_arc600_0)                                 0.0000     1.5000 f
  iarc600/ldst_dout[17] (net)                          10.7583              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[17] (cpu_isle_dmp_0)                               0.0000     1.5000 f
  iarc600/idmp/ldst_dout[17] (net)                     10.7583              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[17] (cpu_isle_dccm_control_0)        0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[17] (net)       10.7583              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U22/A (NBUFFX2_RVT)                  0.0013    0.0010 *   1.5010 f
  iarc600/idmp/idccm_control/U22/Y (NBUFFX2_RVT)                  0.0156    0.0275     1.5285 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[17] (net)     1   0.4010        0.0000     1.5285 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[17] (cpu_isle_dccm_control_0)   0.0000     1.5285 f
  iarc600/idmp/ldst_dmi_rdata[17] (net)                 0.4010              0.0000     1.5285 f
  iarc600/idmp/ldst_dmi_rdata[17] (cpu_isle_dmp_0)                          0.0000     1.5285 f
  iarc600/ldst_dmi_rdata[17] (net)                      0.4010              0.0000     1.5285 f
  iarc600/ldst_dmi_rdata[17] (cpu_isle_arc600_0)                            0.0000     1.5285 f
  ldst_dmi_rdata[17] (net)                              0.4010              0.0000     1.5285 f
  ldst_dmi_rdata[17] (out)                                        0.0156    0.0000 *   1.5285 f
  data arrival time                                                                    1.5285

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5285
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7285


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[30]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[30] (fake_dccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[30] (net)        4      11.6547              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[30] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 f
  iarc_ram/ldst_dout[30] (net)                         11.6547              0.0000     1.5000 f
  iarc_ram/ldst_dout[30] (cpu_isle_arc_ram_0)                               0.0000     1.5000 f
  i_ldst_dout[30] (net)                                11.6547              0.0000     1.5000 f
  iarc600/ldst_dout[30] (cpu_isle_arc600_0)                                 0.0000     1.5000 f
  iarc600/ldst_dout[30] (net)                          11.6547              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[30] (cpu_isle_dmp_0)                               0.0000     1.5000 f
  iarc600/idmp/ldst_dout[30] (net)                     11.6547              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[30] (cpu_isle_dccm_control_0)        0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[30] (net)       11.6547              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U35/A (NBUFFX2_RVT)                  0.0015    0.0011 *   1.5011 f
  iarc600/idmp/idccm_control/U35/Y (NBUFFX2_RVT)                  0.0157    0.0276     1.5287 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[30] (net)     1   0.4125        0.0000     1.5287 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[30] (cpu_isle_dccm_control_0)   0.0000     1.5287 f
  iarc600/idmp/ldst_dmi_rdata[30] (net)                 0.4125              0.0000     1.5287 f
  iarc600/idmp/ldst_dmi_rdata[30] (cpu_isle_dmp_0)                          0.0000     1.5287 f
  iarc600/ldst_dmi_rdata[30] (net)                      0.4125              0.0000     1.5287 f
  iarc600/ldst_dmi_rdata[30] (cpu_isle_arc600_0)                            0.0000     1.5287 f
  ldst_dmi_rdata[30] (net)                              0.4125              0.0000     1.5287 f
  ldst_dmi_rdata[30] (out)                                        0.0157    0.0000 *   1.5287 f
  data arrival time                                                                    1.5287

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5287
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7287


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[6]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[6] (fake_dccm)           0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[6] (net)         2       9.1798              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[6] (cpu_isle_dccm_ram_0)                     0.0000     1.5000 f
  iarc_ram/ldst_dout[6] (net)                           9.1798              0.0000     1.5000 f
  iarc_ram/ldst_dout[6] (cpu_isle_arc_ram_0)                                0.0000     1.5000 f
  i_ldst_dout[6] (net)                                  9.1798              0.0000     1.5000 f
  iarc600/ldst_dout[6] (cpu_isle_arc600_0)                                  0.0000     1.5000 f
  iarc600/ldst_dout[6] (net)                            9.1798              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[6] (cpu_isle_dmp_0)                                0.0000     1.5000 f
  iarc600/idmp/ldst_dout[6] (net)                       9.1798              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[6] (cpu_isle_dccm_control_0)         0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[6] (net)         9.1798              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U11/A (NBUFFX2_RVT)                  0.0012    0.0008 *   1.5008 f
  iarc600/idmp/idccm_control/U11/Y (NBUFFX2_RVT)                  0.0161    0.0279     1.5288 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[6] (net)     1   0.5385         0.0000     1.5288 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[6] (cpu_isle_dccm_control_0)    0.0000     1.5288 f
  iarc600/idmp/ldst_dmi_rdata[6] (net)                  0.5385              0.0000     1.5288 f
  iarc600/idmp/ldst_dmi_rdata[6] (cpu_isle_dmp_0)                           0.0000     1.5288 f
  iarc600/ldst_dmi_rdata[6] (net)                       0.5385              0.0000     1.5288 f
  iarc600/ldst_dmi_rdata[6] (cpu_isle_arc600_0)                             0.0000     1.5288 f
  ldst_dmi_rdata[6] (net)                               0.5385              0.0000     1.5288 f
  ldst_dmi_rdata[6] (out)                                         0.0161    0.0000 *   1.5288 f
  data arrival time                                                                    1.5288

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5288
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7288


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[0]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[0] (fake_dccm)           0.0000    1.5000     1.5000 r    d u 
  iarc_ram/idccm_ram/ldst_dout[0] (net)         2       9.3274              0.0000     1.5000 r
  iarc_ram/idccm_ram/ldst_dout[0] (cpu_isle_dccm_ram_0)                     0.0000     1.5000 r
  iarc_ram/ldst_dout[0] (net)                           9.3274              0.0000     1.5000 r
  iarc_ram/ldst_dout[0] (cpu_isle_arc_ram_0)                                0.0000     1.5000 r
  i_ldst_dout[0] (net)                                  9.3274              0.0000     1.5000 r
  iarc600/ldst_dout[0] (cpu_isle_arc600_0)                                  0.0000     1.5000 r
  iarc600/ldst_dout[0] (net)                            9.3274              0.0000     1.5000 r
  iarc600/idmp/ldst_dout[0] (cpu_isle_dmp_0)                                0.0000     1.5000 r
  iarc600/idmp/ldst_dout[0] (net)                       9.3274              0.0000     1.5000 r
  iarc600/idmp/idccm_control/ldst_dout[0] (cpu_isle_dccm_control_0)         0.0000     1.5000 r
  iarc600/idmp/idccm_control/ldst_dout[0] (net)         9.3274              0.0000     1.5000 r
  iarc600/idmp/idccm_control/U5/A (NBUFFX2_RVT)                   0.0011    0.0008 *   1.5008 r
  iarc600/idmp/idccm_control/U5/Y (NBUFFX2_RVT)                   0.0160    0.0281     1.5289 r
  iarc600/idmp/idccm_control/ldst_dmi_rdata[0] (net)     1   0.1471         0.0000     1.5289 r
  iarc600/idmp/idccm_control/ldst_dmi_rdata[0] (cpu_isle_dccm_control_0)    0.0000     1.5289 r
  iarc600/idmp/ldst_dmi_rdata[0] (net)                  0.1471              0.0000     1.5289 r
  iarc600/idmp/ldst_dmi_rdata[0] (cpu_isle_dmp_0)                           0.0000     1.5289 r
  iarc600/ldst_dmi_rdata[0] (net)                       0.1471              0.0000     1.5289 r
  iarc600/ldst_dmi_rdata[0] (cpu_isle_arc600_0)                             0.0000     1.5289 r
  ldst_dmi_rdata[0] (net)                               0.1471              0.0000     1.5289 r
  ldst_dmi_rdata[0] (out)                                         0.0160    0.0000 *   1.5289 r
  data arrival time                                                                    1.5289

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5289
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7289


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[19]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[19] (fake_dccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[19] (net)        3      10.5764              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[19] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 f
  iarc_ram/ldst_dout[19] (net)                         10.5764              0.0000     1.5000 f
  iarc_ram/ldst_dout[19] (cpu_isle_arc_ram_0)                               0.0000     1.5000 f
  i_ldst_dout[19] (net)                                10.5764              0.0000     1.5000 f
  iarc600/ldst_dout[19] (cpu_isle_arc600_0)                                 0.0000     1.5000 f
  iarc600/ldst_dout[19] (net)                          10.5764              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[19] (cpu_isle_dmp_0)                               0.0000     1.5000 f
  iarc600/idmp/ldst_dout[19] (net)                     10.5764              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[19] (cpu_isle_dccm_control_0)        0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[19] (net)       10.5764              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U24/A (NBUFFX2_RVT)                  0.0013    0.0009 *   1.5009 f
  iarc600/idmp/idccm_control/U24/Y (NBUFFX2_RVT)                  0.0161    0.0280     1.5289 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[19] (net)     1   0.5328        0.0000     1.5289 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[19] (cpu_isle_dccm_control_0)   0.0000     1.5289 f
  iarc600/idmp/ldst_dmi_rdata[19] (net)                 0.5328              0.0000     1.5289 f
  iarc600/idmp/ldst_dmi_rdata[19] (cpu_isle_dmp_0)                          0.0000     1.5289 f
  iarc600/ldst_dmi_rdata[19] (net)                      0.5328              0.0000     1.5289 f
  iarc600/ldst_dmi_rdata[19] (cpu_isle_arc600_0)                            0.0000     1.5289 f
  ldst_dmi_rdata[19] (net)                              0.5328              0.0000     1.5289 f
  ldst_dmi_rdata[19] (out)                                        0.0161    0.0000 *   1.5289 f
  data arrival time                                                                    1.5289

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5289
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7289


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[3]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[3] (fake_dccm)           0.0000    1.5000     1.5000 r    d u 
  iarc_ram/idccm_ram/ldst_dout[3] (net)         2       9.1874              0.0000     1.5000 r
  iarc_ram/idccm_ram/ldst_dout[3] (cpu_isle_dccm_ram_0)                     0.0000     1.5000 r
  iarc_ram/ldst_dout[3] (net)                           9.1874              0.0000     1.5000 r
  iarc_ram/ldst_dout[3] (cpu_isle_arc_ram_0)                                0.0000     1.5000 r
  i_ldst_dout[3] (net)                                  9.1874              0.0000     1.5000 r
  iarc600/ldst_dout[3] (cpu_isle_arc600_0)                                  0.0000     1.5000 r
  iarc600/ldst_dout[3] (net)                            9.1874              0.0000     1.5000 r
  iarc600/idmp/ldst_dout[3] (cpu_isle_dmp_0)                                0.0000     1.5000 r
  iarc600/idmp/ldst_dout[3] (net)                       9.1874              0.0000     1.5000 r
  iarc600/idmp/idccm_control/ldst_dout[3] (cpu_isle_dccm_control_0)         0.0000     1.5000 r
  iarc600/idmp/idccm_control/ldst_dout[3] (net)         9.1874              0.0000     1.5000 r
  iarc600/idmp/idccm_control/U8/A (NBUFFX2_RVT)                   0.0011    0.0008 *   1.5008 r
  iarc600/idmp/idccm_control/U8/Y (NBUFFX2_RVT)                   0.0161    0.0282     1.5290 r
  iarc600/idmp/idccm_control/ldst_dmi_rdata[3] (net)     1   0.1603         0.0000     1.5290 r
  iarc600/idmp/idccm_control/ldst_dmi_rdata[3] (cpu_isle_dccm_control_0)    0.0000     1.5290 r
  iarc600/idmp/ldst_dmi_rdata[3] (net)                  0.1603              0.0000     1.5290 r
  iarc600/idmp/ldst_dmi_rdata[3] (cpu_isle_dmp_0)                           0.0000     1.5290 r
  iarc600/ldst_dmi_rdata[3] (net)                       0.1603              0.0000     1.5290 r
  iarc600/ldst_dmi_rdata[3] (cpu_isle_arc600_0)                             0.0000     1.5290 r
  ldst_dmi_rdata[3] (net)                               0.1603              0.0000     1.5290 r
  ldst_dmi_rdata[3] (out)                                         0.0161    0.0000 *   1.5290 r
  data arrival time                                                                    1.5290

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5290
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7290


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[21]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[21] (fake_dccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[21] (net)        3      10.6489              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[21] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 f
  iarc_ram/ldst_dout[21] (net)                         10.6489              0.0000     1.5000 f
  iarc_ram/ldst_dout[21] (cpu_isle_arc_ram_0)                               0.0000     1.5000 f
  i_ldst_dout[21] (net)                                10.6489              0.0000     1.5000 f
  iarc600/ldst_dout[21] (cpu_isle_arc600_0)                                 0.0000     1.5000 f
  iarc600/ldst_dout[21] (net)                          10.6489              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[21] (cpu_isle_dmp_0)                               0.0000     1.5000 f
  iarc600/idmp/ldst_dout[21] (net)                     10.6489              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[21] (cpu_isle_dccm_control_0)        0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[21] (net)       10.6489              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U26/A (NBUFFX2_RVT)                  0.0013    0.0009 *   1.5009 f
  iarc600/idmp/idccm_control/U26/Y (NBUFFX2_RVT)                  0.0162    0.0281     1.5290 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[21] (net)     1   0.5548        0.0000     1.5290 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[21] (cpu_isle_dccm_control_0)   0.0000     1.5290 f
  iarc600/idmp/ldst_dmi_rdata[21] (net)                 0.5548              0.0000     1.5290 f
  iarc600/idmp/ldst_dmi_rdata[21] (cpu_isle_dmp_0)                          0.0000     1.5290 f
  iarc600/ldst_dmi_rdata[21] (net)                      0.5548              0.0000     1.5290 f
  iarc600/ldst_dmi_rdata[21] (cpu_isle_arc600_0)                            0.0000     1.5290 f
  ldst_dmi_rdata[21] (net)                              0.5548              0.0000     1.5290 f
  ldst_dmi_rdata[21] (out)                                        0.0162    0.0000 *   1.5290 f
  data arrival time                                                                    1.5290

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5290
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7290


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[23]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[23] (fake_dccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[23] (net)        3      11.1977              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[23] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 f
  iarc_ram/ldst_dout[23] (net)                         11.1977              0.0000     1.5000 f
  iarc_ram/ldst_dout[23] (cpu_isle_arc_ram_0)                               0.0000     1.5000 f
  i_ldst_dout[23] (net)                                11.1977              0.0000     1.5000 f
  iarc600/ldst_dout[23] (cpu_isle_arc600_0)                                 0.0000     1.5000 f
  iarc600/ldst_dout[23] (net)                          11.1977              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[23] (cpu_isle_dmp_0)                               0.0000     1.5000 f
  iarc600/idmp/ldst_dout[23] (net)                     11.1977              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[23] (cpu_isle_dccm_control_0)        0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[23] (net)       11.1977              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U28/A (NBUFFX2_RVT)                  0.0013    0.0010 *   1.5010 f
  iarc600/idmp/idccm_control/U28/Y (NBUFFX2_RVT)                  0.0161    0.0281     1.5290 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[23] (net)     1   0.5425        0.0000     1.5290 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[23] (cpu_isle_dccm_control_0)   0.0000     1.5290 f
  iarc600/idmp/ldst_dmi_rdata[23] (net)                 0.5425              0.0000     1.5290 f
  iarc600/idmp/ldst_dmi_rdata[23] (cpu_isle_dmp_0)                          0.0000     1.5290 f
  iarc600/ldst_dmi_rdata[23] (net)                      0.5425              0.0000     1.5290 f
  iarc600/ldst_dmi_rdata[23] (cpu_isle_arc600_0)                            0.0000     1.5290 f
  ldst_dmi_rdata[23] (net)                              0.5425              0.0000     1.5290 f
  ldst_dmi_rdata[23] (out)                                        0.0161    0.0000 *   1.5290 f
  data arrival time                                                                    1.5290

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5290
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7290


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[16]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[16] (fake_dccm)          0.0000    1.5000     1.5000 r    d u 
  iarc_ram/idccm_ram/ldst_dout[16] (net)        3      10.9636              0.0000     1.5000 r
  iarc_ram/idccm_ram/ldst_dout[16] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 r
  iarc_ram/ldst_dout[16] (net)                         10.9636              0.0000     1.5000 r
  iarc_ram/ldst_dout[16] (cpu_isle_arc_ram_0)                               0.0000     1.5000 r
  i_ldst_dout[16] (net)                                10.9636              0.0000     1.5000 r
  iarc600/ldst_dout[16] (cpu_isle_arc600_0)                                 0.0000     1.5000 r
  iarc600/ldst_dout[16] (net)                          10.9636              0.0000     1.5000 r
  iarc600/idmp/ldst_dout[16] (cpu_isle_dmp_0)                               0.0000     1.5000 r
  iarc600/idmp/ldst_dout[16] (net)                     10.9636              0.0000     1.5000 r
  iarc600/idmp/idccm_control/ldst_dout[16] (cpu_isle_dccm_control_0)        0.0000     1.5000 r
  iarc600/idmp/idccm_control/ldst_dout[16] (net)       10.9636              0.0000     1.5000 r
  iarc600/idmp/idccm_control/U21/A (NBUFFX2_RVT)                  0.0014    0.0010 *   1.5010 r
  iarc600/idmp/idccm_control/U21/Y (NBUFFX2_RVT)                  0.0158    0.0280     1.5290 r
  iarc600/idmp/idccm_control/ldst_dmi_rdata[16] (net)     1   0.0980        0.0000     1.5290 r
  iarc600/idmp/idccm_control/ldst_dmi_rdata[16] (cpu_isle_dccm_control_0)   0.0000     1.5290 r
  iarc600/idmp/ldst_dmi_rdata[16] (net)                 0.0980              0.0000     1.5290 r
  iarc600/idmp/ldst_dmi_rdata[16] (cpu_isle_dmp_0)                          0.0000     1.5290 r
  iarc600/ldst_dmi_rdata[16] (net)                      0.0980              0.0000     1.5290 r
  iarc600/ldst_dmi_rdata[16] (cpu_isle_arc600_0)                            0.0000     1.5290 r
  ldst_dmi_rdata[16] (net)                              0.0980              0.0000     1.5290 r
  ldst_dmi_rdata[16] (out)                                        0.0158    0.0000 *   1.5290 r
  data arrival time                                                                    1.5290

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5290
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7290


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[27]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[27] (fake_dccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[27] (net)        4      11.8884              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[27] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 f
  iarc_ram/ldst_dout[27] (net)                         11.8884              0.0000     1.5000 f
  iarc_ram/ldst_dout[27] (cpu_isle_arc_ram_0)                               0.0000     1.5000 f
  i_ldst_dout[27] (net)                                11.8884              0.0000     1.5000 f
  iarc600/ldst_dout[27] (cpu_isle_arc600_0)                                 0.0000     1.5000 f
  iarc600/ldst_dout[27] (net)                          11.8884              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[27] (cpu_isle_dmp_0)                               0.0000     1.5000 f
  iarc600/idmp/ldst_dout[27] (net)                     11.8884              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[27] (cpu_isle_dccm_control_0)        0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[27] (net)       11.8884              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U32/A (NBUFFX2_RVT)                  0.0015    0.0011 *   1.5011 f
  iarc600/idmp/idccm_control/U32/Y (NBUFFX2_RVT)                  0.0161    0.0281     1.5292 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[27] (net)     1   0.5411        0.0000     1.5292 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[27] (cpu_isle_dccm_control_0)   0.0000     1.5292 f
  iarc600/idmp/ldst_dmi_rdata[27] (net)                 0.5411              0.0000     1.5292 f
  iarc600/idmp/ldst_dmi_rdata[27] (cpu_isle_dmp_0)                          0.0000     1.5292 f
  iarc600/ldst_dmi_rdata[27] (net)                      0.5411              0.0000     1.5292 f
  iarc600/ldst_dmi_rdata[27] (cpu_isle_arc600_0)                            0.0000     1.5292 f
  ldst_dmi_rdata[27] (net)                              0.5411              0.0000     1.5292 f
  ldst_dmi_rdata[27] (out)                                        0.0161    0.0000 *   1.5293 f
  data arrival time                                                                    1.5293

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5293
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7293


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[29]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[29] (fake_dccm)          0.0000    1.5000     1.5000 r    d u 
  iarc_ram/idccm_ram/ldst_dout[29] (net)        4      11.8249              0.0000     1.5000 r
  iarc_ram/idccm_ram/ldst_dout[29] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 r
  iarc_ram/ldst_dout[29] (net)                         11.8249              0.0000     1.5000 r
  iarc_ram/ldst_dout[29] (cpu_isle_arc_ram_0)                               0.0000     1.5000 r
  i_ldst_dout[29] (net)                                11.8249              0.0000     1.5000 r
  iarc600/ldst_dout[29] (cpu_isle_arc600_0)                                 0.0000     1.5000 r
  iarc600/ldst_dout[29] (net)                          11.8249              0.0000     1.5000 r
  iarc600/idmp/ldst_dout[29] (cpu_isle_dmp_0)                               0.0000     1.5000 r
  iarc600/idmp/ldst_dout[29] (net)                     11.8249              0.0000     1.5000 r
  iarc600/idmp/idccm_control/ldst_dout[29] (cpu_isle_dccm_control_0)        0.0000     1.5000 r
  iarc600/idmp/idccm_control/ldst_dout[29] (net)       11.8249              0.0000     1.5000 r
  iarc600/idmp/idccm_control/U34/A (NBUFFX2_RVT)                  0.0016    0.0011 *   1.5011 r
  iarc600/idmp/idccm_control/U34/Y (NBUFFX2_RVT)                  0.0160    0.0283     1.5294 r
  iarc600/idmp/idccm_control/ldst_dmi_rdata[29] (net)     1   0.1412        0.0000     1.5294 r
  iarc600/idmp/idccm_control/ldst_dmi_rdata[29] (cpu_isle_dccm_control_0)   0.0000     1.5294 r
  iarc600/idmp/ldst_dmi_rdata[29] (net)                 0.1412              0.0000     1.5294 r
  iarc600/idmp/ldst_dmi_rdata[29] (cpu_isle_dmp_0)                          0.0000     1.5294 r
  iarc600/ldst_dmi_rdata[29] (net)                      0.1412              0.0000     1.5294 r
  iarc600/ldst_dmi_rdata[29] (cpu_isle_arc600_0)                            0.0000     1.5294 r
  ldst_dmi_rdata[29] (net)                              0.1412              0.0000     1.5294 r
  ldst_dmi_rdata[29] (out)                                        0.0160    0.0000 *   1.5294 r
  data arrival time                                                                    1.5294

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5294
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7294


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[1]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[1] (fake_dccm)           0.0000    1.5000     1.5000 r    d u 
  iarc_ram/idccm_ram/ldst_dout[1] (net)         2       9.2908              0.0000     1.5000 r
  iarc_ram/idccm_ram/ldst_dout[1] (cpu_isle_dccm_ram_0)                     0.0000     1.5000 r
  iarc_ram/ldst_dout[1] (net)                           9.2908              0.0000     1.5000 r
  iarc_ram/ldst_dout[1] (cpu_isle_arc_ram_0)                                0.0000     1.5000 r
  i_ldst_dout[1] (net)                                  9.2908              0.0000     1.5000 r
  iarc600/ldst_dout[1] (cpu_isle_arc600_0)                                  0.0000     1.5000 r
  iarc600/ldst_dout[1] (net)                            9.2908              0.0000     1.5000 r
  iarc600/idmp/ldst_dout[1] (cpu_isle_dmp_0)                                0.0000     1.5000 r
  iarc600/idmp/ldst_dout[1] (net)                       9.2908              0.0000     1.5000 r
  iarc600/idmp/idccm_control/ldst_dout[1] (cpu_isle_dccm_control_0)         0.0000     1.5000 r
  iarc600/idmp/idccm_control/ldst_dout[1] (net)         9.2908              0.0000     1.5000 r
  iarc600/idmp/idccm_control/U6/A (NBUFFX2_RVT)                   0.0011    0.0008 *   1.5008 r
  iarc600/idmp/idccm_control/U6/Y (NBUFFX2_RVT)                   0.0167    0.0287     1.5294 r
  iarc600/idmp/idccm_control/ldst_dmi_rdata[1] (net)     1   0.2772         0.0000     1.5294 r
  iarc600/idmp/idccm_control/ldst_dmi_rdata[1] (cpu_isle_dccm_control_0)    0.0000     1.5294 r
  iarc600/idmp/ldst_dmi_rdata[1] (net)                  0.2772              0.0000     1.5294 r
  iarc600/idmp/ldst_dmi_rdata[1] (cpu_isle_dmp_0)                           0.0000     1.5294 r
  iarc600/ldst_dmi_rdata[1] (net)                       0.2772              0.0000     1.5294 r
  iarc600/ldst_dmi_rdata[1] (cpu_isle_arc600_0)                             0.0000     1.5294 r
  ldst_dmi_rdata[1] (net)                               0.2772              0.0000     1.5294 r
  ldst_dmi_rdata[1] (out)                                         0.0167    0.0000 *   1.5294 r
  data arrival time                                                                    1.5294

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5294
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7294


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[5]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[5] (fake_dccm)           0.0000    1.5000     1.5000 r    d u 
  iarc_ram/idccm_ram/ldst_dout[5] (net)         2       9.3350              0.0000     1.5000 r
  iarc_ram/idccm_ram/ldst_dout[5] (cpu_isle_dccm_ram_0)                     0.0000     1.5000 r
  iarc_ram/ldst_dout[5] (net)                           9.3350              0.0000     1.5000 r
  iarc_ram/ldst_dout[5] (cpu_isle_arc_ram_0)                                0.0000     1.5000 r
  i_ldst_dout[5] (net)                                  9.3350              0.0000     1.5000 r
  iarc600/ldst_dout[5] (cpu_isle_arc600_0)                                  0.0000     1.5000 r
  iarc600/ldst_dout[5] (net)                            9.3350              0.0000     1.5000 r
  iarc600/idmp/ldst_dout[5] (cpu_isle_dmp_0)                                0.0000     1.5000 r
  iarc600/idmp/ldst_dout[5] (net)                       9.3350              0.0000     1.5000 r
  iarc600/idmp/idccm_control/ldst_dout[5] (cpu_isle_dccm_control_0)         0.0000     1.5000 r
  iarc600/idmp/idccm_control/ldst_dout[5] (net)         9.3350              0.0000     1.5000 r
  iarc600/idmp/idccm_control/U10/A (NBUFFX2_RVT)                  0.0011    0.0008 *   1.5008 r
  iarc600/idmp/idccm_control/U10/Y (NBUFFX2_RVT)                  0.0166    0.0286     1.5295 r
  iarc600/idmp/idccm_control/ldst_dmi_rdata[5] (net)     1   0.2687         0.0000     1.5295 r
  iarc600/idmp/idccm_control/ldst_dmi_rdata[5] (cpu_isle_dccm_control_0)    0.0000     1.5295 r
  iarc600/idmp/ldst_dmi_rdata[5] (net)                  0.2687              0.0000     1.5295 r
  iarc600/idmp/ldst_dmi_rdata[5] (cpu_isle_dmp_0)                           0.0000     1.5295 r
  iarc600/ldst_dmi_rdata[5] (net)                       0.2687              0.0000     1.5295 r
  iarc600/ldst_dmi_rdata[5] (cpu_isle_arc600_0)                             0.0000     1.5295 r
  ldst_dmi_rdata[5] (net)                               0.2687              0.0000     1.5295 r
  ldst_dmi_rdata[5] (out)                                         0.0166    0.0000 *   1.5295 r
  data arrival time                                                                    1.5295

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5295
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7295


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[20]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[20] (fake_dccm)          0.0000    1.5000     1.5000 r    d u 
  iarc_ram/idccm_ram/ldst_dout[20] (net)        3      11.0507              0.0000     1.5000 r
  iarc_ram/idccm_ram/ldst_dout[20] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 r
  iarc_ram/ldst_dout[20] (net)                         11.0507              0.0000     1.5000 r
  iarc_ram/ldst_dout[20] (cpu_isle_arc_ram_0)                               0.0000     1.5000 r
  i_ldst_dout[20] (net)                                11.0507              0.0000     1.5000 r
  iarc600/ldst_dout[20] (cpu_isle_arc600_0)                                 0.0000     1.5000 r
  iarc600/ldst_dout[20] (net)                          11.0507              0.0000     1.5000 r
  iarc600/idmp/ldst_dout[20] (cpu_isle_dmp_0)                               0.0000     1.5000 r
  iarc600/idmp/ldst_dout[20] (net)                     11.0507              0.0000     1.5000 r
  iarc600/idmp/idccm_control/ldst_dout[20] (cpu_isle_dccm_control_0)        0.0000     1.5000 r
  iarc600/idmp/idccm_control/ldst_dout[20] (net)       11.0507              0.0000     1.5000 r
  iarc600/idmp/idccm_control/U25/A (NBUFFX2_RVT)                  0.0014    0.0010 *   1.5010 r
  iarc600/idmp/idccm_control/U25/Y (NBUFFX2_RVT)                  0.0163    0.0284     1.5295 r
  iarc600/idmp/idccm_control/ldst_dmi_rdata[20] (net)     1   0.1914        0.0000     1.5295 r
  iarc600/idmp/idccm_control/ldst_dmi_rdata[20] (cpu_isle_dccm_control_0)   0.0000     1.5295 r
  iarc600/idmp/ldst_dmi_rdata[20] (net)                 0.1914              0.0000     1.5295 r
  iarc600/idmp/ldst_dmi_rdata[20] (cpu_isle_dmp_0)                          0.0000     1.5295 r
  iarc600/ldst_dmi_rdata[20] (net)                      0.1914              0.0000     1.5295 r
  iarc600/ldst_dmi_rdata[20] (cpu_isle_arc600_0)                            0.0000     1.5295 r
  ldst_dmi_rdata[20] (net)                              0.1914              0.0000     1.5295 r
  ldst_dmi_rdata[20] (out)                                        0.0163    0.0000 *   1.5295 r
  data arrival time                                                                    1.5295

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5295
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7295


  Startpoint: iibus_cksyn/icksyn_main/mask_r0_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iibus_cksyn/icksyn_main/sync_mask_r_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus_cksyn/icksyn_main/mask_r0_r_reg/CLK (SDFFARX1_RVT)        0.2000    0.0000     0.0000 r
  iibus_cksyn/icksyn_main/mask_r0_r_reg/QN (SDFFARX1_RVT)         0.0392    0.1368     0.1368 f
  iibus_cksyn/icksyn_main/n3 (net)              1       0.5329              0.0000     0.1368 f
  iibus_cksyn/icksyn_main/sync_mask_r_reg/D (DFFASX1_RVT)         0.0392    0.0000 *   0.1368 f
  data arrival time                                                                    0.1368

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus_cksyn/icksyn_main/sync_mask_r_reg/CLK (DFFASX1_RVT)                 0.0000     0.0500 r
  library hold time                                                         0.0013     0.0513
  data required time                                                                   0.0513
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0513
  data arrival time                                                                   -0.1368
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0855


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_6_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_6_/QN (SDFFARX1_RVT)   0.0396   0.1374   0.1374 f
  iarc600/iquarc/icontrol/ipcounter/n58 (net)     1     0.5762              0.0000     0.1374 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_6_/D (DFFASX1_RVT)   0.0396   0.0000 *   0.1374 f
  data arrival time                                                                    0.1374

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_6_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0011     0.0511
  data required time                                                                   0.0511
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0511
  data arrival time                                                                   -0.1374
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0862


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_12_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_12_/QN (SDFFARX1_RVT)   0.0396   0.1374   0.1374 f
  iarc600/iquarc/icontrol/ipcounter/n36 (net)     1     0.5781              0.0000     0.1374 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_12_/D (DFFASX1_RVT)   0.0396   0.0000 *   0.1374 f
  data arrival time                                                                    0.1374

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_12_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0011     0.0511
  data required time                                                                   0.0511
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0511
  data arrival time                                                                   -0.1374
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0863


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_18_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_18_/QN (SDFFARX1_RVT)   0.0397   0.1376   0.1376 f
  iarc600/iquarc/icontrol/ipcounter/n18 (net)     1     0.5936              0.0000     0.1376 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_18_/D (DFFASX1_RVT)   0.0397   0.0000 *   0.1376 f
  data arrival time                                                                    0.1376

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_18_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0011     0.0511
  data required time                                                                   0.0511
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0511
  data arrival time                                                                   -0.1376
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0865


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_20_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_20_/QN (SDFFARX1_RVT)   0.0398   0.1377   0.1377 f
  iarc600/iquarc/icontrol/ipcounter/n12 (net)     1     0.6014              0.0000     0.1377 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_20_/D (DFFASX1_RVT)   0.0398   0.0000 *   0.1377 f
  data arrival time                                                                    0.1377

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_20_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0010     0.0510
  data required time                                                                   0.0510
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0510
  data arrival time                                                                   -0.1377
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0867


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_2_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_2_/QN (SDFFARX1_RVT)   0.0398   0.1377   0.1377 f
  iarc600/iquarc/icontrol/ipcounter/n71 (net)     1     0.6035              0.0000     0.1377 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_2_/D (DFFASX1_RVT)   0.0398   0.0000 *   0.1377 f
  data arrival time                                                                    0.1377

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_2_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0010     0.0510
  data required time                                                                   0.0510
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0510
  data arrival time                                                                   -0.1377
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0867


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_11_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_11_/QN (SDFFARX1_RVT)   0.0399   0.1378   0.1378 f
  iarc600/iquarc/icontrol/ipcounter/n40 (net)     1     0.6134              0.0000     0.1378 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_11_/D (DFFASX1_RVT)   0.0399   0.0000 *   0.1378 f
  data arrival time                                                                    0.1378

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_11_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0010     0.0510
  data required time                                                                   0.0510
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0510
  data arrival time                                                                   -0.1378
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0869


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_19_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_19_/QN (SDFFARX1_RVT)   0.0400   0.1380   0.1380 f
  iarc600/iquarc/icontrol/ipcounter/n15 (net)     1     0.6281              0.0000     0.1380 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_19_/D (DFFASX1_RVT)   0.0400   0.0000 *   0.1380 f
  data arrival time                                                                    0.1380

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_19_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0009     0.0509
  data required time                                                                   0.0509
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0509
  data arrival time                                                                   -0.1380
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0871


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_3_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_3_/QN (SDFFARX1_RVT)   0.0400   0.1380   0.1380 f
  iarc600/iquarc/icontrol/ipcounter/n70 (net)     1     0.6282              0.0000     0.1380 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_3_/D (DFFASX1_RVT)   0.0400   0.0000 *   0.1380 f
  data arrival time                                                                    0.1380

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_3_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0009     0.0509
  data required time                                                                   0.0509
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0509
  data arrival time                                                                   -0.1380
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0871


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_10_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_10_/QN (SDFFARX1_RVT)   0.0400   0.1380   0.1380 f
  iarc600/iquarc/icontrol/ipcounter/n44 (net)     1     0.6290              0.0000     0.1380 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_10_/D (DFFASX1_RVT)   0.0400   0.0000 *   0.1380 f
  data arrival time                                                                    0.1380

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_10_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0009     0.0509
  data required time                                                                   0.0509
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0509
  data arrival time                                                                   -0.1380
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0871


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_4_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_4_/QN (SDFFARX1_RVT)   0.0402   0.1383   0.1383 f
  iarc600/iquarc/icontrol/ipcounter/n66 (net)     1     0.6492              0.0000     0.1383 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_4_/D (DFFASX1_RVT)   0.0402   0.0000 *   0.1383 f
  data arrival time                                                                    0.1383

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_4_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0008     0.0508
  data required time                                                                   0.0508
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0508
  data arrival time                                                                   -0.1383
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0875


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_14_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_14_/QN (SDFFARX1_RVT)   0.0406   0.1388   0.1388 f
  iarc600/iquarc/icontrol/ipcounter/n30 (net)     1     0.6938              0.0000     0.1388 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_14_/D (DFFASX1_RVT)   0.0406   0.0000 *   0.1388 f
  data arrival time                                                                    0.1388

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_14_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0006     0.0506
  data required time                                                                   0.0506
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0506
  data arrival time                                                                   -0.1388
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0882


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_1_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_1_/QN (SDFFARX1_RVT)   0.0407   0.1389   0.1389 f
  iarc600/iquarc/icontrol/ipcounter/n76 (net)     1     0.7023              0.0000     0.1389 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_1_/D (DFFASX1_RVT)   0.0407   0.0000 *   0.1389 f
  data arrival time                                                                    0.1389

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_1_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0005     0.0505
  data required time                                                                   0.0505
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0505
  data arrival time                                                                   -0.1389
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0884


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_17_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_17_/QN (SDFFARX1_RVT)   0.0407   0.1390   0.1390 f
  iarc600/iquarc/icontrol/ipcounter/n21 (net)     1     0.7066              0.0000     0.1390 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_17_/D (DFFASX1_RVT)   0.0407   0.0000 *   0.1390 f
  data arrival time                                                                    0.1390

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_17_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0005     0.0505
  data required time                                                                   0.0505
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0505
  data arrival time                                                                   -0.1390
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0885


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_7_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_7_/QN (SDFFARX1_RVT)   0.0412   0.1396   0.1396 f
  iarc600/iquarc/icontrol/ipcounter/n54 (net)     1     0.7561              0.0000     0.1396 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_7_/D (DFFASX1_RVT)   0.0412   0.0000 *   0.1396 f
  data arrival time                                                                    0.1396

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_7_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0003     0.0503
  data required time                                                                   0.0503
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0503
  data arrival time                                                                   -0.1396
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0893


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_23_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_23_/QN (SDFFARX1_RVT)   0.0414   0.1399   0.1399 f
  iarc600/iquarc/icontrol/ipcounter/n3 (net)     1      0.7845              0.0000     0.1399 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_23_/D (DFFASX1_RVT)   0.0414   0.0000 *   0.1399 f
  data arrival time                                                                    0.1399

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_23_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0001     0.0501
  data required time                                                                   0.0501
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0501
  data arrival time                                                                   -0.1399
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0898


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_8_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_8_/QN (SDFFARX1_RVT)   0.0421   0.1409   0.1409 f
  iarc600/iquarc/icontrol/ipcounter/n50 (net)     1     0.8617              0.0000     0.1409 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_8_/D (DFFASX1_RVT)   0.0421   0.0000 *   0.1409 f
  data arrival time                                                                    0.1409

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_8_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0003     0.0497
  data required time                                                                   0.0497
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0497
  data arrival time                                                                   -0.1409
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0911


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_22_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_22_/QN (SDFFARX1_RVT)   0.0427   0.1417   0.1417 f
  iarc600/iquarc/icontrol/ipcounter/n6 (net)     1      0.9273              0.0000     0.1417 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_22_/D (DFFASX1_RVT)   0.0427   0.0000 *   0.1417 f
  data arrival time                                                                    0.1417

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_22_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0006     0.0494
  data required time                                                                   0.0494
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0494
  data arrival time                                                                   -0.1417
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0923


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_16_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_16_/QN (SDFFARX1_RVT)   0.0433   0.1425   0.1425 f
  iarc600/iquarc/icontrol/ipcounter/n24 (net)     1     0.9955              0.0000     0.1425 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_16_/D (DFFASX1_RVT)   0.0433   0.0000 *   0.1425 f
  data arrival time                                                                    0.1425

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_16_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0009     0.0491
  data required time                                                                   0.0491
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0491
  data arrival time                                                                   -0.1425
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0934


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_13_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_13_/QN (SDFFARX1_RVT)   0.0440   0.1433   0.1433 f
  iarc600/iquarc/icontrol/ipcounter/n33 (net)     1     1.0736              0.0000     0.1433 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_13_/D (DFFASX1_RVT)   0.0440   0.0000 *   0.1433 f
  data arrival time                                                                    0.1433

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_13_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0013     0.0487
  data required time                                                                   0.0487
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0487
  data arrival time                                                                   -0.1433
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0946


  Startpoint: iarc600/iquarc/iauxiliary/iaux_regs/U_debug/i_sleeping_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/iauxiliary/iaux_regs/U_debug/i_sleeping_r2_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/iauxiliary/iaux_regs/U_debug/i_sleeping_r_reg/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/iauxiliary/iaux_regs/U_debug/i_sleeping_r_reg/QN (DFFARX1_RVT)   0.0441   0.1435   0.1435 f
  iarc600/iquarc/iauxiliary/iaux_regs/U_debug/n3 (net)     1   1.0975       0.0000     0.1435 f
  iarc600/iquarc/iauxiliary/iaux_regs/U_debug/i_sleeping_r2_reg/D (DFFASX1_RVT)   0.0441   0.0000 *   0.1435 f
  data arrival time                                                                    0.1435

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/iauxiliary/iaux_regs/U_debug/i_sleeping_r2_reg/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0013     0.0487
  data required time                                                                   0.0487
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0487
  data arrival time                                                                   -0.1435
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0948


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_15_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_15_/QN (SDFFARX1_RVT)   0.0441   0.1436   0.1436 f
  iarc600/iquarc/icontrol/ipcounter/n27 (net)     1     1.0972              0.0000     0.1436 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_15_/D (DFFASX1_RVT)   0.0441   0.0000 *   0.1436 f
  data arrival time                                                                    0.1436

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_15_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0014     0.0486
  data required time                                                                   0.0486
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0486
  data arrival time                                                                   -0.1436
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0949


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_currentpc_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p2_pc_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_currentpc_r_reg_21_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_currentpc_r_reg_21_/QN (SDFFARX1_RVT)   0.0445   0.1441   0.1441 f
  iarc600/iquarc/icontrol/ipcounter/n8 (net)     1      1.1468              0.0000     0.1441 f
  iarc600/iquarc/icontrol/ipcounter/i_p2_pc_r_reg_21_/D (DFFASX1_RVT)   0.0445   0.0000 *   0.1441 f
  data arrival time                                                                    0.1441

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p2_pc_r_reg_21_/CLK (DFFASX1_RVT)     0.0000     0.0500 r
  library hold time                                                        -0.0016     0.0484
  data required time                                                                   0.0484
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0484
  data arrival time                                                                   -0.1441
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0957


  Startpoint: iio_flops/i_start_synchro_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iio_flops/ctrl_cpu_start_sync_r_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iio_flops/i_start_synchro_r_reg/CLK (DFFARX1_RVT)               0.2000    0.0000     0.0000 r    i 
  iio_flops/i_start_synchro_r_reg/QN (DFFARX1_RVT)                0.0447    0.1443     0.1443 f
  iio_flops/n1 (net)                            1       1.1748              0.0000     0.1443 f
  iio_flops/ctrl_cpu_start_sync_r_reg/D (DFFASX1_RVT)             0.0447    0.0000 *   0.1443 f
  data arrival time                                                                    0.1443

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/ctrl_cpu_start_sync_r_reg/CLK (DFFASX1_RVT)                     0.0000     0.0500 r
  library hold time                                                        -0.0017     0.0483
  data required time                                                                   0.0483
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0483
  data arrival time                                                                   -0.1443
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0960


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_currentpc_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p2_pc_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_currentpc_r_reg_4_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_currentpc_r_reg_4_/QN (SDFFARX1_RVT)   0.0451   0.1448   0.1448 f
  iarc600/iquarc/icontrol/ipcounter/n64 (net)     1     1.2139              0.0000     0.1448 f
  iarc600/iquarc/icontrol/ipcounter/i_p2_pc_r_reg_4_/D (DFFASX1_RVT)   0.0451   0.0000 *   0.1448 f
  data arrival time                                                                    0.1448

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p2_pc_r_reg_4_/CLK (DFFASX1_RVT)      0.0000     0.0500 r
  library hold time                                                        -0.0019     0.0481
  data required time                                                                   0.0481
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0481
  data arrival time                                                                   -0.1448
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0967


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_21_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_21_/QN (SDFFARX1_RVT)   0.0452   0.1449   0.1449 f
  iarc600/iquarc/icontrol/ipcounter/n9 (net)     1      1.2264              0.0000     0.1449 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_21_/D (DFFASX1_RVT)   0.0452   0.0000 *   0.1449 f
  data arrival time                                                                    0.1449

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_21_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0019     0.0481
  data required time                                                                   0.0481
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0481
  data arrival time                                                                   -0.1449
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0968


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_9_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_9_/QN (SDFFARX1_RVT)   0.0460   0.1459   0.1459 f
  iarc600/iquarc/icontrol/ipcounter/n47 (net)     1     1.3267              0.0000     0.1459 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_9_/D (DFFASX1_RVT)   0.0460   0.0000 *   0.1459 f
  data arrival time                                                                    0.1459

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_9_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0024     0.0476
  data required time                                                                   0.0476
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0476
  data arrival time                                                                   -0.1459
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0983


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_currentpc_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p2_pc_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_currentpc_r_reg_23_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_currentpc_r_reg_23_/QN (SDFFARX1_RVT)   0.0469   0.1471   0.1471 f
  iarc600/iquarc/icontrol/ipcounter/n2 (net)     1      1.4381              0.0000     0.1471 f
  iarc600/iquarc/icontrol/ipcounter/i_p2_pc_r_reg_23_/D (DFFASX1_RVT)   0.0469   0.0000 *   0.1471 f
  data arrival time                                                                    0.1471

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p2_pc_r_reg_23_/CLK (DFFASX1_RVT)     0.0000     0.0500 r
  library hold time                                                        -0.0029     0.0471
  data required time                                                                   0.0471
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0471
  data arrival time                                                                   -0.1471
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1000


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_currentpc_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p2_pc_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_currentpc_r_reg_5_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_currentpc_r_reg_5_/QN (SDFFARX1_RVT)   0.0470   0.1472   0.1472 f
  iarc600/iquarc/icontrol/ipcounter/n60 (net)     1     1.4552              0.0000     0.1472 f
  iarc600/iquarc/icontrol/ipcounter/i_p2_pc_r_reg_5_/D (DFFASX1_RVT)   0.0470   0.0000 *   0.1473 f
  data arrival time                                                                    0.1473

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p2_pc_r_reg_5_/CLK (DFFASX1_RVT)      0.0000     0.0500 r
  library hold time                                                        -0.0029     0.0471
  data required time                                                                   0.0471
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0471
  data arrival time                                                                   -0.1473
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1002


  Startpoint: iarc600/iquarc/icontrol/irctl/i_p2b_dest_imm_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/irctl/i_p3_dest_imm_r_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/irctl/i_p2b_dest_imm_r_reg/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/irctl/i_p2b_dest_imm_r_reg/QN (DFFARX1_RVT)   0.0476   0.1481   0.1481 f
  iarc600/iquarc/icontrol/irctl/n690 (net)      2       1.5460              0.0000     0.1481 f
  iarc600/iquarc/icontrol/irctl/i_p3_dest_imm_r_reg/D (DFFASX1_RVT)   0.0476   0.0000 *   0.1481 f
  data arrival time                                                                    0.1481

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/irctl/i_p3_dest_imm_r_reg/CLK (DFFASX1_RVT)       0.0000     0.0500 r
  library hold time                                                        -0.0033     0.0467
  data required time                                                                   0.0467
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0467
  data arrival time                                                                   -0.1481
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1013


  Startpoint: iibus_cksyn/icksyn_sys/toggle_int_r_reg
              (rising edge-triggered flip-flop clocked by clk_system_in)
  Endpoint: iibus_cksyn/icksyn_sys/toggle_int_r_reg
            (rising edge-triggered flip-flop clocked by clk_system_in)
  Path Group: clk_system_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_system_in (rise edge)                                           0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus_cksyn/icksyn_sys/toggle_int_r_reg/CLK (DFFARX1_RVT)       0.2000    0.0000     0.0000 r    i 
  iibus_cksyn/icksyn_sys/toggle_int_r_reg/QN (DFFARX1_RVT)        0.0412    0.1396     0.1396 f
  iibus_cksyn/icksyn_sys/N0 (net)               1       0.7614              0.0000     0.1396 f
  iibus_cksyn/icksyn_sys/toggle_int_r_reg/D (DFFARX1_RVT)         0.0412    0.0000 *   0.1396 f
  data arrival time                                                                    0.1396

  clock clk_system_in (rise edge)                                           0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus_cksyn/icksyn_sys/toggle_int_r_reg/CLK (DFFARX1_RVT)                 0.0000     0.0500 r
  library hold time                                                         0.0002     0.0502
  data required time                                                                   0.0502
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0502
  data arrival time                                                                   -0.1396
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0893


  Startpoint: iibus_cksyn/icksyn_sys/toggle_int_r_reg
              (rising edge-triggered flip-flop clocked by clk_system_in)
  Endpoint: iibus_cksyn/icksyn_sys/toggle_int_r_reg
            (rising edge-triggered flip-flop clocked by clk_system_in)
  Path Group: clk_system_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_system_in (rise edge)                                           0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus_cksyn/icksyn_sys/toggle_int_r_reg/CLK (DFFARX1_RVT)       0.2000    0.0000     0.0000 r    i 
  iibus_cksyn/icksyn_sys/toggle_int_r_reg/QN (DFFARX1_RVT)        0.0374    0.1528     0.1528 r
  iibus_cksyn/icksyn_sys/N0 (net)               1       0.7770              0.0000     0.1528 r
  iibus_cksyn/icksyn_sys/toggle_int_r_reg/D (DFFARX1_RVT)         0.0374    0.0000 *   0.1528 r
  data arrival time                                                                    0.1528

  clock clk_system_in (rise edge)                                           0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus_cksyn/icksyn_sys/toggle_int_r_reg/CLK (DFFARX1_RVT)                 0.0000     0.0500 r
  library hold time                                                        -0.0203     0.0297
  data required time                                                                   0.0297
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0297
  data arrival time                                                                   -0.1528
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1232


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_24_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_24_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_24_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_24_/Q (DFFARX1_RVT)     0.0365    0.2006     0.2006 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[24] (net)     3   2.1877              0.0000     0.2006 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_24_/D (DFFARX1_RVT)   0.0365   0.0000 *   0.2006 f
  data arrival time                                                                    0.2006

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_24_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                         0.0028     0.0528
  data required time                                                                   0.0528
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0528
  data arrival time                                                                   -0.2006
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1478


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_29_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_29_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_29_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_29_/Q (DFFARX1_RVT)     0.0368    0.2008     0.2008 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[29] (net)     3   2.2316              0.0000     0.2008 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_29_/D (DFFARX1_RVT)   0.0368   0.0000 *   0.2008 f
  data arrival time                                                                    0.2008

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_29_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                         0.0027     0.0527
  data required time                                                                   0.0527
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0527
  data arrival time                                                                   -0.2008
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1482


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_22_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_22_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_22_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_22_/Q (DFFARX1_RVT)     0.0377    0.2017     0.2017 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[22] (net)     3   2.3824              0.0000     0.2017 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_22_/D (DFFARX1_RVT)   0.0377   0.0000 *   0.2017 f
  data arrival time                                                                    0.2017

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_22_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                         0.0022     0.0522
  data required time                                                                   0.0522
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0522
  data arrival time                                                                   -0.2017
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1496


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_28_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_28_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_28_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_28_/Q (DFFARX1_RVT)     0.0378    0.2018     0.2018 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[28] (net)     3   2.3982              0.0000     0.2018 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_28_/D (DFFARX1_RVT)   0.0378   0.0000 *   0.2018 f
  data arrival time                                                                    0.2018

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_28_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                         0.0021     0.0521
  data required time                                                                   0.0521
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0521
  data arrival time                                                                   -0.2018
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1497


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_8_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_8_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_8_/CLK (DFFARX1_RVT)    0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_8_/Q (DFFARX1_RVT)      0.0378    0.2018     0.2018 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[8] (net)     3    2.4061              0.0000     0.2018 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_8_/D (DFFARX1_RVT)   0.0378    0.0000 *   0.2019 f
  data arrival time                                                                    0.2019

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_8_/CLK (DFFARX1_RVT)           0.0000     0.0500 r
  library hold time                                                         0.0021     0.0521
  data required time                                                                   0.0521
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0521
  data arrival time                                                                   -0.2019
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1498


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_5_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_5_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_5_/CLK (DFFARX1_RVT)    0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_5_/Q (DFFARX1_RVT)      0.0381    0.2021     0.2021 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[5] (net)     3    2.4534              0.0000     0.2021 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_5_/D (DFFARX1_RVT)   0.0381    0.0000 *   0.2021 f
  data arrival time                                                                    0.2021

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_5_/CLK (DFFARX1_RVT)           0.0000     0.0500 r
  library hold time                                                         0.0019     0.0519
  data required time                                                                   0.0519
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0519
  data arrival time                                                                   -0.2021
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1502


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_14_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_14_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_14_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_14_/Q (DFFARX1_RVT)     0.0386    0.2026     0.2026 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[14] (net)     3   2.5307              0.0000     0.2026 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_14_/D (DFFARX1_RVT)   0.0386   0.0000 *   0.2026 f
  data arrival time                                                                    0.2026

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_14_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                         0.0017     0.0517
  data required time                                                                   0.0517
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0517
  data arrival time                                                                   -0.2026
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1509


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_16_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_16_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_16_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_16_/Q (DFFARX1_RVT)     0.0398    0.2037     0.2037 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[16] (net)     3   2.7244              0.0000     0.2037 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_16_/D (DFFARX1_RVT)   0.0398   0.0000 *   0.2037 f
  data arrival time                                                                    0.2037

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_16_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                         0.0010     0.0510
  data required time                                                                   0.0510
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0510
  data arrival time                                                                   -0.2037
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1527


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_0_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_0_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_0_/CLK (DFFARX1_RVT)    0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_0_/Q (DFFARX1_RVT)      0.0400    0.2039     0.2039 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[0] (net)     3    2.7616              0.0000     0.2039 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_0_/D (DFFARX1_RVT)   0.0400    0.0000 *   0.2039 f
  data arrival time                                                                    0.2039

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_0_/CLK (DFFARX1_RVT)           0.0000     0.0500 r
  library hold time                                                         0.0009     0.0509
  data required time                                                                   0.0509
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0509
  data arrival time                                                                   -0.2039
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1530


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_26_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_26_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_26_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_26_/Q (DFFARX1_RVT)     0.0401    0.2040     0.2040 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[26] (net)     3   2.7785              0.0000     0.2040 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_26_/D (DFFARX1_RVT)   0.0401   0.0000 *   0.2040 f
  data arrival time                                                                    0.2040

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_26_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                         0.0008     0.0508
  data required time                                                                   0.0508
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0508
  data arrival time                                                                   -0.2040
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1532


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_31_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_31_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_31_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_31_/Q (DFFARX1_RVT)     0.0404    0.2042     0.2042 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[31] (net)     3   2.8234              0.0000     0.2042 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_31_/D (DFFARX1_RVT)   0.0404   0.0000 *   0.2043 f
  data arrival time                                                                    0.2043

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_31_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                         0.0007     0.0507
  data required time                                                                   0.0507
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0507
  data arrival time                                                                   -0.2043
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1536


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_25_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_25_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_25_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_25_/Q (DFFARX1_RVT)     0.0405    0.2043     0.2043 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[25] (net)     3   2.8354              0.0000     0.2043 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_25_/D (DFFARX1_RVT)   0.0405   0.0000 *   0.2043 f
  data arrival time                                                                    0.2043

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_25_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                         0.0006     0.0506
  data required time                                                                   0.0506
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0506
  data arrival time                                                                   -0.2043
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1537


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_7_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_7_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_7_/CLK (DFFARX1_RVT)    0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_7_/Q (DFFARX1_RVT)      0.0407    0.2045     0.2045 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[7] (net)     3    2.8695              0.0000     0.2045 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_7_/D (DFFARX1_RVT)   0.0407    0.0000 *   0.2046 f
  data arrival time                                                                    0.2046

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_7_/CLK (DFFARX1_RVT)           0.0000     0.0500 r
  library hold time                                                         0.0005     0.0505
  data required time                                                                   0.0505
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0505
  data arrival time                                                                   -0.2046
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1540


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_1_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_1_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_1_/CLK (DFFARX1_RVT)    0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_1_/Q (DFFARX1_RVT)      0.0410    0.2048     0.2048 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[1] (net)     3    2.9137              0.0000     0.2048 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_1_/D (DFFARX1_RVT)   0.0410    0.0000 *   0.2048 f
  data arrival time                                                                    0.2048

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_1_/CLK (DFFARX1_RVT)           0.0000     0.0500 r
  library hold time                                                         0.0004     0.0504
  data required time                                                                   0.0504
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0504
  data arrival time                                                                   -0.2048
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1544


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_27_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_27_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_27_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_27_/Q (DFFARX1_RVT)     0.0416    0.2054     0.2054 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[27] (net)     3   3.0197              0.0000     0.2054 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_27_/D (DFFARX1_RVT)   0.0416   0.0001 *   0.2054 f
  data arrival time                                                                    0.2054

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_27_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                         0.0000     0.0500
  data required time                                                                   0.0500
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0500
  data arrival time                                                                   -0.2054
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1554


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_15_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_15_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_15_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_15_/Q (DFFARX1_RVT)     0.0418    0.2056     0.2056 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[15] (net)     3   3.0531              0.0000     0.2056 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_15_/D (DFFARX1_RVT)   0.0418   0.0000 *   0.2056 f
  data arrival time                                                                    0.2056

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_15_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                        -0.0001     0.0499
  data required time                                                                   0.0499
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0499
  data arrival time                                                                   -0.2056
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1557


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_19_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_19_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_19_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_19_/Q (DFFARX1_RVT)     0.0427    0.2064     0.2064 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[19] (net)     3   3.2031              0.0000     0.2064 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_19_/D (DFFARX1_RVT)   0.0427   0.0001 *   0.2065 f
  data arrival time                                                                    0.2065

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_19_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                        -0.0006     0.0494
  data required time                                                                   0.0494
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0494
  data arrival time                                                                   -0.2065
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1571


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_3_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_3_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_3_/CLK (DFFARX1_RVT)    0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_3_/Q (DFFARX1_RVT)      0.0437    0.2074     0.2074 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[3] (net)     3    3.3613              0.0000     0.2074 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_3_/D (DFFARX1_RVT)   0.0437    0.0001 *   0.2074 f
  data arrival time                                                                    0.2074

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_3_/CLK (DFFARX1_RVT)           0.0000     0.0500 r
  library hold time                                                        -0.0011     0.0489
  data required time                                                                   0.0489
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0489
  data arrival time                                                                   -0.2074
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1586


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_23_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_23_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_23_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_23_/Q (DFFARX1_RVT)     0.0443    0.2079     0.2079 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[23] (net)     3   3.4597              0.0000     0.2079 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_23_/D (DFFARX1_RVT)   0.0443   0.0000 *   0.2080 f
  data arrival time                                                                    0.2080

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_23_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                        -0.0014     0.0486
  data required time                                                                   0.0486
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0486
  data arrival time                                                                   -0.2080
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1594


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_17_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_17_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_17_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_17_/Q (DFFARX1_RVT)     0.0443    0.2079     0.2079 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[17] (net)     3   3.4628              0.0000     0.2079 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_17_/D (DFFARX1_RVT)   0.0443   0.0001 *   0.2080 f
  data arrival time                                                                    0.2080

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_17_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                        -0.0015     0.0485
  data required time                                                                   0.0485
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0485
  data arrival time                                                                   -0.2080
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1595


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_21_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_21_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_21_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_21_/Q (DFFARX1_RVT)     0.0444    0.2080     0.2080 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[21] (net)     3   3.4741              0.0000     0.2080 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_21_/D (DFFARX1_RVT)   0.0444   0.0001 *   0.2081 f
  data arrival time                                                                    0.2081

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_21_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                        -0.0015     0.0485
  data required time                                                                   0.0485
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0485
  data arrival time                                                                   -0.2081
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1596


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_30_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_30_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_30_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_30_/Q (DFFARX1_RVT)     0.0449    0.2085     0.2085 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[30] (net)     3   3.5535              0.0000     0.2085 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_30_/D (DFFARX1_RVT)   0.0449   0.0001 *   0.2085 f
  data arrival time                                                                    0.2085

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_30_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                        -0.0018     0.0482
  data required time                                                                   0.0482
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0482
  data arrival time                                                                   -0.2085
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1603


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_18_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_18_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_18_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_18_/Q (DFFARX1_RVT)     0.0450    0.2086     0.2086 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[18] (net)     3   3.5782              0.0000     0.2086 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_18_/D (DFFARX1_RVT)   0.0450   0.0001 *   0.2087 f
  data arrival time                                                                    0.2087

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_18_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                        -0.0018     0.0482
  data required time                                                                   0.0482
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0482
  data arrival time                                                                   -0.2087
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1605


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_12_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_12_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_12_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_12_/Q (DFFARX1_RVT)     0.0451    0.2087     0.2087 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[12] (net)     3   3.5940              0.0000     0.2087 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_12_/D (DFFARX1_RVT)   0.0451   0.0001 *   0.2088 f
  data arrival time                                                                    0.2088

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_12_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                        -0.0019     0.0481
  data required time                                                                   0.0481
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0481
  data arrival time                                                                   -0.2088
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1607


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_20_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_20_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_20_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_20_/Q (DFFARX1_RVT)     0.0465    0.2100     0.2100 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[20] (net)     3   3.8137              0.0000     0.2100 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_20_/D (DFFARX1_RVT)   0.0465   0.0001 *   0.2101 f
  data arrival time                                                                    0.2101

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_20_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                        -0.0026     0.0474
  data required time                                                                   0.0474
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0474
  data arrival time                                                                   -0.2101
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1627


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_10_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_10_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_10_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_10_/Q (DFFARX1_RVT)     0.0466    0.2101     0.2101 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[10] (net)     3   3.8399              0.0000     0.2101 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_10_/D (DFFARX1_RVT)   0.0466   0.0001 *   0.2102 f
  data arrival time                                                                    0.2102

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_10_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                        -0.0027     0.0473
  data required time                                                                   0.0473
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0473
  data arrival time                                                                   -0.2102
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1629


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_11_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_11_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_11_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_11_/Q (DFFARX1_RVT)     0.0499    0.2128     0.2128 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[11] (net)     3   4.3383              0.0000     0.2128 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_11_/D (DFFARX1_RVT)   0.0499   0.0001 *   0.2129 f
  data arrival time                                                                    0.2129

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_11_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                        -0.0045     0.0455
  data required time                                                                   0.0455
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0455
  data arrival time                                                                   -0.2129
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1674


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_13_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_13_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_13_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_13_/Q (DFFARX1_RVT)     0.0513    0.2137     0.2137 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[13] (net)     3   4.5329              0.0000     0.2137 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_13_/D (DFFARX1_RVT)   0.0513   0.0001 *   0.2139 f
  data arrival time                                                                    0.2139

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_13_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                        -0.0052     0.0448
  data required time                                                                   0.0448
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0448
  data arrival time                                                                   -0.2139
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1691


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_9_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_9_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_9_/CLK (DFFARX1_RVT)    0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_9_/Q (DFFARX1_RVT)      0.0514    0.2138     0.2138 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[9] (net)     3    4.5498              0.0000     0.2138 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_9_/D (DFFARX1_RVT)   0.0514    0.0002 *   0.2140 f
  data arrival time                                                                    0.2140

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_9_/CLK (DFFARX1_RVT)           0.0000     0.0500 r
  library hold time                                                        -0.0053     0.0447
  data required time                                                                   0.0447
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0447
  data arrival time                                                                   -0.2140
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1693


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_4_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_4_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_4_/CLK (DFFARX1_RVT)    0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_4_/Q (DFFARX1_RVT)      0.0522    0.2144     0.2144 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[4] (net)     3    4.6684              0.0000     0.2144 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_4_/D (DFFARX1_RVT)   0.0522    0.0002 *   0.2146 f
  data arrival time                                                                    0.2146

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_4_/CLK (DFFARX1_RVT)           0.0000     0.0500 r
  library hold time                                                        -0.0058     0.0442
  data required time                                                                   0.0442
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0442
  data arrival time                                                                   -0.2146
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1703


  Startpoint: iio_flops/i_jtag_trst_synchro_r_reg/CLK
              (internal path startpoint clocked by jtag_tck)
  Endpoint: iio_flops/i_jtag_trst_r1_reg
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.0000     0.0000 r
  iio_flops/i_jtag_trst_synchro_r_reg/CLK (DFFASX1_RVT)           0.2000    0.0000     0.0000 r    i 
  iio_flops/i_jtag_trst_synchro_r_reg/Q (DFFASX1_RVT)             0.0277    0.1913     0.1913 f
  iio_flops/i_jtag_trst_synchro_r (net)         1       0.5392              0.0000     0.1913 f
  iio_flops/i_jtag_trst_r1_reg/D (DFFASX1_RVT)                    0.0277    0.0000 *   0.1913 f
  data arrival time                                                                    0.1913

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/i_jtag_trst_r1_reg/CLK (DFFASX1_RVT)                            0.0000     0.0500 r
  library hold time                                                         0.0077     0.0577
  data required time                                                                   0.0577
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0577
  data arrival time                                                                   -0.1913
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1336


  Startpoint: iio_flops/i_jtag_trst_synchro_r_reg/CLK
              (internal path startpoint clocked by jtag_tck)
  Endpoint: iio_flops/i_jtag_trst_r1_reg
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.0000     0.0000 r
  iio_flops/i_jtag_trst_synchro_r_reg/CLK (DFFASX1_RVT)           0.2000    0.0000     0.0000 r    i 
  iio_flops/i_jtag_trst_synchro_r_reg/Q (DFFASX1_RVT)             0.0274    0.1889     0.1889 r
  iio_flops/i_jtag_trst_synchro_r (net)         1       0.5500              0.0000     0.1889 r
  iio_flops/i_jtag_trst_r1_reg/D (DFFASX1_RVT)                    0.0274    0.0000 *   0.1889 r
  data arrival time                                                                    0.1889

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/i_jtag_trst_r1_reg/CLK (DFFASX1_RVT)                            0.0000     0.0500 r
  library hold time                                                        -0.0160     0.0340
  data required time                                                                   0.0340
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0340
  data arrival time                                                                   -0.1889
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1549


  Startpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_1_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_0_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/ir_sreg_r_reg_1_/CLK (SDFFASX1_RVT)     0.2000    0.0000     0.0000 r
  ijtag_port/u_debug_port/ir_sreg_r_reg_1_/QN (SDFFASX1_RVT)      0.0577    0.1654     0.1654 f
  ijtag_port/u_debug_port/ir_sreg_r[1] (net)     2      2.3803              0.0000     0.1654 f
  ijtag_port/u_debug_port/ir_sreg_r_reg_0_/SE (SDFFARX1_RVT)      0.0577    0.0000 *   0.1654 f
  data arrival time                                                                    0.1654

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/ir_sreg_r_reg_0_/CLK (SDFFARX1_RVT)               0.0000     0.0500 r
  library hold time                                                        -0.0730    -0.0230
  data required time                                                                  -0.0230
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0230
  data arrival time                                                                   -0.1654
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1884


  Startpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_2_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_1_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/ir_sreg_r_reg_2_/CLK (SDFFASX1_RVT)     0.2000    0.0000     0.0000 r
  ijtag_port/u_debug_port/ir_sreg_r_reg_2_/Q (SDFFASX1_RVT)       0.0327    0.1977     0.1977 f
  ijtag_port/u_debug_port/n79 (net)             1       1.3713              0.0000     0.1977 f
  ijtag_port/u_debug_port/ir_sreg_r_reg_1_/SE (SDFFASX1_RVT)      0.0327    0.0000 *   0.1977 f
  data arrival time                                                                    0.1977

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/ir_sreg_r_reg_1_/CLK (SDFFASX1_RVT)               0.0000     0.0500 r
  library hold time                                                        -0.0580    -0.0080
  data required time                                                                  -0.0080
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0080
  data arrival time                                                                   -0.1977
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_3_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_2_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/ir_sreg_r_reg_3_/CLK (SDFFASX1_RVT)     0.2000    0.0000     0.0000 r
  ijtag_port/u_debug_port/ir_sreg_r_reg_3_/Q (SDFFASX1_RVT)       0.0337    0.1991     0.1991 f
  ijtag_port/u_debug_port/n81 (net)             1       1.5566              0.0000     0.1991 f
  ijtag_port/u_debug_port/ir_sreg_r_reg_2_/SE (SDFFASX1_RVT)      0.0337    0.0000 *   0.1991 f
  data arrival time                                                                    0.1991

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/ir_sreg_r_reg_2_/CLK (SDFFASX1_RVT)               0.0000     0.0500 r
  library hold time                                                        -0.0585    -0.0085
  data required time                                                                  -0.0085
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0085
  data arrival time                                                                   -0.1991
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_2_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_1_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/ir_sreg_r_reg_2_/CLK (SDFFASX1_RVT)     0.2000    0.0000     0.0000 r
  ijtag_port/u_debug_port/ir_sreg_r_reg_2_/Q (SDFFASX1_RVT)       0.0328    0.1950     0.1950 r
  ijtag_port/u_debug_port/n79 (net)             1       1.3942              0.0000     0.1950 r
  ijtag_port/u_debug_port/ir_sreg_r_reg_1_/SE (SDFFASX1_RVT)      0.0328    0.0000 *   0.1951 r
  data arrival time                                                                    0.1951

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/ir_sreg_r_reg_1_/CLK (SDFFASX1_RVT)               0.0000     0.0500 r
  library hold time                                                        -0.0642    -0.0142
  data required time                                                                  -0.0142
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0142
  data arrival time                                                                   -0.1951
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2093


  Startpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_3_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_2_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/ir_sreg_r_reg_3_/CLK (SDFFASX1_RVT)     0.2000    0.0000     0.0000 r
  ijtag_port/u_debug_port/ir_sreg_r_reg_3_/Q (SDFFASX1_RVT)       0.0340    0.1963     0.1963 r
  ijtag_port/u_debug_port/n81 (net)             1       1.5794              0.0000     0.1963 r
  ijtag_port/u_debug_port/ir_sreg_r_reg_2_/SE (SDFFASX1_RVT)      0.0340    0.0000 *   0.1963 r
  data arrival time                                                                    0.1963

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/ir_sreg_r_reg_2_/CLK (SDFFASX1_RVT)               0.0000     0.0500 r
  library hold time                                                        -0.0647    -0.0147
  data required time                                                                  -0.0147
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0147
  data arrival time                                                                   -0.1963
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2110


  Startpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_1_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_0_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/ir_sreg_r_reg_1_/CLK (SDFFASX1_RVT)     0.2000    0.0000     0.0000 r
  ijtag_port/u_debug_port/ir_sreg_r_reg_1_/QN (SDFFASX1_RVT)      0.0653    0.1894     0.1894 r
  ijtag_port/u_debug_port/ir_sreg_r[1] (net)     2      2.4332              0.0000     0.1894 r
  ijtag_port/u_debug_port/ir_sreg_r_reg_0_/SE (SDFFARX1_RVT)      0.0653    0.0000 *   0.1894 r
  data arrival time                                                                    0.1894

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/ir_sreg_r_reg_0_/CLK (SDFFARX1_RVT)               0.0000     0.0500 r
  library hold time                                                        -0.0771    -0.0271
  data required time                                                                  -0.0271
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0271
  data arrival time                                                                   -0.1894
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2165


  Startpoint: ijtag_port/u_debug_port/shift_register_r_reg_3_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/shift_register_r_reg_2_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/shift_register_r_reg_3_/CLK (SDFFASX1_RVT)   0.2000   0.0000   0.0000 r
  ijtag_port/u_debug_port/shift_register_r_reg_3_/QN (SDFFASX1_RVT)   0.0429   0.1436   0.1436 f
  ijtag_port/u_debug_port/n[150] (net)          1       0.4567              0.0000     0.1436 f
  ijtag_port/u_debug_port/U119/A2 (NAND2X0_RVT)                   0.0429    0.0000 *   0.1436 f
  ijtag_port/u_debug_port/U119/Y (NAND2X0_RVT)                    0.0479    0.0539     0.1974 r
  ijtag_port/u_debug_port/n9 (net)              1       1.0465              0.0000     0.1974 r
  ijtag_port/u_debug_port/shift_register_r_reg_2_/SE (SDFFASX1_RVT)   0.0479   0.0000 *   0.1974 r
  data arrival time                                                                    0.1974

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/shift_register_r_reg_2_/CLK (SDFFASX1_RVT)        0.0000     0.0500 r
  library hold time                                                        -0.0695    -0.0195
  data required time                                                                  -0.0195
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0195
  data arrival time                                                                   -0.1974
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2169


  Startpoint: ijtag_port/u_debug_port/shift_register_r_reg_13_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/shift_register_r_reg_12_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/shift_register_r_reg_13_/CLK (SDFFASX1_RVT)   0.2000   0.0000   0.0000 r
  ijtag_port/u_debug_port/shift_register_r_reg_13_/QN (SDFFASX1_RVT)   0.0431   0.1437   0.1437 f
  ijtag_port/u_debug_port/n[140] (net)          1       0.4673              0.0000     0.1437 f
  ijtag_port/u_debug_port/U107/A2 (NAND2X0_RVT)                   0.0431    0.0000 *   0.1437 f
  ijtag_port/u_debug_port/U107/Y (NAND2X0_RVT)                    0.0478    0.0538     0.1976 r
  ijtag_port/u_debug_port/n29 (net)             1       1.0397              0.0000     0.1976 r
  ijtag_port/u_debug_port/shift_register_r_reg_12_/SE (SDFFASX1_RVT)   0.0478   0.0000 *   0.1976 r
  data arrival time                                                                    0.1976

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/shift_register_r_reg_12_/CLK (SDFFASX1_RVT)       0.0000     0.0500 r
  library hold time                                                        -0.0694    -0.0194
  data required time                                                                  -0.0194
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0194
  data arrival time                                                                   -0.1976
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2170


  Startpoint: ijtag_port/u_debug_port/shift_register_r_reg_31_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/shift_register_r_reg_30_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/shift_register_r_reg_31_/CLK (SDFFASX1_RVT)   0.2000   0.0000   0.0000 r
  ijtag_port/u_debug_port/shift_register_r_reg_31_/QN (SDFFASX1_RVT)   0.0444   0.1457   0.1457 f
  ijtag_port/u_debug_port/n[118] (net)          1       0.6071              0.0000     0.1457 f
  ijtag_port/u_debug_port/U85/A2 (NAND2X0_RVT)                    0.0444    0.0000 *   0.1457 f
  ijtag_port/u_debug_port/U85/Y (NAND2X0_RVT)                     0.0466    0.0536     0.1992 r
  ijtag_port/u_debug_port/n67 (net)             1       0.9693              0.0000     0.1992 r
  ijtag_port/u_debug_port/shift_register_r_reg_30_/SE (SDFFASX1_RVT)   0.0466   0.0000 *   0.1992 r
  data arrival time                                                                    0.1992

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/shift_register_r_reg_30_/CLK (SDFFASX1_RVT)       0.0000     0.0500 r
  library hold time                                                        -0.0690    -0.0190
  data required time                                                                  -0.0190
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0190
  data arrival time                                                                   -0.1992
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2183


  Startpoint: ijtag_port/u_debug_port/shift_register_r_reg_9_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/shift_register_r_reg_8_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/shift_register_r_reg_9_/CLK (SDFFASX1_RVT)   0.2000   0.0000   0.0000 r
  ijtag_port/u_debug_port/shift_register_r_reg_9_/QN (SDFFASX1_RVT)   0.0442   0.1454   0.1454 f
  ijtag_port/u_debug_port/n[144] (net)          1       0.5911              0.0000     0.1454 f
  ijtag_port/u_debug_port/U111/A2 (NAND2X0_RVT)                   0.0442    0.0000 *   0.1454 f
  ijtag_port/u_debug_port/U111/Y (NAND2X0_RVT)                    0.0488    0.0550     0.2005 r
  ijtag_port/u_debug_port/n21 (net)             1       1.0749              0.0000     0.2005 r
  ijtag_port/u_debug_port/shift_register_r_reg_8_/SE (SDFFASX1_RVT)   0.0488   0.0000 *   0.2005 r
  data arrival time                                                                    0.2005

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/shift_register_r_reg_8_/CLK (SDFFASX1_RVT)        0.0000     0.0500 r
  library hold time                                                        -0.0698    -0.0198
  data required time                                                                  -0.0198
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0198
  data arrival time                                                                   -0.2005
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2203


  Startpoint: ijtag_port/u_debug_port/shift_register_r_reg_24_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/shift_register_r_reg_23_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/shift_register_r_reg_24_/CLK (SDFFASX1_RVT)   0.2000   0.0000   0.0000 r
  ijtag_port/u_debug_port/shift_register_r_reg_24_/QN (SDFFASX1_RVT)   0.0440   0.1450   0.1450 f
  ijtag_port/u_debug_port/n[128] (net)          1       0.5614              0.0000     0.1450 f
  ijtag_port/u_debug_port/U96/A2 (NAND2X0_RVT)                    0.0440    0.0000 *   0.1450 f
  ijtag_port/u_debug_port/U96/Y (NAND2X0_RVT)                     0.0496    0.0554     0.2005 r
  ijtag_port/u_debug_port/n51 (net)             1       1.1137              0.0000     0.2005 r
  ijtag_port/u_debug_port/shift_register_r_reg_23_/SE (SDFFASX1_RVT)   0.0496   0.0000 *   0.2005 r
  data arrival time                                                                    0.2005

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/shift_register_r_reg_23_/CLK (SDFFASX1_RVT)       0.0000     0.0500 r
  library hold time                                                        -0.0701    -0.0201
  data required time                                                                  -0.0201
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0201
  data arrival time                                                                   -0.2005
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2205


  Startpoint: ijtag_port/u_debug_port/shift_register_r_reg_29_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/shift_register_r_reg_28_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/shift_register_r_reg_29_/CLK (SDFFASX1_RVT)   0.2000   0.0000   0.0000 r
  ijtag_port/u_debug_port/shift_register_r_reg_29_/QN (SDFFASX1_RVT)   0.0443   0.1455   0.1455 f
  ijtag_port/u_debug_port/n[120] (net)          1       0.5953              0.0000     0.1455 f
  ijtag_port/u_debug_port/U89/A2 (NAND2X0_RVT)                    0.0443    0.0000 *   0.1455 f
  ijtag_port/u_debug_port/U89/Y (NAND2X0_RVT)                     0.0491    0.0552     0.2007 r
  ijtag_port/u_debug_port/n61 (net)             1       1.0864              0.0000     0.2007 r
  ijtag_port/u_debug_port/shift_register_r_reg_28_/SE (SDFFASX1_RVT)   0.0491   0.0000 *   0.2007 r
  data arrival time                                                                    0.2007

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/shift_register_r_reg_28_/CLK (SDFFASX1_RVT)       0.0000     0.0500 r
  library hold time                                                        -0.0699    -0.0199
  data required time                                                                  -0.0199
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0199
  data arrival time                                                                   -0.2007
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2206


  Startpoint: ijtag_port/u_debug_port/shift_register_r_reg_3_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/shift_register_r_reg_2_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/shift_register_r_reg_3_/CLK (SDFFASX1_RVT)   0.2000   0.0000   0.0000 r
  ijtag_port/u_debug_port/shift_register_r_reg_3_/QN (SDFFASX1_RVT)   0.0481   0.1677   0.1677 r
  ijtag_port/u_debug_port/n[150] (net)          1       0.4748              0.0000     0.1677 r
  ijtag_port/u_debug_port/U119/A2 (NAND2X0_RVT)                   0.0481    0.0000 *   0.1677 r
  ijtag_port/u_debug_port/U119/Y (NAND2X0_RVT)                    0.0407    0.0427     0.2104 f
  ijtag_port/u_debug_port/n9 (net)              1       1.0237              0.0000     0.2104 f
  ijtag_port/u_debug_port/shift_register_r_reg_2_/SE (SDFFASX1_RVT)   0.0407   0.0000 *   0.2104 f
  data arrival time                                                                    0.2104

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/shift_register_r_reg_2_/CLK (SDFFASX1_RVT)        0.0000     0.0500 r
  library hold time                                                        -0.0618    -0.0118
  data required time                                                                  -0.0118
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0118
  data arrival time                                                                   -0.2104
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2223


  Startpoint: ijtag_port/u_debug_port/shift_register_r_reg_13_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/shift_register_r_reg_12_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/shift_register_r_reg_13_/CLK (SDFFASX1_RVT)   0.2000   0.0000   0.0000 r
  ijtag_port/u_debug_port/shift_register_r_reg_13_/QN (SDFFASX1_RVT)   0.0482   0.1679   0.1679 r
  ijtag_port/u_debug_port/n[140] (net)          1       0.4854              0.0000     0.1679 r
  ijtag_port/u_debug_port/U107/A2 (NAND2X0_RVT)                   0.0482    0.0000 *   0.1679 r
  ijtag_port/u_debug_port/U107/Y (NAND2X0_RVT)                    0.0406    0.0426     0.2105 f
  ijtag_port/u_debug_port/n29 (net)             1       1.0168              0.0000     0.2105 f
  ijtag_port/u_debug_port/shift_register_r_reg_12_/SE (SDFFASX1_RVT)   0.0406   0.0000 *   0.2105 f
  data arrival time                                                                    0.2105

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/shift_register_r_reg_12_/CLK (SDFFASX1_RVT)       0.0000     0.0500 r
  library hold time                                                        -0.0618    -0.0118
  data required time                                                                  -0.0118
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0118
  data arrival time                                                                   -0.2105
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2223


  Startpoint: ijtag_port/u_debug_port/shift_register_r_reg_16_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/shift_register_r_reg_15_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/shift_register_r_reg_16_/CLK (SDFFASX1_RVT)   0.2000   0.0000   0.0000 r
  ijtag_port/u_debug_port/shift_register_r_reg_16_/QN (SDFFASX1_RVT)   0.0460   0.1479   0.1479 f
  ijtag_port/u_debug_port/n[137] (net)          1       0.7764              0.0000     0.1479 f
  ijtag_port/u_debug_port/U104/A2 (NAND2X0_RVT)                   0.0460    0.0000 *   0.1479 f
  ijtag_port/u_debug_port/U104/Y (NAND2X0_RVT)                    0.0481    0.0553     0.2032 r
  ijtag_port/u_debug_port/n35 (net)             1       1.0244              0.0000     0.2032 r
  ijtag_port/u_debug_port/shift_register_r_reg_15_/SE (SDFFASX1_RVT)   0.0481   0.0000 *   0.2032 r
  data arrival time                                                                    0.2032

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/shift_register_r_reg_15_/CLK (SDFFASX1_RVT)       0.0000     0.0500 r
  library hold time                                                        -0.0696    -0.0196
  data required time                                                                  -0.0196
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0196
  data arrival time                                                                   -0.2032
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2228


  Startpoint: ijtag_port/u_debug_port/shift_register_r_reg_20_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/shift_register_r_reg_19_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/shift_register_r_reg_20_/CLK (SDFFASX1_RVT)   0.2000   0.0000   0.0000 r
  ijtag_port/u_debug_port/shift_register_r_reg_20_/QN (SDFFASX1_RVT)   0.0435   0.1444   0.1444 f
  ijtag_port/u_debug_port/n[133] (net)          1       0.5144              0.0000     0.1444 f
  ijtag_port/u_debug_port/U100/A2 (NAND2X0_RVT)                   0.0435    0.0000 *   0.1444 f
  ijtag_port/u_debug_port/U100/Y (NAND2X0_RVT)                    0.0527    0.0574     0.2018 r
  ijtag_port/u_debug_port/n43 (net)             1       1.2649              0.0000     0.2018 r
  ijtag_port/u_debug_port/shift_register_r_reg_19_/SE (SDFFASX1_RVT)   0.0527   0.0000 *   0.2018 r
  data arrival time                                                                    0.2018

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/shift_register_r_reg_19_/CLK (SDFFASX1_RVT)       0.0000     0.0500 r
  library hold time                                                        -0.0712    -0.0212
  data required time                                                                  -0.0212
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0212
  data arrival time                                                                   -0.2018
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2230


  Startpoint: ijtag_port/u_debug_port/shift_register_r_reg_31_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/shift_register_r_reg_30_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/shift_register_r_reg_31_/CLK (SDFFASX1_RVT)   0.2000   0.0000   0.0000 r
  ijtag_port/u_debug_port/shift_register_r_reg_31_/QN (SDFFASX1_RVT)   0.0496   0.1697   0.1697 r
  ijtag_port/u_debug_port/n[118] (net)          1       0.6252              0.0000     0.1697 r
  ijtag_port/u_debug_port/U85/A2 (NAND2X0_RVT)                    0.0496    0.0000 *   0.1697 r
  ijtag_port/u_debug_port/U85/Y (NAND2X0_RVT)                     0.0397    0.0419     0.2116 f
  ijtag_port/u_debug_port/n67 (net)             1       0.9465              0.0000     0.2116 f
  ijtag_port/u_debug_port/shift_register_r_reg_30_/SE (SDFFASX1_RVT)   0.0397   0.0000 *   0.2116 f
  data arrival time                                                                    0.2116

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/shift_register_r_reg_30_/CLK (SDFFASX1_RVT)       0.0000     0.0500 r
  library hold time                                                        -0.0614    -0.0114
  data required time                                                                  -0.0114
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0114
  data arrival time                                                                   -0.2116
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2230


  Startpoint: ijtag_port/u_debug_port/shift_register_r_reg_23_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/shift_register_r_reg_22_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/shift_register_r_reg_23_/CLK (SDFFASX1_RVT)   0.2000   0.0000   0.0000 r
  ijtag_port/u_debug_port/shift_register_r_reg_23_/QN (SDFFASX1_RVT)   0.0435   0.1443   0.1443 f
  ijtag_port/u_debug_port/n[130] (net)          1       0.5054              0.0000     0.1443 f
  ijtag_port/u_debug_port/U97/A2 (NAND2X0_RVT)                    0.0435    0.0000 *   0.1443 f
  ijtag_port/u_debug_port/U97/Y (NAND2X0_RVT)                     0.0534    0.0578     0.2021 r
  ijtag_port/u_debug_port/n49 (net)             1       1.2981              0.0000     0.2021 r
  ijtag_port/u_debug_port/shift_register_r_reg_22_/SE (SDFFASX1_RVT)   0.0534   0.0000 *   0.2021 r
  data arrival time                                                                    0.2021

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/shift_register_r_reg_22_/CLK (SDFFASX1_RVT)       0.0000     0.0500 r
  library hold time                                                        -0.0714    -0.0214
  data required time                                                                  -0.0214
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0214
  data arrival time                                                                   -0.2021
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2235


  Startpoint: ijtag_port/u_debug_port/shift_register_r_reg_10_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/shift_register_r_reg_9_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/shift_register_r_reg_10_/CLK (SDFFASX1_RVT)   0.2000   0.0000   0.0000 r
  ijtag_port/u_debug_port/shift_register_r_reg_10_/QN (SDFFASX1_RVT)   0.0451   0.1467   0.1467 f
  ijtag_port/u_debug_port/n[143] (net)          1       0.6815              0.0000     0.1467 f
  ijtag_port/u_debug_port/U110/A2 (NAND2X0_RVT)                   0.0451    0.0000 *   0.1467 f
  ijtag_port/u_debug_port/U110/Y (NAND2X0_RVT)                    0.0508    0.0567     0.2034 r
  ijtag_port/u_debug_port/n23 (net)             1       1.1594              0.0000     0.2034 r
  ijtag_port/u_debug_port/shift_register_r_reg_9_/SE (SDFFASX1_RVT)   0.0508   0.0000 *   0.2034 r
  data arrival time                                                                    0.2034

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/shift_register_r_reg_9_/CLK (SDFFASX1_RVT)        0.0000     0.0500 r
  library hold time                                                        -0.0705    -0.0205
  data required time                                                                  -0.0205
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0205
  data arrival time                                                                   -0.2034
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2239


  Startpoint: ijtag_port/u_debug_port/shift_register_r_reg_28_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/shift_register_r_reg_27_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/shift_register_r_reg_28_/CLK (SDFFASX1_RVT)   0.2000   0.0000   0.0000 r
  ijtag_port/u_debug_port/shift_register_r_reg_28_/QN (SDFFASX1_RVT)   0.0461   0.1481   0.1481 f
  ijtag_port/u_debug_port/n[121] (net)          1       0.7864              0.0000     0.1481 f
  ijtag_port/u_debug_port/U90/A2 (NAND2X0_RVT)                    0.0461    0.0000 *   0.1481 f
  ijtag_port/u_debug_port/U90/Y (NAND2X0_RVT)                     0.0493    0.0561     0.2042 r
  ijtag_port/u_debug_port/n59 (net)             1       1.0779              0.0000     0.2042 r
  ijtag_port/u_debug_port/shift_register_r_reg_27_/SE (SDFFASX1_RVT)   0.0493   0.0000 *   0.2042 r
  data arrival time                                                                    0.2042

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/shift_register_r_reg_27_/CLK (SDFFASX1_RVT)       0.0000     0.0500 r
  library hold time                                                        -0.0700    -0.0200
  data required time                                                                  -0.0200
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0200
  data arrival time                                                                   -0.2042
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2241


  Startpoint: ijtag_port/u_debug_port/shift_register_r_reg_25_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/shift_register_r_reg_24_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/shift_register_r_reg_25_/CLK (SDFFASX1_RVT)   0.2000   0.0000   0.0000 r
  ijtag_port/u_debug_port/shift_register_r_reg_25_/QN (SDFFASX1_RVT)   0.0458   0.1478   0.1478 f
  ijtag_port/u_debug_port/n[124] (net)          1       0.7632              0.0000     0.1478 f
  ijtag_port/u_debug_port/U95/A2 (NAND2X0_RVT)                    0.0458    0.0000 *   0.1478 f
  ijtag_port/u_debug_port/U95/Y (NAND2X0_RVT)                     0.0497    0.0563     0.2041 r
  ijtag_port/u_debug_port/n53 (net)             1       1.1010              0.0000     0.2041 r
  ijtag_port/u_debug_port/shift_register_r_reg_24_/SE (SDFFASX1_RVT)   0.0497   0.0000 *   0.2041 r
  data arrival time                                                                    0.2041

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/shift_register_r_reg_24_/CLK (SDFFASX1_RVT)       0.0000     0.0500 r
  library hold time                                                        -0.0701    -0.0201
  data required time                                                                  -0.0201
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0201
  data arrival time                                                                   -0.2041
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2242


  Startpoint: ijtag_port/u_debug_port/shift_register_r_reg_26_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/shift_register_r_reg_25_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/shift_register_r_reg_26_/CLK (SDFFASX1_RVT)   0.2000   0.0000   0.0000 r
  ijtag_port/u_debug_port/shift_register_r_reg_26_/QN (SDFFASX1_RVT)   0.0437   0.1447   0.1447 f
  ijtag_port/u_debug_port/n[123] (net)          1       0.5362              0.0000     0.1447 f
  ijtag_port/u_debug_port/U94/A2 (NAND2X0_RVT)                    0.0437    0.0000 *   0.1447 f
  ijtag_port/u_debug_port/U94/Y (NAND2X0_RVT)                     0.0540    0.0583     0.2030 r
  ijtag_port/u_debug_port/n55 (net)             1       1.3203              0.0000     0.2030 r
  ijtag_port/u_debug_port/shift_register_r_reg_25_/SE (SDFFASX1_RVT)   0.0540   0.0000 *   0.2030 r
  data arrival time                                                                    0.2030

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/shift_register_r_reg_25_/CLK (SDFFASX1_RVT)       0.0000     0.0500 r
  library hold time                                                        -0.0716    -0.0216
  data required time                                                                  -0.0216
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0216
  data arrival time                                                                   -0.2030
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2246


  Startpoint: ijtag_port/u_debug_port/shift_register_r_reg_9_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/shift_register_r_reg_8_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/shift_register_r_reg_9_/CLK (SDFFASX1_RVT)   0.2000   0.0000   0.0000 r
  ijtag_port/u_debug_port/shift_register_r_reg_9_/QN (SDFFASX1_RVT)   0.0494   0.1695   0.1695 r
  ijtag_port/u_debug_port/n[144] (net)          1       0.6092              0.0000     0.1695 r
  ijtag_port/u_debug_port/U111/A2 (NAND2X0_RVT)                   0.0494    0.0000 *   0.1695 r
  ijtag_port/u_debug_port/U111/Y (NAND2X0_RVT)                    0.0415    0.0435     0.2130 f
  ijtag_port/u_debug_port/n21 (net)             1       1.0520              0.0000     0.2130 f
  ijtag_port/u_debug_port/shift_register_r_reg_8_/SE (SDFFASX1_RVT)   0.0415   0.0000 *   0.2130 f
  data arrival time                                                                    0.2130

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/shift_register_r_reg_8_/CLK (SDFFASX1_RVT)        0.0000     0.0500 r
  library hold time                                                        -0.0622    -0.0122
  data required time                                                                  -0.0122
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0122
  data arrival time                                                                   -0.2130
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2252


  Startpoint: ijtag_port/u_debug_port/shift_register_r_reg_29_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/shift_register_r_reg_28_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/shift_register_r_reg_29_/CLK (SDFFASX1_RVT)   0.2000   0.0000   0.0000 r
  ijtag_port/u_debug_port/shift_register_r_reg_29_/QN (SDFFASX1_RVT)   0.0495   0.1696   0.1696 r
  ijtag_port/u_debug_port/n[120] (net)          1       0.6133              0.0000     0.1696 r
  ijtag_port/u_debug_port/U89/A2 (NAND2X0_RVT)                    0.0495    0.0000 *   0.1696 r
  ijtag_port/u_debug_port/U89/Y (NAND2X0_RVT)                     0.0418    0.0436     0.2132 f
  ijtag_port/u_debug_port/n61 (net)             1       1.0635              0.0000     0.2132 f
  ijtag_port/u_debug_port/shift_register_r_reg_28_/SE (SDFFASX1_RVT)   0.0418   0.0000 *   0.2132 f
  data arrival time                                                                    0.2132

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/shift_register_r_reg_28_/CLK (SDFFASX1_RVT)       0.0000     0.0500 r
  library hold time                                                        -0.0623    -0.0123
  data required time                                                                  -0.0123
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0123
  data arrival time                                                                   -0.2132
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2256


  Startpoint: ijtag_port/u_debug_port/shift_register_r_reg_24_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/shift_register_r_reg_23_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/shift_register_r_reg_24_/CLK (SDFFASX1_RVT)   0.2000   0.0000   0.0000 r
  ijtag_port/u_debug_port/shift_register_r_reg_24_/QN (SDFFASX1_RVT)   0.0491   0.1691   0.1691 r
  ijtag_port/u_debug_port/n[128] (net)          1       0.5794              0.0000     0.1691 r
  ijtag_port/u_debug_port/U96/A2 (NAND2X0_RVT)                    0.0491    0.0000 *   0.1691 r
  ijtag_port/u_debug_port/U96/Y (NAND2X0_RVT)                     0.0422    0.0439     0.2131 f
  ijtag_port/u_debug_port/n51 (net)             1       1.0908              0.0000     0.2131 f
  ijtag_port/u_debug_port/shift_register_r_reg_23_/SE (SDFFASX1_RVT)   0.0422   0.0000 *   0.2131 f
  data arrival time                                                                    0.2131

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/shift_register_r_reg_23_/CLK (SDFFASX1_RVT)       0.0000     0.0500 r
  library hold time                                                        -0.0625    -0.0125
  data required time                                                                  -0.0125
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0125
  data arrival time                                                                   -0.2131
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2256


  Startpoint: ijtag_port/u_debug_port/shift_register_r_reg_2_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/shift_register_r_reg_1_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/shift_register_r_reg_2_/CLK (SDFFASX1_RVT)   0.2000   0.0000   0.0000 r
  ijtag_port/u_debug_port/shift_register_r_reg_2_/QN (SDFFASX1_RVT)   0.0474   0.1501   0.1501 f
  ijtag_port/u_debug_port/n[151] (net)          1       0.9342              0.0000     0.1501 f
  ijtag_port/u_debug_port/U120/A2 (NAND2X0_RVT)                   0.0474    0.0000 *   0.1501 f
  ijtag_port/u_debug_port/U120/Y (NAND2X0_RVT)                    0.0485    0.0561     0.2062 r
  ijtag_port/u_debug_port/n7 (net)              1       1.0256              0.0000     0.2062 r
  ijtag_port/u_debug_port/shift_register_r_reg_1_/SE (SDFFASX1_RVT)   0.0485   0.0000 *   0.2062 r
  data arrival time                                                                    0.2062

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/shift_register_r_reg_1_/CLK (SDFFASX1_RVT)        0.0000     0.0500 r
  library hold time                                                        -0.0697    -0.0197
  data required time                                                                  -0.0197
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0197
  data arrival time                                                                   -0.2062
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2259


  Startpoint: ijtag_port/u_debug_port/shift_register_r_reg_21_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/shift_register_r_reg_20_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/shift_register_r_reg_21_/CLK (SDFFASX1_RVT)   0.2000   0.0000   0.0000 r
  ijtag_port/u_debug_port/shift_register_r_reg_21_/QN (SDFFASX1_RVT)   0.0444   0.1457   0.1457 f
  ijtag_port/u_debug_port/n[132] (net)          1       0.6070              0.0000     0.1457 f
  ijtag_port/u_debug_port/U99/A2 (NAND2X0_RVT)                    0.0444    0.0000 *   0.1457 f
  ijtag_port/u_debug_port/U99/Y (NAND2X0_RVT)                     0.0542    0.0587     0.2043 r
  ijtag_port/u_debug_port/n45 (net)             1       1.3226              0.0000     0.2043 r
  ijtag_port/u_debug_port/shift_register_r_reg_20_/SE (SDFFASX1_RVT)   0.0542   0.0000 *   0.2044 r
  data arrival time                                                                    0.2044

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/shift_register_r_reg_20_/CLK (SDFFASX1_RVT)       0.0000     0.0500 r
  library hold time                                                        -0.0717    -0.0217
  data required time                                                                  -0.0217
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0217
  data arrival time                                                                   -0.2044
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2260


  Startpoint: ijtag_port/u_debug_port/shift_register_r_reg_12_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/shift_register_r_reg_11_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/shift_register_r_reg_12_/CLK (SDFFASX1_RVT)   0.2000   0.0000   0.0000 r
  ijtag_port/u_debug_port/shift_register_r_reg_12_/QN (SDFFASX1_RVT)   0.0424   0.1428   0.1428 f
  ijtag_port/u_debug_port/n[141] (net)          1       0.4053              0.0000     0.1428 f
  ijtag_port/u_debug_port/U108/A2 (NAND2X0_RVT)                   0.0424    0.0000 *   0.1428 f
  ijtag_port/u_debug_port/U108/Y (NAND2X0_RVT)                    0.0579    0.0603     0.2031 r
  ijtag_port/u_debug_port/n27 (net)             1       1.5147              0.0000     0.2031 r
  ijtag_port/u_debug_port/shift_register_r_reg_11_/SE (SDFFASX1_RVT)   0.0579   0.0000 *   0.2031 r
  data arrival time                                                                    0.2031

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/shift_register_r_reg_11_/CLK (SDFFASX1_RVT)       0.0000     0.0500 r
  library hold time                                                        -0.0730    -0.0230
  data required time                                                                  -0.0230
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0230
  data arrival time                                                                   -0.2031
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2261


1
