// Seed: 3165233472
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_19;
endmodule
module module_1 #(
    parameter id_19 = 32'd37,
    parameter id_21 = 32'd65
) (
    output wor id_0,
    input supply0 id_1,
    output logic id_2,
    output logic id_3,
    input uwire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    output wor id_8,
    input wor id_9,
    output logic id_10,
    input wor id_11,
    input wand id_12,
    input tri0 id_13,
    input tri id_14,
    input tri id_15,
    output tri0 id_16,
    input tri1 id_17,
    input wire id_18[id_21 : id_19],
    output tri0 _id_19,
    input supply0 id_20,
    output wor _id_21
    , id_34,
    input supply0 id_22,
    output supply0 id_23,
    input wor id_24,
    input supply0 id_25,
    input supply0 id_26,
    input wire id_27,
    input uwire id_28,
    input tri id_29,
    input wand id_30,
    input tri1 id_31,
    output supply0 id_32
);
  struct packed {id_35 id_36;} id_37;
  wire id_38;
  assign id_37 = id_37.id_36;
  always id_2 = id_30;
  always_ff
    if (1) id_3 <= -1;
    else id_10 <= -1;
  logic id_39;
  module_0 modCall_1 (
      id_38,
      id_37,
      id_34,
      id_39,
      id_37,
      id_35,
      id_37,
      id_34,
      id_36,
      id_37,
      id_38,
      id_35,
      id_38,
      id_35,
      id_35,
      id_36,
      id_34,
      id_36
  );
endmodule
