# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RV321.srcs/sources_1/new/RV32I.v" \
"../../../../RV321.srcs/sources_1/new/adder.v" \
"../../../../RV321.srcs/sources_1/new/alu.v" \
"../../../../RV321.srcs/sources_1/new/branch_determining_unit.v" \
"../../../../RV321.srcs/sources_1/new/controller.v" \
"../../../../RV321.srcs/sources_1/new/data_memory.v" \
"../../../../RV321.srcs/sources_1/new/datapath.v" \
"../../../../RV321.srcs/sources_1/new/instruction_fetch.v" \
"../../../../RV321.srcs/sources_1/new/instruction_memory.v" \
"../../../../RV321.srcs/sources_1/new/mux.v" \
"../../../../RV321.srcs/sources_1/new/mux_pc.v" \
"../../../../RV321.srcs/sources_1/new/pc.v" \
"../../../../RV321.srcs/sources_1/new/register_file.v" \
"../../../../RV321.srcs/sources_1/new/sign_extend.v" \
"../../../../RV321.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
