#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000023a2564cdd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000023a2564f470 .scope module, "direct_mapped_cache" "direct_mapped_cache" 3 11;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cpu_req";
    .port_info 3 /INPUT 1 "cpu_rw";
    .port_info 4 /INPUT 32 "cpu_addr";
    .port_info 5 /INPUT 32 "cpu_wdata";
    .port_info 6 /INPUT 4 "cpu_wstrb";
    .port_info 7 /OUTPUT 1 "cpu_ready";
    .port_info 8 /OUTPUT 1 "cpu_resp";
    .port_info 9 /OUTPUT 32 "cpu_rdata";
    .port_info 10 /OUTPUT 1 "mem_req";
    .port_info 11 /OUTPUT 1 "mem_rw";
    .port_info 12 /OUTPUT 32 "mem_addr";
    .port_info 13 /OUTPUT 256 "mem_wdata";
    .port_info 14 /INPUT 1 "mem_ready";
    .port_info 15 /INPUT 1 "mem_resp";
    .port_info 16 /INPUT 256 "mem_rdata";
    .port_info 17 /OUTPUT 1 "dbg_hit";
    .port_info 18 /OUTPUT 1 "dbg_miss";
    .port_info 19 /OUTPUT 4 "dbg_state";
    .port_info 20 /OUTPUT 1 "dbg_valid";
    .port_info 21 /OUTPUT 1 "dbg_dirty";
    .port_info 22 /OUTPUT 1 "dbg_tag_match";
    .port_info 23 /OUTPUT 1 "dbg_writeback";
L_0000023a255f8120 .functor BUFZ 1, L_0000023a256dd450, C4<0>, C4<0>, C4<0>;
L_0000023a255f7be0 .functor BUFZ 1, L_0000023a256de990, C4<0>, C4<0>, C4<0>;
L_0000023a255f7c50 .functor AND 1, L_0000023a255f8120, L_0000023a256ded50, C4<1>, C4<1>;
L_0000023a255f75c0 .functor BUFZ 256, L_0000023a256ddb30, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000023a255f86d0 .functor BUFZ 1, v0000023a256d1f60_0, C4<0>, C4<0>, C4<0>;
L_0000023a255f7630 .functor BUFZ 1, v0000023a256d4e70_0, C4<0>, C4<0>, C4<0>;
L_0000023a255f8190 .functor BUFZ 4, v0000023a256d5b90_0, C4<0000>, C4<0000>, C4<0000>;
L_0000023a255f78d0 .functor BUFZ 1, L_0000023a255f8120, C4<0>, C4<0>, C4<0>;
L_0000023a255f7da0 .functor BUFZ 1, L_0000023a255f7be0, C4<0>, C4<0>, C4<0>;
L_0000023a255f76a0 .functor BUFZ 1, L_0000023a256ded50, C4<0>, C4<0>, C4<0>;
L_0000023a255f8510 .functor BUFZ 1, v0000023a256d5690_0, C4<0>, C4<0>, C4<0>;
v0000023a2560fad0_0 .net *"_ivl_16", 0 0, L_0000023a256dd450;  1 drivers
v0000023a255e7d40_0 .net *"_ivl_18", 6 0, L_0000023a256decb0;  1 drivers
L_0000023a256def18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a255e7ca0_0 .net *"_ivl_21", 1 0, L_0000023a256def18;  1 drivers
v0000023a255e7b60_0 .net *"_ivl_24", 0 0, L_0000023a256de990;  1 drivers
v0000023a255e7de0_0 .net *"_ivl_26", 6 0, L_0000023a256de490;  1 drivers
L_0000023a256def60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a255e7e80_0 .net *"_ivl_29", 1 0, L_0000023a256def60;  1 drivers
v0000023a255e8100_0 .net *"_ivl_32", 21 0, L_0000023a256de530;  1 drivers
v0000023a255e8240_0 .net *"_ivl_34", 6 0, L_0000023a256dd4f0;  1 drivers
L_0000023a256defa8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a255e7f20_0 .net *"_ivl_37", 1 0, L_0000023a256defa8;  1 drivers
v0000023a255e82e0_0 .net *"_ivl_44", 255 0, L_0000023a256ddb30;  1 drivers
v0000023a256d1ce0_0 .net *"_ivl_46", 6 0, L_0000023a256ddf90;  1 drivers
L_0000023a256deff0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a256d2140_0 .net *"_ivl_49", 1 0, L_0000023a256deff0;  1 drivers
v0000023a256d39a0_0 .net *"_ivl_52", 21 0, L_0000023a256de0d0;  1 drivers
v0000023a256d3720_0 .net *"_ivl_54", 6 0, L_0000023a256de030;  1 drivers
L_0000023a256df038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a256d2960_0 .net *"_ivl_57", 1 0, L_0000023a256df038;  1 drivers
L_0000023a256df080 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023a256d37c0_0 .net/2u *"_ivl_58", 4 0, L_0000023a256df080;  1 drivers
v0000023a256d1e20_0 .net "cache_dirty", 0 0, L_0000023a255f7be0;  1 drivers
v0000023a256d3900_0 .net "cache_hit", 0 0, L_0000023a255f7c50;  1 drivers
v0000023a256d30e0_0 .net "cache_miss", 0 0, L_0000023a256dd770;  1 drivers
v0000023a256d2640_0 .net "cache_valid", 0 0, L_0000023a255f8120;  1 drivers
o0000023a256821c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a256d1ec0_0 .net "clk", 0 0, o0000023a256821c8;  0 drivers
o0000023a256821f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000023a256d3360_0 .net "cpu_addr", 31 0, o0000023a256821f8;  0 drivers
v0000023a256d2500_0 .var "cpu_rdata", 31 0;
v0000023a256d1d80_0 .var "cpu_ready", 0 0;
o0000023a25682288 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a256d23c0_0 .net "cpu_req", 0 0, o0000023a25682288;  0 drivers
v0000023a256d2460_0 .var "cpu_resp", 0 0;
o0000023a256822e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a256d25a0_0 .net "cpu_rw", 0 0, o0000023a256822e8;  0 drivers
o0000023a25682318 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000023a256d3400_0 .net "cpu_wdata", 31 0, o0000023a25682318;  0 drivers
o0000023a25682348 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000023a256d2000_0 .net "cpu_wstrb", 3 0, o0000023a25682348;  0 drivers
v0000023a256d2b40_0 .net "current_block", 255 0, L_0000023a255f75c0;  1 drivers
v0000023a256d35e0 .array "data_arr", 31 0, 255 0;
v0000023a256d2a00_0 .net "dbg_dirty", 0 0, L_0000023a255f7da0;  1 drivers
v0000023a256d26e0_0 .net "dbg_hit", 0 0, L_0000023a255f86d0;  1 drivers
v0000023a256d2d20_0 .net "dbg_miss", 0 0, L_0000023a255f7630;  1 drivers
v0000023a256d3860_0 .net "dbg_state", 3 0, L_0000023a255f8190;  1 drivers
v0000023a256d2dc0_0 .net "dbg_tag_match", 0 0, L_0000023a255f76a0;  1 drivers
v0000023a256d21e0_0 .net "dbg_valid", 0 0, L_0000023a255f78d0;  1 drivers
v0000023a256d3540_0 .net "dbg_writeback", 0 0, L_0000023a255f8510;  1 drivers
v0000023a256d3680 .array "dirty_arr", 31 0, 0 0;
v0000023a256d2e60_0 .var "hit_count", 31 0;
v0000023a256d3180_0 .var "hit_flag", 0 0;
v0000023a256d1f60_0 .var "hit_latch", 0 0;
v0000023a256d3a40_0 .var/i "i", 31 0;
v0000023a256d2c80_0 .net "lat_index", 4 0, L_0000023a256de5d0;  1 drivers
v0000023a256d3ae0_0 .net "lat_offset", 4 0, L_0000023a256dd270;  1 drivers
v0000023a256d3b80_0 .net "lat_tag", 21 0, L_0000023a256ddef0;  1 drivers
v0000023a256d20a0_0 .net "lat_word_offset", 2 0, L_0000023a256de3f0;  1 drivers
v0000023a256d2780_0 .var "latched_addr", 31 0;
v0000023a256d2f00_0 .var "latched_rw", 0 0;
v0000023a256d2280_0 .var "latched_wdata", 31 0;
v0000023a256d34a0_0 .var "latched_wstrb", 3 0;
v0000023a256d2320_0 .var "mem_addr", 31 0;
o0000023a25682768 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000023a256d2820_0 .net "mem_rdata", 255 0, o0000023a25682768;  0 drivers
o0000023a25682798 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a256d28c0_0 .net "mem_ready", 0 0, o0000023a25682798;  0 drivers
v0000023a256d2aa0_0 .var "mem_req", 0 0;
o0000023a256827f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a256d2be0_0 .net "mem_resp", 0 0, o0000023a256827f8;  0 drivers
v0000023a256d2fa0_0 .var "mem_rw", 0 0;
v0000023a256d3040_0 .var "mem_wdata", 255 0;
v0000023a256d3220_0 .var "miss_count", 31 0;
v0000023a256d32c0_0 .var "miss_flag", 0 0;
v0000023a256d4e70_0 .var "miss_latch", 0 0;
v0000023a256d5230_0 .var "next_state", 3 0;
v0000023a256d3ed0_0 .net "req_index", 4 0, L_0000023a256dec10;  1 drivers
v0000023a256d4fb0_0 .net "req_offset", 4 0, L_0000023a256dd6d0;  1 drivers
v0000023a256d48d0_0 .net "req_tag", 21 0, L_0000023a256dcf50;  1 drivers
v0000023a256d4dd0_0 .net "req_word_offset", 2 0, L_0000023a256dd590;  1 drivers
o0000023a25682a08 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a256d5550_0 .net "rst", 0 0, o0000023a25682a08;  0 drivers
v0000023a256d5b90_0 .var "state", 3 0;
v0000023a256d4c90 .array "tag_arr", 31 0, 21 0;
v0000023a256d40b0_0 .net "tag_match", 0 0, L_0000023a256ded50;  1 drivers
v0000023a256d57d0 .array "valid_arr", 31 0, 0 0;
v0000023a256d5910_0 .net "writeback_addr", 31 0, L_0000023a256de670;  1 drivers
v0000023a256d5690_0 .var "writeback_flag", 0 0;
E_0000023a25662fc0 .event posedge, v0000023a256d5550_0, v0000023a256d1ec0_0;
E_0000023a25662200/0 .event anyedge, v0000023a256d5b90_0, v0000023a256d23c0_0, v0000023a256d1d80_0, v0000023a256d3900_0;
E_0000023a25662200/1 .event anyedge, v0000023a256d2640_0, v0000023a256d1e20_0, v0000023a256d28c0_0, v0000023a256d2be0_0;
E_0000023a25662200 .event/or E_0000023a25662200/0, E_0000023a25662200/1;
L_0000023a256dd6d0 .part o0000023a256821f8, 0, 5;
L_0000023a256dec10 .part o0000023a256821f8, 5, 5;
L_0000023a256dcf50 .part o0000023a256821f8, 10, 22;
L_0000023a256dd590 .part o0000023a256821f8, 2, 3;
L_0000023a256dd270 .part v0000023a256d2780_0, 0, 5;
L_0000023a256de5d0 .part v0000023a256d2780_0, 5, 5;
L_0000023a256ddef0 .part v0000023a256d2780_0, 10, 22;
L_0000023a256de3f0 .part v0000023a256d2780_0, 2, 3;
L_0000023a256dd450 .array/port v0000023a256d57d0, L_0000023a256decb0;
L_0000023a256decb0 .concat [ 5 2 0 0], L_0000023a256de5d0, L_0000023a256def18;
L_0000023a256de990 .array/port v0000023a256d3680, L_0000023a256de490;
L_0000023a256de490 .concat [ 5 2 0 0], L_0000023a256de5d0, L_0000023a256def60;
L_0000023a256de530 .array/port v0000023a256d4c90, L_0000023a256dd4f0;
L_0000023a256dd4f0 .concat [ 5 2 0 0], L_0000023a256de5d0, L_0000023a256defa8;
L_0000023a256ded50 .cmp/eq 22, L_0000023a256de530, L_0000023a256ddef0;
L_0000023a256dd770 .reduce/nor L_0000023a255f7c50;
L_0000023a256ddb30 .array/port v0000023a256d35e0, L_0000023a256ddf90;
L_0000023a256ddf90 .concat [ 5 2 0 0], L_0000023a256de5d0, L_0000023a256deff0;
L_0000023a256de0d0 .array/port v0000023a256d4c90, L_0000023a256de030;
L_0000023a256de030 .concat [ 5 2 0 0], L_0000023a256de5d0, L_0000023a256df038;
L_0000023a256de670 .concat [ 5 5 22 0], L_0000023a256df080, L_0000023a256de5d0, L_0000023a256de0d0;
S_0000023a25654c50 .scope function.vec4.s32, "get_word" "get_word" 3 113, 3 113 0, S_0000023a2564f470;
 .timescale -9 -12;
v0000023a2560f8f0_0 .var "block", 255 0;
; Variable get_word is vec4 return value of scope S_0000023a25654c50
v0000023a2560f990_0 .var "word_sel", 2 0;
TD_direct_mapped_cache.get_word ;
    %load/vec4 v0000023a2560f990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0000023a2560f8f0_0;
    %parti/s 32, 0, 2;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0000023a2560f8f0_0;
    %parti/s 32, 32, 7;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0000023a2560f8f0_0;
    %parti/s 32, 64, 8;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0000023a2560f8f0_0;
    %parti/s 32, 96, 8;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0000023a2560f8f0_0;
    %parti/s 32, 128, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0000023a2560f8f0_0;
    %parti/s 32, 160, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0000023a2560f8f0_0;
    %parti/s 32, 192, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0000023a2560f8f0_0;
    %parti/s 32, 224, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %end;
S_0000023a256517f0 .scope function.vec4.s256, "set_word" "set_word" 3 131, 3 131 0, S_0000023a2564f470;
 .timescale -9 -12;
v0000023a2560ee50_0 .var "block", 255 0;
v0000023a25610250_0 .var "merged_word", 31 0;
v0000023a2560fa30_0 .var "new_word", 31 0;
v0000023a2560f0d0_0 .var "old_word", 31 0;
; Variable set_word is vec4 return value of scope S_0000023a256517f0
v0000023a2560f710_0 .var "word_sel", 2 0;
v0000023a2560f7b0_0 .var "wstrb", 3 0;
TD_direct_mapped_cache.set_word ;
    %load/vec4 v0000023a2560ee50_0;
    %load/vec4 v0000023a2560f710_0;
    %store/vec4 v0000023a2560f990_0, 0, 3;
    %store/vec4 v0000023a2560f8f0_0, 0, 256;
    %callf/vec4 TD_direct_mapped_cache.get_word, S_0000023a25654c50;
    %store/vec4 v0000023a2560f0d0_0, 0, 32;
    %load/vec4 v0000023a2560f7b0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.9, 8;
    %load/vec4 v0000023a2560fa30_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %load/vec4 v0000023a2560f0d0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023a25610250_0, 4, 8;
    %load/vec4 v0000023a2560f7b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.11, 8;
    %load/vec4 v0000023a2560fa30_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_1.12, 8;
T_1.11 ; End of true expr.
    %load/vec4 v0000023a2560f0d0_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_1.12, 8;
 ; End of false expr.
    %blend;
T_1.12;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023a25610250_0, 4, 8;
    %load/vec4 v0000023a2560f7b0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.13, 8;
    %load/vec4 v0000023a2560fa30_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_1.14, 8;
T_1.13 ; End of true expr.
    %load/vec4 v0000023a2560f0d0_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_1.14, 8;
 ; End of false expr.
    %blend;
T_1.14;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023a25610250_0, 4, 8;
    %load/vec4 v0000023a2560f7b0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.15, 8;
    %load/vec4 v0000023a2560fa30_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %load/vec4 v0000023a2560f0d0_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023a25610250_0, 4, 8;
    %load/vec4 v0000023a2560ee50_0;
    %ret/vec4 0, 0, 256;  Assign to set_word (store_vec4_to_lval)
    %load/vec4 v0000023a2560f710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %jmp T_1.25;
T_1.17 ;
    %load/vec4 v0000023a25610250_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.18 ;
    %load/vec4 v0000023a25610250_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.19 ;
    %load/vec4 v0000023a25610250_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.20 ;
    %load/vec4 v0000023a25610250_0;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.21 ;
    %load/vec4 v0000023a25610250_0;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.22 ;
    %load/vec4 v0000023a25610250_0;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.23 ;
    %load/vec4 v0000023a25610250_0;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.24 ;
    %load/vec4 v0000023a25610250_0;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.25 ;
    %pop/vec4 1;
    %end;
S_0000023a256395c0 .scope module, "tb_cache_system" "tb_cache_system" 4 12;
 .timescale -9 -12;
v0000023a256d4f10_0 .var "clk", 0 0;
v0000023a256de850_0 .var "cpu_addr", 31 0;
v0000023a256dcff0_0 .net "cpu_rdata", 31 0, v0000023a256d7b00_0;  1 drivers
v0000023a256dead0_0 .net "cpu_ready", 0 0, v0000023a256d5da0_0;  1 drivers
v0000023a256de2b0_0 .var "cpu_req", 0 0;
v0000023a256ddc70_0 .net "cpu_resp", 0 0, v0000023a256d68e0_0;  1 drivers
v0000023a256dd810_0 .var "cpu_rw", 0 0;
v0000023a256dddb0_0 .var "cpu_wdata", 31 0;
v0000023a256dd090_0 .var "cpu_wstrb", 3 0;
v0000023a256dd3b0_0 .net "dbg_dirty", 1 0, L_0000023a257278d0;  1 drivers
v0000023a256deb70_0 .net "dbg_hit", 0 0, L_0000023a255f8ba0;  1 drivers
v0000023a256dd950_0 .net "dbg_lru", 0 0, L_0000023a255f8200;  1 drivers
v0000023a256ddbd0_0 .net "dbg_miss", 0 0, L_0000023a255f7f60;  1 drivers
v0000023a256dd130_0 .net "dbg_selected_way", 0 0, L_0000023a255f8270;  1 drivers
v0000023a256dd630_0 .net "dbg_state", 3 0, L_0000023a255f8d60;  1 drivers
v0000023a256dd310_0 .net "dbg_tag_match", 1 0, L_0000023a25726f70;  1 drivers
v0000023a256dd9f0_0 .net "dbg_valid", 1 0, L_0000023a25728230;  1 drivers
v0000023a256ddd10_0 .net "dbg_writeback", 0 0, L_0000023a255f82e0;  1 drivers
v0000023a256de710_0 .var/i "errors", 31 0;
v0000023a256dde50_0 .var "expected_data", 31 0;
v0000023a256dda90_0 .var "hit_flag", 0 0;
v0000023a256de350_0 .var "read_data", 31 0;
v0000023a256de7b0_0 .var "rst", 0 0;
v0000023a256dd1d0_0 .var/i "test_num", 31 0;
v0000023a256dedf0_0 .var/i "total_hits", 31 0;
v0000023a256dd8b0_0 .var/i "total_misses", 31 0;
S_0000023a25642ec0 .scope task, "check_read" "check_read" 4 179, 4 179 0, S_0000023a256395c0;
 .timescale -9 -12;
v0000023a256d4330_0 .var "actual", 31 0;
v0000023a256d46f0_0 .var "addr", 31 0;
v0000023a256d3d90_0 .var "expect_hit", 0 0;
v0000023a256d4970_0 .var "expected", 31 0;
v0000023a256d5370_0 .var "test_name", 255 0;
v0000023a256d4470_0 .var "was_hit", 0 0;
TD_tb_cache_system.check_read ;
    %load/vec4 v0000023a256d46f0_0;
    %store/vec4 v0000023a256d4ab0_0, 0, 32;
    %fork TD_tb_cache_system.do_read, S_0000023a2567e180;
    %join;
    %load/vec4 v0000023a256d52d0_0;
    %store/vec4 v0000023a256d4330_0, 0, 32;
    %load/vec4 v0000023a256d54b0_0;
    %store/vec4 v0000023a256d4470_0, 0, 1;
    %load/vec4 v0000023a256d4330_0;
    %load/vec4 v0000023a256d4970_0;
    %cmp/ne;
    %jmp/0xz  T_2.26, 6;
    %vpi_call/w 4 190 "$display", "  *** ERROR %s: Data mismatch! Expected=0x%08X, Got=0x%08X", v0000023a256d5370_0, v0000023a256d4970_0, v0000023a256d4330_0 {0 0 0};
    %load/vec4 v0000023a256de710_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a256de710_0, 0, 32;
T_2.26 ;
    %load/vec4 v0000023a256d4470_0;
    %load/vec4 v0000023a256d3d90_0;
    %cmp/ne;
    %jmp/0xz  T_2.28, 6;
    %vpi_call/w 4 196 "$display", "  *** ERROR %s: Hit mismatch! Expected=%b, Got=%b", v0000023a256d5370_0, v0000023a256d3d90_0, v0000023a256d4470_0 {0 0 0};
    %load/vec4 v0000023a256de710_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a256de710_0, 0, 32;
T_2.28 ;
    %end;
S_0000023a2567e180 .scope task, "do_read" "do_read" 4 107, 4 107 0, S_0000023a256395c0;
 .timescale -9 -12;
v0000023a256d4ab0_0 .var "addr", 31 0;
v0000023a256d52d0_0 .var "data", 31 0;
v0000023a256d54b0_0 .var "was_hit", 0 0;
E_0000023a25662c80 .event posedge, v0000023a256d63e0_0;
TD_tb_cache_system.do_read ;
    %fork TD_tb_cache_system.wait_ready, S_0000023a2558cb80;
    %join;
    %wait E_0000023a25662c80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256de2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256dd810_0, 0;
    %load/vec4 v0000023a256d4ab0_0;
    %assign/vec4 v0000023a256de850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a256dddb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a256dd090_0, 0;
    %wait E_0000023a25662c80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256de2b0_0, 0;
T_3.30 ;
    %load/vec4 v0000023a256ddc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_3.31, 8;
    %wait E_0000023a25662c80;
    %jmp T_3.30;
T_3.31 ;
    %load/vec4 v0000023a256dcff0_0;
    %store/vec4 v0000023a256d52d0_0, 0, 32;
    %load/vec4 v0000023a256deb70_0;
    %store/vec4 v0000023a256d54b0_0, 0, 1;
    %load/vec4 v0000023a256deb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.32, 8;
    %load/vec4 v0000023a256dedf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a256dedf0_0, 0, 32;
T_3.32 ;
    %load/vec4 v0000023a256ddbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.34, 8;
    %load/vec4 v0000023a256dd8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a256dd8b0_0, 0, 32;
T_3.34 ;
    %vpi_call/w 4 134 "$display", "[READ]  Addr=0x%08X, Data=0x%08X, Hit=%b, State=%0d, Time=%0t", v0000023a256d4ab0_0, v0000023a256d52d0_0, v0000023a256d54b0_0, v0000023a256dd630_0, $time {0 0 0};
    %end;
S_0000023a2567e7a0 .scope task, "do_write" "do_write" 4 143, 4 143 0, S_0000023a256395c0;
 .timescale -9 -12;
v0000023a256d4a10_0 .var "addr", 31 0;
v0000023a256d4b50_0 .var "data", 31 0;
v0000023a256d3f70_0 .var "strb", 3 0;
v0000023a256d4510_0 .var "was_hit", 0 0;
TD_tb_cache_system.do_write ;
    %fork TD_tb_cache_system.wait_ready, S_0000023a2558cb80;
    %join;
    %wait E_0000023a25662c80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256de2b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256dd810_0, 0;
    %load/vec4 v0000023a256d4a10_0;
    %assign/vec4 v0000023a256de850_0, 0;
    %load/vec4 v0000023a256d4b50_0;
    %assign/vec4 v0000023a256dddb0_0, 0;
    %load/vec4 v0000023a256d3f70_0;
    %assign/vec4 v0000023a256dd090_0, 0;
    %wait E_0000023a25662c80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256de2b0_0, 0;
T_4.36 ;
    %load/vec4 v0000023a256ddc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_4.37, 8;
    %wait E_0000023a25662c80;
    %jmp T_4.36;
T_4.37 ;
    %load/vec4 v0000023a256deb70_0;
    %store/vec4 v0000023a256d4510_0, 0, 1;
    %load/vec4 v0000023a256deb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %load/vec4 v0000023a256dedf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a256dedf0_0, 0, 32;
T_4.38 ;
    %load/vec4 v0000023a256ddbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %load/vec4 v0000023a256dd8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a256dd8b0_0, 0, 32;
T_4.40 ;
    %vpi_call/w 4 170 "$display", "[WRITE] Addr=0x%08X, Data=0x%08X, Strb=%b, Hit=%b, Writeback=%b, Time=%0t", v0000023a256d4a10_0, v0000023a256d4b50_0, v0000023a256d3f70_0, v0000023a256d4510_0, v0000023a256ddd10_0, $time {0 0 0};
    %end;
S_0000023a2567e930 .scope module, "u_dut" "cache_top" 4 60, 5 14 0, S_0000023a256395c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cpu_req";
    .port_info 3 /INPUT 1 "cpu_rw";
    .port_info 4 /INPUT 32 "cpu_addr";
    .port_info 5 /INPUT 32 "cpu_wdata";
    .port_info 6 /INPUT 4 "cpu_wstrb";
    .port_info 7 /OUTPUT 1 "cpu_ready";
    .port_info 8 /OUTPUT 1 "cpu_resp";
    .port_info 9 /OUTPUT 32 "cpu_rdata";
    .port_info 10 /OUTPUT 1 "dbg_hit";
    .port_info 11 /OUTPUT 1 "dbg_miss";
    .port_info 12 /OUTPUT 4 "dbg_state";
    .port_info 13 /OUTPUT 1 "dbg_writeback";
    .port_info 14 /OUTPUT 2 "dbg_valid";
    .port_info 15 /OUTPUT 2 "dbg_dirty";
    .port_info 16 /OUTPUT 2 "dbg_tag_match";
    .port_info 17 /OUTPUT 1 "dbg_lru";
    .port_info 18 /OUTPUT 1 "dbg_selected_way";
v0000023a256db8d0_0 .net "clk", 0 0, v0000023a256d4f10_0;  1 drivers
v0000023a256da6b0_0 .net "cpu_addr", 31 0, v0000023a256de850_0;  1 drivers
v0000023a256db970_0 .net "cpu_rdata", 31 0, v0000023a256d7b00_0;  alias, 1 drivers
v0000023a256da2f0_0 .net "cpu_ready", 0 0, v0000023a256d5da0_0;  alias, 1 drivers
v0000023a256da570_0 .net "cpu_req", 0 0, v0000023a256de2b0_0;  1 drivers
v0000023a256da930_0 .net "cpu_resp", 0 0, v0000023a256d68e0_0;  alias, 1 drivers
v0000023a256dbbf0_0 .net "cpu_rw", 0 0, v0000023a256dd810_0;  1 drivers
v0000023a256dba10_0 .net "cpu_wdata", 31 0, v0000023a256dddb0_0;  1 drivers
v0000023a256dbd30_0 .net "cpu_wstrb", 3 0, v0000023a256dd090_0;  1 drivers
v0000023a256d9fd0_0 .net "dbg_dirty", 1 0, L_0000023a257278d0;  alias, 1 drivers
v0000023a256da610_0 .net "dbg_hit", 0 0, L_0000023a255f8ba0;  alias, 1 drivers
v0000023a256da750_0 .net "dbg_lru", 0 0, L_0000023a255f8200;  alias, 1 drivers
v0000023a256da390_0 .net "dbg_miss", 0 0, L_0000023a255f7f60;  alias, 1 drivers
v0000023a256da430_0 .net "dbg_selected_way", 0 0, L_0000023a255f8270;  alias, 1 drivers
v0000023a256da9d0_0 .net "dbg_state", 3 0, L_0000023a255f8d60;  alias, 1 drivers
v0000023a256dacf0_0 .net "dbg_tag_match", 1 0, L_0000023a25726f70;  alias, 1 drivers
v0000023a256db5b0_0 .net "dbg_valid", 1 0, L_0000023a25728230;  alias, 1 drivers
v0000023a256dae30_0 .net "dbg_writeback", 0 0, L_0000023a255f82e0;  alias, 1 drivers
v0000023a256daed0_0 .net "mem_addr", 31 0, v0000023a256d9140_0;  1 drivers
v0000023a256db650_0 .net "mem_rdata", 255 0, v0000023a256db510_0;  1 drivers
v0000023a256db150_0 .net "mem_ready", 0 0, v0000023a256dab10_0;  1 drivers
v0000023a256db330_0 .net "mem_req", 0 0, v0000023a256d8a60_0;  1 drivers
v0000023a256db6f0_0 .net "mem_resp", 0 0, v0000023a256db010_0;  1 drivers
v0000023a256db790_0 .net "mem_rw", 0 0, v0000023a256d8060_0;  1 drivers
v0000023a256db830_0 .net "mem_wdata", 255 0, v0000023a256d8ba0_0;  1 drivers
v0000023a256dbab0_0 .net "rst", 0 0, v0000023a256de7b0_0;  1 drivers
S_0000023a2567ee80 .scope module, "u_cache" "set_associative_cache" 5 109, 6 12 0, S_0000023a2567e930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cpu_req";
    .port_info 3 /INPUT 1 "cpu_rw";
    .port_info 4 /INPUT 32 "cpu_addr";
    .port_info 5 /INPUT 32 "cpu_wdata";
    .port_info 6 /INPUT 4 "cpu_wstrb";
    .port_info 7 /OUTPUT 1 "cpu_ready";
    .port_info 8 /OUTPUT 1 "cpu_resp";
    .port_info 9 /OUTPUT 32 "cpu_rdata";
    .port_info 10 /OUTPUT 1 "mem_req";
    .port_info 11 /OUTPUT 1 "mem_rw";
    .port_info 12 /OUTPUT 32 "mem_addr";
    .port_info 13 /OUTPUT 256 "mem_wdata";
    .port_info 14 /INPUT 1 "mem_ready";
    .port_info 15 /INPUT 1 "mem_resp";
    .port_info 16 /INPUT 256 "mem_rdata";
    .port_info 17 /OUTPUT 1 "dbg_hit";
    .port_info 18 /OUTPUT 1 "dbg_miss";
    .port_info 19 /OUTPUT 4 "dbg_state";
    .port_info 20 /OUTPUT 2 "dbg_valid";
    .port_info 21 /OUTPUT 2 "dbg_dirty";
    .port_info 22 /OUTPUT 2 "dbg_tag_match";
    .port_info 23 /OUTPUT 1 "dbg_lru";
    .port_info 24 /OUTPUT 1 "dbg_selected_way";
    .port_info 25 /OUTPUT 1 "dbg_writeback";
L_0000023a255f8eb0 .functor BUFZ 1, L_0000023a25727970, C4<0>, C4<0>, C4<0>;
L_0000023a255f8ac0 .functor BUFZ 1, L_0000023a25728690, C4<0>, C4<0>, C4<0>;
L_0000023a255f8f90 .functor BUFZ 1, L_0000023a25728730, C4<0>, C4<0>, C4<0>;
L_0000023a255f8350 .functor BUFZ 1, L_0000023a25727150, C4<0>, C4<0>, C4<0>;
L_0000023a255f7710 .functor AND 1, L_0000023a255f8eb0, L_0000023a25727d30, C4<1>, C4<1>;
L_0000023a255f8a50 .functor AND 1, L_0000023a255f8ac0, L_0000023a25727010, C4<1>, C4<1>;
L_0000023a255f8580 .functor OR 1, L_0000023a255f7710, L_0000023a255f8a50, C4<0>, C4<0>;
L_0000023a255f7ef0 .functor BUFZ 1, L_0000023a255f8a50, C4<0>, C4<0>, C4<0>;
L_0000023a255f87b0 .functor BUFZ 1, L_0000023a257282d0, C4<0>, C4<0>, C4<0>;
L_0000023a255f8f20 .functor BUFZ 1, L_0000023a255f87b0, C4<0>, C4<0>, C4<0>;
L_0000023a255f7780 .functor BUFZ 256, L_0000023a25727dd0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000023a255f77f0 .functor BUFZ 256, L_0000023a25727c90, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000023a255f8ba0 .functor BUFZ 1, v0000023a256d9dc0_0, C4<0>, C4<0>, C4<0>;
L_0000023a255f7f60 .functor BUFZ 1, v0000023a256d87e0_0, C4<0>, C4<0>, C4<0>;
L_0000023a255f8d60 .functor BUFZ 4, v0000023a256d8e20_0, C4<0000>, C4<0000>, C4<0000>;
L_0000023a255f8200 .functor BUFZ 1, L_0000023a255f87b0, C4<0>, C4<0>, C4<0>;
L_0000023a255f8270 .functor BUFZ 1, v0000023a256d9640_0, C4<0>, C4<0>, C4<0>;
L_0000023a255f82e0 .functor BUFZ 1, v0000023a256d8420_0, C4<0>, C4<0>, C4<0>;
L_0000023a256df308 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a256d4830_0 .net *"_ivl_101", 1 0, L_0000023a256df308;  1 drivers
v0000023a256d3cf0_0 .net *"_ivl_108", 22 0, L_0000023a25728e10;  1 drivers
v0000023a256d5af0_0 .net *"_ivl_110", 5 0, L_0000023a25727fb0;  1 drivers
L_0000023a256df350 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a256d55f0_0 .net *"_ivl_113", 1 0, L_0000023a256df350;  1 drivers
v0000023a256d3e30_0 .net *"_ivl_114", 22 0, L_0000023a25728410;  1 drivers
v0000023a256d5190_0 .net *"_ivl_116", 5 0, L_0000023a25728d70;  1 drivers
L_0000023a256df398 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a256d4bf0_0 .net *"_ivl_119", 1 0, L_0000023a256df398;  1 drivers
L_0000023a256df3e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023a256d4150_0 .net/2u *"_ivl_122", 4 0, L_0000023a256df3e0;  1 drivers
v0000023a256d41f0_0 .net *"_ivl_16", 0 0, L_0000023a25727970;  1 drivers
v0000023a256d4290_0 .net *"_ivl_18", 5 0, L_0000023a25728b90;  1 drivers
L_0000023a256df0c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a256d43d0_0 .net *"_ivl_21", 1 0, L_0000023a256df0c8;  1 drivers
v0000023a256d4650_0 .net *"_ivl_24", 0 0, L_0000023a25728690;  1 drivers
v0000023a256d4790_0 .net *"_ivl_26", 5 0, L_0000023a25727790;  1 drivers
L_0000023a256df110 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a256d62a0_0 .net *"_ivl_29", 1 0, L_0000023a256df110;  1 drivers
v0000023a256d65c0_0 .net *"_ivl_32", 0 0, L_0000023a25728730;  1 drivers
v0000023a256d71a0_0 .net *"_ivl_34", 5 0, L_0000023a257287d0;  1 drivers
L_0000023a256df158 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a256d7240_0 .net *"_ivl_37", 1 0, L_0000023a256df158;  1 drivers
v0000023a256d6fc0_0 .net *"_ivl_40", 0 0, L_0000023a25727150;  1 drivers
v0000023a256d6660_0 .net *"_ivl_42", 5 0, L_0000023a25727830;  1 drivers
L_0000023a256df1a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a256d5ee0_0 .net *"_ivl_45", 1 0, L_0000023a256df1a0;  1 drivers
v0000023a256d60c0_0 .net *"_ivl_48", 22 0, L_0000023a25728910;  1 drivers
v0000023a256d7100_0 .net *"_ivl_50", 5 0, L_0000023a257289b0;  1 drivers
L_0000023a256df1e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a256d79c0_0 .net *"_ivl_53", 1 0, L_0000023a256df1e8;  1 drivers
v0000023a256d6ac0_0 .net *"_ivl_56", 22 0, L_0000023a25727a10;  1 drivers
v0000023a256d6c00_0 .net *"_ivl_58", 5 0, L_0000023a25728af0;  1 drivers
L_0000023a256df230 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a256d6160_0 .net *"_ivl_61", 1 0, L_0000023a256df230;  1 drivers
v0000023a256d7a60_0 .net *"_ivl_74", 0 0, L_0000023a257282d0;  1 drivers
v0000023a256d7060_0 .net *"_ivl_76", 5 0, L_0000023a25728c30;  1 drivers
L_0000023a256df278 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a256d6980_0 .net *"_ivl_79", 1 0, L_0000023a256df278;  1 drivers
v0000023a256d5d00_0 .net *"_ivl_88", 255 0, L_0000023a25727dd0;  1 drivers
v0000023a256d76a0_0 .net *"_ivl_90", 5 0, L_0000023a25727f10;  1 drivers
L_0000023a256df2c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a256d6200_0 .net *"_ivl_93", 1 0, L_0000023a256df2c0;  1 drivers
v0000023a256d6340_0 .net *"_ivl_96", 255 0, L_0000023a25727c90;  1 drivers
v0000023a256d6d40_0 .net *"_ivl_98", 5 0, L_0000023a257280f0;  1 drivers
v0000023a256d7600_0 .net "cache_hit", 0 0, L_0000023a255f8580;  1 drivers
v0000023a256d6ca0_0 .net "cache_miss", 0 0, L_0000023a257271f0;  1 drivers
v0000023a256d63e0_0 .net "clk", 0 0, v0000023a256d4f10_0;  alias, 1 drivers
v0000023a256d6840_0 .net "cpu_addr", 31 0, v0000023a256de850_0;  alias, 1 drivers
v0000023a256d7b00_0 .var "cpu_rdata", 31 0;
v0000023a256d5da0_0 .var "cpu_ready", 0 0;
v0000023a256d6b60_0 .net "cpu_req", 0 0, v0000023a256de2b0_0;  alias, 1 drivers
v0000023a256d68e0_0 .var "cpu_resp", 0 0;
v0000023a256d6480_0 .net "cpu_rw", 0 0, v0000023a256dd810_0;  alias, 1 drivers
v0000023a256d7920_0 .net "cpu_wdata", 31 0, v0000023a256dddb0_0;  alias, 1 drivers
v0000023a256d6de0_0 .net "cpu_wstrb", 3 0, v0000023a256dd090_0;  alias, 1 drivers
v0000023a256d5e40_0 .net "current_block_0", 255 0, L_0000023a255f7780;  1 drivers
v0000023a256d72e0_0 .net "current_block_1", 255 0, L_0000023a255f77f0;  1 drivers
v0000023a256d7740 .array "data_arr_0", 15 0, 255 0;
v0000023a256d7880 .array "data_arr_1", 15 0, 255 0;
v0000023a256d7ba0_0 .net "dbg_dirty", 1 0, L_0000023a257278d0;  alias, 1 drivers
v0000023a256d7380_0 .net "dbg_hit", 0 0, L_0000023a255f8ba0;  alias, 1 drivers
v0000023a256d6520_0 .net "dbg_lru", 0 0, L_0000023a255f8200;  alias, 1 drivers
v0000023a256d6a20_0 .net "dbg_miss", 0 0, L_0000023a255f7f60;  alias, 1 drivers
v0000023a256d5f80_0 .net "dbg_selected_way", 0 0, L_0000023a255f8270;  alias, 1 drivers
v0000023a256d6020_0 .net "dbg_state", 3 0, L_0000023a255f8d60;  alias, 1 drivers
v0000023a256d6700_0 .net "dbg_tag_match", 1 0, L_0000023a25726f70;  alias, 1 drivers
v0000023a256d67a0_0 .net "dbg_valid", 1 0, L_0000023a25728230;  alias, 1 drivers
v0000023a256d77e0_0 .net "dbg_writeback", 0 0, L_0000023a255f82e0;  alias, 1 drivers
v0000023a256d6e80_0 .net "dirty_0", 0 0, L_0000023a255f8f90;  1 drivers
v0000023a256d6f20_0 .net "dirty_1", 0 0, L_0000023a255f8350;  1 drivers
v0000023a256d7420 .array "dirty_arr_0", 15 0, 0 0;
v0000023a256d74c0 .array "dirty_arr_1", 15 0, 0 0;
v0000023a256d7560_0 .net "hit_0", 0 0, L_0000023a255f7710;  1 drivers
v0000023a256d89c0_0 .net "hit_1", 0 0, L_0000023a255f8a50;  1 drivers
v0000023a256d91e0_0 .net "hit_block", 255 0, L_0000023a25728a50;  1 drivers
v0000023a256d8c40_0 .var "hit_count", 31 0;
v0000023a256d9be0_0 .var "hit_flag", 0 0;
v0000023a256d9dc0_0 .var "hit_latch", 0 0;
v0000023a256d9c80_0 .net "hit_way", 0 0, L_0000023a255f7ef0;  1 drivers
v0000023a256d9d20_0 .var/i "i", 31 0;
v0000023a256d9960_0 .net "lat_index", 3 0, L_0000023a257285f0;  1 drivers
v0000023a256d7f20_0 .net "lat_offset", 4 0, L_0000023a25727510;  1 drivers
v0000023a256d8600_0 .net "lat_tag", 22 0, L_0000023a25728550;  1 drivers
v0000023a256d8100_0 .net "lat_word_offset", 2 0, L_0000023a257276f0;  1 drivers
v0000023a256d86a0_0 .var "latched_addr", 31 0;
v0000023a256d9280_0 .var "latched_rw", 0 0;
v0000023a256d84c0_0 .var "latched_wdata", 31 0;
v0000023a256d8920_0 .var "latched_wstrb", 3 0;
v0000023a256d8560 .array "lru_arr", 15 0, 0 0;
v0000023a256d7fc0_0 .net "lru_bit", 0 0, L_0000023a255f87b0;  1 drivers
v0000023a256d9140_0 .var "mem_addr", 31 0;
v0000023a256d9b40_0 .net "mem_rdata", 255 0, v0000023a256db510_0;  alias, 1 drivers
v0000023a256d9000_0 .net "mem_ready", 0 0, v0000023a256dab10_0;  alias, 1 drivers
v0000023a256d8a60_0 .var "mem_req", 0 0;
v0000023a256d8ce0_0 .net "mem_resp", 0 0, v0000023a256db010_0;  alias, 1 drivers
v0000023a256d8060_0 .var "mem_rw", 0 0;
v0000023a256d8ba0_0 .var "mem_wdata", 255 0;
v0000023a256d98c0_0 .var "miss_count", 31 0;
v0000023a256d8740_0 .var "miss_flag", 0 0;
v0000023a256d87e0_0 .var "miss_latch", 0 0;
v0000023a256d8ec0_0 .var "next_state", 3 0;
v0000023a256d9780_0 .net "req_index", 3 0, L_0000023a256de210;  1 drivers
v0000023a256d8b00_0 .net "req_offset", 4 0, L_0000023a256de170;  1 drivers
v0000023a256d81a0_0 .net "req_tag", 22 0, L_0000023a256de8f0;  1 drivers
v0000023a256d8880_0 .net "req_word_offset", 2 0, L_0000023a256dea30;  1 drivers
v0000023a256d8d80_0 .net "rst", 0 0, v0000023a256de7b0_0;  alias, 1 drivers
v0000023a256d9640_0 .var "selected_way", 0 0;
v0000023a256d8e20_0 .var "state", 3 0;
v0000023a256d8f60 .array "tag_arr_0", 15 0, 22 0;
v0000023a256d90a0 .array "tag_arr_1", 15 0, 22 0;
v0000023a256d9a00_0 .net "tag_match_0", 0 0, L_0000023a25727d30;  1 drivers
v0000023a256d9320_0 .net "tag_match_1", 0 0, L_0000023a25727010;  1 drivers
v0000023a256d93c0_0 .net "valid_0", 0 0, L_0000023a255f8eb0;  1 drivers
v0000023a256d9460_0 .net "valid_1", 0 0, L_0000023a255f8ac0;  1 drivers
v0000023a256d9aa0 .array "valid_arr_0", 15 0, 0 0;
v0000023a256d9820 .array "valid_arr_1", 15 0, 0 0;
v0000023a256d8240_0 .net "victim_block", 255 0, L_0000023a25727ab0;  1 drivers
v0000023a256d9500_0 .net "victim_dirty", 0 0, L_0000023a25728cd0;  1 drivers
v0000023a256d82e0_0 .net "victim_tag", 22 0, L_0000023a25727b50;  1 drivers
v0000023a256d95a0_0 .net "victim_valid", 0 0, L_0000023a25728870;  1 drivers
v0000023a256d96e0_0 .net "victim_way", 0 0, L_0000023a255f8f20;  1 drivers
v0000023a256d8380_0 .net "writeback_addr", 31 0, L_0000023a257273d0;  1 drivers
v0000023a256d8420_0 .var "writeback_flag", 0 0;
E_0000023a25662780 .event posedge, v0000023a256d8d80_0, v0000023a256d63e0_0;
E_0000023a25662500/0 .event anyedge, v0000023a256d8e20_0, v0000023a256d6b60_0, v0000023a256d5da0_0, v0000023a256d7600_0;
E_0000023a25662500/1 .event anyedge, v0000023a256d95a0_0, v0000023a256d9500_0, v0000023a256d9000_0, v0000023a256d8ce0_0;
E_0000023a25662500 .event/or E_0000023a25662500/0, E_0000023a25662500/1;
L_0000023a256de170 .part v0000023a256de850_0, 0, 5;
L_0000023a256de210 .part v0000023a256de850_0, 5, 4;
L_0000023a256de8f0 .part v0000023a256de850_0, 9, 23;
L_0000023a256dea30 .part v0000023a256de850_0, 2, 3;
L_0000023a25727510 .part v0000023a256d86a0_0, 0, 5;
L_0000023a257285f0 .part v0000023a256d86a0_0, 5, 4;
L_0000023a25728550 .part v0000023a256d86a0_0, 9, 23;
L_0000023a257276f0 .part v0000023a256d86a0_0, 2, 3;
L_0000023a25727970 .array/port v0000023a256d9aa0, L_0000023a25728b90;
L_0000023a25728b90 .concat [ 4 2 0 0], L_0000023a257285f0, L_0000023a256df0c8;
L_0000023a25728690 .array/port v0000023a256d9820, L_0000023a25727790;
L_0000023a25727790 .concat [ 4 2 0 0], L_0000023a257285f0, L_0000023a256df110;
L_0000023a25728730 .array/port v0000023a256d7420, L_0000023a257287d0;
L_0000023a257287d0 .concat [ 4 2 0 0], L_0000023a257285f0, L_0000023a256df158;
L_0000023a25727150 .array/port v0000023a256d74c0, L_0000023a25727830;
L_0000023a25727830 .concat [ 4 2 0 0], L_0000023a257285f0, L_0000023a256df1a0;
L_0000023a25728910 .array/port v0000023a256d8f60, L_0000023a257289b0;
L_0000023a257289b0 .concat [ 4 2 0 0], L_0000023a257285f0, L_0000023a256df1e8;
L_0000023a25727d30 .cmp/eq 23, L_0000023a25728910, L_0000023a25728550;
L_0000023a25727a10 .array/port v0000023a256d90a0, L_0000023a25728af0;
L_0000023a25728af0 .concat [ 4 2 0 0], L_0000023a257285f0, L_0000023a256df230;
L_0000023a25727010 .cmp/eq 23, L_0000023a25727a10, L_0000023a25728550;
L_0000023a257271f0 .reduce/nor L_0000023a255f8580;
L_0000023a257282d0 .array/port v0000023a256d8560, L_0000023a25728c30;
L_0000023a25728c30 .concat [ 4 2 0 0], L_0000023a257285f0, L_0000023a256df278;
L_0000023a25728870 .functor MUXZ 1, L_0000023a255f8eb0, L_0000023a255f8ac0, L_0000023a255f8f20, C4<>;
L_0000023a25728cd0 .functor MUXZ 1, L_0000023a255f8f90, L_0000023a255f8350, L_0000023a255f8f20, C4<>;
L_0000023a25727dd0 .array/port v0000023a256d7740, L_0000023a25727f10;
L_0000023a25727f10 .concat [ 4 2 0 0], L_0000023a257285f0, L_0000023a256df2c0;
L_0000023a25727c90 .array/port v0000023a256d7880, L_0000023a257280f0;
L_0000023a257280f0 .concat [ 4 2 0 0], L_0000023a257285f0, L_0000023a256df308;
L_0000023a25728a50 .functor MUXZ 256, L_0000023a255f7780, L_0000023a255f77f0, L_0000023a255f7ef0, C4<>;
L_0000023a25727ab0 .functor MUXZ 256, L_0000023a255f7780, L_0000023a255f77f0, L_0000023a255f8f20, C4<>;
L_0000023a25728e10 .array/port v0000023a256d90a0, L_0000023a25727fb0;
L_0000023a25727fb0 .concat [ 4 2 0 0], L_0000023a257285f0, L_0000023a256df350;
L_0000023a25728410 .array/port v0000023a256d8f60, L_0000023a25728d70;
L_0000023a25728d70 .concat [ 4 2 0 0], L_0000023a257285f0, L_0000023a256df398;
L_0000023a25727b50 .functor MUXZ 23, L_0000023a25728410, L_0000023a25728e10, L_0000023a255f8f20, C4<>;
L_0000023a257273d0 .concat [ 5 4 23 0], L_0000023a256df3e0, L_0000023a257285f0, L_0000023a25727b50;
L_0000023a25728230 .concat [ 1 1 0 0], L_0000023a255f8eb0, L_0000023a255f8ac0;
L_0000023a257278d0 .concat [ 1 1 0 0], L_0000023a255f8f90, L_0000023a255f8350;
L_0000023a25726f70 .concat [ 1 1 0 0], L_0000023a25727d30, L_0000023a25727010;
S_0000023a255c7470 .scope function.vec4.s32, "get_word" "get_word" 6 159, 6 159 0, S_0000023a2567ee80;
 .timescale -9 -12;
v0000023a256d5730_0 .var "block", 255 0;
; Variable get_word is vec4 return value of scope S_0000023a255c7470
v0000023a256d5870_0 .var "word_sel", 2 0;
TD_tb_cache_system.u_dut.u_cache.get_word ;
    %load/vec4 v0000023a256d5870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.42, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.43, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.44, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.45, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.46, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.47, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.48, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.49, 6;
    %jmp T_5.50;
T_5.42 ;
    %load/vec4 v0000023a256d5730_0;
    %parti/s 32, 0, 2;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.43 ;
    %load/vec4 v0000023a256d5730_0;
    %parti/s 32, 32, 7;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.44 ;
    %load/vec4 v0000023a256d5730_0;
    %parti/s 32, 64, 8;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.45 ;
    %load/vec4 v0000023a256d5730_0;
    %parti/s 32, 96, 8;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.46 ;
    %load/vec4 v0000023a256d5730_0;
    %parti/s 32, 128, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.47 ;
    %load/vec4 v0000023a256d5730_0;
    %parti/s 32, 160, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.48 ;
    %load/vec4 v0000023a256d5730_0;
    %parti/s 32, 192, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.49 ;
    %load/vec4 v0000023a256d5730_0;
    %parti/s 32, 224, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.50 ;
    %pop/vec4 1;
    %end;
S_0000023a255c7600 .scope function.vec4.s256, "set_word" "set_word" 6 177, 6 177 0, S_0000023a2567ee80;
 .timescale -9 -12;
v0000023a256d4010_0 .var "block", 255 0;
v0000023a256d5050_0 .var "merged_word", 31 0;
v0000023a256d45b0_0 .var "new_word", 31 0;
v0000023a256d5410_0 .var "old_word", 31 0;
; Variable set_word is vec4 return value of scope S_0000023a255c7600
v0000023a256d5a50_0 .var "word_sel", 2 0;
v0000023a256d50f0_0 .var "wstrb", 3 0;
TD_tb_cache_system.u_dut.u_cache.set_word ;
    %load/vec4 v0000023a256d4010_0;
    %load/vec4 v0000023a256d5a50_0;
    %store/vec4 v0000023a256d5870_0, 0, 3;
    %store/vec4 v0000023a256d5730_0, 0, 256;
    %callf/vec4 TD_tb_cache_system.u_dut.u_cache.get_word, S_0000023a255c7470;
    %store/vec4 v0000023a256d5410_0, 0, 32;
    %load/vec4 v0000023a256d50f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.51, 8;
    %load/vec4 v0000023a256d45b0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_6.52, 8;
T_6.51 ; End of true expr.
    %load/vec4 v0000023a256d5410_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_6.52, 8;
 ; End of false expr.
    %blend;
T_6.52;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023a256d5050_0, 4, 8;
    %load/vec4 v0000023a256d50f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.53, 8;
    %load/vec4 v0000023a256d45b0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_6.54, 8;
T_6.53 ; End of true expr.
    %load/vec4 v0000023a256d5410_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_6.54, 8;
 ; End of false expr.
    %blend;
T_6.54;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023a256d5050_0, 4, 8;
    %load/vec4 v0000023a256d50f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.55, 8;
    %load/vec4 v0000023a256d45b0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_6.56, 8;
T_6.55 ; End of true expr.
    %load/vec4 v0000023a256d5410_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_6.56, 8;
 ; End of false expr.
    %blend;
T_6.56;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023a256d5050_0, 4, 8;
    %load/vec4 v0000023a256d50f0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.57, 8;
    %load/vec4 v0000023a256d45b0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_6.58, 8;
T_6.57 ; End of true expr.
    %load/vec4 v0000023a256d5410_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_6.58, 8;
 ; End of false expr.
    %blend;
T_6.58;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023a256d5050_0, 4, 8;
    %load/vec4 v0000023a256d4010_0;
    %ret/vec4 0, 0, 256;  Assign to set_word (store_vec4_to_lval)
    %load/vec4 v0000023a256d5a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.59, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.60, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.61, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.62, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.63, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.64, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.65, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.66, 6;
    %jmp T_6.67;
T_6.59 ;
    %load/vec4 v0000023a256d5050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.60 ;
    %load/vec4 v0000023a256d5050_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.61 ;
    %load/vec4 v0000023a256d5050_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.62 ;
    %load/vec4 v0000023a256d5050_0;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.63 ;
    %load/vec4 v0000023a256d5050_0;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.64 ;
    %load/vec4 v0000023a256d5050_0;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.65 ;
    %load/vec4 v0000023a256d5050_0;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.66 ;
    %load/vec4 v0000023a256d5050_0;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.67 ;
    %pop/vec4 1;
    %end;
S_0000023a256d7cc0 .scope module, "u_mem" "main_memory" 5 148, 7 10 0, S_0000023a2567e930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_req";
    .port_info 3 /INPUT 1 "mem_rw";
    .port_info 4 /INPUT 32 "mem_addr";
    .port_info 5 /INPUT 256 "mem_wdata";
    .port_info 6 /OUTPUT 1 "mem_ready";
    .port_info 7 /OUTPUT 1 "mem_resp";
    .port_info 8 /OUTPUT 256 "mem_rdata";
P_0000023a2567dce0 .param/l "MEM_SIZE_WORDS" 1 7 32, +C4<00000000000000000100000000000000>;
P_0000023a2567dd18 .param/l "M_IDLE" 1 7 48, C4<00>;
P_0000023a2567dd50 .param/l "M_LATENCY" 1 7 49, C4<01>;
P_0000023a2567dd88 .param/l "M_RESPOND" 1 7 50, C4<10>;
v0000023a256db1f0_0 .net *"_ivl_1", 29 0, L_0000023a257270b0;  1 drivers
L_0000023a256df428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a256da070_0 .net *"_ivl_5", 1 0, L_0000023a256df428;  1 drivers
v0000023a256daa70_0 .net "base_word_addr", 31 0, L_0000023a25727bf0;  1 drivers
v0000023a256dbdd0_0 .net "clk", 0 0, v0000023a256d4f10_0;  alias, 1 drivers
v0000023a256da7f0_0 .var/i "i", 31 0;
v0000023a256db290_0 .var "latency_counter", 3 0;
v0000023a256db470_0 .net "mem_addr", 31 0, v0000023a256d9140_0;  alias, 1 drivers
v0000023a256da110 .array "mem_array", 16383 0, 31 0;
v0000023a256db510_0 .var "mem_rdata", 255 0;
v0000023a256dab10_0 .var "mem_ready", 0 0;
v0000023a256daf70_0 .net "mem_req", 0 0, v0000023a256d8a60_0;  alias, 1 drivers
v0000023a256db010_0 .var "mem_resp", 0 0;
v0000023a256da4d0_0 .net "mem_rw", 0 0, v0000023a256d8060_0;  alias, 1 drivers
v0000023a256da1b0_0 .var "mem_state", 1 0;
v0000023a256da890_0 .net "mem_wdata", 255 0, v0000023a256d8ba0_0;  alias, 1 drivers
v0000023a256dabb0_0 .var "pending_addr", 31 0;
v0000023a256db3d0_0 .var "pending_req", 0 0;
v0000023a256dbc90_0 .var "pending_rw", 0 0;
v0000023a256d9f30_0 .var "pending_wdata", 255 0;
v0000023a256da250_0 .net "rst", 0 0, v0000023a256de7b0_0;  alias, 1 drivers
L_0000023a257270b0 .part v0000023a256dabb0_0, 2, 30;
L_0000023a25727bf0 .concat [ 30 2 0 0], L_0000023a257270b0, L_0000023a256df428;
S_0000023a2558c9f0 .scope function.vec4.s32, "peek_word" "peek_word" 7 162, 7 162 0, S_0000023a256d7cc0;
 .timescale -9 -12;
v0000023a256db0b0_0 .var "byte_addr", 31 0;
; Variable peek_word is vec4 return value of scope S_0000023a2558c9f0
TD_tb_cache_system.u_dut.u_mem.peek_word ;
    %load/vec4 v0000023a256db0b0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000023a256da110, 4;
    %ret/vec4 0, 0, 32;  Assign to peek_word (store_vec4_to_lval)
    %end;
S_0000023a2558cb80 .scope task, "wait_ready" "wait_ready" 4 97, 4 97 0, S_0000023a256395c0;
 .timescale -9 -12;
TD_tb_cache_system.wait_ready ;
T_8.68 ;
    %load/vec4 v0000023a256dead0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_8.69, 8;
    %wait E_0000023a25662c80;
    %jmp T_8.68;
T_8.69 ;
    %end;
    .scope S_0000023a2564f470;
T_9 ;
    %wait E_0000023a25662fc0;
    %load/vec4 v0000023a256d5550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a256d5b90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000023a256d5230_0;
    %assign/vec4 v0000023a256d5b90_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000023a2564f470;
T_10 ;
    %wait E_0000023a25662200;
    %load/vec4 v0000023a256d5b90_0;
    %store/vec4 v0000023a256d5230_0, 0, 4;
    %load/vec4 v0000023a256d5b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023a256d5230_0, 0, 4;
    %jmp T_10.11;
T_10.0 ;
    %load/vec4 v0000023a256d23c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.14, 9;
    %load/vec4 v0000023a256d1d80_0;
    %and;
T_10.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000023a256d5230_0, 0, 4;
T_10.12 ;
    %jmp T_10.11;
T_10.1 ;
    %load/vec4 v0000023a256d3900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.15, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023a256d5230_0, 0, 4;
    %jmp T_10.16;
T_10.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000023a256d5230_0, 0, 4;
T_10.16 ;
    %jmp T_10.11;
T_10.2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000023a256d5230_0, 0, 4;
    %jmp T_10.11;
T_10.3 ;
    %load/vec4 v0000023a256d2640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.19, 9;
    %load/vec4 v0000023a256d1e20_0;
    %and;
T_10.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.17, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000023a256d5230_0, 0, 4;
    %jmp T_10.18;
T_10.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023a256d5230_0, 0, 4;
T_10.18 ;
    %jmp T_10.11;
T_10.4 ;
    %load/vec4 v0000023a256d28c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000023a256d5230_0, 0, 4;
T_10.20 ;
    %jmp T_10.11;
T_10.5 ;
    %load/vec4 v0000023a256d2be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023a256d5230_0, 0, 4;
T_10.22 ;
    %jmp T_10.11;
T_10.6 ;
    %load/vec4 v0000023a256d28c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000023a256d5230_0, 0, 4;
T_10.24 ;
    %jmp T_10.11;
T_10.7 ;
    %load/vec4 v0000023a256d2be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.26, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000023a256d5230_0, 0, 4;
T_10.26 ;
    %jmp T_10.11;
T_10.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000023a256d5230_0, 0, 4;
    %jmp T_10.11;
T_10.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023a256d5230_0, 0, 4;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000023a2564f470;
T_11 ;
    %wait E_0000023a25662fc0;
    %load/vec4 v0000023a256d5550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a256d3a40_0, 0, 32;
T_11.2 ;
    %load/vec4 v0000023a256d3a40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000023a256d3a40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d57d0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000023a256d3a40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d3680, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0000023a256d3a40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d4c90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 3, v0000023a256d3a40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d35e0, 0, 4;
    %load/vec4 v0000023a256d3a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a256d3a40_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d1d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d2460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a256d2500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d2aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d2fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a256d2320_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0000023a256d3040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a256d2780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a256d2280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a256d34a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d2f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a256d2e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a256d3220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d3180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d32c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d5690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d1f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d4e70_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d2460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d2aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d3180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d32c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d5690_0, 0;
    %load/vec4 v0000023a256d5b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d1d80_0, 0;
    %jmp T_11.15;
T_11.4 ;
    %load/vec4 v0000023a256d23c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.18, 9;
    %load/vec4 v0000023a256d1d80_0;
    %and;
T_11.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v0000023a256d3360_0;
    %assign/vec4 v0000023a256d2780_0, 0;
    %load/vec4 v0000023a256d3400_0;
    %assign/vec4 v0000023a256d2280_0, 0;
    %load/vec4 v0000023a256d2000_0;
    %assign/vec4 v0000023a256d34a0_0, 0;
    %load/vec4 v0000023a256d25a0_0;
    %assign/vec4 v0000023a256d2f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d1d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d1f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d4e70_0, 0;
T_11.16 ;
    %jmp T_11.15;
T_11.5 ;
    %jmp T_11.15;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d3180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d1f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d4e70_0, 0;
    %load/vec4 v0000023a256d2e60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023a256d2e60_0, 0;
    %load/vec4 v0000023a256d2f00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.19, 4;
    %load/vec4 v0000023a256d2b40_0;
    %load/vec4 v0000023a256d20a0_0;
    %store/vec4 v0000023a2560f990_0, 0, 3;
    %store/vec4 v0000023a2560f8f0_0, 0, 256;
    %callf/vec4 TD_direct_mapped_cache.get_word, S_0000023a25654c50;
    %assign/vec4 v0000023a256d2500_0, 0;
    %jmp T_11.20;
T_11.19 ;
    %load/vec4 v0000023a256d2b40_0;
    %load/vec4 v0000023a256d20a0_0;
    %load/vec4 v0000023a256d2280_0;
    %load/vec4 v0000023a256d34a0_0;
    %store/vec4 v0000023a2560f7b0_0, 0, 4;
    %store/vec4 v0000023a2560fa30_0, 0, 32;
    %store/vec4 v0000023a2560f710_0, 0, 3;
    %store/vec4 v0000023a2560ee50_0, 0, 256;
    %callf/vec4 TD_direct_mapped_cache.set_word, S_0000023a256517f0;
    %load/vec4 v0000023a256d2c80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d35e0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000023a256d2c80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d3680, 0, 4;
T_11.20 ;
    %jmp T_11.15;
T_11.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d32c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d4e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d1f60_0, 0;
    %load/vec4 v0000023a256d3220_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023a256d3220_0, 0;
    %jmp T_11.15;
T_11.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d5690_0, 0;
    %load/vec4 v0000023a256d28c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d2aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d2fa0_0, 0;
    %load/vec4 v0000023a256d5910_0;
    %assign/vec4 v0000023a256d2320_0, 0;
    %load/vec4 v0000023a256d2b40_0;
    %assign/vec4 v0000023a256d3040_0, 0;
T_11.21 ;
    %jmp T_11.15;
T_11.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d5690_0, 0;
    %jmp T_11.15;
T_11.10 ;
    %load/vec4 v0000023a256d28c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d2aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d2fa0_0, 0;
    %load/vec4 v0000023a256d2780_0;
    %parti/s 27, 5, 4;
    %concati/vec4 0, 0, 5;
    %assign/vec4 v0000023a256d2320_0, 0;
T_11.23 ;
    %jmp T_11.15;
T_11.11 ;
    %jmp T_11.15;
T_11.12 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000023a256d2c80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d57d0, 0, 4;
    %load/vec4 v0000023a256d3b80_0;
    %load/vec4 v0000023a256d2c80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d4c90, 0, 4;
    %load/vec4 v0000023a256d2f00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.25, 4;
    %load/vec4 v0000023a256d2820_0;
    %load/vec4 v0000023a256d2c80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d35e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000023a256d2c80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d3680, 0, 4;
    %load/vec4 v0000023a256d2820_0;
    %load/vec4 v0000023a256d20a0_0;
    %store/vec4 v0000023a2560f990_0, 0, 3;
    %store/vec4 v0000023a2560f8f0_0, 0, 256;
    %callf/vec4 TD_direct_mapped_cache.get_word, S_0000023a25654c50;
    %assign/vec4 v0000023a256d2500_0, 0;
    %jmp T_11.26;
T_11.25 ;
    %load/vec4 v0000023a256d2820_0;
    %load/vec4 v0000023a256d20a0_0;
    %load/vec4 v0000023a256d2280_0;
    %load/vec4 v0000023a256d34a0_0;
    %store/vec4 v0000023a2560f7b0_0, 0, 4;
    %store/vec4 v0000023a2560fa30_0, 0, 32;
    %store/vec4 v0000023a2560f710_0, 0, 3;
    %store/vec4 v0000023a2560ee50_0, 0, 256;
    %callf/vec4 TD_direct_mapped_cache.set_word, S_0000023a256517f0;
    %load/vec4 v0000023a256d2c80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d35e0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000023a256d2c80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d3680, 0, 4;
T_11.26 ;
    %jmp T_11.15;
T_11.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d2460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d1d80_0, 0;
    %jmp T_11.15;
T_11.15 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000023a2567ee80;
T_12 ;
    %wait E_0000023a25662780;
    %load/vec4 v0000023a256d8d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a256d8e20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000023a256d8ec0_0;
    %assign/vec4 v0000023a256d8e20_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000023a2567ee80;
T_13 ;
    %wait E_0000023a25662500;
    %load/vec4 v0000023a256d8e20_0;
    %store/vec4 v0000023a256d8ec0_0, 0, 4;
    %load/vec4 v0000023a256d8e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023a256d8ec0_0, 0, 4;
    %jmp T_13.11;
T_13.0 ;
    %load/vec4 v0000023a256d6b60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.14, 9;
    %load/vec4 v0000023a256d5da0_0;
    %and;
T_13.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000023a256d8ec0_0, 0, 4;
T_13.12 ;
    %jmp T_13.11;
T_13.1 ;
    %load/vec4 v0000023a256d7600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.15, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023a256d8ec0_0, 0, 4;
    %jmp T_13.16;
T_13.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000023a256d8ec0_0, 0, 4;
T_13.16 ;
    %jmp T_13.11;
T_13.2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000023a256d8ec0_0, 0, 4;
    %jmp T_13.11;
T_13.3 ;
    %load/vec4 v0000023a256d95a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.19, 9;
    %load/vec4 v0000023a256d9500_0;
    %and;
T_13.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.17, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000023a256d8ec0_0, 0, 4;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023a256d8ec0_0, 0, 4;
T_13.18 ;
    %jmp T_13.11;
T_13.4 ;
    %load/vec4 v0000023a256d9000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.20, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000023a256d8ec0_0, 0, 4;
T_13.20 ;
    %jmp T_13.11;
T_13.5 ;
    %load/vec4 v0000023a256d8ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.22, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023a256d8ec0_0, 0, 4;
T_13.22 ;
    %jmp T_13.11;
T_13.6 ;
    %load/vec4 v0000023a256d9000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.24, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000023a256d8ec0_0, 0, 4;
T_13.24 ;
    %jmp T_13.11;
T_13.7 ;
    %load/vec4 v0000023a256d8ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.26, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000023a256d8ec0_0, 0, 4;
T_13.26 ;
    %jmp T_13.11;
T_13.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000023a256d8ec0_0, 0, 4;
    %jmp T_13.11;
T_13.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023a256d8ec0_0, 0, 4;
    %jmp T_13.11;
T_13.11 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000023a2567ee80;
T_14 ;
    %wait E_0000023a25662780;
    %load/vec4 v0000023a256d8d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a256d9d20_0, 0, 32;
T_14.2 ;
    %load/vec4 v0000023a256d9d20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000023a256d9d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d9aa0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000023a256d9d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d7420, 0, 4;
    %pushi/vec4 0, 0, 23;
    %ix/getv/s 3, v0000023a256d9d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d8f60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 3, v0000023a256d9d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d7740, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000023a256d9d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d9820, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000023a256d9d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d74c0, 0, 4;
    %pushi/vec4 0, 0, 23;
    %ix/getv/s 3, v0000023a256d9d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d90a0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 3, v0000023a256d9d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d7880, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000023a256d9d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d8560, 0, 4;
    %load/vec4 v0000023a256d9d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a256d9d20_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d5da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d68e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a256d7b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d8a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d8060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a256d9140_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0000023a256d8ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a256d86a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a256d84c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a256d8920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d9280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d9640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a256d8c40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a256d98c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d9be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d8740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d8420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d9dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d87e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d68e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d8a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d9be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d8740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d8420_0, 0;
    %load/vec4 v0000023a256d8e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d5da0_0, 0;
    %jmp T_14.15;
T_14.4 ;
    %load/vec4 v0000023a256d6b60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.18, 9;
    %load/vec4 v0000023a256d5da0_0;
    %and;
T_14.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %load/vec4 v0000023a256d6840_0;
    %assign/vec4 v0000023a256d86a0_0, 0;
    %load/vec4 v0000023a256d7920_0;
    %assign/vec4 v0000023a256d84c0_0, 0;
    %load/vec4 v0000023a256d6de0_0;
    %assign/vec4 v0000023a256d8920_0, 0;
    %load/vec4 v0000023a256d6480_0;
    %assign/vec4 v0000023a256d9280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d5da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d9dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d87e0_0, 0;
T_14.16 ;
    %jmp T_14.15;
T_14.5 ;
    %load/vec4 v0000023a256d7600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.19, 8;
    %load/vec4 v0000023a256d9c80_0;
    %assign/vec4 v0000023a256d9640_0, 0;
    %jmp T_14.20;
T_14.19 ;
    %load/vec4 v0000023a256d96e0_0;
    %assign/vec4 v0000023a256d9640_0, 0;
T_14.20 ;
    %jmp T_14.15;
T_14.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d9be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d9dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d87e0_0, 0;
    %load/vec4 v0000023a256d8c40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023a256d8c40_0, 0;
    %load/vec4 v0000023a256d9640_0;
    %inv;
    %load/vec4 v0000023a256d9960_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d8560, 0, 4;
    %load/vec4 v0000023a256d9280_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.21, 4;
    %load/vec4 v0000023a256d91e0_0;
    %load/vec4 v0000023a256d8100_0;
    %store/vec4 v0000023a256d5870_0, 0, 3;
    %store/vec4 v0000023a256d5730_0, 0, 256;
    %callf/vec4 TD_tb_cache_system.u_dut.u_cache.get_word, S_0000023a255c7470;
    %assign/vec4 v0000023a256d7b00_0, 0;
    %jmp T_14.22;
T_14.21 ;
    %load/vec4 v0000023a256d9640_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.23, 4;
    %load/vec4 v0000023a256d5e40_0;
    %load/vec4 v0000023a256d8100_0;
    %load/vec4 v0000023a256d84c0_0;
    %load/vec4 v0000023a256d8920_0;
    %store/vec4 v0000023a256d50f0_0, 0, 4;
    %store/vec4 v0000023a256d45b0_0, 0, 32;
    %store/vec4 v0000023a256d5a50_0, 0, 3;
    %store/vec4 v0000023a256d4010_0, 0, 256;
    %callf/vec4 TD_tb_cache_system.u_dut.u_cache.set_word, S_0000023a255c7600;
    %load/vec4 v0000023a256d9960_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d7740, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000023a256d9960_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d7420, 0, 4;
    %jmp T_14.24;
T_14.23 ;
    %load/vec4 v0000023a256d72e0_0;
    %load/vec4 v0000023a256d8100_0;
    %load/vec4 v0000023a256d84c0_0;
    %load/vec4 v0000023a256d8920_0;
    %store/vec4 v0000023a256d50f0_0, 0, 4;
    %store/vec4 v0000023a256d45b0_0, 0, 32;
    %store/vec4 v0000023a256d5a50_0, 0, 3;
    %store/vec4 v0000023a256d4010_0, 0, 256;
    %callf/vec4 TD_tb_cache_system.u_dut.u_cache.set_word, S_0000023a255c7600;
    %load/vec4 v0000023a256d9960_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d7880, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000023a256d9960_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d74c0, 0, 4;
T_14.24 ;
T_14.22 ;
    %jmp T_14.15;
T_14.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d8740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d87e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d9dc0_0, 0;
    %load/vec4 v0000023a256d98c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023a256d98c0_0, 0;
    %jmp T_14.15;
T_14.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d8420_0, 0;
    %load/vec4 v0000023a256d9000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d8a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d8060_0, 0;
    %load/vec4 v0000023a256d8380_0;
    %assign/vec4 v0000023a256d9140_0, 0;
    %load/vec4 v0000023a256d8240_0;
    %assign/vec4 v0000023a256d8ba0_0, 0;
T_14.25 ;
    %jmp T_14.15;
T_14.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d8420_0, 0;
    %jmp T_14.15;
T_14.10 ;
    %load/vec4 v0000023a256d9000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.27, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d8a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256d8060_0, 0;
    %load/vec4 v0000023a256d86a0_0;
    %parti/s 27, 5, 4;
    %concati/vec4 0, 0, 5;
    %assign/vec4 v0000023a256d9140_0, 0;
T_14.27 ;
    %jmp T_14.15;
T_14.11 ;
    %jmp T_14.15;
T_14.12 ;
    %load/vec4 v0000023a256d9640_0;
    %inv;
    %load/vec4 v0000023a256d9960_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d8560, 0, 4;
    %load/vec4 v0000023a256d9640_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.29, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000023a256d9960_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d9aa0, 0, 4;
    %load/vec4 v0000023a256d8600_0;
    %load/vec4 v0000023a256d9960_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d8f60, 0, 4;
    %load/vec4 v0000023a256d9280_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.31, 4;
    %load/vec4 v0000023a256d9b40_0;
    %load/vec4 v0000023a256d9960_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d7740, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000023a256d9960_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d7420, 0, 4;
    %load/vec4 v0000023a256d9b40_0;
    %load/vec4 v0000023a256d8100_0;
    %store/vec4 v0000023a256d5870_0, 0, 3;
    %store/vec4 v0000023a256d5730_0, 0, 256;
    %callf/vec4 TD_tb_cache_system.u_dut.u_cache.get_word, S_0000023a255c7470;
    %assign/vec4 v0000023a256d7b00_0, 0;
    %jmp T_14.32;
T_14.31 ;
    %load/vec4 v0000023a256d9b40_0;
    %load/vec4 v0000023a256d8100_0;
    %load/vec4 v0000023a256d84c0_0;
    %load/vec4 v0000023a256d8920_0;
    %store/vec4 v0000023a256d50f0_0, 0, 4;
    %store/vec4 v0000023a256d45b0_0, 0, 32;
    %store/vec4 v0000023a256d5a50_0, 0, 3;
    %store/vec4 v0000023a256d4010_0, 0, 256;
    %callf/vec4 TD_tb_cache_system.u_dut.u_cache.set_word, S_0000023a255c7600;
    %load/vec4 v0000023a256d9960_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d7740, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000023a256d9960_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d7420, 0, 4;
T_14.32 ;
    %jmp T_14.30;
T_14.29 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000023a256d9960_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d9820, 0, 4;
    %load/vec4 v0000023a256d8600_0;
    %load/vec4 v0000023a256d9960_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d90a0, 0, 4;
    %load/vec4 v0000023a256d9280_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.33, 4;
    %load/vec4 v0000023a256d9b40_0;
    %load/vec4 v0000023a256d9960_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d7880, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000023a256d9960_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d74c0, 0, 4;
    %load/vec4 v0000023a256d9b40_0;
    %load/vec4 v0000023a256d8100_0;
    %store/vec4 v0000023a256d5870_0, 0, 3;
    %store/vec4 v0000023a256d5730_0, 0, 256;
    %callf/vec4 TD_tb_cache_system.u_dut.u_cache.get_word, S_0000023a255c7470;
    %assign/vec4 v0000023a256d7b00_0, 0;
    %jmp T_14.34;
T_14.33 ;
    %load/vec4 v0000023a256d9b40_0;
    %load/vec4 v0000023a256d8100_0;
    %load/vec4 v0000023a256d84c0_0;
    %load/vec4 v0000023a256d8920_0;
    %store/vec4 v0000023a256d50f0_0, 0, 4;
    %store/vec4 v0000023a256d45b0_0, 0, 32;
    %store/vec4 v0000023a256d5a50_0, 0, 3;
    %store/vec4 v0000023a256d4010_0, 0, 256;
    %callf/vec4 TD_tb_cache_system.u_dut.u_cache.set_word, S_0000023a255c7600;
    %load/vec4 v0000023a256d9960_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d7880, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000023a256d9960_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256d74c0, 0, 4;
T_14.34 ;
T_14.30 ;
    %jmp T_14.15;
T_14.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d68e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256d5da0_0, 0;
    %jmp T_14.15;
T_14.15 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000023a256d7cc0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a256da7f0_0, 0, 32;
T_15.0 ;
    %load/vec4 v0000023a256da7f0_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_15.1, 5;
    %load/vec4 v0000023a256da7f0_0;
    %muli 4, 0, 32;
    %ix/getv/s 4, v0000023a256da7f0_0;
    %store/vec4a v0000023a256da110, 4, 0;
    %load/vec4 v0000023a256da7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a256da7f0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_0000023a256d7cc0;
T_16 ;
    %wait E_0000023a25662780;
    %load/vec4 v0000023a256da250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023a256da1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256dab10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256db010_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0000023a256db510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a256db290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256db3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256dbc90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a256dabb0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0000023a256d9f30_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000023a256da1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023a256da1b0_0, 0;
    %jmp T_16.6;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256db010_0, 0;
    %load/vec4 v0000023a256daf70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.9, 9;
    %load/vec4 v0000023a256dab10_0;
    %and;
T_16.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256db3d0_0, 0;
    %load/vec4 v0000023a256da4d0_0;
    %assign/vec4 v0000023a256dbc90_0, 0;
    %load/vec4 v0000023a256db470_0;
    %parti/s 27, 5, 4;
    %concati/vec4 0, 0, 5;
    %assign/vec4 v0000023a256dabb0_0, 0;
    %load/vec4 v0000023a256da890_0;
    %assign/vec4 v0000023a256d9f30_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023a256db290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256dab10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023a256da1b0_0, 0;
T_16.7 ;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v0000023a256db290_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_16.10, 5;
    %load/vec4 v0000023a256db290_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000023a256db290_0, 0;
    %jmp T_16.11;
T_16.10 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023a256da1b0_0, 0;
T_16.11 ;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v0000023a256dbc90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.12, 4;
    %load/vec4 v0000023a256daa70_0;
    %addi 7, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000023a256da110, 4;
    %load/vec4 v0000023a256daa70_0;
    %addi 6, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000023a256da110, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a256daa70_0;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000023a256da110, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a256daa70_0;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000023a256da110, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a256daa70_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000023a256da110, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a256daa70_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000023a256da110, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a256daa70_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000023a256da110, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a256daa70_0;
    %addi 0, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000023a256da110, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023a256db510_0, 0;
    %jmp T_16.13;
T_16.12 ;
    %load/vec4 v0000023a256d9f30_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0000023a256daa70_0;
    %addi 0, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256da110, 0, 4;
    %load/vec4 v0000023a256d9f30_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0000023a256daa70_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256da110, 0, 4;
    %load/vec4 v0000023a256d9f30_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0000023a256daa70_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256da110, 0, 4;
    %load/vec4 v0000023a256d9f30_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0000023a256daa70_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256da110, 0, 4;
    %load/vec4 v0000023a256d9f30_0;
    %parti/s 32, 128, 9;
    %load/vec4 v0000023a256daa70_0;
    %addi 4, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256da110, 0, 4;
    %load/vec4 v0000023a256d9f30_0;
    %parti/s 32, 160, 9;
    %load/vec4 v0000023a256daa70_0;
    %addi 5, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256da110, 0, 4;
    %load/vec4 v0000023a256d9f30_0;
    %parti/s 32, 192, 9;
    %load/vec4 v0000023a256daa70_0;
    %addi 6, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256da110, 0, 4;
    %load/vec4 v0000023a256d9f30_0;
    %parti/s 32, 224, 9;
    %load/vec4 v0000023a256daa70_0;
    %addi 7, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a256da110, 0, 4;
T_16.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256db010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a256db3d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023a256da1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a256dab10_0, 0;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000023a256395c0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a256d4f10_0, 0, 1;
T_17.0 ;
    %delay 5000, 0;
    %load/vec4 v0000023a256d4f10_0;
    %inv;
    %store/vec4 v0000023a256d4f10_0, 0, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_0000023a256395c0;
T_18 ;
    %vpi_call/w 4 207 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 208 "$display", "Cache Memory System - Comprehensive Testbench" {0 0 0};
    %vpi_call/w 4 209 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 214 "$display", "Cache Type: 2-WAY SET-ASSOCIATIVE" {0 0 0};
    %vpi_call/w 4 215 "$display", "  Sets: 16, Ways: 2, Block Size: 32 bytes" {0 0 0};
    %vpi_call/w 4 217 "$display", "============================================================\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a256de2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a256dd810_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a256de850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a256dddb0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023a256dd090_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a256de710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a256dedf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a256dd8b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a256de7b0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023a25662c80;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a256de7b0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_18.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.3, 5;
    %jmp/1 T_18.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023a25662c80;
    %jmp T_18.2;
T_18.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 236 "$display", "--- Reset Complete ---\012" {0 0 0};
    %vpi_call/w 4 241 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 242 "$display", "TEST A: Compulsory Miss then Hit (Same Block)" {0 0 0};
    %vpi_call/w 4 243 "$display", "============================================================" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 248 "$display", "\012A.1: Read 0x100 - Expect MISS (compulsory)" {0 0 0};
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4271665, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 253 "$display", "\012A.2: Read 0x104 - Expect HIT (same block)" {0 0 0};
    %pushi/vec4 260, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 260, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4271666, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 257 "$display", "\012A.3: Read 0x110 - Expect HIT (same block)" {0 0 0};
    %pushi/vec4 272, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 272, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4271667, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 261 "$display", "\012A.4: Read 0x11C - Expect HIT (same block, last word)" {0 0 0};
    %pushi/vec4 284, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 284, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4271668, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %vpi_call/w 4 264 "$display", "\012--- Test A Complete ---" {0 0 0};
    %vpi_call/w 4 265 "$display", "Hits: %0d, Misses: %0d\012", v0000023a256dedf0_0, v0000023a256dd8b0_0 {0 0 0};
    %vpi_call/w 4 270 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 271 "$display", "TEST B: Conflict Miss" {0 0 0};
    %vpi_call/w 4 272 "$display", "============================================================" {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 301 "$display", "\012B.1: Read 0x100 - Expect HIT (already in cache)" {0 0 0};
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4337201, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 305 "$display", "\012B.2: Read 0x300 - Expect MISS (fills way 1)" {0 0 0};
    %pushi/vec4 768, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 768, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4337202, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 309 "$display", "\012B.3: Read 0x100 - Expect HIT (still in way 0)" {0 0 0};
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4337203, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 313 "$display", "\012B.4: Read 0x500 - Expect MISS (evicts LRU way)" {0 0 0};
    %pushi/vec4 1280, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 1280, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4337204, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 317 "$display", "\012B.5: Read 0x300 - Expect MISS (was LRU, evicted)" {0 0 0};
    %pushi/vec4 768, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 768, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4337205, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %vpi_call/w 4 321 "$display", "\012--- Test B Complete ---" {0 0 0};
    %vpi_call/w 4 322 "$display", "Hits: %0d, Misses: %0d\012", v0000023a256dedf0_0, v0000023a256dd8b0_0 {0 0 0};
    %vpi_call/w 4 327 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 328 "$display", "TEST C: Write Hit (Write-Back Policy)" {0 0 0};
    %vpi_call/w 4 329 "$display", "============================================================" {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 333 "$display", "\012C.1: Read 0x200 - Bring block into cache" {0 0 0};
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4402737, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 338 "$display", "\012C.2: Write 0xDEADBEEF to 0x200 - Expect HIT" {0 0 0};
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0000023a256d4a10_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0000023a256d4b50_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000023a256d3f70_0, 0, 4;
    %fork TD_tb_cache_system.do_write, S_0000023a2567e7a0;
    %join;
    %load/vec4 v0000023a256d4510_0;
    %store/vec4 v0000023a256dda90_0, 0, 1;
    %load/vec4 v0000023a256dda90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %vpi_call/w 4 341 "$display", "  *** ERROR C.2: Expected HIT on write" {0 0 0};
    %load/vec4 v0000023a256de710_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a256de710_0, 0, 32;
T_18.4 ;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 347 "$display", "\012C.3: Read 0x200 - Expect HIT with new value" {0 0 0};
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4402739, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 352 "$display", "\012C.4: Partial write 0xFF to byte 0 of 0x204" {0 0 0};
    %pushi/vec4 516, 0, 32;
    %store/vec4 v0000023a256d4ab0_0, 0, 32;
    %fork TD_tb_cache_system.do_read, S_0000023a2567e180;
    %join;
    %load/vec4 v0000023a256d52d0_0;
    %store/vec4 v0000023a256de350_0, 0, 32;
    %load/vec4 v0000023a256d54b0_0;
    %store/vec4 v0000023a256dda90_0, 0, 1;
    %pushi/vec4 516, 0, 32;
    %store/vec4 v0000023a256d4a10_0, 0, 32;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0000023a256d4b50_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000023a256d3f70_0, 0, 4;
    %fork TD_tb_cache_system.do_write, S_0000023a2567e7a0;
    %join;
    %load/vec4 v0000023a256d4510_0;
    %store/vec4 v0000023a256dda90_0, 0, 1;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 357 "$display", "\012C.5: Verify partial write at 0x204" {0 0 0};
    %load/vec4 v0000023a256de350_0;
    %pushi/vec4 4294967040, 0, 32;
    %and;
    %pushi/vec4 255, 0, 32;
    %or;
    %store/vec4 v0000023a256dde50_0, 0, 32;
    %pushi/vec4 516, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %load/vec4 v0000023a256dde50_0;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4402741, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %vpi_call/w 4 361 "$display", "\012--- Test C Complete ---" {0 0 0};
    %vpi_call/w 4 362 "$display", "Hits: %0d, Misses: %0d\012", v0000023a256dedf0_0, v0000023a256dd8b0_0 {0 0 0};
    %vpi_call/w 4 367 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 368 "$display", "TEST D: Dirty Eviction with Writeback" {0 0 0};
    %vpi_call/w 4 369 "$display", "============================================================" {0 0 0};
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 398 "$display", "\012D.1: Read 0x400 - Fill second way" {0 0 0};
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0000023a256d4ab0_0, 0, 32;
    %fork TD_tb_cache_system.do_read, S_0000023a2567e180;
    %join;
    %load/vec4 v0000023a256d52d0_0;
    %store/vec4 v0000023a256de350_0, 0, 32;
    %load/vec4 v0000023a256d54b0_0;
    %store/vec4 v0000023a256dda90_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 402 "$display", "\012D.2: Read 0x600 - Evict LRU (dirty writeback expected)" {0 0 0};
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0000023a256d4ab0_0, 0, 32;
    %fork TD_tb_cache_system.do_read, S_0000023a2567e180;
    %join;
    %load/vec4 v0000023a256d52d0_0;
    %store/vec4 v0000023a256de350_0, 0, 32;
    %load/vec4 v0000023a256d54b0_0;
    %store/vec4 v0000023a256dda90_0, 0, 1;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 406 "$display", "\012D.3: Read 0x200 - Miss, reload - should have persisted value" {0 0 0};
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4468275, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %vpi_call/w 4 410 "$display", "\012--- Test D Complete ---" {0 0 0};
    %vpi_call/w 4 411 "$display", "Hits: %0d, Misses: %0d\012", v0000023a256dedf0_0, v0000023a256dd8b0_0 {0 0 0};
    %vpi_call/w 4 416 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 417 "$display", "TEST E: Write Miss (Write-Allocate Policy)" {0 0 0};
    %vpi_call/w 4 418 "$display", "============================================================" {0 0 0};
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 422 "$display", "\012E.1: Write 0xCAFEBABE to 0x800 - Expect MISS (write-allocate)" {0 0 0};
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0000023a256d4a10_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0000023a256d4b50_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000023a256d3f70_0, 0, 4;
    %fork TD_tb_cache_system.do_write, S_0000023a2567e7a0;
    %join;
    %load/vec4 v0000023a256d4510_0;
    %store/vec4 v0000023a256dda90_0, 0, 1;
    %load/vec4 v0000023a256dda90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %vpi_call/w 4 425 "$display", "  *** ERROR E.1: Expected MISS on first write" {0 0 0};
    %load/vec4 v0000023a256de710_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a256de710_0, 0, 32;
T_18.6 ;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 431 "$display", "\012E.2: Read 0x800 - Expect HIT with written value" {0 0 0};
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4533810, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 436 "$display", "\012E.3: Read 0x804 - Should be original memory value" {0 0 0};
    %pushi/vec4 2052, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 2052, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4533811, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %vpi_call/w 4 439 "$display", "\012--- Test E Complete ---" {0 0 0};
    %vpi_call/w 4 440 "$display", "Hits: %0d, Misses: %0d\012", v0000023a256dedf0_0, v0000023a256dd8b0_0 {0 0 0};
    %vpi_call/w 4 446 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 447 "$display", "TEST F: LRU Replacement Correctness" {0 0 0};
    %vpi_call/w 4 448 "$display", "============================================================" {0 0 0};
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 454 "$display", "\012F.1: Read 0x020 - Fill way 0" {0 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0000023a256d4ab0_0, 0, 32;
    %fork TD_tb_cache_system.do_read, S_0000023a2567e180;
    %join;
    %load/vec4 v0000023a256d52d0_0;
    %store/vec4 v0000023a256de350_0, 0, 32;
    %load/vec4 v0000023a256d54b0_0;
    %store/vec4 v0000023a256dda90_0, 0, 1;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 458 "$display", "\012F.2: Read 0x220 - Fill way 1, LRU=way0" {0 0 0};
    %pushi/vec4 544, 0, 32;
    %store/vec4 v0000023a256d4ab0_0, 0, 32;
    %fork TD_tb_cache_system.do_read, S_0000023a2567e180;
    %join;
    %load/vec4 v0000023a256d52d0_0;
    %store/vec4 v0000023a256de350_0, 0, 32;
    %load/vec4 v0000023a256d54b0_0;
    %store/vec4 v0000023a256dda90_0, 0, 1;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 462 "$display", "\012F.3: Read 0x020 - HIT, LRU=way1" {0 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4599347, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 466 "$display", "\012F.4: Read 0x420 - MISS, evicts LRU (way1=0x220)" {0 0 0};
    %pushi/vec4 1056, 0, 32;
    %store/vec4 v0000023a256d4ab0_0, 0, 32;
    %fork TD_tb_cache_system.do_read, S_0000023a2567e180;
    %join;
    %load/vec4 v0000023a256d52d0_0;
    %store/vec4 v0000023a256de350_0, 0, 32;
    %load/vec4 v0000023a256d54b0_0;
    %store/vec4 v0000023a256dda90_0, 0, 1;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 470 "$display", "\012F.5: Read 0x020 - Should still be HIT" {0 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4599349, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %pushi/vec4 26, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 474 "$display", "\012F.6: Read 0x220 - Should be MISS (was evicted)" {0 0 0};
    %pushi/vec4 544, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 544, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4599350, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %vpi_call/w 4 477 "$display", "\012--- Test F Complete ---" {0 0 0};
    %vpi_call/w 4 478 "$display", "Hits: %0d, Misses: %0d\012", v0000023a256dedf0_0, v0000023a256dd8b0_0 {0 0 0};
    %vpi_call/w 4 484 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 485 "$display", "TEST G: Sequential Access Pattern" {0 0 0};
    %vpi_call/w 4 486 "$display", "============================================================" {0 0 0};
    %pushi/vec4 27, 0, 32;
    %store/vec4 v0000023a256dd1d0_0, 0, 32;
    %vpi_call/w 4 490 "$display", "\012G.1-4: Sequential block reads" {0 0 0};
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664881, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %pushi/vec4 4128, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 4128, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664882, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %pushi/vec4 4160, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 4160, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664883, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %pushi/vec4 4192, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 4192, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664884, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %vpi_call/w 4 497 "$display", "\012G.5-8: Re-access same blocks" {0 0 0};
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664885, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %pushi/vec4 4128, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 4128, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664886, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %pushi/vec4 4160, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 4160, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664887, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %pushi/vec4 4192, 0, 32;
    %store/vec4 v0000023a256d46f0_0, 0, 32;
    %pushi/vec4 4192, 0, 32;
    %store/vec4 v0000023a256d4970_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a256d3d90_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664888, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a256d5370_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_0000023a25642ec0;
    %join;
    %vpi_call/w 4 503 "$display", "\012--- Test G Complete ---" {0 0 0};
    %vpi_call/w 4 504 "$display", "Hits: %0d, Misses: %0d\012", v0000023a256dedf0_0, v0000023a256dd8b0_0 {0 0 0};
    %vpi_call/w 4 509 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 510 "$display", "FINAL RESULTS" {0 0 0};
    %vpi_call/w 4 511 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 512 "$display", "Total Hits:   %0d", v0000023a256dedf0_0 {0 0 0};
    %vpi_call/w 4 513 "$display", "Total Misses: %0d", v0000023a256dd8b0_0 {0 0 0};
    %load/vec4 v0000023a256dedf0_0;
    %load/vec4 v0000023a256dd8b0_0;
    %add;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_18.8, 5;
    %load/vec4 v0000023a256dedf0_0;
    %muli 100, 0, 32;
    %load/vec4 v0000023a256dedf0_0;
    %load/vec4 v0000023a256dd8b0_0;
    %add;
    %div/s;
    %vpi_call/w 4 515 "$display", "Hit Rate:     %0d%%", S<0,vec4,s32> {1 0 0};
T_18.8 ;
    %vpi_call/w 4 516 "$display", "------------------------------------------------------------" {0 0 0};
    %load/vec4 v0000023a256de710_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.10, 4;
    %vpi_call/w 4 519 "$display", "*** ALL TESTS PASSED ***" {0 0 0};
    %jmp T_18.11;
T_18.10 ;
    %vpi_call/w 4 521 "$display", "*** %0d ERRORS DETECTED ***", v0000023a256de710_0 {0 0 0};
T_18.11 ;
    %vpi_call/w 4 524 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 525 "$display", "Simulation Complete at time %0t", $time {0 0 0};
    %vpi_call/w 4 526 "$display", "============================================================\012" {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 4 529 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0000023a256395c0;
T_19 ;
    %delay 500000000, 0;
    %vpi_call/w 4 537 "$display", "\012*** TIMEOUT: Simulation exceeded maximum time ***" {0 0 0};
    %vpi_call/w 4 538 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000023a256395c0;
T_20 ;
    %vpi_call/w 4 545 "$dumpfile", "cache_system.vcd" {0 0 0};
    %vpi_call/w 4 546 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023a256395c0 {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "rtl/direct_mapped_cache.v";
    "tb/tb_cache_system.v";
    "rtl/cache_top.v";
    "rtl/set_associative_cache.v";
    "rtl/main_memory.v";
