#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1034051 on Fri Oct  3 17:14:12 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Sun Jul 03 10:14:15 2016
# Process ID: 4208
# Log file: E:/VIVA/styxfpga/styx_uvga/vivado.log
# Journal file: E:/VIVA/styxfpga/styx_uvga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VIVA/styxfpga/styx_uvga/styx_uvga.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2014.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 792.879 ; gain = 185.969
reset_run synth_1
launch_runs impl_1
[Sun Jul 03 11:20:28 2016] Launched synth_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/synth_1/runme.log
[Sun Jul 03 11:20:28 2016] Launched impl_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sun Jul 03 11:21:01 2016] Launched synth_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/synth_1/runme.log
[Sun Jul 03 11:21:01 2016] Launched impl_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sun Jul 03 11:22:06 2016] Launched synth_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/synth_1/runme.log
[Sun Jul 03 11:22:06 2016] Launched impl_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sun Jul 03 11:25:17 2016] Launched impl_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.3
  **** Build date : Oct 30 2014-16:54:42
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.3
  **** Build date : Oct 30 2014-16:54:42
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost/xilinx_tcf/Xilinx/00000000000000
refresh_hw_device
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3. You must manually launch hw_server 
with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4.
To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROGRAM.FILE {E:\VIVA\styxfpga\styx\styxcpu_soc.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/VIVA/styxfpga/styx/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/VIVA/styxfpga/styx/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/VIVA/styxfpga/styx/styxcpu_soc.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 814.176 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3. You must manually launch hw_server 
with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4.
To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1
[Sun Jul 03 11:36:29 2016] Launched synth_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/synth_1/runme.log
[Sun Jul 03 11:36:29 2016] Launched impl_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sun Jul 03 11:39:37 2016] Launched impl_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/impl_1/runme.log
set_property PROBES.FILE {E:/VIVA/styxfpga/styx/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/VIVA/styxfpga/styx/styxcpu_soc.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 815.805 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3. You must manually launch hw_server 
with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4.
To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 17:14:12 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/VIVA/styxfpga/styx_uvga/styx_uvga.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/VIVA/styxfpga/styx_uvga/styx_uvga.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sun Jul 03 11:42:34 2016. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2014.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 03 11:42:34 2016...
close_hw: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 815.805 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
[Sun Jul 03 14:13:50 2016] Launched synth_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/synth_1/runme.log
[Sun Jul 03 14:13:50 2016] Launched impl_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sun Jul 03 14:17:12 2016] Launched impl_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.3
  **** Build date : Oct 30 2014-16:54:42
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.3
  **** Build date : Oct 30 2014-16:54:42
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost/xilinx_tcf/Xilinx/00000000000000
ERROR: [Labtools 27-2270] Target localhost/xilinx_tcf/Xilinx/00000000000000 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
close_hw
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {E:\VIVA\styxfpga\styx\styxcpu_soc.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/VIVA/styxfpga/styx/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3. You must manually launch hw_server 
with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4.
To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {E:/VIVA/styxfpga/styx/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/VIVA/styxfpga/styx/styxcpu_soc.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 815.805 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3. You must manually launch hw_server 
with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4.
To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
reset_run synth_1
launch_runs impl_1
[Sun Jul 03 14:34:14 2016] Launched synth_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/synth_1/runme.log
[Sun Jul 03 14:34:14 2016] Launched impl_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sun Jul 03 14:35:46 2016] Launched synth_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/synth_1/runme.log
[Sun Jul 03 14:35:46 2016] Launched impl_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 301 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
Loading clock regions from D:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k160t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k160t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2014.3/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k160t/ffg676/Package.xml
Loading io standards from D:/Xilinx/Vivado/2014.3/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VIVA/styxfpga/styx_uvga/.Xil/Vivado-4208-SG102/dcp/styxcpu_soc.xdc]
Finished Parsing XDC File [E:/VIVA/styxfpga/styx_uvga/.Xil/Vivado-4208-SG102/dcp/styxcpu_soc.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1074.727 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1074.727 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1193.539 ; gain = 377.734
close_design
close_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1533.336 ; gain = 327.250
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.3
  **** Build date : Oct 30 2014-16:54:42
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.3
  **** Build date : Oct 30 2014-16:54:42
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {E:\VIVA\styxfpga\styx\styxcpu_soc.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/VIVA/styxfpga/styx/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3. You must manually launch hw_server 
with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4.
To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {E:/VIVA/styxfpga/styx/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/VIVA/styxfpga/styx/styxcpu_soc.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1533.336 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3. You must manually launch hw_server 
with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4.
To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
reset_run synth_1
launch_runs impl_1
[Sun Jul 03 14:55:35 2016] Launched synth_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/synth_1/runme.log
[Sun Jul 03 14:55:35 2016] Launched impl_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sun Jul 03 14:58:42 2016] Launched impl_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.3
  **** Build date : Oct 30 2014-16:54:42
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.3
  **** Build date : Oct 30 2014-16:54:42
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost/xilinx_tcf/Xilinx/00000000000000
refresh_hw_device
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3. You must manually launch hw_server 
with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4.
To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROGRAM.FILE {E:\VIVA\styxfpga\styx\styxcpu_soc.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/VIVA/styxfpga/styx/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/VIVA/styxfpga/styx/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/VIVA/styxfpga/styx/styxcpu_soc.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1533.336 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3. You must manually launch hw_server 
with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4.
To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1
[Sun Jul 03 15:10:34 2016] Launched synth_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/synth_1/runme.log
[Sun Jul 03 15:10:34 2016] Launched impl_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sun Jul 03 15:13:58 2016] Launched impl_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/impl_1/runme.log
disconnect_hw_server localhost
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {E:\VIVA\styxfpga\styx\styxcpu_soc.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/VIVA/styxfpga/styx/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3. You must manually launch hw_server 
with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4.
To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {E:/VIVA/styxfpga/styx/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/VIVA/styxfpga/styx/styxcpu_soc.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1533.336 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3. You must manually launch hw_server 
with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4.
To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
reset_run synth_1
launch_runs impl_1
[Sun Jul 03 15:20:26 2016] Launched synth_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/synth_1/runme.log
[Sun Jul 03 15:20:26 2016] Launched impl_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sun Jul 03 15:23:26 2016] Launched impl_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sun Jul 03 15:27:57 2016] Launched synth_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/synth_1/runme.log
[Sun Jul 03 15:27:57 2016] Launched impl_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sun Jul 03 15:31:06 2016] Launched impl_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sun Jul 03 15:55:48 2016] Launched synth_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/synth_1/runme.log
[Sun Jul 03 15:55:48 2016] Launched impl_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/impl_1/runme.log
reset_run synth_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'styxcpu_soc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VIVA/styxfpga/styx_uvga/styx_uvga.sim/sim_1/behav'
"xvlog -m64 -prj styxcpu_soc_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_pri_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_pri_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_msel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wishbone_bus_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_bus_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/parallel2serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel2serial
WARNING: [VRFC 10-756] identifier DATA_BITS is used before its declaration [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/parallel2serial.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_debug_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_slave_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_master_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_rf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_sram
WARNING: [VRFC 10-756] identifier ADDR_BITS is used before its declaration [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_sram.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
WARNING: [VRFC 10-756] identifier WB_ADDR_BITS is used before its declaration [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:7]
WARNING: [VRFC 10-756] identifier WORD_BYTES is used before its declaration [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:8]
WARNING: [VRFC 10-756] identifier WORD_BITS is used before its declaration [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:10]
WARNING: [VRFC 10-756] identifier WORD_BITS is used before its declaration [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module styxcpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/board_disp_sword.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board_disp_sword
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module styxcpu_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1533.336 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVA/styxfpga/styx_uvga/styx_uvga.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2014.3/bin/unwrapped/win64.o/xelab.exe -wto d2b764374c91499c84264593b0e94e95 --debug typical --relax --include ../../../styx_uvga.srcs/sources_1/imports/styx -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot styxcpu_soc_behav xil_defaultlib.styxcpu_soc xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_top.v" Line 140. Module uart_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_wb.v" Line 142. Module uart_wb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_regs.v" Line 231. Module uart_regs has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_transmitter.v" Line 154. Module uart_transmitter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_tfifo.v" Line 144. Module uart_tfifo has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_sync_flops.v" Line 71. Module uart_sync_flops(width=1,init_value=1'b1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_receiver.v" Line 198. Module uart_receiver has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_rfifo.v" Line 150. Module uart_rfifo(fifo_width=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_debug_if.v" Line 89. Module uart_debug_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_top.v" Line 61. Module wb_conmax_top_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_rf.v" Line 61. Module wb_conmax_rf(rf_addr=4'b1111,dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_top.v" Line 140. Module uart_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_wb.v" Line 142. Module uart_wb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_regs.v" Line 231. Module uart_regs has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_transmitter.v" Line 154. Module uart_transmitter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_tfifo.v" Line 144. Module uart_tfifo has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_sync_flops.v" Line 71. Module uart_sync_flops(width=1,init_value=1'b1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_receiver.v" Line 198. Module uart_receiver has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_rfifo.v" Line 150. Module uart_rfifo(fifo_width=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_debug_if.v" Line 89. Module uart_debug_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_top.v" Line 61. Module wb_conmax_top_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1533.336 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir E:/VIVA/styxfpga/styx_uvga/styx_uvga.sim/sim_1/behav -int_os_type 64 -int_de..."
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 1533.336 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
file mkdir E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sim_1/new/sim_sram.v w ]
add_files -fileset sim_1 E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sim_1/new/sim_sram.v
update_compile_order -fileset sim_1
launch_runs impl_1
[Sun Jul 03 16:40:21 2016] Launched synth_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/synth_1/runme.log
[Sun Jul 03 16:40:21 2016] Launched impl_1...
Run output will be captured here: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/impl_1/runme.log
close_project
create_project test_sram E:/VIVA/styxfpga/test_sram -part xc7k160tffg676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2014.3/data/ip'.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 03 16:51:31 2016...
