cocci_test_suite() {
	unsigned int cocci_id/* drivers/gpu/drm/tegra/dp.c 76 */;
	struct drm_dp_link *cocci_id/* drivers/gpu/drm/tegra/dp.c 74 */;
	unsigned long cocci_id/* drivers/gpu/drm/tegra/dp.c 74 */;
	int cocci_id/* drivers/gpu/drm/tegra/dp.c 74 */;
	u8 cocci_id/* drivers/gpu/drm/tegra/dp.c 638 */[DP_LINK_STATUS_SIZE];
	struct drm_dp_link_train *cocci_id/* drivers/gpu/drm/tegra/dp.c 567 */;
	u8 cocci_id/* drivers/gpu/drm/tegra/dp.c 471 */[4];
	struct drm_dp_aux *cocci_id/* drivers/gpu/drm/tegra/dp.c 470 */;
	struct drm_dp_link_train_set *cocci_id/* drivers/gpu/drm/tegra/dp.c 468 */;
	bool cocci_id/* drivers/gpu/drm/tegra/dp.c 461 */;
	const struct drm_dp_link_train *cocci_id/* drivers/gpu/drm/tegra/dp.c 461 */;
	const unsigned int cocci_id/* drivers/gpu/drm/tegra/dp.c 392 */[3];
	const struct drm_display_info *cocci_id/* drivers/gpu/drm/tegra/dp.c 389 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/tegra/dp.c 388 */;
	u8 cocci_id/* drivers/gpu/drm/tegra/dp.c 334 */[2];
	u8 cocci_id/* drivers/gpu/drm/tegra/dp.c 304 */;
	const struct drm_dp_link_caps *cocci_id/* drivers/gpu/drm/tegra/dp.c 25 */;
	struct drm_dp_link_caps *cocci_id/* drivers/gpu/drm/tegra/dp.c 24 */;
	void cocci_id/* drivers/gpu/drm/tegra/dp.c 24 */;
	u16 cocci_id/* drivers/gpu/drm/tegra/dp.c 239 */;
	u8 cocci_id/* drivers/gpu/drm/tegra/dp.c 237 */[DP_MAX_SUPPORTED_RATES * 2];
	u8 cocci_id/* drivers/gpu/drm/tegra/dp.c 172 */[DP_RECEIVER_CAP_SIZE];
	const u8 cocci_id/* drivers/gpu/drm/tegra/dp.c 13 */[];
}
