Analysis & Synthesis report for TopDE
Fri Jun 15 17:38:20 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Jun 15 17:38:20 2018           ;
; Quartus Prime Version       ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name               ; TopDE                                       ;
; Top-level Entity Name       ; TopDE                                       ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; TopDE              ; TopDE              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Jun 15 17:37:57 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c TopDE
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10275): Verilog HDL Module Instantiation warning at TopDE.v(358): ignored dangling comma in List of Port Connections File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 358
Info (12021): Found 1 design units, including 1 entities, in source file topde.v
    Info (12023): Found entity 1: TopDE File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v Line: 39
Info (12021): Found 0 design units, including 0 entities, in source file parametros.v
Warning (10275): Verilog HDL Module Instantiation warning at CPU.v(143): ignored dangling comma in List of Port Connections File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/CPU.v Line: 143
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu.v
    Info (12023): Found entity 1: CPU File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/CPU.v Line: 4
Warning (10275): Verilog HDL Module Instantiation warning at Datapath_UNI.v(170): ignored dangling comma in List of Port Connections File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 170
Info (12021): Found 1 design units, including 1 entities, in source file cpu/datapath_uni.v
    Info (12023): Found entity 1: Datapath_UNI File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 11
Warning (10275): Verilog HDL Module Instantiation warning at Datapath_MULTI.v(105): ignored dangling comma in List of Port Connections File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 105
Warning (10275): Verilog HDL Module Instantiation warning at Datapath_MULTI.v(134): ignored dangling comma in List of Port Connections File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 134
Info (12021): Found 1 design units, including 1 entities, in source file cpu/datapath_multi.v
    Info (12023): Found entity 1: Datapath_MULTI File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 11
Warning (10275): Verilog HDL Module Instantiation warning at Datapath_PIPEM.v(403): ignored dangling comma in List of Port Connections File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_PIPEM.v Line: 403
Info (12021): Found 1 design units, including 1 entities, in source file cpu/datapath_pipem.v
    Info (12023): Found entity 1: Datapath_PIPEM File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_PIPEM.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_uni.v
    Info (12023): Found entity 1: Control_UNI File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Control_UNI.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_multi.v
    Info (12023): Found entity 1: Control_MULTI File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Control_MULTI.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_pipem.v
    Info (12023): Found entity 1: Control_PIPEM File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Control_PIPEM.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/ALU.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alucontrol.v
    Info (12023): Found entity 1: ALUControl File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/ALUControl.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file cpu/registers.v
    Info (12023): Found entity 1: Registers File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Registers.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cpu/hazardunitm.v
    Info (12023): Found entity 1: HazardUnitM File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/HazardUnitM.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file cpu/forwardunitm.v
    Info (12023): Found entity 1: ForwardUnitM File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/ForwardUnitM.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu/branch_pipem.v
    Info (12023): Found entity 1: Branch_PIPEM File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Branch_PIPEM.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file tempo/clock_interface.v
    Info (12023): Found entity 1: CLOCK_Interface File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/CLOCK_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/break_interface.v
    Info (12023): Found entity 1: Break_Interface File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/Break_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file tempo/oneshot.v
    Info (12023): Found entity 1: oneshot File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/oneshot.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/mono.v
    Info (12023): Found entity 1: mono File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/mono.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file tempo/breaker.v
    Info (12023): Found entity 1: breaker_lpm_constant_kva File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/breaker.v Line: 46
    Info (12023): Found entity 2: breaker File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/breaker.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file tempo/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/reset_delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/pll_main.v
    Info (12023): Found entity 1: PLL_Main File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file tempo/pll_main/pll_main_0002.v
    Info (12023): Found entity 1: PLL_Main_0002 File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main/PLL_Main_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memoria/codememory_interface.v
    Info (12023): Found entity 1: CodeMemory_Interface File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/CodeMemory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/datamemory_interface.v
    Info (12023): Found entity 1: DataMemory_Interface File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/DataMemory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memory_interface.v
    Info (12023): Found entity 1: Memory_Interface File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/Memory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memstore.v
    Info (12023): Found entity 1: MemStore File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/MemStore.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memload.v
    Info (12023): Found entity 1: MemLoad File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/MemLoad.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file memoria/userdatablock.v
    Info (12023): Found entity 1: UserDataBlock File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/UserDataBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file memoria/usercodeblock.v
    Info (12023): Found entity 1: UserCodeBlock File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/UserCodeBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_interface.v
    Info (12023): Found entity 1: STOPWATCH_Interface File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/STOPWATCH_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_divider_clk.v
    Info (12023): Found entity 1: Stopwatch_divider_clk File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/Stopwatch_divider_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sintetizador_interface.v
    Info (12023): Found entity 1: Sintetizador_Interface File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Sintetizador_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/syscallsynthcontrol.sv
    Info (12023): Found entity 1: SyscallSynthControl File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/SyscallSynthControl.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/synthesizer.sv
    Info (12023): Found entity 1: SampleSynthesizer File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Synthesizer.sv Line: 3
    Info (12023): Found entity 2: PolyphonicSynthesizer File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Synthesizer.sv Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/synthcontrol.v
    Info (12023): Found entity 1: SynthControl File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/SynthControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sintetizador.v
    Info (12023): Found entity 1: Sintetizador File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Sintetizador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sinetable.v
    Info (12023): Found entity 1: SineTable File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/SineTable.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sinecalculator.sv
    Info (12023): Found entity 1: SineCalculator File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/SineCalculator.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file sintetizador/oscillator.sv
    Info (12022): Found design unit 1: OscillatorSine (SystemVerilog) File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Oscillator.sv Line: 40
    Info (12023): Found entity 1: Oscillator File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Oscillator.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/notetable.v
    Info (12023): Found entity 1: NoteTable File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/NoteTable.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/note.sv
    Info (12023): Found entity 1: NoteController File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Note.sv Line: 3
    Info (12023): Found entity 2: NoteInfoDatabase File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Note.sv Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file sintetizador/filter.sv
    Info (12022): Found design unit 1: DigitalFilterSine (SystemVerilog) File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Filter.sv Line: 59
    Info (12023): Found entity 1: DigitalFilter File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Filter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/envelope.sv
    Info (12023): Found entity 1: Envelope File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Envelope.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/channel.sv
    Info (12023): Found entity 1: ChannelBank File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Channel.sv Line: 3
    Info (12023): Found entity 2: Mixer File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Channel.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file ps2/tecladops2_interface.v
    Info (12023): Found entity 1: TecladoPS2_Interface File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/TecladoPS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/mouseps2_interface.v
    Info (12023): Found entity 1: MousePS2_Interface File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/MousePS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/tecladops2.v
    Info (12023): Found entity 1: tecladoPS2 File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/tecladoPS2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/scan2ascii.v
    Info (12023): Found entity 1: scan2ascii File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/scan2ascii.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2/mouse_hugo.v
    Info (12023): Found entity 1: mouse_hugo File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/mouse_hugo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/keyscan.v
    Info (12023): Found entity 1: keyscan File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/keyscan.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/keyboard.v
    Info (12023): Found entity 1: keyboard File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/lfsr_interface.v
    Info (12023): Found entity 1: LFSR_interface File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/lfsr_interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/lfsr_word.v
    Info (12023): Found entity 1: LFSR_word File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/LFSR_word.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_interface.v
    Info (12023): Found entity 1: IrDA_Interface File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_Interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_transmitter.v
    Info (12023): Found entity 1: IrDA_transmitter File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_receiver.v
    Info (12023): Found entity 1: IrDA_receiver File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_receiver.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file irda/irda_parameters.v
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_decoder.v
    Info (12023): Found entity 1: IrDA_decoder File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_clk.v
    Info (12023): Found entity 1: IrDA_clk File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display7/display7_interface.v
    Info (12023): Found entity 1: Display7_Interface File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Display7/Display7_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display7/decoder7.v
    Info (12023): Found entity 1: Decoder7 File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Display7/decoder7.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audiocodec_interface.v
    Info (12023): Found entity 1: AudioCODEC_Interface File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/AudioCODEC_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audiovideo_pll.v
    Info (12023): Found entity 1: AudioVideo_PLL File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/AudioVideo_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audio_converter.v
    Info (12023): Found entity 1: audio_converter File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/audio_converter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audio_clock.v
    Info (12023): Found entity 1: audio_clock File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/audio_clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_interface.v
    Info (12023): Found entity 1: VGA_Interface File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/VGA_Interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgapll.v
    Info (12023): Found entity 1: VgaPll File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/VgaPll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgapll/vgapll_0002.v
    Info (12023): Found entity 1: VgaPll_0002 File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/VgaPll/VgaPll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgaadapter.v
    Info (12023): Found entity 1: VgaAdapter File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/VgaAdapter.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/VGA_Audio_PLL.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga/regdisplay.v
    Info (12023): Found entity 1: RegDisplay File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/RegDisplay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/hexfont.v
    Info (12023): Found entity 1: HexFont File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/HexFont.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/memoryvga.v
    Info (12023): Found entity 1: MemoryVGA File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/MemoryVGA.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(85): created implicit net for "wInstr" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 85
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(92): created implicit net for "wRs1" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 92
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(93): created implicit net for "wRs2" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 93
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(94): created implicit net for "wRd" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 94
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(95): created implicit net for "wDataReg" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 95
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(97): created implicit net for "wRead1" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 97
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(98): created implicit net for "wRead2" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 98
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(108): created implicit net for "wFunct3" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 108
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(109): created implicit net for "wFunct7" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 109
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(110): created implicit net for "wOpcode" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 110
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(112): created implicit net for "wALUControl" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 112
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(121): created implicit net for "wOrigALU" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 121
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(122): created implicit net for "wALUresult" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 122
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(123): created implicit net for "wZero" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 123
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(133): created implicit net for "wMemDataWrite" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 133
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(134): created implicit net for "wMemEnable" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 134
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(143): created implicit net for "wReadData" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 143
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(151): created implicit net for "wMemAccess" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 151
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(166): created implicit net for "wCMemRead" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 166
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(167): created implicit net for "wCMemWrite" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 167
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(85): created implicit net for "wOpcode" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 85
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(86): created implicit net for "wFunct3" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(87): created implicit net for "wFunct7" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 87
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(88): created implicit net for "IRWrite" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 88
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(89): created implicit net for "MemtoReg" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 89
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(90): created implicit net for "MemWrite" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 90
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(91): created implicit net for "MemRead" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 91
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(92): created implicit net for "IorD" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 92
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(93): created implicit net for "PCWrite" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 93
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(94): created implicit net for "PCWriteBEQ" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 94
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(95): created implicit net for "PCWriteBNE" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 95
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(96): created implicit net for "PCSource" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 96
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(97): created implicit net for "ALUOp" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 97
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(98): created implicit net for "ALUSrcB" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 98
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(99): created implicit net for "ALUSrcA" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 99
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(100): created implicit net for "RegWrite" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 100
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(102): created implicit net for "Store" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 102
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(103): created implicit net for "wLoadCase" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(104): created implicit net for "wWriteCase" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(111): created implicit net for "wRs1" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 111
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(112): created implicit net for "wRs2" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 112
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(113): created implicit net for "wWriteRegister" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 113
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(114): created implicit net for "wTreatedToRegister" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 114
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(116): created implicit net for "wReadData1" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 116
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(117): created implicit net for "wReadData2" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 117
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(129): created implicit net for "wALUMuxA" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 129
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(130): created implicit net for "wALUMuxB" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 130
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(131): created implicit net for "wALUControlSignal" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 131
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(132): created implicit net for "wALUZero" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 132
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(133): created implicit net for "wALUResult" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 133
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(152): created implicit net for "wMemWriteData" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 152
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(153): created implicit net for "wTreatedToMemory" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 153
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(154): created implicit net for "wByteEnabler" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 154
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(163): created implicit net for "wMemReadData" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 163
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(170): created implicit net for "wLigaULA_PASSADA" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 170
Warning (10236): Verilog HDL Implicit Net warning at Datapath_MULTI.v(173): created implicit net for "wRegWriteData" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 173
Warning (10236): Verilog HDL Implicit Net warning at Datapath_PIPEM.v(212): created implicit net for "wID_Rs1" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_PIPEM.v Line: 212
Warning (10236): Verilog HDL Implicit Net warning at Datapath_PIPEM.v(213): created implicit net for "wID_Rs2" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_PIPEM.v Line: 213
Warning (10236): Verilog HDL Implicit Net warning at Datapath_PIPEM.v(214): created implicit net for "wWB_Rd" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_PIPEM.v Line: 214
Warning (10236): Verilog HDL Implicit Net warning at Datapath_PIPEM.v(258): created implicit net for "wMEM_RegDestino" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_PIPEM.v Line: 258
Warning (10236): Verilog HDL Implicit Net warning at Datapath_PIPEM.v(413): created implicit net for "wWB_RegDestino" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_PIPEM.v Line: 413
Error (10206): Verilog HDL Module Declaration error at Datapath_MULTI.v(47): top module port "wMemAddress" is not found in the port list File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 47
Error (10206): Verilog HDL Module Declaration error at Datapath_MULTI.v(47): top module port "wImmediate" is not found in the port list File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 47
Error (10206): Verilog HDL Module Declaration error at Datapath_MULTI.v(47): top module port "wPCMux" is not found in the port list File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 47
Error (10206): Verilog HDL Module Declaration error at Datapath_MULTI.v(47): top module port "wJalAddress" is not found in the port list File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 47
Error (10206): Verilog HDL Module Declaration error at Datapath_MULTI.v(47): top module port "wMemorALU" is not found in the port list File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 47
Error (10231): Verilog HDL error at Datapath_MULTI.v(219): value cannot be assigned to input "wPCMux" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 219
Error (10231): Verilog HDL error at Datapath_MULTI.v(220): value cannot be assigned to input "wPCMux" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 220
Error (10231): Verilog HDL error at Datapath_MULTI.v(221): value cannot be assigned to input "wPCMux" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 221
Error (10231): Verilog HDL error at Datapath_MULTI.v(222): value cannot be assigned to input "wPCMux" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 222
Error (10231): Verilog HDL error at Datapath_MULTI.v(223): value cannot be assigned to input "wPCMux" File: C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_MULTI.v Line: 223
Info (144001): Generated suppressed messages file C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/output_files/TopDE.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 68 warnings
    Error: Peak virtual memory: 4800 megabytes
    Error: Processing ended: Fri Jun 15 17:38:20 2018
    Error: Elapsed time: 00:00:23
    Error: Total CPU time (on all processors): 00:00:52


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Gabri/OneDrive/Documents/OAC/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/output_files/TopDE.map.smsg.


