- ğŸ‘‹ Hello, Iâ€™m known as @rishipandya-hacks, my name is Rishi Pandya.
- ğŸ‘€ Iâ€™m an expert in RTL Design / SystemVerilog, Physical Design (Place & Route), FPGA prototyping, Semiconductor Device Physics, ASIC Design Flow, Physical Designing, VLSI & IC Design, RTL Coding (Verilog/SystemVerilog), Semiconductor Physics, FPGA Prototyping, 3 and 5-Axis Machining & Hardware Mfg., and 3D Printing Prototype.
- ğŸŒ± Leading is a strength of mine, also love to work in collaboration of others. I speak English, Gujarati, and Hindi.
- ğŸ’ï¸ Networking with me will teach you how to be a leader not a member, I teach you how to learn what you can add to a team and how you can lead it.
- ğŸ“« To reach me personally, contact me at my email id, johann4710@gmail.com.
- ğŸ˜„ Pronouns: My pronouns are he/him/his/sir.
- âš¡ Fun fact: I love to design using VLSI, RTL Coding (SystemVerilog), 3 and 5-axis CNC Machining with also maintaining rigorous ISO standards, and also on prototyping proprietary hardware inventions.

<!---
rishipandya-hacks/rishipandya-hacks is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
