// Seed: 2059185237
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input tri id_4,
    input logic id_5,
    input supply1 id_6,
    output logic id_7
);
  string id_9 = "";
  wire   id_10;
  wire   id_11;
  always @(negedge id_11 or posedge 1) begin
    id_7 <= id_5;
  end
endmodule
module module_1 (
    output logic id_0,
    output wor   id_1,
    input  wor   id_2,
    input  logic id_3,
    output tri1  id_4
);
  initial begin
    id_0 <= id_3;
    id_0 = 1;
  end
  module_0(
      id_2, id_2, id_4, id_2, id_2, id_3, id_2, id_0
  );
endmodule
