# Reading pref.tcl
# do Lab10_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB10/q1 - lab10/Projeto/Lab10.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:54:29 on Jun 05,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB10/q1 - lab10/Projeto/Lab10.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_BIT
# -- Compiling entity Lab10
# -- Compiling architecture ULA of Lab10
# End time: 20:54:29 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB10/q1 - lab10/Projeto/Lab10_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:54:30 on Jun 05,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB10/q1 - lab10/Projeto/Lab10_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_BIT
# -- Compiling entity Lab10_tb
# -- Compiling architecture ULA_tb of Lab10_tb
# End time: 20:54:30 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  Lab10_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" Lab10_tb 
# Start time: 20:54:30 on Jun 05,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_bit(body)
# Loading work.lab10_tb(ula_tb)
# Loading work.lab10(ula)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: Valor de Q = 0
#    Time: 30 ns  Iteration: 1  Instance: /lab10_tb/ula_test
# ** Note: Valor de Q = 8
#    Time: 70 ns  Iteration: 1  Instance: /lab10_tb/ula_test
# ** Note: Valor de Q = 7
#    Time: 110 ns  Iteration: 1  Instance: /lab10_tb/ula_test
# ** Note: Valor de Q = -1
#    Time: 150 ns  Iteration: 1  Instance: /lab10_tb/ula_test
# End time: 20:55:45 on Jun 05,2021, Elapsed time: 0:01:15
# Errors: 0, Warnings: 0
