{
  "design": {
    "design_info": {
      "boundary_crc": "0x8D2FEAD5255F4241",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../lab_final.gen/sources_1/bd/NN_bd",
      "name": "NN_bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "blk_rom_weight": "",
      "blk_rom_other_weight": "",
      "blk_ram_temp": "",
      "blk_rom_inimg": "",
      "MP1_0": "",
      "ConV1_0": "",
      "MUX_mem_out_0": "",
      "FC_0": "",
      "MP2_0": ""
    },
    "ports": {
      "start_ConV1": {
        "direction": "I"
      },
      "sys_clk": {
        "direction": "I"
      },
      "ram_addr_rtb": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "ram_en_rtb": {
        "direction": "I"
      },
      "end_ConV1": {
        "direction": "O"
      },
      "ram_data_rtb": {
        "direction": "O",
        "left": "8",
        "right": "0"
      },
      "rst_n": {
        "direction": "I"
      }
    },
    "components": {
      "blk_rom_weight": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "NN_bd_blk_mem_gen_1_0",
        "xci_path": "ip\\NN_bd_blk_mem_gen_1_0\\NN_bd_blk_mem_gen_1_0.xci",
        "inst_hier_path": "blk_rom_weight",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../CNN_information/coe file/weight.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "32768"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_rom_other_weight": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "NN_bd_blk_mem_gen_2_0",
        "xci_path": "ip\\NN_bd_blk_mem_gen_2_0\\NN_bd_blk_mem_gen_2_0.xci",
        "inst_hier_path": "blk_rom_other_weight",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../CNN_information/coe file/M0_bias.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "512"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_ram_temp": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "NN_bd_blk_mem_gen_0_1",
        "xci_path": "ip\\NN_bd_blk_mem_gen_0_1\\NN_bd_blk_mem_gen_0_1.xci",
        "inst_hier_path": "blk_ram_temp",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Load_Init_File": {
            "value": "false"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "9"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "65536"
          },
          "Write_Width_A": {
            "value": "9"
          },
          "Write_Width_B": {
            "value": "9"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_rom_inimg": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "NN_bd_blk_mem_gen_0_2",
        "xci_path": "ip\\NN_bd_blk_mem_gen_0_2\\NN_bd_blk_mem_gen_0_2.xci",
        "inst_hier_path": "blk_rom_inimg",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../CNN_information/coe file/input_coe/input_image.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "4096"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "MP1_0": {
        "vlnv": "xilinx.com:module_ref:MP1:1.0",
        "xci_name": "NN_bd_MP1_0_0",
        "xci_path": "ip\\NN_bd_MP1_0_0\\NN_bd_MP1_0_0.xci",
        "inst_hier_path": "MP1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MP1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "start_MP1": {
            "direction": "I"
          },
          "end_MP1": {
            "direction": "O"
          },
          "ram_addr_w": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ram_data_w": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ram_en": {
            "direction": "O"
          },
          "ram_wea": {
            "direction": "O"
          },
          "ram_addr_r": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ram_data_r": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ram_en_r": {
            "direction": "O"
          }
        }
      },
      "ConV1_0": {
        "vlnv": "xilinx.com:module_ref:ConV1:1.0",
        "xci_name": "NN_bd_ConV1_0_0",
        "xci_path": "ip\\NN_bd_ConV1_0_0\\NN_bd_ConV1_0_0.xci",
        "inst_hier_path": "ConV1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ConV1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "start_ConV1": {
            "direction": "I"
          },
          "end_ConV1": {
            "direction": "O"
          },
          "start_ConV2": {
            "direction": "I"
          },
          "end_ConV3": {
            "direction": "O"
          },
          "ram_addr_ri": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ram_data_ri": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ram_en_ri": {
            "direction": "O"
          },
          "ram_addr_w": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ram_data_w": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ram_en_w": {
            "direction": "O"
          },
          "ram_wea": {
            "direction": "O"
          },
          "rom_addr_ri": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "rom_data_ri": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rom_en_ri": {
            "direction": "O"
          },
          "rom_addr_rw": {
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "rom_data_rw": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rom_en_rw": {
            "direction": "O"
          },
          "rom_addr_row": {
            "direction": "O",
            "left": "8",
            "right": "0"
          },
          "rom_data_row": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rom_en_row": {
            "direction": "O"
          }
        }
      },
      "MUX_mem_out_0": {
        "vlnv": "xilinx.com:module_ref:MUX_mem_out:1.0",
        "xci_name": "NN_bd_MUX_mem_out_0_0",
        "xci_path": "ip\\NN_bd_MUX_mem_out_0_0\\NN_bd_MUX_mem_out_0_0.xci",
        "inst_hier_path": "MUX_mem_out_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MUX_mem_out",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "ram_addr_rtb": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ram_en_rtb": {
            "direction": "I"
          },
          "ram_addr_w_ConV": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ram_data_w_ConV": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ram_en_w_ConV": {
            "direction": "I"
          },
          "ram_wea_ConV": {
            "direction": "I"
          },
          "ram_addr_ri_ConV": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ram_en_ri_ConV": {
            "direction": "I"
          },
          "rom_addr_rw_ConV": {
            "direction": "I",
            "left": "14",
            "right": "0"
          },
          "rom_en_rw_ConV": {
            "direction": "I"
          },
          "rom_addr_row_ConV": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "rom_en_row_ConV": {
            "direction": "I"
          },
          "start_ConV1": {
            "direction": "I"
          },
          "end_ConV1": {
            "direction": "I"
          },
          "end_ConV3": {
            "direction": "I"
          },
          "rom_addr_ri_ConV": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "rom_en_ri_ConV": {
            "direction": "I"
          },
          "ram_addr_w_MP1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ram_data_w_MP1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ram_en_MP1": {
            "direction": "I"
          },
          "ram_wea_MP1": {
            "direction": "I"
          },
          "ram_addr_r_MP1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ram_en_r_MP1": {
            "direction": "I"
          },
          "end_MP1": {
            "direction": "I"
          },
          "ram_addr_w_MP2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ram_data_w_MP2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ram_en_MP2": {
            "direction": "I"
          },
          "ram_wea_MP2": {
            "direction": "I"
          },
          "ram_addr_r_MP2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ram_en_r_MP2": {
            "direction": "I"
          },
          "end_MP2": {
            "direction": "I"
          },
          "end_FC": {
            "direction": "I"
          },
          "ram_addr_w_FC": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ram_data_w_FC": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ram_en_w_FC": {
            "direction": "I"
          },
          "ram_wea_FC": {
            "direction": "I"
          },
          "ram_addr_ri_FC": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ram_en_ri_FC": {
            "direction": "I"
          },
          "rom_addr_rw_FC": {
            "direction": "I",
            "left": "14",
            "right": "0"
          },
          "rom_en_rw_FC": {
            "direction": "I"
          },
          "rom_addr_row_FC": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "rom_en_row_FC": {
            "direction": "I"
          },
          "ram_addr_w": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ram_data_w": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ram_en_w": {
            "direction": "O"
          },
          "ram_wea": {
            "direction": "O"
          },
          "ram_addr_ri": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ram_en_ri": {
            "direction": "O"
          },
          "rom_addr_ri": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "rom_en_ri": {
            "direction": "O"
          },
          "rom_addr_rw": {
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "rom_en_rw": {
            "direction": "O"
          },
          "rom_addr_row": {
            "direction": "O",
            "left": "8",
            "right": "0"
          },
          "rom_en_row": {
            "direction": "O"
          }
        }
      },
      "FC_0": {
        "vlnv": "xilinx.com:module_ref:FC:1.0",
        "xci_name": "NN_bd_FC_0_0",
        "xci_path": "ip\\NN_bd_FC_0_0\\NN_bd_FC_0_0.xci",
        "inst_hier_path": "FC_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "FC",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "start_FC": {
            "direction": "I"
          },
          "end_FC": {
            "direction": "O"
          },
          "ram_addr_w": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ram_data_w": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ram_en": {
            "direction": "O"
          },
          "ram_wea": {
            "direction": "O"
          },
          "rom_addr_row": {
            "direction": "O",
            "left": "8",
            "right": "0"
          },
          "rom_data_row": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rom_en_row": {
            "direction": "O"
          },
          "rom_addr_rw": {
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "rom_data_rw": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rom_en_rw": {
            "direction": "O"
          },
          "ram_addr_r": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ram_data_r": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ram_en_r": {
            "direction": "O"
          },
          "NN_out_male": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "NN_out_female": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "MP2_0": {
        "vlnv": "xilinx.com:module_ref:MP2:1.0",
        "xci_name": "NN_bd_MP2_0_0",
        "xci_path": "ip\\NN_bd_MP2_0_0\\NN_bd_MP2_0_0.xci",
        "inst_hier_path": "MP2_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MP2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "start_MP2": {
            "direction": "I"
          },
          "end_MP2": {
            "direction": "O"
          },
          "ram_addr_w": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ram_data_w": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ram_en": {
            "direction": "O"
          },
          "ram_wea": {
            "direction": "O"
          },
          "ram_addr_r": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ram_data_r": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ram_en_r": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "ConV1_0_end_ConV1": {
        "ports": [
          "ConV1_0/end_ConV1",
          "MP1_0/start_MP1",
          "MUX_mem_out_0/end_ConV1"
        ]
      },
      "ConV1_0_end_ConV3": {
        "ports": [
          "ConV1_0/end_ConV3",
          "MUX_mem_out_0/end_ConV3",
          "MP2_0/start_MP2"
        ]
      },
      "ConV1_0_ram_addr_ri": {
        "ports": [
          "ConV1_0/ram_addr_ri",
          "MUX_mem_out_0/ram_addr_ri_ConV"
        ]
      },
      "ConV1_0_ram_addr_w": {
        "ports": [
          "ConV1_0/ram_addr_w",
          "MUX_mem_out_0/ram_addr_w_ConV"
        ]
      },
      "ConV1_0_ram_data_w": {
        "ports": [
          "ConV1_0/ram_data_w",
          "MUX_mem_out_0/ram_data_w_ConV"
        ]
      },
      "ConV1_0_ram_en1": {
        "ports": [
          "ConV1_0/ram_en_w",
          "MUX_mem_out_0/ram_en_w_ConV"
        ]
      },
      "ConV1_0_ram_en_ri": {
        "ports": [
          "ConV1_0/ram_en_ri",
          "MUX_mem_out_0/ram_en_ri_ConV"
        ]
      },
      "ConV1_0_ram_wea": {
        "ports": [
          "ConV1_0/ram_wea",
          "MUX_mem_out_0/ram_wea_ConV"
        ]
      },
      "ConV1_0_rom_addr_ri": {
        "ports": [
          "ConV1_0/rom_addr_ri",
          "MUX_mem_out_0/rom_addr_ri_ConV"
        ]
      },
      "ConV1_0_rom_addr_row": {
        "ports": [
          "ConV1_0/rom_addr_row",
          "MUX_mem_out_0/rom_addr_row_ConV"
        ]
      },
      "ConV1_0_rom_addr_rw": {
        "ports": [
          "ConV1_0/rom_addr_rw",
          "MUX_mem_out_0/rom_addr_rw_ConV"
        ]
      },
      "ConV1_0_rom_en_ri": {
        "ports": [
          "ConV1_0/rom_en_ri",
          "MUX_mem_out_0/rom_en_ri_ConV"
        ]
      },
      "ConV1_0_rom_en_row": {
        "ports": [
          "ConV1_0/rom_en_row",
          "MUX_mem_out_0/rom_en_row_ConV"
        ]
      },
      "ConV1_0_rom_en_rw": {
        "ports": [
          "ConV1_0/rom_en_rw",
          "MUX_mem_out_0/rom_en_rw_ConV"
        ]
      },
      "FC_0_end_FC": {
        "ports": [
          "FC_0/end_FC",
          "end_ConV1",
          "MUX_mem_out_0/end_FC"
        ]
      },
      "FC_0_ram_addr_r": {
        "ports": [
          "FC_0/ram_addr_r",
          "MUX_mem_out_0/ram_addr_ri_FC"
        ]
      },
      "FC_0_ram_addr_w": {
        "ports": [
          "FC_0/ram_addr_w",
          "MUX_mem_out_0/ram_addr_w_FC"
        ]
      },
      "FC_0_ram_data_w": {
        "ports": [
          "FC_0/ram_data_w",
          "MUX_mem_out_0/ram_data_w_FC"
        ]
      },
      "FC_0_ram_en": {
        "ports": [
          "FC_0/ram_en",
          "MUX_mem_out_0/ram_en_w_FC"
        ]
      },
      "FC_0_ram_en_r": {
        "ports": [
          "FC_0/ram_en_r",
          "MUX_mem_out_0/ram_en_ri_FC"
        ]
      },
      "FC_0_ram_wea": {
        "ports": [
          "FC_0/ram_wea",
          "MUX_mem_out_0/ram_wea_FC"
        ]
      },
      "FC_0_rom_addr_row": {
        "ports": [
          "FC_0/rom_addr_row",
          "MUX_mem_out_0/rom_addr_row_FC"
        ]
      },
      "FC_0_rom_addr_rw": {
        "ports": [
          "FC_0/rom_addr_rw",
          "MUX_mem_out_0/rom_addr_rw_FC"
        ]
      },
      "FC_0_rom_en_row": {
        "ports": [
          "FC_0/rom_en_row",
          "MUX_mem_out_0/rom_en_row_FC"
        ]
      },
      "FC_0_rom_en_rw": {
        "ports": [
          "FC_0/rom_en_rw",
          "MUX_mem_out_0/rom_en_rw_FC"
        ]
      },
      "MP1_0_end_MP1": {
        "ports": [
          "MP1_0/end_MP1",
          "ConV1_0/start_ConV2",
          "MUX_mem_out_0/end_MP1"
        ]
      },
      "MP1_0_ram_addr_r": {
        "ports": [
          "MP1_0/ram_addr_r",
          "MUX_mem_out_0/ram_addr_r_MP1"
        ]
      },
      "MP1_0_ram_addr_w": {
        "ports": [
          "MP1_0/ram_addr_w",
          "MUX_mem_out_0/ram_addr_w_MP1"
        ]
      },
      "MP1_0_ram_data_w": {
        "ports": [
          "MP1_0/ram_data_w",
          "MUX_mem_out_0/ram_data_w_MP1"
        ]
      },
      "MP1_0_ram_en": {
        "ports": [
          "MP1_0/ram_en",
          "MUX_mem_out_0/ram_en_MP1"
        ]
      },
      "MP1_0_ram_en_r": {
        "ports": [
          "MP1_0/ram_en_r",
          "MUX_mem_out_0/ram_en_r_MP1"
        ]
      },
      "MP1_0_ram_wea": {
        "ports": [
          "MP1_0/ram_wea",
          "MUX_mem_out_0/ram_wea_MP1"
        ]
      },
      "MP2_0_end_MP2": {
        "ports": [
          "MP2_0/end_MP2",
          "MUX_mem_out_0/end_MP2",
          "FC_0/start_FC"
        ]
      },
      "MP2_0_ram_addr_r": {
        "ports": [
          "MP2_0/ram_addr_r",
          "MUX_mem_out_0/ram_addr_r_MP2"
        ]
      },
      "MP2_0_ram_addr_w": {
        "ports": [
          "MP2_0/ram_addr_w",
          "MUX_mem_out_0/ram_addr_w_MP2"
        ]
      },
      "MP2_0_ram_data_w": {
        "ports": [
          "MP2_0/ram_data_w",
          "MUX_mem_out_0/ram_data_w_MP2"
        ]
      },
      "MP2_0_ram_en": {
        "ports": [
          "MP2_0/ram_en",
          "MUX_mem_out_0/ram_en_MP2"
        ]
      },
      "MP2_0_ram_en_r": {
        "ports": [
          "MP2_0/ram_en_r",
          "MUX_mem_out_0/ram_en_r_MP2"
        ]
      },
      "MP2_0_ram_wea": {
        "ports": [
          "MP2_0/ram_wea",
          "MUX_mem_out_0/ram_wea_MP2"
        ]
      },
      "MUX_mem_out_0_ram_addr_r": {
        "ports": [
          "MUX_mem_out_0/ram_addr_ri",
          "blk_ram_temp/addrb"
        ]
      },
      "MUX_mem_out_0_ram_addr_w": {
        "ports": [
          "MUX_mem_out_0/ram_addr_w",
          "blk_ram_temp/addra"
        ]
      },
      "MUX_mem_out_0_ram_data_w": {
        "ports": [
          "MUX_mem_out_0/ram_data_w",
          "blk_ram_temp/dina"
        ]
      },
      "MUX_mem_out_0_ram_en": {
        "ports": [
          "MUX_mem_out_0/ram_en_w",
          "blk_ram_temp/ena"
        ]
      },
      "MUX_mem_out_0_ram_en_ri": {
        "ports": [
          "MUX_mem_out_0/ram_en_ri",
          "blk_ram_temp/enb"
        ]
      },
      "MUX_mem_out_0_ram_wea": {
        "ports": [
          "MUX_mem_out_0/ram_wea",
          "blk_ram_temp/wea"
        ]
      },
      "MUX_mem_out_0_rom_addr_ri": {
        "ports": [
          "MUX_mem_out_0/rom_addr_ri",
          "blk_rom_inimg/addra"
        ]
      },
      "MUX_mem_out_0_rom_addr_row": {
        "ports": [
          "MUX_mem_out_0/rom_addr_row",
          "blk_rom_other_weight/addra"
        ]
      },
      "MUX_mem_out_0_rom_addr_rw": {
        "ports": [
          "MUX_mem_out_0/rom_addr_rw",
          "blk_rom_weight/addra"
        ]
      },
      "MUX_mem_out_0_rom_en_ri": {
        "ports": [
          "MUX_mem_out_0/rom_en_ri",
          "blk_rom_inimg/ena"
        ]
      },
      "MUX_mem_out_0_rom_en_row": {
        "ports": [
          "MUX_mem_out_0/rom_en_row",
          "blk_rom_other_weight/ena"
        ]
      },
      "MUX_mem_out_0_rom_en_rw": {
        "ports": [
          "MUX_mem_out_0/rom_en_rw",
          "blk_rom_weight/ena"
        ]
      },
      "blk_ram_temp_doutb": {
        "ports": [
          "blk_ram_temp/doutb",
          "ram_data_rtb",
          "MP1_0/ram_data_r",
          "ConV1_0/ram_data_ri",
          "FC_0/ram_data_r",
          "MP2_0/ram_data_r"
        ]
      },
      "blk_rom_inimg_douta": {
        "ports": [
          "blk_rom_inimg/douta",
          "ConV1_0/rom_data_ri"
        ]
      },
      "blk_rom_other_weight_douta": {
        "ports": [
          "blk_rom_other_weight/douta",
          "ConV1_0/rom_data_row",
          "FC_0/rom_data_row"
        ]
      },
      "blk_rom_weight_douta": {
        "ports": [
          "blk_rom_weight/douta",
          "ConV1_0/rom_data_rw",
          "FC_0/rom_data_rw"
        ]
      },
      "ram_addr_rtb_1": {
        "ports": [
          "ram_addr_rtb",
          "MUX_mem_out_0/ram_addr_rtb"
        ]
      },
      "ram_en_rtb_1": {
        "ports": [
          "ram_en_rtb",
          "MUX_mem_out_0/ram_en_rtb"
        ]
      },
      "start_ConV1_1": {
        "ports": [
          "start_ConV1",
          "ConV1_0/start_ConV1",
          "MUX_mem_out_0/start_ConV1"
        ]
      },
      "sys_clk_1": {
        "ports": [
          "sys_clk",
          "blk_ram_temp/clkb",
          "blk_ram_temp/clka",
          "blk_rom_other_weight/clka",
          "blk_rom_weight/clka",
          "blk_rom_inimg/clka",
          "MP1_0/clk",
          "ConV1_0/clk",
          "MUX_mem_out_0/clk",
          "FC_0/clk",
          "MP2_0/clk"
        ]
      }
    }
  }
}