
Wifi_ESP32_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e468  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000548  0810e708  0810e708  0001e708  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0810ec50  0810ec50  0001ec50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0810ec58  0810ec58  0001ec58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0810ec5c  0810ec5c  0001ec5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e8  10000000  0810ec60  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000002dc  100001e8  0810ee48  000201e8  2**3
                  ALLOC
  8 ._user_heap_stack 00000604  100004c4  0810ee48  000204c4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001804f  00000000  00000000  0002025b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00002bf3  00000000  00000000  000382aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001270  00000000  00000000  0003aea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00000e76  00000000  00000000  0003c110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003bc34  00000000  00000000  0003cf86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00018a93  00000000  00000000  00078bba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0018b14a  00000000  00000000  0009164d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00006664  00000000  00000000  0021c798  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000071  00000000  00000000  00222dfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	100001e8 	.word	0x100001e8
 81002bc:	00000000 	.word	0x00000000
 81002c0:	0810e6f0 	.word	0x0810e6f0

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	100001ec 	.word	0x100001ec
 81002dc:	0810e6f0 	.word	0x0810e6f0

081002e0 <memchr>:
 81002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 81002e4:	2a10      	cmp	r2, #16
 81002e6:	db2b      	blt.n	8100340 <memchr+0x60>
 81002e8:	f010 0f07 	tst.w	r0, #7
 81002ec:	d008      	beq.n	8100300 <memchr+0x20>
 81002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 81002f2:	3a01      	subs	r2, #1
 81002f4:	428b      	cmp	r3, r1
 81002f6:	d02d      	beq.n	8100354 <memchr+0x74>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	b342      	cbz	r2, 8100350 <memchr+0x70>
 81002fe:	d1f6      	bne.n	81002ee <memchr+0xe>
 8100300:	b4f0      	push	{r4, r5, r6, r7}
 8100302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810030a:	f022 0407 	bic.w	r4, r2, #7
 810030e:	f07f 0700 	mvns.w	r7, #0
 8100312:	2300      	movs	r3, #0
 8100314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100318:	3c08      	subs	r4, #8
 810031a:	ea85 0501 	eor.w	r5, r5, r1
 810031e:	ea86 0601 	eor.w	r6, r6, r1
 8100322:	fa85 f547 	uadd8	r5, r5, r7
 8100326:	faa3 f587 	sel	r5, r3, r7
 810032a:	fa86 f647 	uadd8	r6, r6, r7
 810032e:	faa5 f687 	sel	r6, r5, r7
 8100332:	b98e      	cbnz	r6, 8100358 <memchr+0x78>
 8100334:	d1ee      	bne.n	8100314 <memchr+0x34>
 8100336:	bcf0      	pop	{r4, r5, r6, r7}
 8100338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810033c:	f002 0207 	and.w	r2, r2, #7
 8100340:	b132      	cbz	r2, 8100350 <memchr+0x70>
 8100342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100346:	3a01      	subs	r2, #1
 8100348:	ea83 0301 	eor.w	r3, r3, r1
 810034c:	b113      	cbz	r3, 8100354 <memchr+0x74>
 810034e:	d1f8      	bne.n	8100342 <memchr+0x62>
 8100350:	2000      	movs	r0, #0
 8100352:	4770      	bx	lr
 8100354:	3801      	subs	r0, #1
 8100356:	4770      	bx	lr
 8100358:	2d00      	cmp	r5, #0
 810035a:	bf06      	itte	eq
 810035c:	4635      	moveq	r5, r6
 810035e:	3803      	subeq	r0, #3
 8100360:	3807      	subne	r0, #7
 8100362:	f015 0f01 	tst.w	r5, #1
 8100366:	d107      	bne.n	8100378 <memchr+0x98>
 8100368:	3001      	adds	r0, #1
 810036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810036e:	bf02      	ittt	eq
 8100370:	3001      	addeq	r0, #1
 8100372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8100376:	3001      	addeq	r0, #1
 8100378:	bcf0      	pop	{r4, r5, r6, r7}
 810037a:	3801      	subs	r0, #1
 810037c:	4770      	bx	lr
 810037e:	bf00      	nop

08100380 <strlen>:
 8100380:	4603      	mov	r3, r0
 8100382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8100386:	2a00      	cmp	r2, #0
 8100388:	d1fb      	bne.n	8100382 <strlen+0x2>
 810038a:	1a18      	subs	r0, r3, r0
 810038c:	3801      	subs	r0, #1
 810038e:	4770      	bx	lr

08100390 <__aeabi_drsub>:
 8100390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8100394:	e002      	b.n	810039c <__adddf3>
 8100396:	bf00      	nop

08100398 <__aeabi_dsub>:
 8100398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0810039c <__adddf3>:
 810039c:	b530      	push	{r4, r5, lr}
 810039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81003a6:	ea94 0f05 	teq	r4, r5
 81003aa:	bf08      	it	eq
 81003ac:	ea90 0f02 	teqeq	r0, r2
 81003b0:	bf1f      	itttt	ne
 81003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003c2:	f000 80e2 	beq.w	810058a <__adddf3+0x1ee>
 81003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003ce:	bfb8      	it	lt
 81003d0:	426d      	neglt	r5, r5
 81003d2:	dd0c      	ble.n	81003ee <__adddf3+0x52>
 81003d4:	442c      	add	r4, r5
 81003d6:	ea80 0202 	eor.w	r2, r0, r2
 81003da:	ea81 0303 	eor.w	r3, r1, r3
 81003de:	ea82 0000 	eor.w	r0, r2, r0
 81003e2:	ea83 0101 	eor.w	r1, r3, r1
 81003e6:	ea80 0202 	eor.w	r2, r0, r2
 81003ea:	ea81 0303 	eor.w	r3, r1, r3
 81003ee:	2d36      	cmp	r5, #54	; 0x36
 81003f0:	bf88      	it	hi
 81003f2:	bd30      	pophi	{r4, r5, pc}
 81003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 81003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8100400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8100404:	d002      	beq.n	810040c <__adddf3+0x70>
 8100406:	4240      	negs	r0, r0
 8100408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8100410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100418:	d002      	beq.n	8100420 <__adddf3+0x84>
 810041a:	4252      	negs	r2, r2
 810041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100420:	ea94 0f05 	teq	r4, r5
 8100424:	f000 80a7 	beq.w	8100576 <__adddf3+0x1da>
 8100428:	f1a4 0401 	sub.w	r4, r4, #1
 810042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100430:	db0d      	blt.n	810044e <__adddf3+0xb2>
 8100432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100436:	fa22 f205 	lsr.w	r2, r2, r5
 810043a:	1880      	adds	r0, r0, r2
 810043c:	f141 0100 	adc.w	r1, r1, #0
 8100440:	fa03 f20e 	lsl.w	r2, r3, lr
 8100444:	1880      	adds	r0, r0, r2
 8100446:	fa43 f305 	asr.w	r3, r3, r5
 810044a:	4159      	adcs	r1, r3
 810044c:	e00e      	b.n	810046c <__adddf3+0xd0>
 810044e:	f1a5 0520 	sub.w	r5, r5, #32
 8100452:	f10e 0e20 	add.w	lr, lr, #32
 8100456:	2a01      	cmp	r2, #1
 8100458:	fa03 fc0e 	lsl.w	ip, r3, lr
 810045c:	bf28      	it	cs
 810045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100462:	fa43 f305 	asr.w	r3, r3, r5
 8100466:	18c0      	adds	r0, r0, r3
 8100468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100470:	d507      	bpl.n	8100482 <__adddf3+0xe6>
 8100472:	f04f 0e00 	mov.w	lr, #0
 8100476:	f1dc 0c00 	rsbs	ip, ip, #0
 810047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8100482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8100486:	d31b      	bcc.n	81004c0 <__adddf3+0x124>
 8100488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 810048c:	d30c      	bcc.n	81004a8 <__adddf3+0x10c>
 810048e:	0849      	lsrs	r1, r1, #1
 8100490:	ea5f 0030 	movs.w	r0, r0, rrx
 8100494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8100498:	f104 0401 	add.w	r4, r4, #1
 810049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 81004a4:	f080 809a 	bcs.w	81005dc <__adddf3+0x240>
 81004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 81004ac:	bf08      	it	eq
 81004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004b2:	f150 0000 	adcs.w	r0, r0, #0
 81004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004ba:	ea41 0105 	orr.w	r1, r1, r5
 81004be:	bd30      	pop	{r4, r5, pc}
 81004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004c4:	4140      	adcs	r0, r0
 81004c6:	eb41 0101 	adc.w	r1, r1, r1
 81004ca:	3c01      	subs	r4, #1
 81004cc:	bf28      	it	cs
 81004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 81004d2:	d2e9      	bcs.n	81004a8 <__adddf3+0x10c>
 81004d4:	f091 0f00 	teq	r1, #0
 81004d8:	bf04      	itt	eq
 81004da:	4601      	moveq	r1, r0
 81004dc:	2000      	moveq	r0, #0
 81004de:	fab1 f381 	clz	r3, r1
 81004e2:	bf08      	it	eq
 81004e4:	3320      	addeq	r3, #32
 81004e6:	f1a3 030b 	sub.w	r3, r3, #11
 81004ea:	f1b3 0220 	subs.w	r2, r3, #32
 81004ee:	da0c      	bge.n	810050a <__adddf3+0x16e>
 81004f0:	320c      	adds	r2, #12
 81004f2:	dd08      	ble.n	8100506 <__adddf3+0x16a>
 81004f4:	f102 0c14 	add.w	ip, r2, #20
 81004f8:	f1c2 020c 	rsb	r2, r2, #12
 81004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8100500:	fa21 f102 	lsr.w	r1, r1, r2
 8100504:	e00c      	b.n	8100520 <__adddf3+0x184>
 8100506:	f102 0214 	add.w	r2, r2, #20
 810050a:	bfd8      	it	le
 810050c:	f1c2 0c20 	rsble	ip, r2, #32
 8100510:	fa01 f102 	lsl.w	r1, r1, r2
 8100514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100518:	bfdc      	itt	le
 810051a:	ea41 010c 	orrle.w	r1, r1, ip
 810051e:	4090      	lslle	r0, r2
 8100520:	1ae4      	subs	r4, r4, r3
 8100522:	bfa2      	ittt	ge
 8100524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100528:	4329      	orrge	r1, r5
 810052a:	bd30      	popge	{r4, r5, pc}
 810052c:	ea6f 0404 	mvn.w	r4, r4
 8100530:	3c1f      	subs	r4, #31
 8100532:	da1c      	bge.n	810056e <__adddf3+0x1d2>
 8100534:	340c      	adds	r4, #12
 8100536:	dc0e      	bgt.n	8100556 <__adddf3+0x1ba>
 8100538:	f104 0414 	add.w	r4, r4, #20
 810053c:	f1c4 0220 	rsb	r2, r4, #32
 8100540:	fa20 f004 	lsr.w	r0, r0, r4
 8100544:	fa01 f302 	lsl.w	r3, r1, r2
 8100548:	ea40 0003 	orr.w	r0, r0, r3
 810054c:	fa21 f304 	lsr.w	r3, r1, r4
 8100550:	ea45 0103 	orr.w	r1, r5, r3
 8100554:	bd30      	pop	{r4, r5, pc}
 8100556:	f1c4 040c 	rsb	r4, r4, #12
 810055a:	f1c4 0220 	rsb	r2, r4, #32
 810055e:	fa20 f002 	lsr.w	r0, r0, r2
 8100562:	fa01 f304 	lsl.w	r3, r1, r4
 8100566:	ea40 0003 	orr.w	r0, r0, r3
 810056a:	4629      	mov	r1, r5
 810056c:	bd30      	pop	{r4, r5, pc}
 810056e:	fa21 f004 	lsr.w	r0, r1, r4
 8100572:	4629      	mov	r1, r5
 8100574:	bd30      	pop	{r4, r5, pc}
 8100576:	f094 0f00 	teq	r4, #0
 810057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 810057e:	bf06      	itte	eq
 8100580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8100584:	3401      	addeq	r4, #1
 8100586:	3d01      	subne	r5, #1
 8100588:	e74e      	b.n	8100428 <__adddf3+0x8c>
 810058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810058e:	bf18      	it	ne
 8100590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8100594:	d029      	beq.n	81005ea <__adddf3+0x24e>
 8100596:	ea94 0f05 	teq	r4, r5
 810059a:	bf08      	it	eq
 810059c:	ea90 0f02 	teqeq	r0, r2
 81005a0:	d005      	beq.n	81005ae <__adddf3+0x212>
 81005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 81005a6:	bf04      	itt	eq
 81005a8:	4619      	moveq	r1, r3
 81005aa:	4610      	moveq	r0, r2
 81005ac:	bd30      	pop	{r4, r5, pc}
 81005ae:	ea91 0f03 	teq	r1, r3
 81005b2:	bf1e      	ittt	ne
 81005b4:	2100      	movne	r1, #0
 81005b6:	2000      	movne	r0, #0
 81005b8:	bd30      	popne	{r4, r5, pc}
 81005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005be:	d105      	bne.n	81005cc <__adddf3+0x230>
 81005c0:	0040      	lsls	r0, r0, #1
 81005c2:	4149      	adcs	r1, r1
 81005c4:	bf28      	it	cs
 81005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 81005ca:	bd30      	pop	{r4, r5, pc}
 81005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 81005d0:	bf3c      	itt	cc
 81005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 81005d6:	bd30      	popcc	{r4, r5, pc}
 81005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 81005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 81005e4:	f04f 0000 	mov.w	r0, #0
 81005e8:	bd30      	pop	{r4, r5, pc}
 81005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005ee:	bf1a      	itte	ne
 81005f0:	4619      	movne	r1, r3
 81005f2:	4610      	movne	r0, r2
 81005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 81005f8:	bf1c      	itt	ne
 81005fa:	460b      	movne	r3, r1
 81005fc:	4602      	movne	r2, r0
 81005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100602:	bf06      	itte	eq
 8100604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100608:	ea91 0f03 	teqeq	r1, r3
 810060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8100610:	bd30      	pop	{r4, r5, pc}
 8100612:	bf00      	nop

08100614 <__aeabi_ui2d>:
 8100614:	f090 0f00 	teq	r0, #0
 8100618:	bf04      	itt	eq
 810061a:	2100      	moveq	r1, #0
 810061c:	4770      	bxeq	lr
 810061e:	b530      	push	{r4, r5, lr}
 8100620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100628:	f04f 0500 	mov.w	r5, #0
 810062c:	f04f 0100 	mov.w	r1, #0
 8100630:	e750      	b.n	81004d4 <__adddf3+0x138>
 8100632:	bf00      	nop

08100634 <__aeabi_i2d>:
 8100634:	f090 0f00 	teq	r0, #0
 8100638:	bf04      	itt	eq
 810063a:	2100      	moveq	r1, #0
 810063c:	4770      	bxeq	lr
 810063e:	b530      	push	{r4, r5, lr}
 8100640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 810064c:	bf48      	it	mi
 810064e:	4240      	negmi	r0, r0
 8100650:	f04f 0100 	mov.w	r1, #0
 8100654:	e73e      	b.n	81004d4 <__adddf3+0x138>
 8100656:	bf00      	nop

08100658 <__aeabi_f2d>:
 8100658:	0042      	lsls	r2, r0, #1
 810065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100666:	bf1f      	itttt	ne
 8100668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 810066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8100670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8100674:	4770      	bxne	lr
 8100676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 810067a:	bf08      	it	eq
 810067c:	4770      	bxeq	lr
 810067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8100682:	bf04      	itt	eq
 8100684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8100688:	4770      	bxeq	lr
 810068a:	b530      	push	{r4, r5, lr}
 810068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8100690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100698:	e71c      	b.n	81004d4 <__adddf3+0x138>
 810069a:	bf00      	nop

0810069c <__aeabi_ul2d>:
 810069c:	ea50 0201 	orrs.w	r2, r0, r1
 81006a0:	bf08      	it	eq
 81006a2:	4770      	bxeq	lr
 81006a4:	b530      	push	{r4, r5, lr}
 81006a6:	f04f 0500 	mov.w	r5, #0
 81006aa:	e00a      	b.n	81006c2 <__aeabi_l2d+0x16>

081006ac <__aeabi_l2d>:
 81006ac:	ea50 0201 	orrs.w	r2, r0, r1
 81006b0:	bf08      	it	eq
 81006b2:	4770      	bxeq	lr
 81006b4:	b530      	push	{r4, r5, lr}
 81006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 81006ba:	d502      	bpl.n	81006c2 <__aeabi_l2d+0x16>
 81006bc:	4240      	negs	r0, r0
 81006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 81006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 81006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006ce:	f43f aed8 	beq.w	8100482 <__adddf3+0xe6>
 81006d2:	f04f 0203 	mov.w	r2, #3
 81006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006da:	bf18      	it	ne
 81006dc:	3203      	addne	r2, #3
 81006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006e2:	bf18      	it	ne
 81006e4:	3203      	addne	r2, #3
 81006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 81006ea:	f1c2 0320 	rsb	r3, r2, #32
 81006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 81006f2:	fa20 f002 	lsr.w	r0, r0, r2
 81006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 81006fa:	ea40 000e 	orr.w	r0, r0, lr
 81006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8100702:	4414      	add	r4, r2
 8100704:	e6bd      	b.n	8100482 <__adddf3+0xe6>
 8100706:	bf00      	nop

08100708 <__aeabi_dmul>:
 8100708:	b570      	push	{r4, r5, r6, lr}
 810070a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 810070e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8100716:	bf1d      	ittte	ne
 8100718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 810071c:	ea94 0f0c 	teqne	r4, ip
 8100720:	ea95 0f0c 	teqne	r5, ip
 8100724:	f000 f8de 	bleq	81008e4 <__aeabi_dmul+0x1dc>
 8100728:	442c      	add	r4, r5
 810072a:	ea81 0603 	eor.w	r6, r1, r3
 810072e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8100732:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8100736:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 810073a:	bf18      	it	ne
 810073c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100740:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100744:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8100748:	d038      	beq.n	81007bc <__aeabi_dmul+0xb4>
 810074a:	fba0 ce02 	umull	ip, lr, r0, r2
 810074e:	f04f 0500 	mov.w	r5, #0
 8100752:	fbe1 e502 	umlal	lr, r5, r1, r2
 8100756:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 810075a:	fbe0 e503 	umlal	lr, r5, r0, r3
 810075e:	f04f 0600 	mov.w	r6, #0
 8100762:	fbe1 5603 	umlal	r5, r6, r1, r3
 8100766:	f09c 0f00 	teq	ip, #0
 810076a:	bf18      	it	ne
 810076c:	f04e 0e01 	orrne.w	lr, lr, #1
 8100770:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8100774:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8100778:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 810077c:	d204      	bcs.n	8100788 <__aeabi_dmul+0x80>
 810077e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8100782:	416d      	adcs	r5, r5
 8100784:	eb46 0606 	adc.w	r6, r6, r6
 8100788:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 810078c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8100790:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8100794:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8100798:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 810079c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 81007a0:	bf88      	it	hi
 81007a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 81007a6:	d81e      	bhi.n	81007e6 <__aeabi_dmul+0xde>
 81007a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 81007ac:	bf08      	it	eq
 81007ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81007b2:	f150 0000 	adcs.w	r0, r0, #0
 81007b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81007ba:	bd70      	pop	{r4, r5, r6, pc}
 81007bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 81007c0:	ea46 0101 	orr.w	r1, r6, r1
 81007c4:	ea40 0002 	orr.w	r0, r0, r2
 81007c8:	ea81 0103 	eor.w	r1, r1, r3
 81007cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 81007d0:	bfc2      	ittt	gt
 81007d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 81007d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81007da:	bd70      	popgt	{r4, r5, r6, pc}
 81007dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 81007e0:	f04f 0e00 	mov.w	lr, #0
 81007e4:	3c01      	subs	r4, #1
 81007e6:	f300 80ab 	bgt.w	8100940 <__aeabi_dmul+0x238>
 81007ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 81007ee:	bfde      	ittt	le
 81007f0:	2000      	movle	r0, #0
 81007f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 81007f6:	bd70      	pople	{r4, r5, r6, pc}
 81007f8:	f1c4 0400 	rsb	r4, r4, #0
 81007fc:	3c20      	subs	r4, #32
 81007fe:	da35      	bge.n	810086c <__aeabi_dmul+0x164>
 8100800:	340c      	adds	r4, #12
 8100802:	dc1b      	bgt.n	810083c <__aeabi_dmul+0x134>
 8100804:	f104 0414 	add.w	r4, r4, #20
 8100808:	f1c4 0520 	rsb	r5, r4, #32
 810080c:	fa00 f305 	lsl.w	r3, r0, r5
 8100810:	fa20 f004 	lsr.w	r0, r0, r4
 8100814:	fa01 f205 	lsl.w	r2, r1, r5
 8100818:	ea40 0002 	orr.w	r0, r0, r2
 810081c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8100820:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100824:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100828:	fa21 f604 	lsr.w	r6, r1, r4
 810082c:	eb42 0106 	adc.w	r1, r2, r6
 8100830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100834:	bf08      	it	eq
 8100836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810083a:	bd70      	pop	{r4, r5, r6, pc}
 810083c:	f1c4 040c 	rsb	r4, r4, #12
 8100840:	f1c4 0520 	rsb	r5, r4, #32
 8100844:	fa00 f304 	lsl.w	r3, r0, r4
 8100848:	fa20 f005 	lsr.w	r0, r0, r5
 810084c:	fa01 f204 	lsl.w	r2, r1, r4
 8100850:	ea40 0002 	orr.w	r0, r0, r2
 8100854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100858:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 810085c:	f141 0100 	adc.w	r1, r1, #0
 8100860:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100864:	bf08      	it	eq
 8100866:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810086a:	bd70      	pop	{r4, r5, r6, pc}
 810086c:	f1c4 0520 	rsb	r5, r4, #32
 8100870:	fa00 f205 	lsl.w	r2, r0, r5
 8100874:	ea4e 0e02 	orr.w	lr, lr, r2
 8100878:	fa20 f304 	lsr.w	r3, r0, r4
 810087c:	fa01 f205 	lsl.w	r2, r1, r5
 8100880:	ea43 0302 	orr.w	r3, r3, r2
 8100884:	fa21 f004 	lsr.w	r0, r1, r4
 8100888:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 810088c:	fa21 f204 	lsr.w	r2, r1, r4
 8100890:	ea20 0002 	bic.w	r0, r0, r2
 8100894:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8100898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 810089c:	bf08      	it	eq
 810089e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81008a2:	bd70      	pop	{r4, r5, r6, pc}
 81008a4:	f094 0f00 	teq	r4, #0
 81008a8:	d10f      	bne.n	81008ca <__aeabi_dmul+0x1c2>
 81008aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 81008ae:	0040      	lsls	r0, r0, #1
 81008b0:	eb41 0101 	adc.w	r1, r1, r1
 81008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 81008b8:	bf08      	it	eq
 81008ba:	3c01      	subeq	r4, #1
 81008bc:	d0f7      	beq.n	81008ae <__aeabi_dmul+0x1a6>
 81008be:	ea41 0106 	orr.w	r1, r1, r6
 81008c2:	f095 0f00 	teq	r5, #0
 81008c6:	bf18      	it	ne
 81008c8:	4770      	bxne	lr
 81008ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 81008ce:	0052      	lsls	r2, r2, #1
 81008d0:	eb43 0303 	adc.w	r3, r3, r3
 81008d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 81008d8:	bf08      	it	eq
 81008da:	3d01      	subeq	r5, #1
 81008dc:	d0f7      	beq.n	81008ce <__aeabi_dmul+0x1c6>
 81008de:	ea43 0306 	orr.w	r3, r3, r6
 81008e2:	4770      	bx	lr
 81008e4:	ea94 0f0c 	teq	r4, ip
 81008e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 81008ec:	bf18      	it	ne
 81008ee:	ea95 0f0c 	teqne	r5, ip
 81008f2:	d00c      	beq.n	810090e <__aeabi_dmul+0x206>
 81008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 81008f8:	bf18      	it	ne
 81008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 81008fe:	d1d1      	bne.n	81008a4 <__aeabi_dmul+0x19c>
 8100900:	ea81 0103 	eor.w	r1, r1, r3
 8100904:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100908:	f04f 0000 	mov.w	r0, #0
 810090c:	bd70      	pop	{r4, r5, r6, pc}
 810090e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100912:	bf06      	itte	eq
 8100914:	4610      	moveq	r0, r2
 8100916:	4619      	moveq	r1, r3
 8100918:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810091c:	d019      	beq.n	8100952 <__aeabi_dmul+0x24a>
 810091e:	ea94 0f0c 	teq	r4, ip
 8100922:	d102      	bne.n	810092a <__aeabi_dmul+0x222>
 8100924:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100928:	d113      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810092a:	ea95 0f0c 	teq	r5, ip
 810092e:	d105      	bne.n	810093c <__aeabi_dmul+0x234>
 8100930:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8100934:	bf1c      	itt	ne
 8100936:	4610      	movne	r0, r2
 8100938:	4619      	movne	r1, r3
 810093a:	d10a      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810093c:	ea81 0103 	eor.w	r1, r1, r3
 8100940:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100944:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100948:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 810094c:	f04f 0000 	mov.w	r0, #0
 8100950:	bd70      	pop	{r4, r5, r6, pc}
 8100952:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100956:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 810095a:	bd70      	pop	{r4, r5, r6, pc}

0810095c <__aeabi_ddiv>:
 810095c:	b570      	push	{r4, r5, r6, lr}
 810095e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8100962:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100966:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810096a:	bf1d      	ittte	ne
 810096c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100970:	ea94 0f0c 	teqne	r4, ip
 8100974:	ea95 0f0c 	teqne	r5, ip
 8100978:	f000 f8a7 	bleq	8100aca <__aeabi_ddiv+0x16e>
 810097c:	eba4 0405 	sub.w	r4, r4, r5
 8100980:	ea81 0e03 	eor.w	lr, r1, r3
 8100984:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100988:	ea4f 3101 	mov.w	r1, r1, lsl #12
 810098c:	f000 8088 	beq.w	8100aa0 <__aeabi_ddiv+0x144>
 8100990:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100994:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8100998:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 810099c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81009a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81009a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81009a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81009ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81009b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 81009b4:	429d      	cmp	r5, r3
 81009b6:	bf08      	it	eq
 81009b8:	4296      	cmpeq	r6, r2
 81009ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 81009be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 81009c2:	d202      	bcs.n	81009ca <__aeabi_ddiv+0x6e>
 81009c4:	085b      	lsrs	r3, r3, #1
 81009c6:	ea4f 0232 	mov.w	r2, r2, rrx
 81009ca:	1ab6      	subs	r6, r6, r2
 81009cc:	eb65 0503 	sbc.w	r5, r5, r3
 81009d0:	085b      	lsrs	r3, r3, #1
 81009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 81009da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 81009de:	ebb6 0e02 	subs.w	lr, r6, r2
 81009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009e6:	bf22      	ittt	cs
 81009e8:	1ab6      	subcs	r6, r6, r2
 81009ea:	4675      	movcs	r5, lr
 81009ec:	ea40 000c 	orrcs.w	r0, r0, ip
 81009f0:	085b      	lsrs	r3, r3, #1
 81009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 81009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009fe:	bf22      	ittt	cs
 8100a00:	1ab6      	subcs	r6, r6, r2
 8100a02:	4675      	movcs	r5, lr
 8100a04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100a08:	085b      	lsrs	r3, r3, #1
 8100a0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a0e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a12:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a16:	bf22      	ittt	cs
 8100a18:	1ab6      	subcs	r6, r6, r2
 8100a1a:	4675      	movcs	r5, lr
 8100a1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100a20:	085b      	lsrs	r3, r3, #1
 8100a22:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a26:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a2e:	bf22      	ittt	cs
 8100a30:	1ab6      	subcs	r6, r6, r2
 8100a32:	4675      	movcs	r5, lr
 8100a34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100a38:	ea55 0e06 	orrs.w	lr, r5, r6
 8100a3c:	d018      	beq.n	8100a70 <__aeabi_ddiv+0x114>
 8100a3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8100a42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8100a46:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100a4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100a4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8100a52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8100a56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8100a5a:	d1c0      	bne.n	81009de <__aeabi_ddiv+0x82>
 8100a5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a60:	d10b      	bne.n	8100a7a <__aeabi_ddiv+0x11e>
 8100a62:	ea41 0100 	orr.w	r1, r1, r0
 8100a66:	f04f 0000 	mov.w	r0, #0
 8100a6a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8100a6e:	e7b6      	b.n	81009de <__aeabi_ddiv+0x82>
 8100a70:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a74:	bf04      	itt	eq
 8100a76:	4301      	orreq	r1, r0
 8100a78:	2000      	moveq	r0, #0
 8100a7a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8100a7e:	bf88      	it	hi
 8100a80:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8100a84:	f63f aeaf 	bhi.w	81007e6 <__aeabi_dmul+0xde>
 8100a88:	ebb5 0c03 	subs.w	ip, r5, r3
 8100a8c:	bf04      	itt	eq
 8100a8e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8100a92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8100a96:	f150 0000 	adcs.w	r0, r0, #0
 8100a9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100a9e:	bd70      	pop	{r4, r5, r6, pc}
 8100aa0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8100aa4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8100aa8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8100aac:	bfc2      	ittt	gt
 8100aae:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100ab2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100ab6:	bd70      	popgt	{r4, r5, r6, pc}
 8100ab8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100abc:	f04f 0e00 	mov.w	lr, #0
 8100ac0:	3c01      	subs	r4, #1
 8100ac2:	e690      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100ac4:	ea45 0e06 	orr.w	lr, r5, r6
 8100ac8:	e68d      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100aca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100ace:	ea94 0f0c 	teq	r4, ip
 8100ad2:	bf08      	it	eq
 8100ad4:	ea95 0f0c 	teqeq	r5, ip
 8100ad8:	f43f af3b 	beq.w	8100952 <__aeabi_dmul+0x24a>
 8100adc:	ea94 0f0c 	teq	r4, ip
 8100ae0:	d10a      	bne.n	8100af8 <__aeabi_ddiv+0x19c>
 8100ae2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100ae6:	f47f af34 	bne.w	8100952 <__aeabi_dmul+0x24a>
 8100aea:	ea95 0f0c 	teq	r5, ip
 8100aee:	f47f af25 	bne.w	810093c <__aeabi_dmul+0x234>
 8100af2:	4610      	mov	r0, r2
 8100af4:	4619      	mov	r1, r3
 8100af6:	e72c      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100af8:	ea95 0f0c 	teq	r5, ip
 8100afc:	d106      	bne.n	8100b0c <__aeabi_ddiv+0x1b0>
 8100afe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100b02:	f43f aefd 	beq.w	8100900 <__aeabi_dmul+0x1f8>
 8100b06:	4610      	mov	r0, r2
 8100b08:	4619      	mov	r1, r3
 8100b0a:	e722      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100b0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100b10:	bf18      	it	ne
 8100b12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100b16:	f47f aec5 	bne.w	81008a4 <__aeabi_dmul+0x19c>
 8100b1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100b1e:	f47f af0d 	bne.w	810093c <__aeabi_dmul+0x234>
 8100b22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100b26:	f47f aeeb 	bne.w	8100900 <__aeabi_dmul+0x1f8>
 8100b2a:	e712      	b.n	8100952 <__aeabi_dmul+0x24a>

08100b2c <__gedf2>:
 8100b2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8100b30:	e006      	b.n	8100b40 <__cmpdf2+0x4>
 8100b32:	bf00      	nop

08100b34 <__ledf2>:
 8100b34:	f04f 0c01 	mov.w	ip, #1
 8100b38:	e002      	b.n	8100b40 <__cmpdf2+0x4>
 8100b3a:	bf00      	nop

08100b3c <__cmpdf2>:
 8100b3c:	f04f 0c01 	mov.w	ip, #1
 8100b40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b50:	bf18      	it	ne
 8100b52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100b56:	d01b      	beq.n	8100b90 <__cmpdf2+0x54>
 8100b58:	b001      	add	sp, #4
 8100b5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100b5e:	bf0c      	ite	eq
 8100b60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100b64:	ea91 0f03 	teqne	r1, r3
 8100b68:	bf02      	ittt	eq
 8100b6a:	ea90 0f02 	teqeq	r0, r2
 8100b6e:	2000      	moveq	r0, #0
 8100b70:	4770      	bxeq	lr
 8100b72:	f110 0f00 	cmn.w	r0, #0
 8100b76:	ea91 0f03 	teq	r1, r3
 8100b7a:	bf58      	it	pl
 8100b7c:	4299      	cmppl	r1, r3
 8100b7e:	bf08      	it	eq
 8100b80:	4290      	cmpeq	r0, r2
 8100b82:	bf2c      	ite	cs
 8100b84:	17d8      	asrcs	r0, r3, #31
 8100b86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100b8a:	f040 0001 	orr.w	r0, r0, #1
 8100b8e:	4770      	bx	lr
 8100b90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b98:	d102      	bne.n	8100ba0 <__cmpdf2+0x64>
 8100b9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100b9e:	d107      	bne.n	8100bb0 <__cmpdf2+0x74>
 8100ba0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100ba8:	d1d6      	bne.n	8100b58 <__cmpdf2+0x1c>
 8100baa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100bae:	d0d3      	beq.n	8100b58 <__cmpdf2+0x1c>
 8100bb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100bb4:	4770      	bx	lr
 8100bb6:	bf00      	nop

08100bb8 <__aeabi_cdrcmple>:
 8100bb8:	4684      	mov	ip, r0
 8100bba:	4610      	mov	r0, r2
 8100bbc:	4662      	mov	r2, ip
 8100bbe:	468c      	mov	ip, r1
 8100bc0:	4619      	mov	r1, r3
 8100bc2:	4663      	mov	r3, ip
 8100bc4:	e000      	b.n	8100bc8 <__aeabi_cdcmpeq>
 8100bc6:	bf00      	nop

08100bc8 <__aeabi_cdcmpeq>:
 8100bc8:	b501      	push	{r0, lr}
 8100bca:	f7ff ffb7 	bl	8100b3c <__cmpdf2>
 8100bce:	2800      	cmp	r0, #0
 8100bd0:	bf48      	it	mi
 8100bd2:	f110 0f00 	cmnmi.w	r0, #0
 8100bd6:	bd01      	pop	{r0, pc}

08100bd8 <__aeabi_dcmpeq>:
 8100bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bdc:	f7ff fff4 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100be0:	bf0c      	ite	eq
 8100be2:	2001      	moveq	r0, #1
 8100be4:	2000      	movne	r0, #0
 8100be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bea:	bf00      	nop

08100bec <__aeabi_dcmplt>:
 8100bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bf0:	f7ff ffea 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100bf4:	bf34      	ite	cc
 8100bf6:	2001      	movcc	r0, #1
 8100bf8:	2000      	movcs	r0, #0
 8100bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bfe:	bf00      	nop

08100c00 <__aeabi_dcmple>:
 8100c00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c04:	f7ff ffe0 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100c08:	bf94      	ite	ls
 8100c0a:	2001      	movls	r0, #1
 8100c0c:	2000      	movhi	r0, #0
 8100c0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c12:	bf00      	nop

08100c14 <__aeabi_dcmpge>:
 8100c14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c18:	f7ff ffce 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c1c:	bf94      	ite	ls
 8100c1e:	2001      	movls	r0, #1
 8100c20:	2000      	movhi	r0, #0
 8100c22:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c26:	bf00      	nop

08100c28 <__aeabi_dcmpgt>:
 8100c28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c2c:	f7ff ffc4 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c30:	bf34      	ite	cc
 8100c32:	2001      	movcc	r0, #1
 8100c34:	2000      	movcs	r0, #0
 8100c36:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c3a:	bf00      	nop

08100c3c <__aeabi_dcmpun>:
 8100c3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c44:	d102      	bne.n	8100c4c <__aeabi_dcmpun+0x10>
 8100c46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100c4a:	d10a      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c54:	d102      	bne.n	8100c5c <__aeabi_dcmpun+0x20>
 8100c56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100c5a:	d102      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c5c:	f04f 0000 	mov.w	r0, #0
 8100c60:	4770      	bx	lr
 8100c62:	f04f 0001 	mov.w	r0, #1
 8100c66:	4770      	bx	lr

08100c68 <__aeabi_d2iz>:
 8100c68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100c6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100c70:	d215      	bcs.n	8100c9e <__aeabi_d2iz+0x36>
 8100c72:	d511      	bpl.n	8100c98 <__aeabi_d2iz+0x30>
 8100c74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100c78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100c7c:	d912      	bls.n	8100ca4 <__aeabi_d2iz+0x3c>
 8100c7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100c82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100c86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100c8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8100c8e:	fa23 f002 	lsr.w	r0, r3, r2
 8100c92:	bf18      	it	ne
 8100c94:	4240      	negne	r0, r0
 8100c96:	4770      	bx	lr
 8100c98:	f04f 0000 	mov.w	r0, #0
 8100c9c:	4770      	bx	lr
 8100c9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100ca2:	d105      	bne.n	8100cb0 <__aeabi_d2iz+0x48>
 8100ca4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8100ca8:	bf08      	it	eq
 8100caa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8100cae:	4770      	bx	lr
 8100cb0:	f04f 0000 	mov.w	r0, #0
 8100cb4:	4770      	bx	lr
 8100cb6:	bf00      	nop

08100cb8 <__aeabi_d2uiz>:
 8100cb8:	004a      	lsls	r2, r1, #1
 8100cba:	d211      	bcs.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100cc0:	d211      	bcs.n	8100ce6 <__aeabi_d2uiz+0x2e>
 8100cc2:	d50d      	bpl.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100cc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100ccc:	d40e      	bmi.n	8100cec <__aeabi_d2uiz+0x34>
 8100cce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100cd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100cd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100cda:	fa23 f002 	lsr.w	r0, r3, r2
 8100cde:	4770      	bx	lr
 8100ce0:	f04f 0000 	mov.w	r0, #0
 8100ce4:	4770      	bx	lr
 8100ce6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100cea:	d102      	bne.n	8100cf2 <__aeabi_d2uiz+0x3a>
 8100cec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8100cf0:	4770      	bx	lr
 8100cf2:	f04f 0000 	mov.w	r0, #0
 8100cf6:	4770      	bx	lr

08100cf8 <__aeabi_d2f>:
 8100cf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100cfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8100d00:	bf24      	itt	cs
 8100d02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8100d06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8100d0a:	d90d      	bls.n	8100d28 <__aeabi_d2f+0x30>
 8100d0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8100d10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100d14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100d18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8100d1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100d20:	bf08      	it	eq
 8100d22:	f020 0001 	biceq.w	r0, r0, #1
 8100d26:	4770      	bx	lr
 8100d28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8100d2c:	d121      	bne.n	8100d72 <__aeabi_d2f+0x7a>
 8100d2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8100d32:	bfbc      	itt	lt
 8100d34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8100d38:	4770      	bxlt	lr
 8100d3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100d3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8100d42:	f1c2 0218 	rsb	r2, r2, #24
 8100d46:	f1c2 0c20 	rsb	ip, r2, #32
 8100d4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8100d4e:	fa20 f002 	lsr.w	r0, r0, r2
 8100d52:	bf18      	it	ne
 8100d54:	f040 0001 	orrne.w	r0, r0, #1
 8100d58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100d5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8100d60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8100d64:	ea40 000c 	orr.w	r0, r0, ip
 8100d68:	fa23 f302 	lsr.w	r3, r3, r2
 8100d6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8100d70:	e7cc      	b.n	8100d0c <__aeabi_d2f+0x14>
 8100d72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8100d76:	d107      	bne.n	8100d88 <__aeabi_d2f+0x90>
 8100d78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8100d7c:	bf1e      	ittt	ne
 8100d7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8100d82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8100d86:	4770      	bxne	lr
 8100d88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8100d8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8100d90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8100d94:	4770      	bx	lr
 8100d96:	bf00      	nop

08100d98 <__aeabi_uldivmod>:
 8100d98:	b953      	cbnz	r3, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9a:	b94a      	cbnz	r2, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9c:	2900      	cmp	r1, #0
 8100d9e:	bf08      	it	eq
 8100da0:	2800      	cmpeq	r0, #0
 8100da2:	bf1c      	itt	ne
 8100da4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8100da8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8100dac:	f000 b9a6 	b.w	81010fc <__aeabi_idiv0>
 8100db0:	f1ad 0c08 	sub.w	ip, sp, #8
 8100db4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100db8:	f000 f83c 	bl	8100e34 <__udivmoddi4>
 8100dbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100dc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100dc4:	b004      	add	sp, #16
 8100dc6:	4770      	bx	lr

08100dc8 <__aeabi_d2lz>:
 8100dc8:	b538      	push	{r3, r4, r5, lr}
 8100dca:	2200      	movs	r2, #0
 8100dcc:	2300      	movs	r3, #0
 8100dce:	4604      	mov	r4, r0
 8100dd0:	460d      	mov	r5, r1
 8100dd2:	f7ff ff0b 	bl	8100bec <__aeabi_dcmplt>
 8100dd6:	b928      	cbnz	r0, 8100de4 <__aeabi_d2lz+0x1c>
 8100dd8:	4620      	mov	r0, r4
 8100dda:	4629      	mov	r1, r5
 8100ddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8100de0:	f000 b80a 	b.w	8100df8 <__aeabi_d2ulz>
 8100de4:	4620      	mov	r0, r4
 8100de6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8100dea:	f000 f805 	bl	8100df8 <__aeabi_d2ulz>
 8100dee:	4240      	negs	r0, r0
 8100df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100df4:	bd38      	pop	{r3, r4, r5, pc}
 8100df6:	bf00      	nop

08100df8 <__aeabi_d2ulz>:
 8100df8:	b5d0      	push	{r4, r6, r7, lr}
 8100dfa:	4b0c      	ldr	r3, [pc, #48]	; (8100e2c <__aeabi_d2ulz+0x34>)
 8100dfc:	2200      	movs	r2, #0
 8100dfe:	4606      	mov	r6, r0
 8100e00:	460f      	mov	r7, r1
 8100e02:	f7ff fc81 	bl	8100708 <__aeabi_dmul>
 8100e06:	f7ff ff57 	bl	8100cb8 <__aeabi_d2uiz>
 8100e0a:	4604      	mov	r4, r0
 8100e0c:	f7ff fc02 	bl	8100614 <__aeabi_ui2d>
 8100e10:	4b07      	ldr	r3, [pc, #28]	; (8100e30 <__aeabi_d2ulz+0x38>)
 8100e12:	2200      	movs	r2, #0
 8100e14:	f7ff fc78 	bl	8100708 <__aeabi_dmul>
 8100e18:	4602      	mov	r2, r0
 8100e1a:	460b      	mov	r3, r1
 8100e1c:	4630      	mov	r0, r6
 8100e1e:	4639      	mov	r1, r7
 8100e20:	f7ff faba 	bl	8100398 <__aeabi_dsub>
 8100e24:	f7ff ff48 	bl	8100cb8 <__aeabi_d2uiz>
 8100e28:	4621      	mov	r1, r4
 8100e2a:	bdd0      	pop	{r4, r6, r7, pc}
 8100e2c:	3df00000 	.word	0x3df00000
 8100e30:	41f00000 	.word	0x41f00000

08100e34 <__udivmoddi4>:
 8100e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8100e38:	9e08      	ldr	r6, [sp, #32]
 8100e3a:	460d      	mov	r5, r1
 8100e3c:	4604      	mov	r4, r0
 8100e3e:	460f      	mov	r7, r1
 8100e40:	2b00      	cmp	r3, #0
 8100e42:	d14a      	bne.n	8100eda <__udivmoddi4+0xa6>
 8100e44:	428a      	cmp	r2, r1
 8100e46:	4694      	mov	ip, r2
 8100e48:	d965      	bls.n	8100f16 <__udivmoddi4+0xe2>
 8100e4a:	fab2 f382 	clz	r3, r2
 8100e4e:	b143      	cbz	r3, 8100e62 <__udivmoddi4+0x2e>
 8100e50:	fa02 fc03 	lsl.w	ip, r2, r3
 8100e54:	f1c3 0220 	rsb	r2, r3, #32
 8100e58:	409f      	lsls	r7, r3
 8100e5a:	fa20 f202 	lsr.w	r2, r0, r2
 8100e5e:	4317      	orrs	r7, r2
 8100e60:	409c      	lsls	r4, r3
 8100e62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8100e66:	fa1f f58c 	uxth.w	r5, ip
 8100e6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8100e6e:	0c22      	lsrs	r2, r4, #16
 8100e70:	fb0e 7711 	mls	r7, lr, r1, r7
 8100e74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8100e78:	fb01 f005 	mul.w	r0, r1, r5
 8100e7c:	4290      	cmp	r0, r2
 8100e7e:	d90a      	bls.n	8100e96 <__udivmoddi4+0x62>
 8100e80:	eb1c 0202 	adds.w	r2, ip, r2
 8100e84:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8100e88:	f080 811c 	bcs.w	81010c4 <__udivmoddi4+0x290>
 8100e8c:	4290      	cmp	r0, r2
 8100e8e:	f240 8119 	bls.w	81010c4 <__udivmoddi4+0x290>
 8100e92:	3902      	subs	r1, #2
 8100e94:	4462      	add	r2, ip
 8100e96:	1a12      	subs	r2, r2, r0
 8100e98:	b2a4      	uxth	r4, r4
 8100e9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8100e9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8100ea2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8100ea6:	fb00 f505 	mul.w	r5, r0, r5
 8100eaa:	42a5      	cmp	r5, r4
 8100eac:	d90a      	bls.n	8100ec4 <__udivmoddi4+0x90>
 8100eae:	eb1c 0404 	adds.w	r4, ip, r4
 8100eb2:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8100eb6:	f080 8107 	bcs.w	81010c8 <__udivmoddi4+0x294>
 8100eba:	42a5      	cmp	r5, r4
 8100ebc:	f240 8104 	bls.w	81010c8 <__udivmoddi4+0x294>
 8100ec0:	4464      	add	r4, ip
 8100ec2:	3802      	subs	r0, #2
 8100ec4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8100ec8:	1b64      	subs	r4, r4, r5
 8100eca:	2100      	movs	r1, #0
 8100ecc:	b11e      	cbz	r6, 8100ed6 <__udivmoddi4+0xa2>
 8100ece:	40dc      	lsrs	r4, r3
 8100ed0:	2300      	movs	r3, #0
 8100ed2:	e9c6 4300 	strd	r4, r3, [r6]
 8100ed6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100eda:	428b      	cmp	r3, r1
 8100edc:	d908      	bls.n	8100ef0 <__udivmoddi4+0xbc>
 8100ede:	2e00      	cmp	r6, #0
 8100ee0:	f000 80ed 	beq.w	81010be <__udivmoddi4+0x28a>
 8100ee4:	2100      	movs	r1, #0
 8100ee6:	e9c6 0500 	strd	r0, r5, [r6]
 8100eea:	4608      	mov	r0, r1
 8100eec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100ef0:	fab3 f183 	clz	r1, r3
 8100ef4:	2900      	cmp	r1, #0
 8100ef6:	d149      	bne.n	8100f8c <__udivmoddi4+0x158>
 8100ef8:	42ab      	cmp	r3, r5
 8100efa:	d302      	bcc.n	8100f02 <__udivmoddi4+0xce>
 8100efc:	4282      	cmp	r2, r0
 8100efe:	f200 80f8 	bhi.w	81010f2 <__udivmoddi4+0x2be>
 8100f02:	1a84      	subs	r4, r0, r2
 8100f04:	eb65 0203 	sbc.w	r2, r5, r3
 8100f08:	2001      	movs	r0, #1
 8100f0a:	4617      	mov	r7, r2
 8100f0c:	2e00      	cmp	r6, #0
 8100f0e:	d0e2      	beq.n	8100ed6 <__udivmoddi4+0xa2>
 8100f10:	e9c6 4700 	strd	r4, r7, [r6]
 8100f14:	e7df      	b.n	8100ed6 <__udivmoddi4+0xa2>
 8100f16:	b902      	cbnz	r2, 8100f1a <__udivmoddi4+0xe6>
 8100f18:	deff      	udf	#255	; 0xff
 8100f1a:	fab2 f382 	clz	r3, r2
 8100f1e:	2b00      	cmp	r3, #0
 8100f20:	f040 8090 	bne.w	8101044 <__udivmoddi4+0x210>
 8100f24:	1a8a      	subs	r2, r1, r2
 8100f26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8100f2a:	fa1f fe8c 	uxth.w	lr, ip
 8100f2e:	2101      	movs	r1, #1
 8100f30:	fbb2 f5f7 	udiv	r5, r2, r7
 8100f34:	fb07 2015 	mls	r0, r7, r5, r2
 8100f38:	0c22      	lsrs	r2, r4, #16
 8100f3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8100f3e:	fb0e f005 	mul.w	r0, lr, r5
 8100f42:	4290      	cmp	r0, r2
 8100f44:	d908      	bls.n	8100f58 <__udivmoddi4+0x124>
 8100f46:	eb1c 0202 	adds.w	r2, ip, r2
 8100f4a:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8100f4e:	d202      	bcs.n	8100f56 <__udivmoddi4+0x122>
 8100f50:	4290      	cmp	r0, r2
 8100f52:	f200 80cb 	bhi.w	81010ec <__udivmoddi4+0x2b8>
 8100f56:	4645      	mov	r5, r8
 8100f58:	1a12      	subs	r2, r2, r0
 8100f5a:	b2a4      	uxth	r4, r4
 8100f5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8100f60:	fb07 2210 	mls	r2, r7, r0, r2
 8100f64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8100f68:	fb0e fe00 	mul.w	lr, lr, r0
 8100f6c:	45a6      	cmp	lr, r4
 8100f6e:	d908      	bls.n	8100f82 <__udivmoddi4+0x14e>
 8100f70:	eb1c 0404 	adds.w	r4, ip, r4
 8100f74:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8100f78:	d202      	bcs.n	8100f80 <__udivmoddi4+0x14c>
 8100f7a:	45a6      	cmp	lr, r4
 8100f7c:	f200 80bb 	bhi.w	81010f6 <__udivmoddi4+0x2c2>
 8100f80:	4610      	mov	r0, r2
 8100f82:	eba4 040e 	sub.w	r4, r4, lr
 8100f86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8100f8a:	e79f      	b.n	8100ecc <__udivmoddi4+0x98>
 8100f8c:	f1c1 0720 	rsb	r7, r1, #32
 8100f90:	408b      	lsls	r3, r1
 8100f92:	fa22 fc07 	lsr.w	ip, r2, r7
 8100f96:	ea4c 0c03 	orr.w	ip, ip, r3
 8100f9a:	fa05 f401 	lsl.w	r4, r5, r1
 8100f9e:	fa20 f307 	lsr.w	r3, r0, r7
 8100fa2:	40fd      	lsrs	r5, r7
 8100fa4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8100fa8:	4323      	orrs	r3, r4
 8100faa:	fbb5 f8f9 	udiv	r8, r5, r9
 8100fae:	fa1f fe8c 	uxth.w	lr, ip
 8100fb2:	fb09 5518 	mls	r5, r9, r8, r5
 8100fb6:	0c1c      	lsrs	r4, r3, #16
 8100fb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8100fbc:	fb08 f50e 	mul.w	r5, r8, lr
 8100fc0:	42a5      	cmp	r5, r4
 8100fc2:	fa02 f201 	lsl.w	r2, r2, r1
 8100fc6:	fa00 f001 	lsl.w	r0, r0, r1
 8100fca:	d90b      	bls.n	8100fe4 <__udivmoddi4+0x1b0>
 8100fcc:	eb1c 0404 	adds.w	r4, ip, r4
 8100fd0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8100fd4:	f080 8088 	bcs.w	81010e8 <__udivmoddi4+0x2b4>
 8100fd8:	42a5      	cmp	r5, r4
 8100fda:	f240 8085 	bls.w	81010e8 <__udivmoddi4+0x2b4>
 8100fde:	f1a8 0802 	sub.w	r8, r8, #2
 8100fe2:	4464      	add	r4, ip
 8100fe4:	1b64      	subs	r4, r4, r5
 8100fe6:	b29d      	uxth	r5, r3
 8100fe8:	fbb4 f3f9 	udiv	r3, r4, r9
 8100fec:	fb09 4413 	mls	r4, r9, r3, r4
 8100ff0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8100ff4:	fb03 fe0e 	mul.w	lr, r3, lr
 8100ff8:	45a6      	cmp	lr, r4
 8100ffa:	d908      	bls.n	810100e <__udivmoddi4+0x1da>
 8100ffc:	eb1c 0404 	adds.w	r4, ip, r4
 8101000:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8101004:	d26c      	bcs.n	81010e0 <__udivmoddi4+0x2ac>
 8101006:	45a6      	cmp	lr, r4
 8101008:	d96a      	bls.n	81010e0 <__udivmoddi4+0x2ac>
 810100a:	3b02      	subs	r3, #2
 810100c:	4464      	add	r4, ip
 810100e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8101012:	fba3 9502 	umull	r9, r5, r3, r2
 8101016:	eba4 040e 	sub.w	r4, r4, lr
 810101a:	42ac      	cmp	r4, r5
 810101c:	46c8      	mov	r8, r9
 810101e:	46ae      	mov	lr, r5
 8101020:	d356      	bcc.n	81010d0 <__udivmoddi4+0x29c>
 8101022:	d053      	beq.n	81010cc <__udivmoddi4+0x298>
 8101024:	b156      	cbz	r6, 810103c <__udivmoddi4+0x208>
 8101026:	ebb0 0208 	subs.w	r2, r0, r8
 810102a:	eb64 040e 	sbc.w	r4, r4, lr
 810102e:	fa04 f707 	lsl.w	r7, r4, r7
 8101032:	40ca      	lsrs	r2, r1
 8101034:	40cc      	lsrs	r4, r1
 8101036:	4317      	orrs	r7, r2
 8101038:	e9c6 7400 	strd	r7, r4, [r6]
 810103c:	4618      	mov	r0, r3
 810103e:	2100      	movs	r1, #0
 8101040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8101044:	f1c3 0120 	rsb	r1, r3, #32
 8101048:	fa02 fc03 	lsl.w	ip, r2, r3
 810104c:	fa20 f201 	lsr.w	r2, r0, r1
 8101050:	fa25 f101 	lsr.w	r1, r5, r1
 8101054:	409d      	lsls	r5, r3
 8101056:	432a      	orrs	r2, r5
 8101058:	ea4f 471c 	mov.w	r7, ip, lsr #16
 810105c:	fa1f fe8c 	uxth.w	lr, ip
 8101060:	fbb1 f0f7 	udiv	r0, r1, r7
 8101064:	fb07 1510 	mls	r5, r7, r0, r1
 8101068:	0c11      	lsrs	r1, r2, #16
 810106a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 810106e:	fb00 f50e 	mul.w	r5, r0, lr
 8101072:	428d      	cmp	r5, r1
 8101074:	fa04 f403 	lsl.w	r4, r4, r3
 8101078:	d908      	bls.n	810108c <__udivmoddi4+0x258>
 810107a:	eb1c 0101 	adds.w	r1, ip, r1
 810107e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8101082:	d22f      	bcs.n	81010e4 <__udivmoddi4+0x2b0>
 8101084:	428d      	cmp	r5, r1
 8101086:	d92d      	bls.n	81010e4 <__udivmoddi4+0x2b0>
 8101088:	3802      	subs	r0, #2
 810108a:	4461      	add	r1, ip
 810108c:	1b49      	subs	r1, r1, r5
 810108e:	b292      	uxth	r2, r2
 8101090:	fbb1 f5f7 	udiv	r5, r1, r7
 8101094:	fb07 1115 	mls	r1, r7, r5, r1
 8101098:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 810109c:	fb05 f10e 	mul.w	r1, r5, lr
 81010a0:	4291      	cmp	r1, r2
 81010a2:	d908      	bls.n	81010b6 <__udivmoddi4+0x282>
 81010a4:	eb1c 0202 	adds.w	r2, ip, r2
 81010a8:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 81010ac:	d216      	bcs.n	81010dc <__udivmoddi4+0x2a8>
 81010ae:	4291      	cmp	r1, r2
 81010b0:	d914      	bls.n	81010dc <__udivmoddi4+0x2a8>
 81010b2:	3d02      	subs	r5, #2
 81010b4:	4462      	add	r2, ip
 81010b6:	1a52      	subs	r2, r2, r1
 81010b8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 81010bc:	e738      	b.n	8100f30 <__udivmoddi4+0xfc>
 81010be:	4631      	mov	r1, r6
 81010c0:	4630      	mov	r0, r6
 81010c2:	e708      	b.n	8100ed6 <__udivmoddi4+0xa2>
 81010c4:	4639      	mov	r1, r7
 81010c6:	e6e6      	b.n	8100e96 <__udivmoddi4+0x62>
 81010c8:	4610      	mov	r0, r2
 81010ca:	e6fb      	b.n	8100ec4 <__udivmoddi4+0x90>
 81010cc:	4548      	cmp	r0, r9
 81010ce:	d2a9      	bcs.n	8101024 <__udivmoddi4+0x1f0>
 81010d0:	ebb9 0802 	subs.w	r8, r9, r2
 81010d4:	eb65 0e0c 	sbc.w	lr, r5, ip
 81010d8:	3b01      	subs	r3, #1
 81010da:	e7a3      	b.n	8101024 <__udivmoddi4+0x1f0>
 81010dc:	4645      	mov	r5, r8
 81010de:	e7ea      	b.n	81010b6 <__udivmoddi4+0x282>
 81010e0:	462b      	mov	r3, r5
 81010e2:	e794      	b.n	810100e <__udivmoddi4+0x1da>
 81010e4:	4640      	mov	r0, r8
 81010e6:	e7d1      	b.n	810108c <__udivmoddi4+0x258>
 81010e8:	46d0      	mov	r8, sl
 81010ea:	e77b      	b.n	8100fe4 <__udivmoddi4+0x1b0>
 81010ec:	3d02      	subs	r5, #2
 81010ee:	4462      	add	r2, ip
 81010f0:	e732      	b.n	8100f58 <__udivmoddi4+0x124>
 81010f2:	4608      	mov	r0, r1
 81010f4:	e70a      	b.n	8100f0c <__udivmoddi4+0xd8>
 81010f6:	4464      	add	r4, ip
 81010f8:	3802      	subs	r0, #2
 81010fa:	e742      	b.n	8100f82 <__udivmoddi4+0x14e>

081010fc <__aeabi_idiv0>:
 81010fc:	4770      	bx	lr
 81010fe:	bf00      	nop

08101100 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8101100:	b480      	push	{r7}
 8101102:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8101104:	4b09      	ldr	r3, [pc, #36]	; (810112c <SystemInit+0x2c>)
 8101106:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 810110a:	4a08      	ldr	r2, [pc, #32]	; (810112c <SystemInit+0x2c>)
 810110c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8101110:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8101114:	4b05      	ldr	r3, [pc, #20]	; (810112c <SystemInit+0x2c>)
 8101116:	691b      	ldr	r3, [r3, #16]
 8101118:	4a04      	ldr	r2, [pc, #16]	; (810112c <SystemInit+0x2c>)
 810111a:	f043 0310 	orr.w	r3, r3, #16
 810111e:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8101120:	bf00      	nop
 8101122:	46bd      	mov	sp, r7
 8101124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101128:	4770      	bx	lr
 810112a:	bf00      	nop
 810112c:	e000ed00 	.word	0xe000ed00

08101130 <ftoa>:
	0.0000000005,		// 9
	0.00000000005		// 10
};

char * ftoa(double f, char * buf, int precision)
{
 8101130:	b5b0      	push	{r4, r5, r7, lr}
 8101132:	b08a      	sub	sp, #40	; 0x28
 8101134:	af00      	add	r7, sp, #0
 8101136:	ed87 0b02 	vstr	d0, [r7, #8]
 810113a:	6078      	str	r0, [r7, #4]
 810113c:	6039      	str	r1, [r7, #0]
	char * ptr = buf;
 810113e:	687b      	ldr	r3, [r7, #4]
 8101140:	627b      	str	r3, [r7, #36]	; 0x24
	char * p = ptr;
 8101142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101144:	623b      	str	r3, [r7, #32]
	char * p1;
	char c;
	long intPart;

	// check precision bounds
	if (precision > MAX_PRECISION)
 8101146:	683b      	ldr	r3, [r7, #0]
 8101148:	2b0a      	cmp	r3, #10
 810114a:	dd01      	ble.n	8101150 <ftoa+0x20>
		precision = MAX_PRECISION;
 810114c:	230a      	movs	r3, #10
 810114e:	603b      	str	r3, [r7, #0]

	// sign stuff
	if (f < 0)
 8101150:	f04f 0200 	mov.w	r2, #0
 8101154:	f04f 0300 	mov.w	r3, #0
 8101158:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 810115c:	f7ff fd46 	bl	8100bec <__aeabi_dcmplt>
 8101160:	4603      	mov	r3, r0
 8101162:	2b00      	cmp	r3, #0
 8101164:	d00a      	beq.n	810117c <ftoa+0x4c>
	{
		f = -f;
 8101166:	68bc      	ldr	r4, [r7, #8]
 8101168:	68fb      	ldr	r3, [r7, #12]
 810116a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 810116e:	e9c7 4502 	strd	r4, r5, [r7, #8]
		*ptr++ = '-';
 8101172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101174:	1c5a      	adds	r2, r3, #1
 8101176:	627a      	str	r2, [r7, #36]	; 0x24
 8101178:	222d      	movs	r2, #45	; 0x2d
 810117a:	701a      	strb	r2, [r3, #0]
	}

	if (precision < 0)  // negative precision == automatic precision guess
 810117c:	683b      	ldr	r3, [r7, #0]
 810117e:	2b00      	cmp	r3, #0
 8101180:	da4f      	bge.n	8101222 <ftoa+0xf2>
	{
		if (f < 1.0) precision = 6;
 8101182:	f04f 0200 	mov.w	r2, #0
 8101186:	4b7c      	ldr	r3, [pc, #496]	; (8101378 <ftoa+0x248>)
 8101188:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 810118c:	f7ff fd2e 	bl	8100bec <__aeabi_dcmplt>
 8101190:	4603      	mov	r3, r0
 8101192:	2b00      	cmp	r3, #0
 8101194:	d002      	beq.n	810119c <ftoa+0x6c>
 8101196:	2306      	movs	r3, #6
 8101198:	603b      	str	r3, [r7, #0]
 810119a:	e042      	b.n	8101222 <ftoa+0xf2>
		else if (f < 10.0) precision = 5;
 810119c:	f04f 0200 	mov.w	r2, #0
 81011a0:	4b76      	ldr	r3, [pc, #472]	; (810137c <ftoa+0x24c>)
 81011a2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 81011a6:	f7ff fd21 	bl	8100bec <__aeabi_dcmplt>
 81011aa:	4603      	mov	r3, r0
 81011ac:	2b00      	cmp	r3, #0
 81011ae:	d002      	beq.n	81011b6 <ftoa+0x86>
 81011b0:	2305      	movs	r3, #5
 81011b2:	603b      	str	r3, [r7, #0]
 81011b4:	e035      	b.n	8101222 <ftoa+0xf2>
		else if (f < 100.0) precision = 4;
 81011b6:	f04f 0200 	mov.w	r2, #0
 81011ba:	4b71      	ldr	r3, [pc, #452]	; (8101380 <ftoa+0x250>)
 81011bc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 81011c0:	f7ff fd14 	bl	8100bec <__aeabi_dcmplt>
 81011c4:	4603      	mov	r3, r0
 81011c6:	2b00      	cmp	r3, #0
 81011c8:	d002      	beq.n	81011d0 <ftoa+0xa0>
 81011ca:	2304      	movs	r3, #4
 81011cc:	603b      	str	r3, [r7, #0]
 81011ce:	e028      	b.n	8101222 <ftoa+0xf2>
		else if (f < 1000.0) precision = 3;
 81011d0:	f04f 0200 	mov.w	r2, #0
 81011d4:	4b6b      	ldr	r3, [pc, #428]	; (8101384 <ftoa+0x254>)
 81011d6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 81011da:	f7ff fd07 	bl	8100bec <__aeabi_dcmplt>
 81011de:	4603      	mov	r3, r0
 81011e0:	2b00      	cmp	r3, #0
 81011e2:	d002      	beq.n	81011ea <ftoa+0xba>
 81011e4:	2303      	movs	r3, #3
 81011e6:	603b      	str	r3, [r7, #0]
 81011e8:	e01b      	b.n	8101222 <ftoa+0xf2>
		else if (f < 10000.0) precision = 2;
 81011ea:	a35f      	add	r3, pc, #380	; (adr r3, 8101368 <ftoa+0x238>)
 81011ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 81011f0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 81011f4:	f7ff fcfa 	bl	8100bec <__aeabi_dcmplt>
 81011f8:	4603      	mov	r3, r0
 81011fa:	2b00      	cmp	r3, #0
 81011fc:	d002      	beq.n	8101204 <ftoa+0xd4>
 81011fe:	2302      	movs	r3, #2
 8101200:	603b      	str	r3, [r7, #0]
 8101202:	e00e      	b.n	8101222 <ftoa+0xf2>
		else if (f < 100000.0) precision = 1;
 8101204:	a35a      	add	r3, pc, #360	; (adr r3, 8101370 <ftoa+0x240>)
 8101206:	e9d3 2300 	ldrd	r2, r3, [r3]
 810120a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 810120e:	f7ff fced 	bl	8100bec <__aeabi_dcmplt>
 8101212:	4603      	mov	r3, r0
 8101214:	2b00      	cmp	r3, #0
 8101216:	d002      	beq.n	810121e <ftoa+0xee>
 8101218:	2301      	movs	r3, #1
 810121a:	603b      	str	r3, [r7, #0]
 810121c:	e001      	b.n	8101222 <ftoa+0xf2>
		else precision = 0;
 810121e:	2300      	movs	r3, #0
 8101220:	603b      	str	r3, [r7, #0]
	}

	// round value according the precision
	if (precision)
 8101222:	683b      	ldr	r3, [r7, #0]
 8101224:	2b00      	cmp	r3, #0
 8101226:	d00d      	beq.n	8101244 <ftoa+0x114>
		f += rounders[precision];
 8101228:	4a57      	ldr	r2, [pc, #348]	; (8101388 <ftoa+0x258>)
 810122a:	683b      	ldr	r3, [r7, #0]
 810122c:	00db      	lsls	r3, r3, #3
 810122e:	4413      	add	r3, r2
 8101230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101234:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8101238:	f7ff f8b0 	bl	810039c <__adddf3>
 810123c:	4602      	mov	r2, r0
 810123e:	460b      	mov	r3, r1
 8101240:	e9c7 2302 	strd	r2, r3, [r7, #8]

	// integer part...
	intPart = f;
 8101244:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8101248:	f7ff fd0e 	bl	8100c68 <__aeabi_d2iz>
 810124c:	4603      	mov	r3, r0
 810124e:	61fb      	str	r3, [r7, #28]
	f -= intPart;
 8101250:	69f8      	ldr	r0, [r7, #28]
 8101252:	f7ff f9ef 	bl	8100634 <__aeabi_i2d>
 8101256:	4602      	mov	r2, r0
 8101258:	460b      	mov	r3, r1
 810125a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 810125e:	f7ff f89b 	bl	8100398 <__aeabi_dsub>
 8101262:	4602      	mov	r2, r0
 8101264:	460b      	mov	r3, r1
 8101266:	e9c7 2302 	strd	r2, r3, [r7, #8]

	if (!intPart)
 810126a:	69fb      	ldr	r3, [r7, #28]
 810126c:	2b00      	cmp	r3, #0
 810126e:	d105      	bne.n	810127c <ftoa+0x14c>
		*ptr++ = '0';
 8101270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101272:	1c5a      	adds	r2, r3, #1
 8101274:	627a      	str	r2, [r7, #36]	; 0x24
 8101276:	2230      	movs	r2, #48	; 0x30
 8101278:	701a      	strb	r2, [r3, #0]
 810127a:	e038      	b.n	81012ee <ftoa+0x1be>
	else
	{
		// save start pointer
		p = ptr;
 810127c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810127e:	623b      	str	r3, [r7, #32]

		// convert (reverse order)
		while (intPart)
 8101280:	e01a      	b.n	81012b8 <ftoa+0x188>
		{
			*p++ = '0' + intPart % 10;
 8101282:	69fa      	ldr	r2, [r7, #28]
 8101284:	4b41      	ldr	r3, [pc, #260]	; (810138c <ftoa+0x25c>)
 8101286:	fb83 1302 	smull	r1, r3, r3, r2
 810128a:	1099      	asrs	r1, r3, #2
 810128c:	17d3      	asrs	r3, r2, #31
 810128e:	1ac9      	subs	r1, r1, r3
 8101290:	460b      	mov	r3, r1
 8101292:	009b      	lsls	r3, r3, #2
 8101294:	440b      	add	r3, r1
 8101296:	005b      	lsls	r3, r3, #1
 8101298:	1ad1      	subs	r1, r2, r3
 810129a:	b2ca      	uxtb	r2, r1
 810129c:	6a3b      	ldr	r3, [r7, #32]
 810129e:	1c59      	adds	r1, r3, #1
 81012a0:	6239      	str	r1, [r7, #32]
 81012a2:	3230      	adds	r2, #48	; 0x30
 81012a4:	b2d2      	uxtb	r2, r2
 81012a6:	701a      	strb	r2, [r3, #0]
			intPart /= 10;
 81012a8:	69fb      	ldr	r3, [r7, #28]
 81012aa:	4a38      	ldr	r2, [pc, #224]	; (810138c <ftoa+0x25c>)
 81012ac:	fb82 1203 	smull	r1, r2, r2, r3
 81012b0:	1092      	asrs	r2, r2, #2
 81012b2:	17db      	asrs	r3, r3, #31
 81012b4:	1ad3      	subs	r3, r2, r3
 81012b6:	61fb      	str	r3, [r7, #28]
		while (intPart)
 81012b8:	69fb      	ldr	r3, [r7, #28]
 81012ba:	2b00      	cmp	r3, #0
 81012bc:	d1e1      	bne.n	8101282 <ftoa+0x152>
		}

		// save end pos
		p1 = p;
 81012be:	6a3b      	ldr	r3, [r7, #32]
 81012c0:	61bb      	str	r3, [r7, #24]

		// reverse result
		while (p > ptr)
 81012c2:	e00e      	b.n	81012e2 <ftoa+0x1b2>
		{
			c = *--p;
 81012c4:	6a3b      	ldr	r3, [r7, #32]
 81012c6:	3b01      	subs	r3, #1
 81012c8:	623b      	str	r3, [r7, #32]
 81012ca:	6a3b      	ldr	r3, [r7, #32]
 81012cc:	781b      	ldrb	r3, [r3, #0]
 81012ce:	75fb      	strb	r3, [r7, #23]
			*p = *ptr;
 81012d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81012d2:	781a      	ldrb	r2, [r3, #0]
 81012d4:	6a3b      	ldr	r3, [r7, #32]
 81012d6:	701a      	strb	r2, [r3, #0]
			*ptr++ = c;
 81012d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81012da:	1c5a      	adds	r2, r3, #1
 81012dc:	627a      	str	r2, [r7, #36]	; 0x24
 81012de:	7dfa      	ldrb	r2, [r7, #23]
 81012e0:	701a      	strb	r2, [r3, #0]
		while (p > ptr)
 81012e2:	6a3a      	ldr	r2, [r7, #32]
 81012e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81012e6:	429a      	cmp	r2, r3
 81012e8:	d8ec      	bhi.n	81012c4 <ftoa+0x194>
		}

		// restore end pos
		ptr = p1;
 81012ea:	69bb      	ldr	r3, [r7, #24]
 81012ec:	627b      	str	r3, [r7, #36]	; 0x24
	}

	// decimal part
	if (precision)
 81012ee:	683b      	ldr	r3, [r7, #0]
 81012f0:	2b00      	cmp	r3, #0
 81012f2:	d030      	beq.n	8101356 <ftoa+0x226>
	{
		// place decimal point
		*ptr++ = '.';
 81012f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81012f6:	1c5a      	adds	r2, r3, #1
 81012f8:	627a      	str	r2, [r7, #36]	; 0x24
 81012fa:	222e      	movs	r2, #46	; 0x2e
 81012fc:	701a      	strb	r2, [r3, #0]

		// convert
		while (precision--)
 81012fe:	e025      	b.n	810134c <ftoa+0x21c>
		{
			f *= 10.0;
 8101300:	f04f 0200 	mov.w	r2, #0
 8101304:	4b1d      	ldr	r3, [pc, #116]	; (810137c <ftoa+0x24c>)
 8101306:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 810130a:	f7ff f9fd 	bl	8100708 <__aeabi_dmul>
 810130e:	4602      	mov	r2, r0
 8101310:	460b      	mov	r3, r1
 8101312:	e9c7 2302 	strd	r2, r3, [r7, #8]
			c = f;
 8101316:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 810131a:	f7ff fccd 	bl	8100cb8 <__aeabi_d2uiz>
 810131e:	4603      	mov	r3, r0
 8101320:	75fb      	strb	r3, [r7, #23]
			*ptr++ = '0' + c;
 8101322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101324:	1c5a      	adds	r2, r3, #1
 8101326:	627a      	str	r2, [r7, #36]	; 0x24
 8101328:	7dfa      	ldrb	r2, [r7, #23]
 810132a:	3230      	adds	r2, #48	; 0x30
 810132c:	b2d2      	uxtb	r2, r2
 810132e:	701a      	strb	r2, [r3, #0]
			f -= c;
 8101330:	7dfb      	ldrb	r3, [r7, #23]
 8101332:	4618      	mov	r0, r3
 8101334:	f7ff f97e 	bl	8100634 <__aeabi_i2d>
 8101338:	4602      	mov	r2, r0
 810133a:	460b      	mov	r3, r1
 810133c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8101340:	f7ff f82a 	bl	8100398 <__aeabi_dsub>
 8101344:	4602      	mov	r2, r0
 8101346:	460b      	mov	r3, r1
 8101348:	e9c7 2302 	strd	r2, r3, [r7, #8]
		while (precision--)
 810134c:	683b      	ldr	r3, [r7, #0]
 810134e:	1e5a      	subs	r2, r3, #1
 8101350:	603a      	str	r2, [r7, #0]
 8101352:	2b00      	cmp	r3, #0
 8101354:	d1d4      	bne.n	8101300 <ftoa+0x1d0>
		}
	}

	// terminating zero
	*ptr = 0;
 8101356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101358:	2200      	movs	r2, #0
 810135a:	701a      	strb	r2, [r3, #0]

	return buf;
 810135c:	687b      	ldr	r3, [r7, #4]
}
 810135e:	4618      	mov	r0, r3
 8101360:	3728      	adds	r7, #40	; 0x28
 8101362:	46bd      	mov	sp, r7
 8101364:	bdb0      	pop	{r4, r5, r7, pc}
 8101366:	bf00      	nop
 8101368:	00000000 	.word	0x00000000
 810136c:	40c38800 	.word	0x40c38800
 8101370:	00000000 	.word	0x00000000
 8101374:	40f86a00 	.word	0x40f86a00
 8101378:	3ff00000 	.word	0x3ff00000
 810137c:	40240000 	.word	0x40240000
 8101380:	40590000 	.word	0x40590000
 8101384:	408f4000 	.word	0x408f4000
 8101388:	0810e718 	.word	0x0810e718
 810138c:	66666667 	.word	0x66666667

08101390 <clearCommand>:
 * Function name: clearBuffer
 * Description : Clear the buffer array
 * Argument : none
 * Return value : none
 **********************************************/
void clearCommand(uint8_t data[]) {
 8101390:	b480      	push	{r7}
 8101392:	b085      	sub	sp, #20
 8101394:	af00      	add	r7, sp, #0
 8101396:	6078      	str	r0, [r7, #4]
	int i;
	for (i = 0; i < sizeof(data); i++) {
 8101398:	2300      	movs	r3, #0
 810139a:	60fb      	str	r3, [r7, #12]
 810139c:	e007      	b.n	81013ae <clearCommand+0x1e>
		data[i] = 0;
 810139e:	68fb      	ldr	r3, [r7, #12]
 81013a0:	687a      	ldr	r2, [r7, #4]
 81013a2:	4413      	add	r3, r2
 81013a4:	2200      	movs	r2, #0
 81013a6:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < sizeof(data); i++) {
 81013a8:	68fb      	ldr	r3, [r7, #12]
 81013aa:	3301      	adds	r3, #1
 81013ac:	60fb      	str	r3, [r7, #12]
 81013ae:	68fb      	ldr	r3, [r7, #12]
 81013b0:	2b03      	cmp	r3, #3
 81013b2:	d9f4      	bls.n	810139e <clearCommand+0xe>
	}
}
 81013b4:	bf00      	nop
 81013b6:	bf00      	nop
 81013b8:	3714      	adds	r7, #20
 81013ba:	46bd      	mov	sp, r7
 81013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81013c0:	4770      	bx	lr
	...

081013c4 <parseCommand>:
 * Function name: parseCommand
 * Description : Parse the received command
 * Argument : none
 * Return value : Char* pointing to the parsed command
 **********************************************/
void parseCommand(char *data) {
 81013c4:	b480      	push	{r7}
 81013c6:	b083      	sub	sp, #12
 81013c8:	af00      	add	r7, sp, #0
 81013ca:	6078      	str	r0, [r7, #4]
	if (data[2]) {
 81013cc:	687b      	ldr	r3, [r7, #4]
 81013ce:	3302      	adds	r3, #2
 81013d0:	781b      	ldrb	r3, [r3, #0]
 81013d2:	2b00      	cmp	r3, #0
 81013d4:	d02f      	beq.n	8101436 <parseCommand+0x72>
		switch (data[2]) {
 81013d6:	687b      	ldr	r3, [r7, #4]
 81013d8:	3302      	adds	r3, #2
 81013da:	781b      	ldrb	r3, [r3, #0]
 81013dc:	3b44      	subs	r3, #68	; 0x44
 81013de:	2b0a      	cmp	r3, #10
 81013e0:	d828      	bhi.n	8101434 <parseCommand+0x70>
 81013e2:	a201      	add	r2, pc, #4	; (adr r2, 81013e8 <parseCommand+0x24>)
 81013e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81013e8:	0810142d 	.word	0x0810142d
 81013ec:	08101425 	.word	0x08101425
 81013f0:	0810141d 	.word	0x0810141d
 81013f4:	08101435 	.word	0x08101435
 81013f8:	08101435 	.word	0x08101435
 81013fc:	08101435 	.word	0x08101435
 8101400:	08101435 	.word	0x08101435
 8101404:	08101435 	.word	0x08101435
 8101408:	08101435 	.word	0x08101435
 810140c:	08101435 	.word	0x08101435
 8101410:	08101415 	.word	0x08101415
		case 'N': {
			TX_Flag_DSTART = 1;
 8101414:	4b0b      	ldr	r3, [pc, #44]	; (8101444 <parseCommand+0x80>)
 8101416:	2201      	movs	r2, #1
 8101418:	601a      	str	r2, [r3, #0]
		}
			break;
 810141a:	e00c      	b.n	8101436 <parseCommand+0x72>

		case 'F': {
			TX_Flag_DSTART = 0;
 810141c:	4b09      	ldr	r3, [pc, #36]	; (8101444 <parseCommand+0x80>)
 810141e:	2200      	movs	r2, #0
 8101420:	601a      	str	r2, [r3, #0]
		}
			break;
 8101422:	e008      	b.n	8101436 <parseCommand+0x72>

		case 'E': {
			TX_Flag_DSEND = 1;
 8101424:	4b08      	ldr	r3, [pc, #32]	; (8101448 <parseCommand+0x84>)
 8101426:	2201      	movs	r2, #1
 8101428:	601a      	str	r2, [r3, #0]
		}
			break;
 810142a:	e004      	b.n	8101436 <parseCommand+0x72>

		case 'D': {
			TX_Flag_DSEND = 0;
 810142c:	4b06      	ldr	r3, [pc, #24]	; (8101448 <parseCommand+0x84>)
 810142e:	2200      	movs	r2, #0
 8101430:	601a      	str	r2, [r3, #0]
		}
			break;
 8101432:	e000      	b.n	8101436 <parseCommand+0x72>

		default:
			break;
 8101434:	bf00      	nop
		}
	}
}
 8101436:	bf00      	nop
 8101438:	370c      	adds	r7, #12
 810143a:	46bd      	mov	sp, r7
 810143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101440:	4770      	bx	lr
 8101442:	bf00      	nop
 8101444:	10000204 	.word	0x10000204
 8101448:	10000208 	.word	0x10000208

0810144c <HAL_UART_TxCpltCallback>:

uint8_t pc_buffer[20]; //dimensione della stringa inviata (letta sul file .txt su Matlab)
double duty_1 = 0, duty_2 = 0, duty_3 = 0, duty_4 = 0;

/* Callback per la trasmissione che si attiva una volta che tutti i dati sono pronti per l'invio*/ //(l'ESP trasmette alla scheda)
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 810144c:	b480      	push	{r7}
 810144e:	b083      	sub	sp, #12
 8101450:	af00      	add	r7, sp, #0
 8101452:	6078      	str	r0, [r7, #4]

}
 8101454:	bf00      	nop
 8101456:	370c      	adds	r7, #12
 8101458:	46bd      	mov	sp, r7
 810145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810145e:	4770      	bx	lr

08101460 <HAL_UART_RxCpltCallback>:

/* Callback per la ricezione che si attiva una volta ricevuti tutti i dati*/ //(l'ESP riceve da Matlab)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8101460:	b580      	push	{r7, lr}
 8101462:	b082      	sub	sp, #8
 8101464:	af00      	add	r7, sp, #0
 8101466:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart2, rxBuff, sizeof(rxBuff));
 8101468:	2204      	movs	r2, #4
 810146a:	4904      	ldr	r1, [pc, #16]	; (810147c <HAL_UART_RxCpltCallback+0x1c>)
 810146c:	4804      	ldr	r0, [pc, #16]	; (8101480 <HAL_UART_RxCpltCallback+0x20>)
 810146e:	f005 f98b 	bl	8106788 <HAL_UART_Receive_IT>
}
 8101472:	bf00      	nop
 8101474:	3708      	adds	r7, #8
 8101476:	46bd      	mov	sp, r7
 8101478:	bd80      	pop	{r7, pc}
 810147a:	bf00      	nop
 810147c:	10000334 	.word	0x10000334
 8101480:	100002a4 	.word	0x100002a4
 8101484:	00000000 	.word	0x00000000

08101488 <getFixedArray>:

void getFixedArray(double num, int nInt, int nDec, uint8_t *result) {
 8101488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810148c:	b08f      	sub	sp, #60	; 0x3c
 810148e:	af00      	add	r7, sp, #0
 8101490:	ed87 0b04 	vstr	d0, [r7, #16]
 8101494:	60f8      	str	r0, [r7, #12]
 8101496:	60b9      	str	r1, [r7, #8]
 8101498:	607a      	str	r2, [r7, #4]
 810149a:	466b      	mov	r3, sp
 810149c:	461e      	mov	r6, r3
	int p = 0;
 810149e:	2300      	movs	r3, #0
 81014a0:	627b      	str	r3, [r7, #36]	; 0x24
	for (int i=0; ; i++) {
 81014a2:	2300      	movs	r3, #0
 81014a4:	637b      	str	r3, [r7, #52]	; 0x34
		int r = (int) num/pow(10,i);
 81014a6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 81014aa:	f7ff fbdd 	bl	8100c68 <__aeabi_d2iz>
 81014ae:	4603      	mov	r3, r0
 81014b0:	4618      	mov	r0, r3
 81014b2:	f7ff f8bf 	bl	8100634 <__aeabi_i2d>
 81014b6:	4682      	mov	sl, r0
 81014b8:	468b      	mov	fp, r1
 81014ba:	6b78      	ldr	r0, [r7, #52]	; 0x34
 81014bc:	f7ff f8ba 	bl	8100634 <__aeabi_i2d>
 81014c0:	4602      	mov	r2, r0
 81014c2:	460b      	mov	r3, r1
 81014c4:	ec43 2b11 	vmov	d1, r2, r3
 81014c8:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8101600 <getFixedArray+0x178>
 81014cc:	f00c f9d0 	bl	810d870 <pow>
 81014d0:	ec53 2b10 	vmov	r2, r3, d0
 81014d4:	4650      	mov	r0, sl
 81014d6:	4659      	mov	r1, fp
 81014d8:	f7ff fa40 	bl	810095c <__aeabi_ddiv>
 81014dc:	4602      	mov	r2, r0
 81014de:	460b      	mov	r3, r1
 81014e0:	4610      	mov	r0, r2
 81014e2:	4619      	mov	r1, r3
 81014e4:	f7ff fbc0 	bl	8100c68 <__aeabi_d2iz>
 81014e8:	4603      	mov	r3, r0
 81014ea:	623b      	str	r3, [r7, #32]
		if (r == 0) {
 81014ec:	6a3b      	ldr	r3, [r7, #32]
 81014ee:	2b00      	cmp	r3, #0
 81014f0:	d13a      	bne.n	8101568 <getFixedArray+0xe0>
			p = i;
 81014f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81014f4:	627b      	str	r3, [r7, #36]	; 0x24
			break;
 81014f6:	bf00      	nop
		}
	}
	char temp[nInt+nDec+1];
 81014f8:	68fa      	ldr	r2, [r7, #12]
 81014fa:	68bb      	ldr	r3, [r7, #8]
 81014fc:	4413      	add	r3, r2
 81014fe:	1c59      	adds	r1, r3, #1
 8101500:	1e4b      	subs	r3, r1, #1
 8101502:	61fb      	str	r3, [r7, #28]
 8101504:	460a      	mov	r2, r1
 8101506:	2300      	movs	r3, #0
 8101508:	4614      	mov	r4, r2
 810150a:	461d      	mov	r5, r3
 810150c:	f04f 0200 	mov.w	r2, #0
 8101510:	f04f 0300 	mov.w	r3, #0
 8101514:	00eb      	lsls	r3, r5, #3
 8101516:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 810151a:	00e2      	lsls	r2, r4, #3
 810151c:	460a      	mov	r2, r1
 810151e:	2300      	movs	r3, #0
 8101520:	4690      	mov	r8, r2
 8101522:	4699      	mov	r9, r3
 8101524:	f04f 0200 	mov.w	r2, #0
 8101528:	f04f 0300 	mov.w	r3, #0
 810152c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8101530:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8101534:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8101538:	460b      	mov	r3, r1
 810153a:	3307      	adds	r3, #7
 810153c:	08db      	lsrs	r3, r3, #3
 810153e:	00db      	lsls	r3, r3, #3
 8101540:	ebad 0d03 	sub.w	sp, sp, r3
 8101544:	466b      	mov	r3, sp
 8101546:	3300      	adds	r3, #0
 8101548:	61bb      	str	r3, [r7, #24]
	ftoa(num, temp, nInt+nDec+1);
 810154a:	68fa      	ldr	r2, [r7, #12]
 810154c:	68bb      	ldr	r3, [r7, #8]
 810154e:	4413      	add	r3, r2
 8101550:	3301      	adds	r3, #1
 8101552:	4619      	mov	r1, r3
 8101554:	69b8      	ldr	r0, [r7, #24]
 8101556:	ed97 0b04 	vldr	d0, [r7, #16]
 810155a:	f7ff fde9 	bl	8101130 <ftoa>
	int j=0;
 810155e:	2300      	movs	r3, #0
 8101560:	633b      	str	r3, [r7, #48]	; 0x30
	for (int i=0; i<nInt; i++) {
 8101562:	2300      	movs	r3, #0
 8101564:	62fb      	str	r3, [r7, #44]	; 0x2c
 8101566:	e01e      	b.n	81015a6 <getFixedArray+0x11e>
	for (int i=0; ; i++) {
 8101568:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810156a:	3301      	adds	r3, #1
 810156c:	637b      	str	r3, [r7, #52]	; 0x34
 810156e:	e79a      	b.n	81014a6 <getFixedArray+0x1e>
		if (nInt-p-i <= 0) {
 8101570:	68fa      	ldr	r2, [r7, #12]
 8101572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101574:	1ad2      	subs	r2, r2, r3
 8101576:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8101578:	1ad3      	subs	r3, r2, r3
 810157a:	2b00      	cmp	r3, #0
 810157c:	dc0b      	bgt.n	8101596 <getFixedArray+0x10e>
			result[i] = temp[j];
 810157e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8101580:	687a      	ldr	r2, [r7, #4]
 8101582:	4413      	add	r3, r2
 8101584:	69b9      	ldr	r1, [r7, #24]
 8101586:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8101588:	440a      	add	r2, r1
 810158a:	7812      	ldrb	r2, [r2, #0]
 810158c:	701a      	strb	r2, [r3, #0]
			j++;
 810158e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8101590:	3301      	adds	r3, #1
 8101592:	633b      	str	r3, [r7, #48]	; 0x30
 8101594:	e004      	b.n	81015a0 <getFixedArray+0x118>
		} else {
			result[i] = '0';
 8101596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8101598:	687a      	ldr	r2, [r7, #4]
 810159a:	4413      	add	r3, r2
 810159c:	2230      	movs	r2, #48	; 0x30
 810159e:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<nInt; i++) {
 81015a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81015a2:	3301      	adds	r3, #1
 81015a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 81015a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 81015a8:	68fb      	ldr	r3, [r7, #12]
 81015aa:	429a      	cmp	r2, r3
 81015ac:	dbe0      	blt.n	8101570 <getFixedArray+0xe8>
		}
	}
	if (p==0)
 81015ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81015b0:	2b00      	cmp	r3, #0
 81015b2:	d102      	bne.n	81015ba <getFixedArray+0x132>
		j++;
 81015b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81015b6:	3301      	adds	r3, #1
 81015b8:	633b      	str	r3, [r7, #48]	; 0x30
	j++;
 81015ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81015bc:	3301      	adds	r3, #1
 81015be:	633b      	str	r3, [r7, #48]	; 0x30
	for (int i=nInt; i<nInt+nDec; i++) {
 81015c0:	68fb      	ldr	r3, [r7, #12]
 81015c2:	62bb      	str	r3, [r7, #40]	; 0x28
 81015c4:	e00d      	b.n	81015e2 <getFixedArray+0x15a>
		result[i] = temp[j];
 81015c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81015c8:	687a      	ldr	r2, [r7, #4]
 81015ca:	4413      	add	r3, r2
 81015cc:	69b9      	ldr	r1, [r7, #24]
 81015ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 81015d0:	440a      	add	r2, r1
 81015d2:	7812      	ldrb	r2, [r2, #0]
 81015d4:	701a      	strb	r2, [r3, #0]
		j++;
 81015d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81015d8:	3301      	adds	r3, #1
 81015da:	633b      	str	r3, [r7, #48]	; 0x30
	for (int i=nInt; i<nInt+nDec; i++) {
 81015dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81015de:	3301      	adds	r3, #1
 81015e0:	62bb      	str	r3, [r7, #40]	; 0x28
 81015e2:	68fa      	ldr	r2, [r7, #12]
 81015e4:	68bb      	ldr	r3, [r7, #8]
 81015e6:	4413      	add	r3, r2
 81015e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 81015ea:	429a      	cmp	r2, r3
 81015ec:	dbeb      	blt.n	81015c6 <getFixedArray+0x13e>
 81015ee:	46b5      	mov	sp, r6
	}
}
 81015f0:	bf00      	nop
 81015f2:	373c      	adds	r7, #60	; 0x3c
 81015f4:	46bd      	mov	sp, r7
 81015f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81015fa:	bf00      	nop
 81015fc:	f3af 8000 	nop.w
 8101600:	00000000 	.word	0x00000000
 8101604:	40240000 	.word	0x40240000

08101608 <generateRandomNumber>:

double generateRandomNumber(int min, int max) {
 8101608:	b5b0      	push	{r4, r5, r7, lr}
 810160a:	b084      	sub	sp, #16
 810160c:	af00      	add	r7, sp, #0
 810160e:	6078      	str	r0, [r7, #4]
 8101610:	6039      	str	r1, [r7, #0]
	double scale = rand() / (double) RAND_MAX; /* [0, 1.0] */
 8101612:	f008 fb97 	bl	8109d44 <rand>
 8101616:	4603      	mov	r3, r0
 8101618:	4618      	mov	r0, r3
 810161a:	f7ff f80b 	bl	8100634 <__aeabi_i2d>
 810161e:	a314      	add	r3, pc, #80	; (adr r3, 8101670 <generateRandomNumber+0x68>)
 8101620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101624:	f7ff f99a 	bl	810095c <__aeabi_ddiv>
 8101628:	4602      	mov	r2, r0
 810162a:	460b      	mov	r3, r1
 810162c:	e9c7 2302 	strd	r2, r3, [r7, #8]
	return (double) min + scale * (double) (max - min); /* [min, max] */
 8101630:	6878      	ldr	r0, [r7, #4]
 8101632:	f7fe ffff 	bl	8100634 <__aeabi_i2d>
 8101636:	4604      	mov	r4, r0
 8101638:	460d      	mov	r5, r1
 810163a:	683a      	ldr	r2, [r7, #0]
 810163c:	687b      	ldr	r3, [r7, #4]
 810163e:	1ad3      	subs	r3, r2, r3
 8101640:	4618      	mov	r0, r3
 8101642:	f7fe fff7 	bl	8100634 <__aeabi_i2d>
 8101646:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 810164a:	f7ff f85d 	bl	8100708 <__aeabi_dmul>
 810164e:	4602      	mov	r2, r0
 8101650:	460b      	mov	r3, r1
 8101652:	4620      	mov	r0, r4
 8101654:	4629      	mov	r1, r5
 8101656:	f7fe fea1 	bl	810039c <__adddf3>
 810165a:	4602      	mov	r2, r0
 810165c:	460b      	mov	r3, r1
 810165e:	ec43 2b17 	vmov	d7, r2, r3
}
 8101662:	eeb0 0a47 	vmov.f32	s0, s14
 8101666:	eef0 0a67 	vmov.f32	s1, s15
 810166a:	3710      	adds	r7, #16
 810166c:	46bd      	mov	sp, r7
 810166e:	bdb0      	pop	{r4, r5, r7, pc}
 8101670:	ffc00000 	.word	0xffc00000
 8101674:	41dfffff 	.word	0x41dfffff

08101678 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8101678:	b580      	push	{r7, lr}
 810167a:	b082      	sub	sp, #8
 810167c:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE();
 810167e:	4b90      	ldr	r3, [pc, #576]	; (81018c0 <main+0x248>)
 8101680:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101684:	4a8e      	ldr	r2, [pc, #568]	; (81018c0 <main+0x248>)
 8101686:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 810168a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810168e:	4b8c      	ldr	r3, [pc, #560]	; (81018c0 <main+0x248>)
 8101690:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101694:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8101698:	603b      	str	r3, [r7, #0]
 810169a:	683b      	ldr	r3, [r7, #0]
	/* Activate HSEM notification for Cortex-M4*/
	HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810169c:	2001      	movs	r0, #1
 810169e:	f001 ff2f 	bl	8103500 <HAL_HSEM_ActivateNotification>
	/*
	 Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
	 perform system initialization (system clock config, external memory configuration.. )
	 */
	HAL_PWREx_ClearPendingEvent();
 81016a2:	f001 ffb9 	bl	8103618 <HAL_PWREx_ClearPendingEvent>
	HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE,
 81016a6:	2201      	movs	r2, #1
 81016a8:	2102      	movs	r1, #2
 81016aa:	2000      	movs	r0, #0
 81016ac:	f001 ff3a 	bl	8103524 <HAL_PWREx_EnterSTOPMode>
	PWR_D2_DOMAIN);
	/* Clear HSEM flag */
	__HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81016b0:	4b84      	ldr	r3, [pc, #528]	; (81018c4 <main+0x24c>)
 81016b2:	681b      	ldr	r3, [r3, #0]
 81016b4:	091b      	lsrs	r3, r3, #4
 81016b6:	f003 030f 	and.w	r3, r3, #15
 81016ba:	2b07      	cmp	r3, #7
 81016bc:	d108      	bne.n	81016d0 <main+0x58>
 81016be:	4b82      	ldr	r3, [pc, #520]	; (81018c8 <main+0x250>)
 81016c0:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 81016c4:	4a80      	ldr	r2, [pc, #512]	; (81018c8 <main+0x250>)
 81016c6:	f043 0301 	orr.w	r3, r3, #1
 81016ca:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 81016ce:	e007      	b.n	81016e0 <main+0x68>
 81016d0:	4b7d      	ldr	r3, [pc, #500]	; (81018c8 <main+0x250>)
 81016d2:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 81016d6:	4a7c      	ldr	r2, [pc, #496]	; (81018c8 <main+0x250>)
 81016d8:	f043 0301 	orr.w	r3, r3, #1
 81016dc:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 81016e0:	f000 fe08 	bl	81022f4 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 81016e4:	f000 fa42 	bl	8101b6c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 81016e8:	f000 f9f4 	bl	8101ad4 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 81016ec:	f000 f90a 	bl	8101904 <MX_TIM2_Init>
  MX_TIM3_Init();
 81016f0:	f000 f956 	bl	81019a0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&huart2, rxBuff, sizeof(rxBuff));
 81016f4:	2204      	movs	r2, #4
 81016f6:	4975      	ldr	r1, [pc, #468]	; (81018cc <main+0x254>)
 81016f8:	4875      	ldr	r0, [pc, #468]	; (81018d0 <main+0x258>)
 81016fa:	f005 f845 	bl	8106788 <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim2);
 81016fe:	4875      	ldr	r0, [pc, #468]	; (81018d4 <main+0x25c>)
 8101700:	f003 fd30 	bl	8105164 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8101704:	2100      	movs	r1, #0
 8101706:	4874      	ldr	r0, [pc, #464]	; (81018d8 <main+0x260>)
 8101708:	f003 fe06 	bl	8105318 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 810170c:	2104      	movs	r1, #4
 810170e:	4872      	ldr	r0, [pc, #456]	; (81018d8 <main+0x260>)
 8101710:	f003 fe02 	bl	8105318 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8101714:	2108      	movs	r1, #8
 8101716:	4870      	ldr	r0, [pc, #448]	; (81018d8 <main+0x260>)
 8101718:	f003 fdfe 	bl	8105318 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 810171c:	210c      	movs	r1, #12
 810171e:	486e      	ldr	r0, [pc, #440]	; (81018d8 <main+0x260>)
 8101720:	f003 fdfa 	bl	8105318 <HAL_TIM_PWM_Start>
	srand(time(NULL));
 8101724:	2000      	movs	r0, #0
 8101726:	f009 faad 	bl	810ac84 <time>
 810172a:	4603      	mov	r3, r0
 810172c:	4618      	mov	r0, r3
 810172e:	f008 fadb 	bl	8109ce8 <srand>
	int i = 0;
 8101732:	2300      	movs	r3, #0
 8101734:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		TIM3->CCR1= 999 - i%1000;
 8101736:	687a      	ldr	r2, [r7, #4]
 8101738:	4b68      	ldr	r3, [pc, #416]	; (81018dc <main+0x264>)
 810173a:	fb83 1302 	smull	r1, r3, r3, r2
 810173e:	1199      	asrs	r1, r3, #6
 8101740:	17d3      	asrs	r3, r2, #31
 8101742:	1acb      	subs	r3, r1, r3
 8101744:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8101748:	fb01 f303 	mul.w	r3, r1, r3
 810174c:	1ad3      	subs	r3, r2, r3
 810174e:	f5c3 7379 	rsb	r3, r3, #996	; 0x3e4
 8101752:	3303      	adds	r3, #3
 8101754:	4a62      	ldr	r2, [pc, #392]	; (81018e0 <main+0x268>)
 8101756:	6353      	str	r3, [r2, #52]	; 0x34
		TIM3->CCR2= 999 - i%1000;
 8101758:	687a      	ldr	r2, [r7, #4]
 810175a:	4b60      	ldr	r3, [pc, #384]	; (81018dc <main+0x264>)
 810175c:	fb83 1302 	smull	r1, r3, r3, r2
 8101760:	1199      	asrs	r1, r3, #6
 8101762:	17d3      	asrs	r3, r2, #31
 8101764:	1acb      	subs	r3, r1, r3
 8101766:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 810176a:	fb01 f303 	mul.w	r3, r1, r3
 810176e:	1ad3      	subs	r3, r2, r3
 8101770:	f5c3 7379 	rsb	r3, r3, #996	; 0x3e4
 8101774:	3303      	adds	r3, #3
 8101776:	4a5a      	ldr	r2, [pc, #360]	; (81018e0 <main+0x268>)
 8101778:	6393      	str	r3, [r2, #56]	; 0x38
		TIM3->CCR3= 999 - i%1000;
 810177a:	687a      	ldr	r2, [r7, #4]
 810177c:	4b57      	ldr	r3, [pc, #348]	; (81018dc <main+0x264>)
 810177e:	fb83 1302 	smull	r1, r3, r3, r2
 8101782:	1199      	asrs	r1, r3, #6
 8101784:	17d3      	asrs	r3, r2, #31
 8101786:	1acb      	subs	r3, r1, r3
 8101788:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 810178c:	fb01 f303 	mul.w	r3, r1, r3
 8101790:	1ad3      	subs	r3, r2, r3
 8101792:	f5c3 7379 	rsb	r3, r3, #996	; 0x3e4
 8101796:	3303      	adds	r3, #3
 8101798:	4a51      	ldr	r2, [pc, #324]	; (81018e0 <main+0x268>)
 810179a:	63d3      	str	r3, [r2, #60]	; 0x3c
		TIM3->CCR4= 999 - i%1000;
 810179c:	687a      	ldr	r2, [r7, #4]
 810179e:	4b4f      	ldr	r3, [pc, #316]	; (81018dc <main+0x264>)
 81017a0:	fb83 1302 	smull	r1, r3, r3, r2
 81017a4:	1199      	asrs	r1, r3, #6
 81017a6:	17d3      	asrs	r3, r2, #31
 81017a8:	1acb      	subs	r3, r1, r3
 81017aa:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 81017ae:	fb01 f303 	mul.w	r3, r1, r3
 81017b2:	1ad3      	subs	r3, r2, r3
 81017b4:	f5c3 7379 	rsb	r3, r3, #996	; 0x3e4
 81017b8:	3303      	adds	r3, #3
 81017ba:	4a49      	ldr	r2, [pc, #292]	; (81018e0 <main+0x268>)
 81017bc:	6413      	str	r3, [r2, #64]	; 0x40
		duty_1 = (double) (i%1000) / 1000;
 81017be:	687b      	ldr	r3, [r7, #4]
 81017c0:	4a46      	ldr	r2, [pc, #280]	; (81018dc <main+0x264>)
 81017c2:	fb82 1203 	smull	r1, r2, r2, r3
 81017c6:	1191      	asrs	r1, r2, #6
 81017c8:	17da      	asrs	r2, r3, #31
 81017ca:	1a8a      	subs	r2, r1, r2
 81017cc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 81017d0:	fb01 f202 	mul.w	r2, r1, r2
 81017d4:	1a9a      	subs	r2, r3, r2
 81017d6:	4610      	mov	r0, r2
 81017d8:	f7fe ff2c 	bl	8100634 <__aeabi_i2d>
 81017dc:	f04f 0200 	mov.w	r2, #0
 81017e0:	4b40      	ldr	r3, [pc, #256]	; (81018e4 <main+0x26c>)
 81017e2:	f7ff f8bb 	bl	810095c <__aeabi_ddiv>
 81017e6:	4602      	mov	r2, r0
 81017e8:	460b      	mov	r3, r1
 81017ea:	493f      	ldr	r1, [pc, #252]	; (81018e8 <main+0x270>)
 81017ec:	e9c1 2300 	strd	r2, r3, [r1]
		duty_2 = (double) (i%1000) / 1000;
 81017f0:	687b      	ldr	r3, [r7, #4]
 81017f2:	4a3a      	ldr	r2, [pc, #232]	; (81018dc <main+0x264>)
 81017f4:	fb82 1203 	smull	r1, r2, r2, r3
 81017f8:	1191      	asrs	r1, r2, #6
 81017fa:	17da      	asrs	r2, r3, #31
 81017fc:	1a8a      	subs	r2, r1, r2
 81017fe:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8101802:	fb01 f202 	mul.w	r2, r1, r2
 8101806:	1a9a      	subs	r2, r3, r2
 8101808:	4610      	mov	r0, r2
 810180a:	f7fe ff13 	bl	8100634 <__aeabi_i2d>
 810180e:	f04f 0200 	mov.w	r2, #0
 8101812:	4b34      	ldr	r3, [pc, #208]	; (81018e4 <main+0x26c>)
 8101814:	f7ff f8a2 	bl	810095c <__aeabi_ddiv>
 8101818:	4602      	mov	r2, r0
 810181a:	460b      	mov	r3, r1
 810181c:	4933      	ldr	r1, [pc, #204]	; (81018ec <main+0x274>)
 810181e:	e9c1 2300 	strd	r2, r3, [r1]
		duty_3 = (double) (i%1000) / 1000;
 8101822:	687b      	ldr	r3, [r7, #4]
 8101824:	4a2d      	ldr	r2, [pc, #180]	; (81018dc <main+0x264>)
 8101826:	fb82 1203 	smull	r1, r2, r2, r3
 810182a:	1191      	asrs	r1, r2, #6
 810182c:	17da      	asrs	r2, r3, #31
 810182e:	1a8a      	subs	r2, r1, r2
 8101830:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8101834:	fb01 f202 	mul.w	r2, r1, r2
 8101838:	1a9a      	subs	r2, r3, r2
 810183a:	4610      	mov	r0, r2
 810183c:	f7fe fefa 	bl	8100634 <__aeabi_i2d>
 8101840:	f04f 0200 	mov.w	r2, #0
 8101844:	4b27      	ldr	r3, [pc, #156]	; (81018e4 <main+0x26c>)
 8101846:	f7ff f889 	bl	810095c <__aeabi_ddiv>
 810184a:	4602      	mov	r2, r0
 810184c:	460b      	mov	r3, r1
 810184e:	4928      	ldr	r1, [pc, #160]	; (81018f0 <main+0x278>)
 8101850:	e9c1 2300 	strd	r2, r3, [r1]
		duty_4 = (double) (i%1000) / 1000;
 8101854:	687b      	ldr	r3, [r7, #4]
 8101856:	4a21      	ldr	r2, [pc, #132]	; (81018dc <main+0x264>)
 8101858:	fb82 1203 	smull	r1, r2, r2, r3
 810185c:	1191      	asrs	r1, r2, #6
 810185e:	17da      	asrs	r2, r3, #31
 8101860:	1a8a      	subs	r2, r1, r2
 8101862:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8101866:	fb01 f202 	mul.w	r2, r1, r2
 810186a:	1a9a      	subs	r2, r3, r2
 810186c:	4610      	mov	r0, r2
 810186e:	f7fe fee1 	bl	8100634 <__aeabi_i2d>
 8101872:	f04f 0200 	mov.w	r2, #0
 8101876:	4b1b      	ldr	r3, [pc, #108]	; (81018e4 <main+0x26c>)
 8101878:	f7ff f870 	bl	810095c <__aeabi_ddiv>
 810187c:	4602      	mov	r2, r0
 810187e:	460b      	mov	r3, r1
 8101880:	491c      	ldr	r1, [pc, #112]	; (81018f4 <main+0x27c>)
 8101882:	e9c1 2300 	strd	r2, r3, [r1]
		i++;
 8101886:	687b      	ldr	r3, [r7, #4]
 8101888:	3301      	adds	r3, #1
 810188a:	607b      	str	r3, [r7, #4]

		if (TX_Flag_DSTOP) {
			//spegnimento dei motori
		}

		if (TX_Flag_DSEND) {
 810188c:	4b1a      	ldr	r3, [pc, #104]	; (81018f8 <main+0x280>)
 810188e:	681b      	ldr	r3, [r3, #0]
 8101890:	2b00      	cmp	r3, #0
 8101892:	d00a      	beq.n	81018aa <main+0x232>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); //accensione led verde (se c'è trasmissione)
 8101894:	2201      	movs	r2, #1
 8101896:	2101      	movs	r1, #1
 8101898:	4818      	ldr	r0, [pc, #96]	; (81018fc <main+0x284>)
 810189a:	f001 fe17 	bl	81034cc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET); //spegnimento led verde (se non c'è trasmissione)
 810189e:	2200      	movs	r2, #0
 81018a0:	2102      	movs	r1, #2
 81018a2:	4817      	ldr	r0, [pc, #92]	; (8101900 <main+0x288>)
 81018a4:	f001 fe12 	bl	81034cc <HAL_GPIO_WritePin>
 81018a8:	e745      	b.n	8101736 <main+0xbe>
		} else {
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET); //accensione led verde (se c'è trasmissione)
 81018aa:	2201      	movs	r2, #1
 81018ac:	2102      	movs	r1, #2
 81018ae:	4814      	ldr	r0, [pc, #80]	; (8101900 <main+0x288>)
 81018b0:	f001 fe0c 	bl	81034cc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); //spegnimento led verde (se non c'è trasmissione)
 81018b4:	2200      	movs	r2, #0
 81018b6:	2101      	movs	r1, #1
 81018b8:	4810      	ldr	r0, [pc, #64]	; (81018fc <main+0x284>)
 81018ba:	f001 fe07 	bl	81034cc <HAL_GPIO_WritePin>
		TIM3->CCR1= 999 - i%1000;
 81018be:	e73a      	b.n	8101736 <main+0xbe>
 81018c0:	58024400 	.word	0x58024400
 81018c4:	e000ed00 	.word	0xe000ed00
 81018c8:	58026400 	.word	0x58026400
 81018cc:	10000334 	.word	0x10000334
 81018d0:	100002a4 	.word	0x100002a4
 81018d4:	1000020c 	.word	0x1000020c
 81018d8:	10000258 	.word	0x10000258
 81018dc:	10624dd3 	.word	0x10624dd3
 81018e0:	40000400 	.word	0x40000400
 81018e4:	408f4000 	.word	0x408f4000
 81018e8:	10000350 	.word	0x10000350
 81018ec:	10000358 	.word	0x10000358
 81018f0:	10000360 	.word	0x10000360
 81018f4:	10000368 	.word	0x10000368
 81018f8:	10000208 	.word	0x10000208
 81018fc:	58020400 	.word	0x58020400
 8101900:	58021000 	.word	0x58021000

08101904 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8101904:	b580      	push	{r7, lr}
 8101906:	b088      	sub	sp, #32
 8101908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 810190a:	f107 0310 	add.w	r3, r7, #16
 810190e:	2200      	movs	r2, #0
 8101910:	601a      	str	r2, [r3, #0]
 8101912:	605a      	str	r2, [r3, #4]
 8101914:	609a      	str	r2, [r3, #8]
 8101916:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8101918:	1d3b      	adds	r3, r7, #4
 810191a:	2200      	movs	r2, #0
 810191c:	601a      	str	r2, [r3, #0]
 810191e:	605a      	str	r2, [r3, #4]
 8101920:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8101922:	4b1e      	ldr	r3, [pc, #120]	; (810199c <MX_TIM2_Init+0x98>)
 8101924:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8101928:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 24000-1;
 810192a:	4b1c      	ldr	r3, [pc, #112]	; (810199c <MX_TIM2_Init+0x98>)
 810192c:	f645 52bf 	movw	r2, #23999	; 0x5dbf
 8101930:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101932:	4b1a      	ldr	r3, [pc, #104]	; (810199c <MX_TIM2_Init+0x98>)
 8101934:	2200      	movs	r2, #0
 8101936:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8101938:	4b18      	ldr	r3, [pc, #96]	; (810199c <MX_TIM2_Init+0x98>)
 810193a:	f240 32e7 	movw	r2, #999	; 0x3e7
 810193e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8101940:	4b16      	ldr	r3, [pc, #88]	; (810199c <MX_TIM2_Init+0x98>)
 8101942:	2200      	movs	r2, #0
 8101944:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101946:	4b15      	ldr	r3, [pc, #84]	; (810199c <MX_TIM2_Init+0x98>)
 8101948:	2200      	movs	r2, #0
 810194a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 810194c:	4813      	ldr	r0, [pc, #76]	; (810199c <MX_TIM2_Init+0x98>)
 810194e:	f003 fbb1 	bl	81050b4 <HAL_TIM_Base_Init>
 8101952:	4603      	mov	r3, r0
 8101954:	2b00      	cmp	r3, #0
 8101956:	d001      	beq.n	810195c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8101958:	f000 fa2e 	bl	8101db8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 810195c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8101960:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8101962:	f107 0310 	add.w	r3, r7, #16
 8101966:	4619      	mov	r1, r3
 8101968:	480c      	ldr	r0, [pc, #48]	; (810199c <MX_TIM2_Init+0x98>)
 810196a:	f004 f817 	bl	810599c <HAL_TIM_ConfigClockSource>
 810196e:	4603      	mov	r3, r0
 8101970:	2b00      	cmp	r3, #0
 8101972:	d001      	beq.n	8101978 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8101974:	f000 fa20 	bl	8101db8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8101978:	2300      	movs	r3, #0
 810197a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 810197c:	2300      	movs	r3, #0
 810197e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8101980:	1d3b      	adds	r3, r7, #4
 8101982:	4619      	mov	r1, r3
 8101984:	4805      	ldr	r0, [pc, #20]	; (810199c <MX_TIM2_Init+0x98>)
 8101986:	f004 fd5b 	bl	8106440 <HAL_TIMEx_MasterConfigSynchronization>
 810198a:	4603      	mov	r3, r0
 810198c:	2b00      	cmp	r3, #0
 810198e:	d001      	beq.n	8101994 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8101990:	f000 fa12 	bl	8101db8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8101994:	bf00      	nop
 8101996:	3720      	adds	r7, #32
 8101998:	46bd      	mov	sp, r7
 810199a:	bd80      	pop	{r7, pc}
 810199c:	1000020c 	.word	0x1000020c

081019a0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 81019a0:	b580      	push	{r7, lr}
 81019a2:	b08e      	sub	sp, #56	; 0x38
 81019a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 81019a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 81019aa:	2200      	movs	r2, #0
 81019ac:	601a      	str	r2, [r3, #0]
 81019ae:	605a      	str	r2, [r3, #4]
 81019b0:	609a      	str	r2, [r3, #8]
 81019b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 81019b4:	f107 031c 	add.w	r3, r7, #28
 81019b8:	2200      	movs	r2, #0
 81019ba:	601a      	str	r2, [r3, #0]
 81019bc:	605a      	str	r2, [r3, #4]
 81019be:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 81019c0:	463b      	mov	r3, r7
 81019c2:	2200      	movs	r2, #0
 81019c4:	601a      	str	r2, [r3, #0]
 81019c6:	605a      	str	r2, [r3, #4]
 81019c8:	609a      	str	r2, [r3, #8]
 81019ca:	60da      	str	r2, [r3, #12]
 81019cc:	611a      	str	r2, [r3, #16]
 81019ce:	615a      	str	r2, [r3, #20]
 81019d0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 81019d2:	4b3e      	ldr	r3, [pc, #248]	; (8101acc <MX_TIM3_Init+0x12c>)
 81019d4:	4a3e      	ldr	r2, [pc, #248]	; (8101ad0 <MX_TIM3_Init+0x130>)
 81019d6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 24000-1;
 81019d8:	4b3c      	ldr	r3, [pc, #240]	; (8101acc <MX_TIM3_Init+0x12c>)
 81019da:	f645 52bf 	movw	r2, #23999	; 0x5dbf
 81019de:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 81019e0:	4b3a      	ldr	r3, [pc, #232]	; (8101acc <MX_TIM3_Init+0x12c>)
 81019e2:	2200      	movs	r2, #0
 81019e4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 81019e6:	4b39      	ldr	r3, [pc, #228]	; (8101acc <MX_TIM3_Init+0x12c>)
 81019e8:	f240 32e7 	movw	r2, #999	; 0x3e7
 81019ec:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 81019ee:	4b37      	ldr	r3, [pc, #220]	; (8101acc <MX_TIM3_Init+0x12c>)
 81019f0:	2200      	movs	r2, #0
 81019f2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 81019f4:	4b35      	ldr	r3, [pc, #212]	; (8101acc <MX_TIM3_Init+0x12c>)
 81019f6:	2200      	movs	r2, #0
 81019f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 81019fa:	4834      	ldr	r0, [pc, #208]	; (8101acc <MX_TIM3_Init+0x12c>)
 81019fc:	f003 fb5a 	bl	81050b4 <HAL_TIM_Base_Init>
 8101a00:	4603      	mov	r3, r0
 8101a02:	2b00      	cmp	r3, #0
 8101a04:	d001      	beq.n	8101a0a <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8101a06:	f000 f9d7 	bl	8101db8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8101a0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8101a0e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8101a10:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8101a14:	4619      	mov	r1, r3
 8101a16:	482d      	ldr	r0, [pc, #180]	; (8101acc <MX_TIM3_Init+0x12c>)
 8101a18:	f003 ffc0 	bl	810599c <HAL_TIM_ConfigClockSource>
 8101a1c:	4603      	mov	r3, r0
 8101a1e:	2b00      	cmp	r3, #0
 8101a20:	d001      	beq.n	8101a26 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8101a22:	f000 f9c9 	bl	8101db8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8101a26:	4829      	ldr	r0, [pc, #164]	; (8101acc <MX_TIM3_Init+0x12c>)
 8101a28:	f003 fc14 	bl	8105254 <HAL_TIM_PWM_Init>
 8101a2c:	4603      	mov	r3, r0
 8101a2e:	2b00      	cmp	r3, #0
 8101a30:	d001      	beq.n	8101a36 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8101a32:	f000 f9c1 	bl	8101db8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8101a36:	2300      	movs	r3, #0
 8101a38:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8101a3a:	2300      	movs	r3, #0
 8101a3c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8101a3e:	f107 031c 	add.w	r3, r7, #28
 8101a42:	4619      	mov	r1, r3
 8101a44:	4821      	ldr	r0, [pc, #132]	; (8101acc <MX_TIM3_Init+0x12c>)
 8101a46:	f004 fcfb 	bl	8106440 <HAL_TIMEx_MasterConfigSynchronization>
 8101a4a:	4603      	mov	r3, r0
 8101a4c:	2b00      	cmp	r3, #0
 8101a4e:	d001      	beq.n	8101a54 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8101a50:	f000 f9b2 	bl	8101db8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8101a54:	2360      	movs	r3, #96	; 0x60
 8101a56:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8101a58:	2300      	movs	r3, #0
 8101a5a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8101a5c:	2300      	movs	r3, #0
 8101a5e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8101a60:	2300      	movs	r3, #0
 8101a62:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8101a64:	463b      	mov	r3, r7
 8101a66:	2200      	movs	r2, #0
 8101a68:	4619      	mov	r1, r3
 8101a6a:	4818      	ldr	r0, [pc, #96]	; (8101acc <MX_TIM3_Init+0x12c>)
 8101a6c:	f003 fe82 	bl	8105774 <HAL_TIM_PWM_ConfigChannel>
 8101a70:	4603      	mov	r3, r0
 8101a72:	2b00      	cmp	r3, #0
 8101a74:	d001      	beq.n	8101a7a <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8101a76:	f000 f99f 	bl	8101db8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8101a7a:	463b      	mov	r3, r7
 8101a7c:	2204      	movs	r2, #4
 8101a7e:	4619      	mov	r1, r3
 8101a80:	4812      	ldr	r0, [pc, #72]	; (8101acc <MX_TIM3_Init+0x12c>)
 8101a82:	f003 fe77 	bl	8105774 <HAL_TIM_PWM_ConfigChannel>
 8101a86:	4603      	mov	r3, r0
 8101a88:	2b00      	cmp	r3, #0
 8101a8a:	d001      	beq.n	8101a90 <MX_TIM3_Init+0xf0>
  {
    Error_Handler();
 8101a8c:	f000 f994 	bl	8101db8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8101a90:	463b      	mov	r3, r7
 8101a92:	2208      	movs	r2, #8
 8101a94:	4619      	mov	r1, r3
 8101a96:	480d      	ldr	r0, [pc, #52]	; (8101acc <MX_TIM3_Init+0x12c>)
 8101a98:	f003 fe6c 	bl	8105774 <HAL_TIM_PWM_ConfigChannel>
 8101a9c:	4603      	mov	r3, r0
 8101a9e:	2b00      	cmp	r3, #0
 8101aa0:	d001      	beq.n	8101aa6 <MX_TIM3_Init+0x106>
  {
    Error_Handler();
 8101aa2:	f000 f989 	bl	8101db8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8101aa6:	463b      	mov	r3, r7
 8101aa8:	220c      	movs	r2, #12
 8101aaa:	4619      	mov	r1, r3
 8101aac:	4807      	ldr	r0, [pc, #28]	; (8101acc <MX_TIM3_Init+0x12c>)
 8101aae:	f003 fe61 	bl	8105774 <HAL_TIM_PWM_ConfigChannel>
 8101ab2:	4603      	mov	r3, r0
 8101ab4:	2b00      	cmp	r3, #0
 8101ab6:	d001      	beq.n	8101abc <MX_TIM3_Init+0x11c>
  {
    Error_Handler();
 8101ab8:	f000 f97e 	bl	8101db8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8101abc:	4803      	ldr	r0, [pc, #12]	; (8101acc <MX_TIM3_Init+0x12c>)
 8101abe:	f000 f9d9 	bl	8101e74 <HAL_TIM_MspPostInit>

}
 8101ac2:	bf00      	nop
 8101ac4:	3738      	adds	r7, #56	; 0x38
 8101ac6:	46bd      	mov	sp, r7
 8101ac8:	bd80      	pop	{r7, pc}
 8101aca:	bf00      	nop
 8101acc:	10000258 	.word	0x10000258
 8101ad0:	40000400 	.word	0x40000400

08101ad4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8101ad4:	b580      	push	{r7, lr}
 8101ad6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8101ad8:	4b22      	ldr	r3, [pc, #136]	; (8101b64 <MX_USART2_UART_Init+0x90>)
 8101ada:	4a23      	ldr	r2, [pc, #140]	; (8101b68 <MX_USART2_UART_Init+0x94>)
 8101adc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8101ade:	4b21      	ldr	r3, [pc, #132]	; (8101b64 <MX_USART2_UART_Init+0x90>)
 8101ae0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8101ae4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8101ae6:	4b1f      	ldr	r3, [pc, #124]	; (8101b64 <MX_USART2_UART_Init+0x90>)
 8101ae8:	2200      	movs	r2, #0
 8101aea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8101aec:	4b1d      	ldr	r3, [pc, #116]	; (8101b64 <MX_USART2_UART_Init+0x90>)
 8101aee:	2200      	movs	r2, #0
 8101af0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8101af2:	4b1c      	ldr	r3, [pc, #112]	; (8101b64 <MX_USART2_UART_Init+0x90>)
 8101af4:	2200      	movs	r2, #0
 8101af6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8101af8:	4b1a      	ldr	r3, [pc, #104]	; (8101b64 <MX_USART2_UART_Init+0x90>)
 8101afa:	220c      	movs	r2, #12
 8101afc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8101afe:	4b19      	ldr	r3, [pc, #100]	; (8101b64 <MX_USART2_UART_Init+0x90>)
 8101b00:	2200      	movs	r2, #0
 8101b02:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8101b04:	4b17      	ldr	r3, [pc, #92]	; (8101b64 <MX_USART2_UART_Init+0x90>)
 8101b06:	2200      	movs	r2, #0
 8101b08:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8101b0a:	4b16      	ldr	r3, [pc, #88]	; (8101b64 <MX_USART2_UART_Init+0x90>)
 8101b0c:	2200      	movs	r2, #0
 8101b0e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8101b10:	4b14      	ldr	r3, [pc, #80]	; (8101b64 <MX_USART2_UART_Init+0x90>)
 8101b12:	2200      	movs	r2, #0
 8101b14:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8101b16:	4b13      	ldr	r3, [pc, #76]	; (8101b64 <MX_USART2_UART_Init+0x90>)
 8101b18:	2200      	movs	r2, #0
 8101b1a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8101b1c:	4811      	ldr	r0, [pc, #68]	; (8101b64 <MX_USART2_UART_Init+0x90>)
 8101b1e:	f004 fd3b 	bl	8106598 <HAL_UART_Init>
 8101b22:	4603      	mov	r3, r0
 8101b24:	2b00      	cmp	r3, #0
 8101b26:	d001      	beq.n	8101b2c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8101b28:	f000 f946 	bl	8101db8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101b2c:	2100      	movs	r1, #0
 8101b2e:	480d      	ldr	r0, [pc, #52]	; (8101b64 <MX_USART2_UART_Init+0x90>)
 8101b30:	f007 f979 	bl	8108e26 <HAL_UARTEx_SetTxFifoThreshold>
 8101b34:	4603      	mov	r3, r0
 8101b36:	2b00      	cmp	r3, #0
 8101b38:	d001      	beq.n	8101b3e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8101b3a:	f000 f93d 	bl	8101db8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101b3e:	2100      	movs	r1, #0
 8101b40:	4808      	ldr	r0, [pc, #32]	; (8101b64 <MX_USART2_UART_Init+0x90>)
 8101b42:	f007 f9ae 	bl	8108ea2 <HAL_UARTEx_SetRxFifoThreshold>
 8101b46:	4603      	mov	r3, r0
 8101b48:	2b00      	cmp	r3, #0
 8101b4a:	d001      	beq.n	8101b50 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8101b4c:	f000 f934 	bl	8101db8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8101b50:	4804      	ldr	r0, [pc, #16]	; (8101b64 <MX_USART2_UART_Init+0x90>)
 8101b52:	f007 f92f 	bl	8108db4 <HAL_UARTEx_DisableFifoMode>
 8101b56:	4603      	mov	r3, r0
 8101b58:	2b00      	cmp	r3, #0
 8101b5a:	d001      	beq.n	8101b60 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8101b5c:	f000 f92c 	bl	8101db8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8101b60:	bf00      	nop
 8101b62:	bd80      	pop	{r7, pc}
 8101b64:	100002a4 	.word	0x100002a4
 8101b68:	40004400 	.word	0x40004400

08101b6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8101b6c:	b580      	push	{r7, lr}
 8101b6e:	b08a      	sub	sp, #40	; 0x28
 8101b70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101b72:	f107 0314 	add.w	r3, r7, #20
 8101b76:	2200      	movs	r2, #0
 8101b78:	601a      	str	r2, [r3, #0]
 8101b7a:	605a      	str	r2, [r3, #4]
 8101b7c:	609a      	str	r2, [r3, #8]
 8101b7e:	60da      	str	r2, [r3, #12]
 8101b80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8101b82:	4b3a      	ldr	r3, [pc, #232]	; (8101c6c <MX_GPIO_Init+0x100>)
 8101b84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101b88:	4a38      	ldr	r2, [pc, #224]	; (8101c6c <MX_GPIO_Init+0x100>)
 8101b8a:	f043 0301 	orr.w	r3, r3, #1
 8101b8e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101b92:	4b36      	ldr	r3, [pc, #216]	; (8101c6c <MX_GPIO_Init+0x100>)
 8101b94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101b98:	f003 0301 	and.w	r3, r3, #1
 8101b9c:	613b      	str	r3, [r7, #16]
 8101b9e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8101ba0:	4b32      	ldr	r3, [pc, #200]	; (8101c6c <MX_GPIO_Init+0x100>)
 8101ba2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101ba6:	4a31      	ldr	r2, [pc, #196]	; (8101c6c <MX_GPIO_Init+0x100>)
 8101ba8:	f043 0302 	orr.w	r3, r3, #2
 8101bac:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101bb0:	4b2e      	ldr	r3, [pc, #184]	; (8101c6c <MX_GPIO_Init+0x100>)
 8101bb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101bb6:	f003 0302 	and.w	r3, r3, #2
 8101bba:	60fb      	str	r3, [r7, #12]
 8101bbc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8101bbe:	4b2b      	ldr	r3, [pc, #172]	; (8101c6c <MX_GPIO_Init+0x100>)
 8101bc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101bc4:	4a29      	ldr	r2, [pc, #164]	; (8101c6c <MX_GPIO_Init+0x100>)
 8101bc6:	f043 0304 	orr.w	r3, r3, #4
 8101bca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101bce:	4b27      	ldr	r3, [pc, #156]	; (8101c6c <MX_GPIO_Init+0x100>)
 8101bd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101bd4:	f003 0304 	and.w	r3, r3, #4
 8101bd8:	60bb      	str	r3, [r7, #8]
 8101bda:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8101bdc:	4b23      	ldr	r3, [pc, #140]	; (8101c6c <MX_GPIO_Init+0x100>)
 8101bde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101be2:	4a22      	ldr	r2, [pc, #136]	; (8101c6c <MX_GPIO_Init+0x100>)
 8101be4:	f043 0308 	orr.w	r3, r3, #8
 8101be8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101bec:	4b1f      	ldr	r3, [pc, #124]	; (8101c6c <MX_GPIO_Init+0x100>)
 8101bee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101bf2:	f003 0308 	and.w	r3, r3, #8
 8101bf6:	607b      	str	r3, [r7, #4]
 8101bf8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8101bfa:	4b1c      	ldr	r3, [pc, #112]	; (8101c6c <MX_GPIO_Init+0x100>)
 8101bfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101c00:	4a1a      	ldr	r2, [pc, #104]	; (8101c6c <MX_GPIO_Init+0x100>)
 8101c02:	f043 0310 	orr.w	r3, r3, #16
 8101c06:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101c0a:	4b18      	ldr	r3, [pc, #96]	; (8101c6c <MX_GPIO_Init+0x100>)
 8101c0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101c10:	f003 0310 	and.w	r3, r3, #16
 8101c14:	603b      	str	r3, [r7, #0]
 8101c16:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8101c18:	2200      	movs	r2, #0
 8101c1a:	2101      	movs	r1, #1
 8101c1c:	4814      	ldr	r0, [pc, #80]	; (8101c70 <MX_GPIO_Init+0x104>)
 8101c1e:	f001 fc55 	bl	81034cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8101c22:	2200      	movs	r2, #0
 8101c24:	2102      	movs	r1, #2
 8101c26:	4813      	ldr	r0, [pc, #76]	; (8101c74 <MX_GPIO_Init+0x108>)
 8101c28:	f001 fc50 	bl	81034cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8101c2c:	2301      	movs	r3, #1
 8101c2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101c30:	2301      	movs	r3, #1
 8101c32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101c34:	2300      	movs	r3, #0
 8101c36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101c38:	2300      	movs	r3, #0
 8101c3a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101c3c:	f107 0314 	add.w	r3, r7, #20
 8101c40:	4619      	mov	r1, r3
 8101c42:	480b      	ldr	r0, [pc, #44]	; (8101c70 <MX_GPIO_Init+0x104>)
 8101c44:	f001 fa92 	bl	810316c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8101c48:	2302      	movs	r3, #2
 8101c4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101c4c:	2301      	movs	r3, #1
 8101c4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101c50:	2300      	movs	r3, #0
 8101c52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101c54:	2300      	movs	r3, #0
 8101c56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8101c58:	f107 0314 	add.w	r3, r7, #20
 8101c5c:	4619      	mov	r1, r3
 8101c5e:	4805      	ldr	r0, [pc, #20]	; (8101c74 <MX_GPIO_Init+0x108>)
 8101c60:	f001 fa84 	bl	810316c <HAL_GPIO_Init>

}
 8101c64:	bf00      	nop
 8101c66:	3728      	adds	r7, #40	; 0x28
 8101c68:	46bd      	mov	sp, r7
 8101c6a:	bd80      	pop	{r7, pc}
 8101c6c:	58024400 	.word	0x58024400
 8101c70:	58020400 	.word	0x58020400
 8101c74:	58021000 	.word	0x58021000

08101c78 <HAL_TIM_PeriodElapsedCallback>:
//questa callback trasmette
//ad ogni intervallo di tempo impostato dal timer htim2
//la stringa pc_buffer contenente tutti i dati di interesse del drone
//dall'esp alla seriale della scheda stm
//questo esempio serve per verificare che l'ESP funzioni correttamente
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8101c78:	b580      	push	{r7, lr}
 8101c7a:	b082      	sub	sp, #8
 8101c7c:	af00      	add	r7, sp, #0
 8101c7e:	6078      	str	r0, [r7, #4]
	// This callback is automatically called by the HAL on the UEV event
	parseCommand(rxBuff); //parse del comando inviato da MATLAB all'ESP
 8101c80:	483e      	ldr	r0, [pc, #248]	; (8101d7c <HAL_TIM_PeriodElapsedCallback+0x104>)
 8101c82:	f7ff fb9f 	bl	81013c4 <parseCommand>
	clearCommand(rxBuff); //pulizia del buffer di ricezione
 8101c86:	483d      	ldr	r0, [pc, #244]	; (8101d7c <HAL_TIM_PeriodElapsedCallback+0x104>)
 8101c88:	f7ff fb82 	bl	8101390 <clearCommand>
	if (htim == &htim2) {
 8101c8c:	687b      	ldr	r3, [r7, #4]
 8101c8e:	4a3c      	ldr	r2, [pc, #240]	; (8101d80 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8101c90:	4293      	cmp	r3, r2
 8101c92:	d16e      	bne.n	8101d72 <HAL_TIM_PeriodElapsedCallback+0xfa>
		if (TX_Flag_DSEND) {
 8101c94:	4b3b      	ldr	r3, [pc, #236]	; (8101d84 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8101c96:	681b      	ldr	r3, [r3, #0]
 8101c98:	2b00      	cmp	r3, #0
 8101c9a:	d06a      	beq.n	8101d72 <HAL_TIM_PeriodElapsedCallback+0xfa>
			getFixedArray(generateRandomNumber(0, 360), 3, 1, &pc_buffer);
 8101c9c:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8101ca0:	2000      	movs	r0, #0
 8101ca2:	f7ff fcb1 	bl	8101608 <generateRandomNumber>
 8101ca6:	eeb0 7a40 	vmov.f32	s14, s0
 8101caa:	eef0 7a60 	vmov.f32	s15, s1
 8101cae:	4a36      	ldr	r2, [pc, #216]	; (8101d88 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8101cb0:	2101      	movs	r1, #1
 8101cb2:	2003      	movs	r0, #3
 8101cb4:	eeb0 0a47 	vmov.f32	s0, s14
 8101cb8:	eef0 0a67 	vmov.f32	s1, s15
 8101cbc:	f7ff fbe4 	bl	8101488 <getFixedArray>
			getFixedArray(generateRandomNumber(0, 360), 3, 1, &pc_buffer[4]);
 8101cc0:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8101cc4:	2000      	movs	r0, #0
 8101cc6:	f7ff fc9f 	bl	8101608 <generateRandomNumber>
 8101cca:	eeb0 7a40 	vmov.f32	s14, s0
 8101cce:	eef0 7a60 	vmov.f32	s15, s1
 8101cd2:	4a2e      	ldr	r2, [pc, #184]	; (8101d8c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8101cd4:	2101      	movs	r1, #1
 8101cd6:	2003      	movs	r0, #3
 8101cd8:	eeb0 0a47 	vmov.f32	s0, s14
 8101cdc:	eef0 0a67 	vmov.f32	s1, s15
 8101ce0:	f7ff fbd2 	bl	8101488 <getFixedArray>
			getFixedArray(generateRandomNumber(0, 360), 3, 1, &pc_buffer[8]);
 8101ce4:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8101ce8:	2000      	movs	r0, #0
 8101cea:	f7ff fc8d 	bl	8101608 <generateRandomNumber>
 8101cee:	eeb0 7a40 	vmov.f32	s14, s0
 8101cf2:	eef0 7a60 	vmov.f32	s15, s1
 8101cf6:	4a26      	ldr	r2, [pc, #152]	; (8101d90 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8101cf8:	2101      	movs	r1, #1
 8101cfa:	2003      	movs	r0, #3
 8101cfc:	eeb0 0a47 	vmov.f32	s0, s14
 8101d00:	eef0 0a67 	vmov.f32	s1, s15
 8101d04:	f7ff fbc0 	bl	8101488 <getFixedArray>
			getFixedArray(duty_1, 1, 1, &pc_buffer[12]);
 8101d08:	4b22      	ldr	r3, [pc, #136]	; (8101d94 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8101d0a:	ed93 7b00 	vldr	d7, [r3]
 8101d0e:	4a22      	ldr	r2, [pc, #136]	; (8101d98 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8101d10:	2101      	movs	r1, #1
 8101d12:	2001      	movs	r0, #1
 8101d14:	eeb0 0a47 	vmov.f32	s0, s14
 8101d18:	eef0 0a67 	vmov.f32	s1, s15
 8101d1c:	f7ff fbb4 	bl	8101488 <getFixedArray>
			getFixedArray(duty_2, 1, 1, &pc_buffer[14]);
 8101d20:	4b1e      	ldr	r3, [pc, #120]	; (8101d9c <HAL_TIM_PeriodElapsedCallback+0x124>)
 8101d22:	ed93 7b00 	vldr	d7, [r3]
 8101d26:	4a1e      	ldr	r2, [pc, #120]	; (8101da0 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8101d28:	2101      	movs	r1, #1
 8101d2a:	2001      	movs	r0, #1
 8101d2c:	eeb0 0a47 	vmov.f32	s0, s14
 8101d30:	eef0 0a67 	vmov.f32	s1, s15
 8101d34:	f7ff fba8 	bl	8101488 <getFixedArray>
			getFixedArray(duty_3, 1, 1, &pc_buffer[16]);
 8101d38:	4b1a      	ldr	r3, [pc, #104]	; (8101da4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8101d3a:	ed93 7b00 	vldr	d7, [r3]
 8101d3e:	4a1a      	ldr	r2, [pc, #104]	; (8101da8 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8101d40:	2101      	movs	r1, #1
 8101d42:	2001      	movs	r0, #1
 8101d44:	eeb0 0a47 	vmov.f32	s0, s14
 8101d48:	eef0 0a67 	vmov.f32	s1, s15
 8101d4c:	f7ff fb9c 	bl	8101488 <getFixedArray>
			getFixedArray(duty_4, 1, 1, &pc_buffer[18]);
 8101d50:	4b16      	ldr	r3, [pc, #88]	; (8101dac <HAL_TIM_PeriodElapsedCallback+0x134>)
 8101d52:	ed93 7b00 	vldr	d7, [r3]
 8101d56:	4a16      	ldr	r2, [pc, #88]	; (8101db0 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8101d58:	2101      	movs	r1, #1
 8101d5a:	2001      	movs	r0, #1
 8101d5c:	eeb0 0a47 	vmov.f32	s0, s14
 8101d60:	eef0 0a67 	vmov.f32	s1, s15
 8101d64:	f7ff fb90 	bl	8101488 <getFixedArray>
			HAL_UART_Transmit_IT(&huart2, pc_buffer, sizeof(pc_buffer));
 8101d68:	2214      	movs	r2, #20
 8101d6a:	4907      	ldr	r1, [pc, #28]	; (8101d88 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8101d6c:	4811      	ldr	r0, [pc, #68]	; (8101db4 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8101d6e:	f004 fc63 	bl	8106638 <HAL_UART_Transmit_IT>
		}
	}
}
 8101d72:	bf00      	nop
 8101d74:	3708      	adds	r7, #8
 8101d76:	46bd      	mov	sp, r7
 8101d78:	bd80      	pop	{r7, pc}
 8101d7a:	bf00      	nop
 8101d7c:	10000334 	.word	0x10000334
 8101d80:	1000020c 	.word	0x1000020c
 8101d84:	10000208 	.word	0x10000208
 8101d88:	10000338 	.word	0x10000338
 8101d8c:	1000033c 	.word	0x1000033c
 8101d90:	10000340 	.word	0x10000340
 8101d94:	10000350 	.word	0x10000350
 8101d98:	10000344 	.word	0x10000344
 8101d9c:	10000358 	.word	0x10000358
 8101da0:	10000346 	.word	0x10000346
 8101da4:	10000360 	.word	0x10000360
 8101da8:	10000348 	.word	0x10000348
 8101dac:	10000368 	.word	0x10000368
 8101db0:	1000034a 	.word	0x1000034a
 8101db4:	100002a4 	.word	0x100002a4

08101db8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8101db8:	b480      	push	{r7}
 8101dba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8101dbc:	b672      	cpsid	i
}
 8101dbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8101dc0:	e7fe      	b.n	8101dc0 <Error_Handler+0x8>
	...

08101dc4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8101dc4:	b480      	push	{r7}
 8101dc6:	b083      	sub	sp, #12
 8101dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101dca:	4b0a      	ldr	r3, [pc, #40]	; (8101df4 <HAL_MspInit+0x30>)
 8101dcc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101dd0:	4a08      	ldr	r2, [pc, #32]	; (8101df4 <HAL_MspInit+0x30>)
 8101dd2:	f043 0302 	orr.w	r3, r3, #2
 8101dd6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8101dda:	4b06      	ldr	r3, [pc, #24]	; (8101df4 <HAL_MspInit+0x30>)
 8101ddc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101de0:	f003 0302 	and.w	r3, r3, #2
 8101de4:	607b      	str	r3, [r7, #4]
 8101de6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8101de8:	bf00      	nop
 8101dea:	370c      	adds	r7, #12
 8101dec:	46bd      	mov	sp, r7
 8101dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101df2:	4770      	bx	lr
 8101df4:	58024400 	.word	0x58024400

08101df8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8101df8:	b580      	push	{r7, lr}
 8101dfa:	b084      	sub	sp, #16
 8101dfc:	af00      	add	r7, sp, #0
 8101dfe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8101e00:	687b      	ldr	r3, [r7, #4]
 8101e02:	681b      	ldr	r3, [r3, #0]
 8101e04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8101e08:	d117      	bne.n	8101e3a <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8101e0a:	4b18      	ldr	r3, [pc, #96]	; (8101e6c <HAL_TIM_Base_MspInit+0x74>)
 8101e0c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101e10:	4a16      	ldr	r2, [pc, #88]	; (8101e6c <HAL_TIM_Base_MspInit+0x74>)
 8101e12:	f043 0301 	orr.w	r3, r3, #1
 8101e16:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101e1a:	4b14      	ldr	r3, [pc, #80]	; (8101e6c <HAL_TIM_Base_MspInit+0x74>)
 8101e1c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101e20:	f003 0301 	and.w	r3, r3, #1
 8101e24:	60fb      	str	r3, [r7, #12]
 8101e26:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8101e28:	2200      	movs	r2, #0
 8101e2a:	2100      	movs	r1, #0
 8101e2c:	201c      	movs	r0, #28
 8101e2e:	f000 fbf0 	bl	8102612 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8101e32:	201c      	movs	r0, #28
 8101e34:	f000 fc07 	bl	8102646 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8101e38:	e013      	b.n	8101e62 <HAL_TIM_Base_MspInit+0x6a>
  else if(htim_base->Instance==TIM3)
 8101e3a:	687b      	ldr	r3, [r7, #4]
 8101e3c:	681b      	ldr	r3, [r3, #0]
 8101e3e:	4a0c      	ldr	r2, [pc, #48]	; (8101e70 <HAL_TIM_Base_MspInit+0x78>)
 8101e40:	4293      	cmp	r3, r2
 8101e42:	d10e      	bne.n	8101e62 <HAL_TIM_Base_MspInit+0x6a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8101e44:	4b09      	ldr	r3, [pc, #36]	; (8101e6c <HAL_TIM_Base_MspInit+0x74>)
 8101e46:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101e4a:	4a08      	ldr	r2, [pc, #32]	; (8101e6c <HAL_TIM_Base_MspInit+0x74>)
 8101e4c:	f043 0302 	orr.w	r3, r3, #2
 8101e50:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101e54:	4b05      	ldr	r3, [pc, #20]	; (8101e6c <HAL_TIM_Base_MspInit+0x74>)
 8101e56:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101e5a:	f003 0302 	and.w	r3, r3, #2
 8101e5e:	60bb      	str	r3, [r7, #8]
 8101e60:	68bb      	ldr	r3, [r7, #8]
}
 8101e62:	bf00      	nop
 8101e64:	3710      	adds	r7, #16
 8101e66:	46bd      	mov	sp, r7
 8101e68:	bd80      	pop	{r7, pc}
 8101e6a:	bf00      	nop
 8101e6c:	58024400 	.word	0x58024400
 8101e70:	40000400 	.word	0x40000400

08101e74 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8101e74:	b580      	push	{r7, lr}
 8101e76:	b08a      	sub	sp, #40	; 0x28
 8101e78:	af00      	add	r7, sp, #0
 8101e7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101e7c:	f107 0314 	add.w	r3, r7, #20
 8101e80:	2200      	movs	r2, #0
 8101e82:	601a      	str	r2, [r3, #0]
 8101e84:	605a      	str	r2, [r3, #4]
 8101e86:	609a      	str	r2, [r3, #8]
 8101e88:	60da      	str	r2, [r3, #12]
 8101e8a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8101e8c:	687b      	ldr	r3, [r7, #4]
 8101e8e:	681b      	ldr	r3, [r3, #0]
 8101e90:	4a32      	ldr	r2, [pc, #200]	; (8101f5c <HAL_TIM_MspPostInit+0xe8>)
 8101e92:	4293      	cmp	r3, r2
 8101e94:	d15d      	bne.n	8101f52 <HAL_TIM_MspPostInit+0xde>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8101e96:	4b32      	ldr	r3, [pc, #200]	; (8101f60 <HAL_TIM_MspPostInit+0xec>)
 8101e98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101e9c:	4a30      	ldr	r2, [pc, #192]	; (8101f60 <HAL_TIM_MspPostInit+0xec>)
 8101e9e:	f043 0301 	orr.w	r3, r3, #1
 8101ea2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101ea6:	4b2e      	ldr	r3, [pc, #184]	; (8101f60 <HAL_TIM_MspPostInit+0xec>)
 8101ea8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101eac:	f003 0301 	and.w	r3, r3, #1
 8101eb0:	613b      	str	r3, [r7, #16]
 8101eb2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8101eb4:	4b2a      	ldr	r3, [pc, #168]	; (8101f60 <HAL_TIM_MspPostInit+0xec>)
 8101eb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101eba:	4a29      	ldr	r2, [pc, #164]	; (8101f60 <HAL_TIM_MspPostInit+0xec>)
 8101ebc:	f043 0302 	orr.w	r3, r3, #2
 8101ec0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101ec4:	4b26      	ldr	r3, [pc, #152]	; (8101f60 <HAL_TIM_MspPostInit+0xec>)
 8101ec6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101eca:	f003 0302 	and.w	r3, r3, #2
 8101ece:	60fb      	str	r3, [r7, #12]
 8101ed0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8101ed2:	4b23      	ldr	r3, [pc, #140]	; (8101f60 <HAL_TIM_MspPostInit+0xec>)
 8101ed4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101ed8:	4a21      	ldr	r2, [pc, #132]	; (8101f60 <HAL_TIM_MspPostInit+0xec>)
 8101eda:	f043 0304 	orr.w	r3, r3, #4
 8101ede:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101ee2:	4b1f      	ldr	r3, [pc, #124]	; (8101f60 <HAL_TIM_MspPostInit+0xec>)
 8101ee4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101ee8:	f003 0304 	and.w	r3, r3, #4
 8101eec:	60bb      	str	r3, [r7, #8]
 8101eee:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TIM3_CH1
    PB1     ------> TIM3_CH4
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8101ef0:	2340      	movs	r3, #64	; 0x40
 8101ef2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101ef4:	2302      	movs	r3, #2
 8101ef6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101ef8:	2300      	movs	r3, #0
 8101efa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101efc:	2300      	movs	r3, #0
 8101efe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8101f00:	2302      	movs	r3, #2
 8101f02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8101f04:	f107 0314 	add.w	r3, r7, #20
 8101f08:	4619      	mov	r1, r3
 8101f0a:	4816      	ldr	r0, [pc, #88]	; (8101f64 <HAL_TIM_MspPostInit+0xf0>)
 8101f0c:	f001 f92e 	bl	810316c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8101f10:	2302      	movs	r3, #2
 8101f12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101f14:	2302      	movs	r3, #2
 8101f16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101f18:	2300      	movs	r3, #0
 8101f1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101f1c:	2300      	movs	r3, #0
 8101f1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8101f20:	2302      	movs	r3, #2
 8101f22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101f24:	f107 0314 	add.w	r3, r7, #20
 8101f28:	4619      	mov	r1, r3
 8101f2a:	480f      	ldr	r0, [pc, #60]	; (8101f68 <HAL_TIM_MspPostInit+0xf4>)
 8101f2c:	f001 f91e 	bl	810316c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8101f30:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8101f34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101f36:	2302      	movs	r3, #2
 8101f38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101f3a:	2300      	movs	r3, #0
 8101f3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101f3e:	2300      	movs	r3, #0
 8101f40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8101f42:	2302      	movs	r3, #2
 8101f44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8101f46:	f107 0314 	add.w	r3, r7, #20
 8101f4a:	4619      	mov	r1, r3
 8101f4c:	4807      	ldr	r0, [pc, #28]	; (8101f6c <HAL_TIM_MspPostInit+0xf8>)
 8101f4e:	f001 f90d 	bl	810316c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8101f52:	bf00      	nop
 8101f54:	3728      	adds	r7, #40	; 0x28
 8101f56:	46bd      	mov	sp, r7
 8101f58:	bd80      	pop	{r7, pc}
 8101f5a:	bf00      	nop
 8101f5c:	40000400 	.word	0x40000400
 8101f60:	58024400 	.word	0x58024400
 8101f64:	58020000 	.word	0x58020000
 8101f68:	58020400 	.word	0x58020400
 8101f6c:	58020800 	.word	0x58020800

08101f70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8101f70:	b580      	push	{r7, lr}
 8101f72:	b0ba      	sub	sp, #232	; 0xe8
 8101f74:	af00      	add	r7, sp, #0
 8101f76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101f78:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101f7c:	2200      	movs	r2, #0
 8101f7e:	601a      	str	r2, [r3, #0]
 8101f80:	605a      	str	r2, [r3, #4]
 8101f82:	609a      	str	r2, [r3, #8]
 8101f84:	60da      	str	r2, [r3, #12]
 8101f86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101f88:	f107 0318 	add.w	r3, r7, #24
 8101f8c:	22bc      	movs	r2, #188	; 0xbc
 8101f8e:	2100      	movs	r1, #0
 8101f90:	4618      	mov	r0, r3
 8101f92:	f008 fe6f 	bl	810ac74 <memset>
  if(huart->Instance==USART2)
 8101f96:	687b      	ldr	r3, [r7, #4]
 8101f98:	681b      	ldr	r3, [r3, #0]
 8101f9a:	4a3a      	ldr	r2, [pc, #232]	; (8102084 <HAL_UART_MspInit+0x114>)
 8101f9c:	4293      	cmp	r3, r2
 8101f9e:	d16d      	bne.n	810207c <HAL_UART_MspInit+0x10c>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8101fa0:	2302      	movs	r3, #2
 8101fa2:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8101fa4:	2300      	movs	r3, #0
 8101fa6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101faa:	f107 0318 	add.w	r3, r7, #24
 8101fae:	4618      	mov	r0, r3
 8101fb0:	f001 fd18 	bl	81039e4 <HAL_RCCEx_PeriphCLKConfig>
 8101fb4:	4603      	mov	r3, r0
 8101fb6:	2b00      	cmp	r3, #0
 8101fb8:	d001      	beq.n	8101fbe <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8101fba:	f7ff fefd 	bl	8101db8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8101fbe:	4b32      	ldr	r3, [pc, #200]	; (8102088 <HAL_UART_MspInit+0x118>)
 8101fc0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101fc4:	4a30      	ldr	r2, [pc, #192]	; (8102088 <HAL_UART_MspInit+0x118>)
 8101fc6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101fca:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101fce:	4b2e      	ldr	r3, [pc, #184]	; (8102088 <HAL_UART_MspInit+0x118>)
 8101fd0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101fd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8101fd8:	617b      	str	r3, [r7, #20]
 8101fda:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8101fdc:	4b2a      	ldr	r3, [pc, #168]	; (8102088 <HAL_UART_MspInit+0x118>)
 8101fde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101fe2:	4a29      	ldr	r2, [pc, #164]	; (8102088 <HAL_UART_MspInit+0x118>)
 8101fe4:	f043 0301 	orr.w	r3, r3, #1
 8101fe8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101fec:	4b26      	ldr	r3, [pc, #152]	; (8102088 <HAL_UART_MspInit+0x118>)
 8101fee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101ff2:	f003 0301 	and.w	r3, r3, #1
 8101ff6:	613b      	str	r3, [r7, #16]
 8101ff8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8101ffa:	4b23      	ldr	r3, [pc, #140]	; (8102088 <HAL_UART_MspInit+0x118>)
 8101ffc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102000:	4a21      	ldr	r2, [pc, #132]	; (8102088 <HAL_UART_MspInit+0x118>)
 8102002:	f043 0308 	orr.w	r3, r3, #8
 8102006:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810200a:	4b1f      	ldr	r3, [pc, #124]	; (8102088 <HAL_UART_MspInit+0x118>)
 810200c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102010:	f003 0308 	and.w	r3, r3, #8
 8102014:	60fb      	str	r3, [r7, #12]
 8102016:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8102018:	2308      	movs	r3, #8
 810201a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810201e:	2302      	movs	r3, #2
 8102020:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102024:	2300      	movs	r3, #0
 8102026:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810202a:	2300      	movs	r3, #0
 810202c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8102030:	2307      	movs	r3, #7
 8102032:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8102036:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 810203a:	4619      	mov	r1, r3
 810203c:	4813      	ldr	r0, [pc, #76]	; (810208c <HAL_UART_MspInit+0x11c>)
 810203e:	f001 f895 	bl	810316c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8102042:	2320      	movs	r3, #32
 8102044:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102048:	2302      	movs	r3, #2
 810204a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810204e:	2300      	movs	r3, #0
 8102050:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102054:	2300      	movs	r3, #0
 8102056:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 810205a:	2307      	movs	r3, #7
 810205c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8102060:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8102064:	4619      	mov	r1, r3
 8102066:	480a      	ldr	r0, [pc, #40]	; (8102090 <HAL_UART_MspInit+0x120>)
 8102068:	f001 f880 	bl	810316c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 810206c:	2200      	movs	r2, #0
 810206e:	2100      	movs	r1, #0
 8102070:	2026      	movs	r0, #38	; 0x26
 8102072:	f000 face 	bl	8102612 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8102076:	2026      	movs	r0, #38	; 0x26
 8102078:	f000 fae5 	bl	8102646 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 810207c:	bf00      	nop
 810207e:	37e8      	adds	r7, #232	; 0xe8
 8102080:	46bd      	mov	sp, r7
 8102082:	bd80      	pop	{r7, pc}
 8102084:	40004400 	.word	0x40004400
 8102088:	58024400 	.word	0x58024400
 810208c:	58020000 	.word	0x58020000
 8102090:	58020c00 	.word	0x58020c00

08102094 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8102094:	b480      	push	{r7}
 8102096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8102098:	e7fe      	b.n	8102098 <NMI_Handler+0x4>

0810209a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 810209a:	b480      	push	{r7}
 810209c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 810209e:	e7fe      	b.n	810209e <HardFault_Handler+0x4>

081020a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 81020a0:	b480      	push	{r7}
 81020a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 81020a4:	e7fe      	b.n	81020a4 <MemManage_Handler+0x4>

081020a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 81020a6:	b480      	push	{r7}
 81020a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 81020aa:	e7fe      	b.n	81020aa <BusFault_Handler+0x4>

081020ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 81020ac:	b480      	push	{r7}
 81020ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 81020b0:	e7fe      	b.n	81020b0 <UsageFault_Handler+0x4>

081020b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 81020b2:	b480      	push	{r7}
 81020b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 81020b6:	bf00      	nop
 81020b8:	46bd      	mov	sp, r7
 81020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 81020be:	4770      	bx	lr

081020c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 81020c0:	b480      	push	{r7}
 81020c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 81020c4:	bf00      	nop
 81020c6:	46bd      	mov	sp, r7
 81020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81020cc:	4770      	bx	lr

081020ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 81020ce:	b480      	push	{r7}
 81020d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 81020d2:	bf00      	nop
 81020d4:	46bd      	mov	sp, r7
 81020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81020da:	4770      	bx	lr

081020dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 81020dc:	b580      	push	{r7, lr}
 81020de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 81020e0:	f000 f99c 	bl	810241c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 81020e4:	bf00      	nop
 81020e6:	bd80      	pop	{r7, pc}

081020e8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 81020e8:	b580      	push	{r7, lr}
 81020ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 81020ec:	4802      	ldr	r0, [pc, #8]	; (81020f8 <TIM2_IRQHandler+0x10>)
 81020ee:	f003 fa21 	bl	8105534 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 81020f2:	bf00      	nop
 81020f4:	bd80      	pop	{r7, pc}
 81020f6:	bf00      	nop
 81020f8:	1000020c 	.word	0x1000020c

081020fc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 81020fc:	b580      	push	{r7, lr}
 81020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8102100:	4802      	ldr	r0, [pc, #8]	; (810210c <USART2_IRQHandler+0x10>)
 8102102:	f004 fb97 	bl	8106834 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8102106:	bf00      	nop
 8102108:	bd80      	pop	{r7, pc}
 810210a:	bf00      	nop
 810210c:	100002a4 	.word	0x100002a4

08102110 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8102110:	b480      	push	{r7}
 8102112:	af00      	add	r7, sp, #0
	return 1;
 8102114:	2301      	movs	r3, #1
}
 8102116:	4618      	mov	r0, r3
 8102118:	46bd      	mov	sp, r7
 810211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810211e:	4770      	bx	lr

08102120 <_kill>:

int _kill(int pid, int sig)
{
 8102120:	b580      	push	{r7, lr}
 8102122:	b082      	sub	sp, #8
 8102124:	af00      	add	r7, sp, #0
 8102126:	6078      	str	r0, [r7, #4]
 8102128:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 810212a:	f008 fddb 	bl	810ace4 <__errno>
 810212e:	4603      	mov	r3, r0
 8102130:	2216      	movs	r2, #22
 8102132:	601a      	str	r2, [r3, #0]
	return -1;
 8102134:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8102138:	4618      	mov	r0, r3
 810213a:	3708      	adds	r7, #8
 810213c:	46bd      	mov	sp, r7
 810213e:	bd80      	pop	{r7, pc}

08102140 <_exit>:

void _exit (int status)
{
 8102140:	b580      	push	{r7, lr}
 8102142:	b082      	sub	sp, #8
 8102144:	af00      	add	r7, sp, #0
 8102146:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8102148:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 810214c:	6878      	ldr	r0, [r7, #4]
 810214e:	f7ff ffe7 	bl	8102120 <_kill>
	while (1) {}		/* Make sure we hang here */
 8102152:	e7fe      	b.n	8102152 <_exit+0x12>

08102154 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8102154:	b580      	push	{r7, lr}
 8102156:	b086      	sub	sp, #24
 8102158:	af00      	add	r7, sp, #0
 810215a:	60f8      	str	r0, [r7, #12]
 810215c:	60b9      	str	r1, [r7, #8]
 810215e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	len=1;
 8102160:	2301      	movs	r3, #1
 8102162:	607b      	str	r3, [r7, #4]

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8102164:	2300      	movs	r3, #0
 8102166:	617b      	str	r3, [r7, #20]
 8102168:	e00a      	b.n	8102180 <_read+0x2c>
	{
		*ptr++ = __io_getchar();
 810216a:	f3af 8000 	nop.w
 810216e:	4601      	mov	r1, r0
 8102170:	68bb      	ldr	r3, [r7, #8]
 8102172:	1c5a      	adds	r2, r3, #1
 8102174:	60ba      	str	r2, [r7, #8]
 8102176:	b2ca      	uxtb	r2, r1
 8102178:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 810217a:	697b      	ldr	r3, [r7, #20]
 810217c:	3301      	adds	r3, #1
 810217e:	617b      	str	r3, [r7, #20]
 8102180:	697a      	ldr	r2, [r7, #20]
 8102182:	687b      	ldr	r3, [r7, #4]
 8102184:	429a      	cmp	r2, r3
 8102186:	dbf0      	blt.n	810216a <_read+0x16>
	}

return len;
 8102188:	687b      	ldr	r3, [r7, #4]
}
 810218a:	4618      	mov	r0, r3
 810218c:	3718      	adds	r7, #24
 810218e:	46bd      	mov	sp, r7
 8102190:	bd80      	pop	{r7, pc}

08102192 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8102192:	b580      	push	{r7, lr}
 8102194:	b086      	sub	sp, #24
 8102196:	af00      	add	r7, sp, #0
 8102198:	60f8      	str	r0, [r7, #12]
 810219a:	60b9      	str	r1, [r7, #8]
 810219c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 810219e:	2300      	movs	r3, #0
 81021a0:	617b      	str	r3, [r7, #20]
 81021a2:	e009      	b.n	81021b8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 81021a4:	68bb      	ldr	r3, [r7, #8]
 81021a6:	1c5a      	adds	r2, r3, #1
 81021a8:	60ba      	str	r2, [r7, #8]
 81021aa:	781b      	ldrb	r3, [r3, #0]
 81021ac:	4618      	mov	r0, r3
 81021ae:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 81021b2:	697b      	ldr	r3, [r7, #20]
 81021b4:	3301      	adds	r3, #1
 81021b6:	617b      	str	r3, [r7, #20]
 81021b8:	697a      	ldr	r2, [r7, #20]
 81021ba:	687b      	ldr	r3, [r7, #4]
 81021bc:	429a      	cmp	r2, r3
 81021be:	dbf1      	blt.n	81021a4 <_write+0x12>
	}
	return len;
 81021c0:	687b      	ldr	r3, [r7, #4]
}
 81021c2:	4618      	mov	r0, r3
 81021c4:	3718      	adds	r7, #24
 81021c6:	46bd      	mov	sp, r7
 81021c8:	bd80      	pop	{r7, pc}

081021ca <_close>:

int _close(int file)
{
 81021ca:	b480      	push	{r7}
 81021cc:	b083      	sub	sp, #12
 81021ce:	af00      	add	r7, sp, #0
 81021d0:	6078      	str	r0, [r7, #4]
	return -1;
 81021d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 81021d6:	4618      	mov	r0, r3
 81021d8:	370c      	adds	r7, #12
 81021da:	46bd      	mov	sp, r7
 81021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81021e0:	4770      	bx	lr

081021e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 81021e2:	b480      	push	{r7}
 81021e4:	b083      	sub	sp, #12
 81021e6:	af00      	add	r7, sp, #0
 81021e8:	6078      	str	r0, [r7, #4]
 81021ea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 81021ec:	683b      	ldr	r3, [r7, #0]
 81021ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 81021f2:	605a      	str	r2, [r3, #4]
	return 0;
 81021f4:	2300      	movs	r3, #0
}
 81021f6:	4618      	mov	r0, r3
 81021f8:	370c      	adds	r7, #12
 81021fa:	46bd      	mov	sp, r7
 81021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102200:	4770      	bx	lr

08102202 <_isatty>:

int _isatty(int file)
{
 8102202:	b480      	push	{r7}
 8102204:	b083      	sub	sp, #12
 8102206:	af00      	add	r7, sp, #0
 8102208:	6078      	str	r0, [r7, #4]
	return 1;
 810220a:	2301      	movs	r3, #1
}
 810220c:	4618      	mov	r0, r3
 810220e:	370c      	adds	r7, #12
 8102210:	46bd      	mov	sp, r7
 8102212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102216:	4770      	bx	lr

08102218 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8102218:	b480      	push	{r7}
 810221a:	b085      	sub	sp, #20
 810221c:	af00      	add	r7, sp, #0
 810221e:	60f8      	str	r0, [r7, #12]
 8102220:	60b9      	str	r1, [r7, #8]
 8102222:	607a      	str	r2, [r7, #4]
	return 0;
 8102224:	2300      	movs	r3, #0
}
 8102226:	4618      	mov	r0, r3
 8102228:	3714      	adds	r7, #20
 810222a:	46bd      	mov	sp, r7
 810222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102230:	4770      	bx	lr
	...

08102234 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8102234:	b580      	push	{r7, lr}
 8102236:	b086      	sub	sp, #24
 8102238:	af00      	add	r7, sp, #0
 810223a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 810223c:	4a14      	ldr	r2, [pc, #80]	; (8102290 <_sbrk+0x5c>)
 810223e:	4b15      	ldr	r3, [pc, #84]	; (8102294 <_sbrk+0x60>)
 8102240:	1ad3      	subs	r3, r2, r3
 8102242:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8102244:	697b      	ldr	r3, [r7, #20]
 8102246:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8102248:	4b13      	ldr	r3, [pc, #76]	; (8102298 <_sbrk+0x64>)
 810224a:	681b      	ldr	r3, [r3, #0]
 810224c:	2b00      	cmp	r3, #0
 810224e:	d102      	bne.n	8102256 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8102250:	4b11      	ldr	r3, [pc, #68]	; (8102298 <_sbrk+0x64>)
 8102252:	4a12      	ldr	r2, [pc, #72]	; (810229c <_sbrk+0x68>)
 8102254:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8102256:	4b10      	ldr	r3, [pc, #64]	; (8102298 <_sbrk+0x64>)
 8102258:	681a      	ldr	r2, [r3, #0]
 810225a:	687b      	ldr	r3, [r7, #4]
 810225c:	4413      	add	r3, r2
 810225e:	693a      	ldr	r2, [r7, #16]
 8102260:	429a      	cmp	r2, r3
 8102262:	d207      	bcs.n	8102274 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8102264:	f008 fd3e 	bl	810ace4 <__errno>
 8102268:	4603      	mov	r3, r0
 810226a:	220c      	movs	r2, #12
 810226c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 810226e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8102272:	e009      	b.n	8102288 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8102274:	4b08      	ldr	r3, [pc, #32]	; (8102298 <_sbrk+0x64>)
 8102276:	681b      	ldr	r3, [r3, #0]
 8102278:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 810227a:	4b07      	ldr	r3, [pc, #28]	; (8102298 <_sbrk+0x64>)
 810227c:	681a      	ldr	r2, [r3, #0]
 810227e:	687b      	ldr	r3, [r7, #4]
 8102280:	4413      	add	r3, r2
 8102282:	4a05      	ldr	r2, [pc, #20]	; (8102298 <_sbrk+0x64>)
 8102284:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8102286:	68fb      	ldr	r3, [r7, #12]
}
 8102288:	4618      	mov	r0, r3
 810228a:	3718      	adds	r7, #24
 810228c:	46bd      	mov	sp, r7
 810228e:	bd80      	pop	{r7, pc}
 8102290:	10048000 	.word	0x10048000
 8102294:	00000400 	.word	0x00000400
 8102298:	10000370 	.word	0x10000370
 810229c:	100004c8 	.word	0x100004c8

081022a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 81022a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 81022d8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 81022a4:	f7fe ff2c 	bl	8101100 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 81022a8:	480c      	ldr	r0, [pc, #48]	; (81022dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 81022aa:	490d      	ldr	r1, [pc, #52]	; (81022e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 81022ac:	4a0d      	ldr	r2, [pc, #52]	; (81022e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 81022ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 81022b0:	e002      	b.n	81022b8 <LoopCopyDataInit>

081022b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 81022b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 81022b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 81022b6:	3304      	adds	r3, #4

081022b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 81022b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 81022ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 81022bc:	d3f9      	bcc.n	81022b2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 81022be:	4a0a      	ldr	r2, [pc, #40]	; (81022e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 81022c0:	4c0a      	ldr	r4, [pc, #40]	; (81022ec <LoopFillZerobss+0x22>)
  movs r3, #0
 81022c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 81022c4:	e001      	b.n	81022ca <LoopFillZerobss>

081022c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 81022c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 81022c8:	3204      	adds	r2, #4

081022ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 81022ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 81022cc:	d3fb      	bcc.n	81022c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 81022ce:	f008 fd0f 	bl	810acf0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 81022d2:	f7ff f9d1 	bl	8101678 <main>
  bx  lr
 81022d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 81022d8:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 81022dc:	10000000 	.word	0x10000000
  ldr r1, =_edata
 81022e0:	100001e8 	.word	0x100001e8
  ldr r2, =_sidata
 81022e4:	0810ec60 	.word	0x0810ec60
  ldr r2, =_sbss
 81022e8:	100001e8 	.word	0x100001e8
  ldr r4, =_ebss
 81022ec:	100004c4 	.word	0x100004c4

081022f0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81022f0:	e7fe      	b.n	81022f0 <ADC3_IRQHandler>
	...

081022f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 81022f4:	b580      	push	{r7, lr}
 81022f6:	b082      	sub	sp, #8
 81022f8:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81022fa:	4b28      	ldr	r3, [pc, #160]	; (810239c <HAL_Init+0xa8>)
 81022fc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8102300:	4a26      	ldr	r2, [pc, #152]	; (810239c <HAL_Init+0xa8>)
 8102302:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8102306:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 810230a:	4b24      	ldr	r3, [pc, #144]	; (810239c <HAL_Init+0xa8>)
 810230c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8102310:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8102314:	603b      	str	r3, [r7, #0]
 8102316:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8102318:	4b21      	ldr	r3, [pc, #132]	; (81023a0 <HAL_Init+0xac>)
 810231a:	681b      	ldr	r3, [r3, #0]
 810231c:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8102320:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8102324:	4a1e      	ldr	r2, [pc, #120]	; (81023a0 <HAL_Init+0xac>)
 8102326:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 810232a:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 810232c:	4b1c      	ldr	r3, [pc, #112]	; (81023a0 <HAL_Init+0xac>)
 810232e:	681b      	ldr	r3, [r3, #0]
 8102330:	4a1b      	ldr	r2, [pc, #108]	; (81023a0 <HAL_Init+0xac>)
 8102332:	f043 0301 	orr.w	r3, r3, #1
 8102336:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8102338:	2003      	movs	r0, #3
 810233a:	f000 f95f 	bl	81025fc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 810233e:	f001 f979 	bl	8103634 <HAL_RCC_GetSysClockFreq>
 8102342:	4602      	mov	r2, r0
 8102344:	4b15      	ldr	r3, [pc, #84]	; (810239c <HAL_Init+0xa8>)
 8102346:	699b      	ldr	r3, [r3, #24]
 8102348:	0a1b      	lsrs	r3, r3, #8
 810234a:	f003 030f 	and.w	r3, r3, #15
 810234e:	4915      	ldr	r1, [pc, #84]	; (81023a4 <HAL_Init+0xb0>)
 8102350:	5ccb      	ldrb	r3, [r1, r3]
 8102352:	f003 031f 	and.w	r3, r3, #31
 8102356:	fa22 f303 	lsr.w	r3, r2, r3
 810235a:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 810235c:	4b0f      	ldr	r3, [pc, #60]	; (810239c <HAL_Init+0xa8>)
 810235e:	699b      	ldr	r3, [r3, #24]
 8102360:	f003 030f 	and.w	r3, r3, #15
 8102364:	4a0f      	ldr	r2, [pc, #60]	; (81023a4 <HAL_Init+0xb0>)
 8102366:	5cd3      	ldrb	r3, [r2, r3]
 8102368:	f003 031f 	and.w	r3, r3, #31
 810236c:	687a      	ldr	r2, [r7, #4]
 810236e:	fa22 f303 	lsr.w	r3, r2, r3
 8102372:	4a0d      	ldr	r2, [pc, #52]	; (81023a8 <HAL_Init+0xb4>)
 8102374:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8102376:	4b0c      	ldr	r3, [pc, #48]	; (81023a8 <HAL_Init+0xb4>)
 8102378:	681b      	ldr	r3, [r3, #0]
 810237a:	4a0c      	ldr	r2, [pc, #48]	; (81023ac <HAL_Init+0xb8>)
 810237c:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 810237e:	2000      	movs	r0, #0
 8102380:	f000 f816 	bl	81023b0 <HAL_InitTick>
 8102384:	4603      	mov	r3, r0
 8102386:	2b00      	cmp	r3, #0
 8102388:	d001      	beq.n	810238e <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 810238a:	2301      	movs	r3, #1
 810238c:	e002      	b.n	8102394 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 810238e:	f7ff fd19 	bl	8101dc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8102392:	2300      	movs	r3, #0
}
 8102394:	4618      	mov	r0, r3
 8102396:	3708      	adds	r7, #8
 8102398:	46bd      	mov	sp, r7
 810239a:	bd80      	pop	{r7, pc}
 810239c:	58024400 	.word	0x58024400
 81023a0:	40024400 	.word	0x40024400
 81023a4:	0810e708 	.word	0x0810e708
 81023a8:	10000004 	.word	0x10000004
 81023ac:	10000000 	.word	0x10000000

081023b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 81023b0:	b580      	push	{r7, lr}
 81023b2:	b082      	sub	sp, #8
 81023b4:	af00      	add	r7, sp, #0
 81023b6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 81023b8:	4b15      	ldr	r3, [pc, #84]	; (8102410 <HAL_InitTick+0x60>)
 81023ba:	781b      	ldrb	r3, [r3, #0]
 81023bc:	2b00      	cmp	r3, #0
 81023be:	d101      	bne.n	81023c4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 81023c0:	2301      	movs	r3, #1
 81023c2:	e021      	b.n	8102408 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 81023c4:	4b13      	ldr	r3, [pc, #76]	; (8102414 <HAL_InitTick+0x64>)
 81023c6:	681a      	ldr	r2, [r3, #0]
 81023c8:	4b11      	ldr	r3, [pc, #68]	; (8102410 <HAL_InitTick+0x60>)
 81023ca:	781b      	ldrb	r3, [r3, #0]
 81023cc:	4619      	mov	r1, r3
 81023ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 81023d2:	fbb3 f3f1 	udiv	r3, r3, r1
 81023d6:	fbb2 f3f3 	udiv	r3, r2, r3
 81023da:	4618      	mov	r0, r3
 81023dc:	f000 f941 	bl	8102662 <HAL_SYSTICK_Config>
 81023e0:	4603      	mov	r3, r0
 81023e2:	2b00      	cmp	r3, #0
 81023e4:	d001      	beq.n	81023ea <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 81023e6:	2301      	movs	r3, #1
 81023e8:	e00e      	b.n	8102408 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81023ea:	687b      	ldr	r3, [r7, #4]
 81023ec:	2b0f      	cmp	r3, #15
 81023ee:	d80a      	bhi.n	8102406 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 81023f0:	2200      	movs	r2, #0
 81023f2:	6879      	ldr	r1, [r7, #4]
 81023f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 81023f8:	f000 f90b 	bl	8102612 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 81023fc:	4a06      	ldr	r2, [pc, #24]	; (8102418 <HAL_InitTick+0x68>)
 81023fe:	687b      	ldr	r3, [r7, #4]
 8102400:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8102402:	2300      	movs	r3, #0
 8102404:	e000      	b.n	8102408 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8102406:	2301      	movs	r3, #1
}
 8102408:	4618      	mov	r0, r3
 810240a:	3708      	adds	r7, #8
 810240c:	46bd      	mov	sp, r7
 810240e:	bd80      	pop	{r7, pc}
 8102410:	1000000c 	.word	0x1000000c
 8102414:	10000000 	.word	0x10000000
 8102418:	10000008 	.word	0x10000008

0810241c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 810241c:	b480      	push	{r7}
 810241e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8102420:	4b06      	ldr	r3, [pc, #24]	; (810243c <HAL_IncTick+0x20>)
 8102422:	781b      	ldrb	r3, [r3, #0]
 8102424:	461a      	mov	r2, r3
 8102426:	4b06      	ldr	r3, [pc, #24]	; (8102440 <HAL_IncTick+0x24>)
 8102428:	681b      	ldr	r3, [r3, #0]
 810242a:	4413      	add	r3, r2
 810242c:	4a04      	ldr	r2, [pc, #16]	; (8102440 <HAL_IncTick+0x24>)
 810242e:	6013      	str	r3, [r2, #0]
}
 8102430:	bf00      	nop
 8102432:	46bd      	mov	sp, r7
 8102434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102438:	4770      	bx	lr
 810243a:	bf00      	nop
 810243c:	1000000c 	.word	0x1000000c
 8102440:	10000374 	.word	0x10000374

08102444 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8102444:	b480      	push	{r7}
 8102446:	af00      	add	r7, sp, #0
  return uwTick;
 8102448:	4b03      	ldr	r3, [pc, #12]	; (8102458 <HAL_GetTick+0x14>)
 810244a:	681b      	ldr	r3, [r3, #0]
}
 810244c:	4618      	mov	r0, r3
 810244e:	46bd      	mov	sp, r7
 8102450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102454:	4770      	bx	lr
 8102456:	bf00      	nop
 8102458:	10000374 	.word	0x10000374

0810245c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 810245c:	b480      	push	{r7}
 810245e:	b085      	sub	sp, #20
 8102460:	af00      	add	r7, sp, #0
 8102462:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8102464:	687b      	ldr	r3, [r7, #4]
 8102466:	f003 0307 	and.w	r3, r3, #7
 810246a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 810246c:	4b0c      	ldr	r3, [pc, #48]	; (81024a0 <__NVIC_SetPriorityGrouping+0x44>)
 810246e:	68db      	ldr	r3, [r3, #12]
 8102470:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8102472:	68ba      	ldr	r2, [r7, #8]
 8102474:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8102478:	4013      	ands	r3, r2
 810247a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 810247c:	68fb      	ldr	r3, [r7, #12]
 810247e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8102480:	68bb      	ldr	r3, [r7, #8]
 8102482:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8102484:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8102488:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810248c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 810248e:	4a04      	ldr	r2, [pc, #16]	; (81024a0 <__NVIC_SetPriorityGrouping+0x44>)
 8102490:	68bb      	ldr	r3, [r7, #8]
 8102492:	60d3      	str	r3, [r2, #12]
}
 8102494:	bf00      	nop
 8102496:	3714      	adds	r7, #20
 8102498:	46bd      	mov	sp, r7
 810249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810249e:	4770      	bx	lr
 81024a0:	e000ed00 	.word	0xe000ed00

081024a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 81024a4:	b480      	push	{r7}
 81024a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81024a8:	4b04      	ldr	r3, [pc, #16]	; (81024bc <__NVIC_GetPriorityGrouping+0x18>)
 81024aa:	68db      	ldr	r3, [r3, #12]
 81024ac:	0a1b      	lsrs	r3, r3, #8
 81024ae:	f003 0307 	and.w	r3, r3, #7
}
 81024b2:	4618      	mov	r0, r3
 81024b4:	46bd      	mov	sp, r7
 81024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81024ba:	4770      	bx	lr
 81024bc:	e000ed00 	.word	0xe000ed00

081024c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81024c0:	b480      	push	{r7}
 81024c2:	b083      	sub	sp, #12
 81024c4:	af00      	add	r7, sp, #0
 81024c6:	4603      	mov	r3, r0
 81024c8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81024ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81024ce:	2b00      	cmp	r3, #0
 81024d0:	db0b      	blt.n	81024ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 81024d2:	88fb      	ldrh	r3, [r7, #6]
 81024d4:	f003 021f 	and.w	r2, r3, #31
 81024d8:	4907      	ldr	r1, [pc, #28]	; (81024f8 <__NVIC_EnableIRQ+0x38>)
 81024da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81024de:	095b      	lsrs	r3, r3, #5
 81024e0:	2001      	movs	r0, #1
 81024e2:	fa00 f202 	lsl.w	r2, r0, r2
 81024e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 81024ea:	bf00      	nop
 81024ec:	370c      	adds	r7, #12
 81024ee:	46bd      	mov	sp, r7
 81024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81024f4:	4770      	bx	lr
 81024f6:	bf00      	nop
 81024f8:	e000e100 	.word	0xe000e100

081024fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 81024fc:	b480      	push	{r7}
 81024fe:	b083      	sub	sp, #12
 8102500:	af00      	add	r7, sp, #0
 8102502:	4603      	mov	r3, r0
 8102504:	6039      	str	r1, [r7, #0]
 8102506:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8102508:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810250c:	2b00      	cmp	r3, #0
 810250e:	db0a      	blt.n	8102526 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102510:	683b      	ldr	r3, [r7, #0]
 8102512:	b2da      	uxtb	r2, r3
 8102514:	490c      	ldr	r1, [pc, #48]	; (8102548 <__NVIC_SetPriority+0x4c>)
 8102516:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810251a:	0112      	lsls	r2, r2, #4
 810251c:	b2d2      	uxtb	r2, r2
 810251e:	440b      	add	r3, r1
 8102520:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8102524:	e00a      	b.n	810253c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102526:	683b      	ldr	r3, [r7, #0]
 8102528:	b2da      	uxtb	r2, r3
 810252a:	4908      	ldr	r1, [pc, #32]	; (810254c <__NVIC_SetPriority+0x50>)
 810252c:	88fb      	ldrh	r3, [r7, #6]
 810252e:	f003 030f 	and.w	r3, r3, #15
 8102532:	3b04      	subs	r3, #4
 8102534:	0112      	lsls	r2, r2, #4
 8102536:	b2d2      	uxtb	r2, r2
 8102538:	440b      	add	r3, r1
 810253a:	761a      	strb	r2, [r3, #24]
}
 810253c:	bf00      	nop
 810253e:	370c      	adds	r7, #12
 8102540:	46bd      	mov	sp, r7
 8102542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102546:	4770      	bx	lr
 8102548:	e000e100 	.word	0xe000e100
 810254c:	e000ed00 	.word	0xe000ed00

08102550 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8102550:	b480      	push	{r7}
 8102552:	b089      	sub	sp, #36	; 0x24
 8102554:	af00      	add	r7, sp, #0
 8102556:	60f8      	str	r0, [r7, #12]
 8102558:	60b9      	str	r1, [r7, #8]
 810255a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 810255c:	68fb      	ldr	r3, [r7, #12]
 810255e:	f003 0307 	and.w	r3, r3, #7
 8102562:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8102564:	69fb      	ldr	r3, [r7, #28]
 8102566:	f1c3 0307 	rsb	r3, r3, #7
 810256a:	2b04      	cmp	r3, #4
 810256c:	bf28      	it	cs
 810256e:	2304      	movcs	r3, #4
 8102570:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8102572:	69fb      	ldr	r3, [r7, #28]
 8102574:	3304      	adds	r3, #4
 8102576:	2b06      	cmp	r3, #6
 8102578:	d902      	bls.n	8102580 <NVIC_EncodePriority+0x30>
 810257a:	69fb      	ldr	r3, [r7, #28]
 810257c:	3b03      	subs	r3, #3
 810257e:	e000      	b.n	8102582 <NVIC_EncodePriority+0x32>
 8102580:	2300      	movs	r3, #0
 8102582:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102584:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8102588:	69bb      	ldr	r3, [r7, #24]
 810258a:	fa02 f303 	lsl.w	r3, r2, r3
 810258e:	43da      	mvns	r2, r3
 8102590:	68bb      	ldr	r3, [r7, #8]
 8102592:	401a      	ands	r2, r3
 8102594:	697b      	ldr	r3, [r7, #20]
 8102596:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8102598:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 810259c:	697b      	ldr	r3, [r7, #20]
 810259e:	fa01 f303 	lsl.w	r3, r1, r3
 81025a2:	43d9      	mvns	r1, r3
 81025a4:	687b      	ldr	r3, [r7, #4]
 81025a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81025a8:	4313      	orrs	r3, r2
         );
}
 81025aa:	4618      	mov	r0, r3
 81025ac:	3724      	adds	r7, #36	; 0x24
 81025ae:	46bd      	mov	sp, r7
 81025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81025b4:	4770      	bx	lr
	...

081025b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 81025b8:	b580      	push	{r7, lr}
 81025ba:	b082      	sub	sp, #8
 81025bc:	af00      	add	r7, sp, #0
 81025be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 81025c0:	687b      	ldr	r3, [r7, #4]
 81025c2:	3b01      	subs	r3, #1
 81025c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 81025c8:	d301      	bcc.n	81025ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 81025ca:	2301      	movs	r3, #1
 81025cc:	e00f      	b.n	81025ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 81025ce:	4a0a      	ldr	r2, [pc, #40]	; (81025f8 <SysTick_Config+0x40>)
 81025d0:	687b      	ldr	r3, [r7, #4]
 81025d2:	3b01      	subs	r3, #1
 81025d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 81025d6:	210f      	movs	r1, #15
 81025d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 81025dc:	f7ff ff8e 	bl	81024fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 81025e0:	4b05      	ldr	r3, [pc, #20]	; (81025f8 <SysTick_Config+0x40>)
 81025e2:	2200      	movs	r2, #0
 81025e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 81025e6:	4b04      	ldr	r3, [pc, #16]	; (81025f8 <SysTick_Config+0x40>)
 81025e8:	2207      	movs	r2, #7
 81025ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 81025ec:	2300      	movs	r3, #0
}
 81025ee:	4618      	mov	r0, r3
 81025f0:	3708      	adds	r7, #8
 81025f2:	46bd      	mov	sp, r7
 81025f4:	bd80      	pop	{r7, pc}
 81025f6:	bf00      	nop
 81025f8:	e000e010 	.word	0xe000e010

081025fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81025fc:	b580      	push	{r7, lr}
 81025fe:	b082      	sub	sp, #8
 8102600:	af00      	add	r7, sp, #0
 8102602:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8102604:	6878      	ldr	r0, [r7, #4]
 8102606:	f7ff ff29 	bl	810245c <__NVIC_SetPriorityGrouping>
}
 810260a:	bf00      	nop
 810260c:	3708      	adds	r7, #8
 810260e:	46bd      	mov	sp, r7
 8102610:	bd80      	pop	{r7, pc}

08102612 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8102612:	b580      	push	{r7, lr}
 8102614:	b086      	sub	sp, #24
 8102616:	af00      	add	r7, sp, #0
 8102618:	4603      	mov	r3, r0
 810261a:	60b9      	str	r1, [r7, #8]
 810261c:	607a      	str	r2, [r7, #4]
 810261e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8102620:	f7ff ff40 	bl	81024a4 <__NVIC_GetPriorityGrouping>
 8102624:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8102626:	687a      	ldr	r2, [r7, #4]
 8102628:	68b9      	ldr	r1, [r7, #8]
 810262a:	6978      	ldr	r0, [r7, #20]
 810262c:	f7ff ff90 	bl	8102550 <NVIC_EncodePriority>
 8102630:	4602      	mov	r2, r0
 8102632:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8102636:	4611      	mov	r1, r2
 8102638:	4618      	mov	r0, r3
 810263a:	f7ff ff5f 	bl	81024fc <__NVIC_SetPriority>
}
 810263e:	bf00      	nop
 8102640:	3718      	adds	r7, #24
 8102642:	46bd      	mov	sp, r7
 8102644:	bd80      	pop	{r7, pc}

08102646 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8102646:	b580      	push	{r7, lr}
 8102648:	b082      	sub	sp, #8
 810264a:	af00      	add	r7, sp, #0
 810264c:	4603      	mov	r3, r0
 810264e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8102650:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102654:	4618      	mov	r0, r3
 8102656:	f7ff ff33 	bl	81024c0 <__NVIC_EnableIRQ>
}
 810265a:	bf00      	nop
 810265c:	3708      	adds	r7, #8
 810265e:	46bd      	mov	sp, r7
 8102660:	bd80      	pop	{r7, pc}

08102662 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8102662:	b580      	push	{r7, lr}
 8102664:	b082      	sub	sp, #8
 8102666:	af00      	add	r7, sp, #0
 8102668:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 810266a:	6878      	ldr	r0, [r7, #4]
 810266c:	f7ff ffa4 	bl	81025b8 <SysTick_Config>
 8102670:	4603      	mov	r3, r0
}
 8102672:	4618      	mov	r0, r3
 8102674:	3708      	adds	r7, #8
 8102676:	46bd      	mov	sp, r7
 8102678:	bd80      	pop	{r7, pc}
	...

0810267c <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 810267c:	b480      	push	{r7}
 810267e:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8102680:	4b07      	ldr	r3, [pc, #28]	; (81026a0 <HAL_GetCurrentCPUID+0x24>)
 8102682:	681b      	ldr	r3, [r3, #0]
 8102684:	091b      	lsrs	r3, r3, #4
 8102686:	f003 030f 	and.w	r3, r3, #15
 810268a:	2b07      	cmp	r3, #7
 810268c:	d101      	bne.n	8102692 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 810268e:	2303      	movs	r3, #3
 8102690:	e000      	b.n	8102694 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8102692:	2301      	movs	r3, #1
  }
}
 8102694:	4618      	mov	r0, r3
 8102696:	46bd      	mov	sp, r7
 8102698:	f85d 7b04 	ldr.w	r7, [sp], #4
 810269c:	4770      	bx	lr
 810269e:	bf00      	nop
 81026a0:	e000ed00 	.word	0xe000ed00

081026a4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 81026a4:	b580      	push	{r7, lr}
 81026a6:	b086      	sub	sp, #24
 81026a8:	af00      	add	r7, sp, #0
 81026aa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 81026ac:	f7ff feca 	bl	8102444 <HAL_GetTick>
 81026b0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 81026b2:	687b      	ldr	r3, [r7, #4]
 81026b4:	2b00      	cmp	r3, #0
 81026b6:	d101      	bne.n	81026bc <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 81026b8:	2301      	movs	r3, #1
 81026ba:	e2dc      	b.n	8102c76 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 81026bc:	687b      	ldr	r3, [r7, #4]
 81026be:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 81026c2:	b2db      	uxtb	r3, r3
 81026c4:	2b02      	cmp	r3, #2
 81026c6:	d008      	beq.n	81026da <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 81026c8:	687b      	ldr	r3, [r7, #4]
 81026ca:	2280      	movs	r2, #128	; 0x80
 81026cc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 81026ce:	687b      	ldr	r3, [r7, #4]
 81026d0:	2200      	movs	r2, #0
 81026d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 81026d6:	2301      	movs	r3, #1
 81026d8:	e2cd      	b.n	8102c76 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 81026da:	687b      	ldr	r3, [r7, #4]
 81026dc:	681b      	ldr	r3, [r3, #0]
 81026de:	4a76      	ldr	r2, [pc, #472]	; (81028b8 <HAL_DMA_Abort+0x214>)
 81026e0:	4293      	cmp	r3, r2
 81026e2:	d04a      	beq.n	810277a <HAL_DMA_Abort+0xd6>
 81026e4:	687b      	ldr	r3, [r7, #4]
 81026e6:	681b      	ldr	r3, [r3, #0]
 81026e8:	4a74      	ldr	r2, [pc, #464]	; (81028bc <HAL_DMA_Abort+0x218>)
 81026ea:	4293      	cmp	r3, r2
 81026ec:	d045      	beq.n	810277a <HAL_DMA_Abort+0xd6>
 81026ee:	687b      	ldr	r3, [r7, #4]
 81026f0:	681b      	ldr	r3, [r3, #0]
 81026f2:	4a73      	ldr	r2, [pc, #460]	; (81028c0 <HAL_DMA_Abort+0x21c>)
 81026f4:	4293      	cmp	r3, r2
 81026f6:	d040      	beq.n	810277a <HAL_DMA_Abort+0xd6>
 81026f8:	687b      	ldr	r3, [r7, #4]
 81026fa:	681b      	ldr	r3, [r3, #0]
 81026fc:	4a71      	ldr	r2, [pc, #452]	; (81028c4 <HAL_DMA_Abort+0x220>)
 81026fe:	4293      	cmp	r3, r2
 8102700:	d03b      	beq.n	810277a <HAL_DMA_Abort+0xd6>
 8102702:	687b      	ldr	r3, [r7, #4]
 8102704:	681b      	ldr	r3, [r3, #0]
 8102706:	4a70      	ldr	r2, [pc, #448]	; (81028c8 <HAL_DMA_Abort+0x224>)
 8102708:	4293      	cmp	r3, r2
 810270a:	d036      	beq.n	810277a <HAL_DMA_Abort+0xd6>
 810270c:	687b      	ldr	r3, [r7, #4]
 810270e:	681b      	ldr	r3, [r3, #0]
 8102710:	4a6e      	ldr	r2, [pc, #440]	; (81028cc <HAL_DMA_Abort+0x228>)
 8102712:	4293      	cmp	r3, r2
 8102714:	d031      	beq.n	810277a <HAL_DMA_Abort+0xd6>
 8102716:	687b      	ldr	r3, [r7, #4]
 8102718:	681b      	ldr	r3, [r3, #0]
 810271a:	4a6d      	ldr	r2, [pc, #436]	; (81028d0 <HAL_DMA_Abort+0x22c>)
 810271c:	4293      	cmp	r3, r2
 810271e:	d02c      	beq.n	810277a <HAL_DMA_Abort+0xd6>
 8102720:	687b      	ldr	r3, [r7, #4]
 8102722:	681b      	ldr	r3, [r3, #0]
 8102724:	4a6b      	ldr	r2, [pc, #428]	; (81028d4 <HAL_DMA_Abort+0x230>)
 8102726:	4293      	cmp	r3, r2
 8102728:	d027      	beq.n	810277a <HAL_DMA_Abort+0xd6>
 810272a:	687b      	ldr	r3, [r7, #4]
 810272c:	681b      	ldr	r3, [r3, #0]
 810272e:	4a6a      	ldr	r2, [pc, #424]	; (81028d8 <HAL_DMA_Abort+0x234>)
 8102730:	4293      	cmp	r3, r2
 8102732:	d022      	beq.n	810277a <HAL_DMA_Abort+0xd6>
 8102734:	687b      	ldr	r3, [r7, #4]
 8102736:	681b      	ldr	r3, [r3, #0]
 8102738:	4a68      	ldr	r2, [pc, #416]	; (81028dc <HAL_DMA_Abort+0x238>)
 810273a:	4293      	cmp	r3, r2
 810273c:	d01d      	beq.n	810277a <HAL_DMA_Abort+0xd6>
 810273e:	687b      	ldr	r3, [r7, #4]
 8102740:	681b      	ldr	r3, [r3, #0]
 8102742:	4a67      	ldr	r2, [pc, #412]	; (81028e0 <HAL_DMA_Abort+0x23c>)
 8102744:	4293      	cmp	r3, r2
 8102746:	d018      	beq.n	810277a <HAL_DMA_Abort+0xd6>
 8102748:	687b      	ldr	r3, [r7, #4]
 810274a:	681b      	ldr	r3, [r3, #0]
 810274c:	4a65      	ldr	r2, [pc, #404]	; (81028e4 <HAL_DMA_Abort+0x240>)
 810274e:	4293      	cmp	r3, r2
 8102750:	d013      	beq.n	810277a <HAL_DMA_Abort+0xd6>
 8102752:	687b      	ldr	r3, [r7, #4]
 8102754:	681b      	ldr	r3, [r3, #0]
 8102756:	4a64      	ldr	r2, [pc, #400]	; (81028e8 <HAL_DMA_Abort+0x244>)
 8102758:	4293      	cmp	r3, r2
 810275a:	d00e      	beq.n	810277a <HAL_DMA_Abort+0xd6>
 810275c:	687b      	ldr	r3, [r7, #4]
 810275e:	681b      	ldr	r3, [r3, #0]
 8102760:	4a62      	ldr	r2, [pc, #392]	; (81028ec <HAL_DMA_Abort+0x248>)
 8102762:	4293      	cmp	r3, r2
 8102764:	d009      	beq.n	810277a <HAL_DMA_Abort+0xd6>
 8102766:	687b      	ldr	r3, [r7, #4]
 8102768:	681b      	ldr	r3, [r3, #0]
 810276a:	4a61      	ldr	r2, [pc, #388]	; (81028f0 <HAL_DMA_Abort+0x24c>)
 810276c:	4293      	cmp	r3, r2
 810276e:	d004      	beq.n	810277a <HAL_DMA_Abort+0xd6>
 8102770:	687b      	ldr	r3, [r7, #4]
 8102772:	681b      	ldr	r3, [r3, #0]
 8102774:	4a5f      	ldr	r2, [pc, #380]	; (81028f4 <HAL_DMA_Abort+0x250>)
 8102776:	4293      	cmp	r3, r2
 8102778:	d101      	bne.n	810277e <HAL_DMA_Abort+0xda>
 810277a:	2301      	movs	r3, #1
 810277c:	e000      	b.n	8102780 <HAL_DMA_Abort+0xdc>
 810277e:	2300      	movs	r3, #0
 8102780:	2b00      	cmp	r3, #0
 8102782:	d013      	beq.n	81027ac <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8102784:	687b      	ldr	r3, [r7, #4]
 8102786:	681b      	ldr	r3, [r3, #0]
 8102788:	681a      	ldr	r2, [r3, #0]
 810278a:	687b      	ldr	r3, [r7, #4]
 810278c:	681b      	ldr	r3, [r3, #0]
 810278e:	f022 021e 	bic.w	r2, r2, #30
 8102792:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8102794:	687b      	ldr	r3, [r7, #4]
 8102796:	681b      	ldr	r3, [r3, #0]
 8102798:	695a      	ldr	r2, [r3, #20]
 810279a:	687b      	ldr	r3, [r7, #4]
 810279c:	681b      	ldr	r3, [r3, #0]
 810279e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 81027a2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 81027a4:	687b      	ldr	r3, [r7, #4]
 81027a6:	681b      	ldr	r3, [r3, #0]
 81027a8:	617b      	str	r3, [r7, #20]
 81027aa:	e00a      	b.n	81027c2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 81027ac:	687b      	ldr	r3, [r7, #4]
 81027ae:	681b      	ldr	r3, [r3, #0]
 81027b0:	681a      	ldr	r2, [r3, #0]
 81027b2:	687b      	ldr	r3, [r7, #4]
 81027b4:	681b      	ldr	r3, [r3, #0]
 81027b6:	f022 020e 	bic.w	r2, r2, #14
 81027ba:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 81027bc:	687b      	ldr	r3, [r7, #4]
 81027be:	681b      	ldr	r3, [r3, #0]
 81027c0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 81027c2:	687b      	ldr	r3, [r7, #4]
 81027c4:	681b      	ldr	r3, [r3, #0]
 81027c6:	4a3c      	ldr	r2, [pc, #240]	; (81028b8 <HAL_DMA_Abort+0x214>)
 81027c8:	4293      	cmp	r3, r2
 81027ca:	d072      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 81027cc:	687b      	ldr	r3, [r7, #4]
 81027ce:	681b      	ldr	r3, [r3, #0]
 81027d0:	4a3a      	ldr	r2, [pc, #232]	; (81028bc <HAL_DMA_Abort+0x218>)
 81027d2:	4293      	cmp	r3, r2
 81027d4:	d06d      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 81027d6:	687b      	ldr	r3, [r7, #4]
 81027d8:	681b      	ldr	r3, [r3, #0]
 81027da:	4a39      	ldr	r2, [pc, #228]	; (81028c0 <HAL_DMA_Abort+0x21c>)
 81027dc:	4293      	cmp	r3, r2
 81027de:	d068      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 81027e0:	687b      	ldr	r3, [r7, #4]
 81027e2:	681b      	ldr	r3, [r3, #0]
 81027e4:	4a37      	ldr	r2, [pc, #220]	; (81028c4 <HAL_DMA_Abort+0x220>)
 81027e6:	4293      	cmp	r3, r2
 81027e8:	d063      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 81027ea:	687b      	ldr	r3, [r7, #4]
 81027ec:	681b      	ldr	r3, [r3, #0]
 81027ee:	4a36      	ldr	r2, [pc, #216]	; (81028c8 <HAL_DMA_Abort+0x224>)
 81027f0:	4293      	cmp	r3, r2
 81027f2:	d05e      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 81027f4:	687b      	ldr	r3, [r7, #4]
 81027f6:	681b      	ldr	r3, [r3, #0]
 81027f8:	4a34      	ldr	r2, [pc, #208]	; (81028cc <HAL_DMA_Abort+0x228>)
 81027fa:	4293      	cmp	r3, r2
 81027fc:	d059      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 81027fe:	687b      	ldr	r3, [r7, #4]
 8102800:	681b      	ldr	r3, [r3, #0]
 8102802:	4a33      	ldr	r2, [pc, #204]	; (81028d0 <HAL_DMA_Abort+0x22c>)
 8102804:	4293      	cmp	r3, r2
 8102806:	d054      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 8102808:	687b      	ldr	r3, [r7, #4]
 810280a:	681b      	ldr	r3, [r3, #0]
 810280c:	4a31      	ldr	r2, [pc, #196]	; (81028d4 <HAL_DMA_Abort+0x230>)
 810280e:	4293      	cmp	r3, r2
 8102810:	d04f      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 8102812:	687b      	ldr	r3, [r7, #4]
 8102814:	681b      	ldr	r3, [r3, #0]
 8102816:	4a30      	ldr	r2, [pc, #192]	; (81028d8 <HAL_DMA_Abort+0x234>)
 8102818:	4293      	cmp	r3, r2
 810281a:	d04a      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 810281c:	687b      	ldr	r3, [r7, #4]
 810281e:	681b      	ldr	r3, [r3, #0]
 8102820:	4a2e      	ldr	r2, [pc, #184]	; (81028dc <HAL_DMA_Abort+0x238>)
 8102822:	4293      	cmp	r3, r2
 8102824:	d045      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 8102826:	687b      	ldr	r3, [r7, #4]
 8102828:	681b      	ldr	r3, [r3, #0]
 810282a:	4a2d      	ldr	r2, [pc, #180]	; (81028e0 <HAL_DMA_Abort+0x23c>)
 810282c:	4293      	cmp	r3, r2
 810282e:	d040      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 8102830:	687b      	ldr	r3, [r7, #4]
 8102832:	681b      	ldr	r3, [r3, #0]
 8102834:	4a2b      	ldr	r2, [pc, #172]	; (81028e4 <HAL_DMA_Abort+0x240>)
 8102836:	4293      	cmp	r3, r2
 8102838:	d03b      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 810283a:	687b      	ldr	r3, [r7, #4]
 810283c:	681b      	ldr	r3, [r3, #0]
 810283e:	4a2a      	ldr	r2, [pc, #168]	; (81028e8 <HAL_DMA_Abort+0x244>)
 8102840:	4293      	cmp	r3, r2
 8102842:	d036      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 8102844:	687b      	ldr	r3, [r7, #4]
 8102846:	681b      	ldr	r3, [r3, #0]
 8102848:	4a28      	ldr	r2, [pc, #160]	; (81028ec <HAL_DMA_Abort+0x248>)
 810284a:	4293      	cmp	r3, r2
 810284c:	d031      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 810284e:	687b      	ldr	r3, [r7, #4]
 8102850:	681b      	ldr	r3, [r3, #0]
 8102852:	4a27      	ldr	r2, [pc, #156]	; (81028f0 <HAL_DMA_Abort+0x24c>)
 8102854:	4293      	cmp	r3, r2
 8102856:	d02c      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 8102858:	687b      	ldr	r3, [r7, #4]
 810285a:	681b      	ldr	r3, [r3, #0]
 810285c:	4a25      	ldr	r2, [pc, #148]	; (81028f4 <HAL_DMA_Abort+0x250>)
 810285e:	4293      	cmp	r3, r2
 8102860:	d027      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 8102862:	687b      	ldr	r3, [r7, #4]
 8102864:	681b      	ldr	r3, [r3, #0]
 8102866:	4a24      	ldr	r2, [pc, #144]	; (81028f8 <HAL_DMA_Abort+0x254>)
 8102868:	4293      	cmp	r3, r2
 810286a:	d022      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 810286c:	687b      	ldr	r3, [r7, #4]
 810286e:	681b      	ldr	r3, [r3, #0]
 8102870:	4a22      	ldr	r2, [pc, #136]	; (81028fc <HAL_DMA_Abort+0x258>)
 8102872:	4293      	cmp	r3, r2
 8102874:	d01d      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 8102876:	687b      	ldr	r3, [r7, #4]
 8102878:	681b      	ldr	r3, [r3, #0]
 810287a:	4a21      	ldr	r2, [pc, #132]	; (8102900 <HAL_DMA_Abort+0x25c>)
 810287c:	4293      	cmp	r3, r2
 810287e:	d018      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 8102880:	687b      	ldr	r3, [r7, #4]
 8102882:	681b      	ldr	r3, [r3, #0]
 8102884:	4a1f      	ldr	r2, [pc, #124]	; (8102904 <HAL_DMA_Abort+0x260>)
 8102886:	4293      	cmp	r3, r2
 8102888:	d013      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 810288a:	687b      	ldr	r3, [r7, #4]
 810288c:	681b      	ldr	r3, [r3, #0]
 810288e:	4a1e      	ldr	r2, [pc, #120]	; (8102908 <HAL_DMA_Abort+0x264>)
 8102890:	4293      	cmp	r3, r2
 8102892:	d00e      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 8102894:	687b      	ldr	r3, [r7, #4]
 8102896:	681b      	ldr	r3, [r3, #0]
 8102898:	4a1c      	ldr	r2, [pc, #112]	; (810290c <HAL_DMA_Abort+0x268>)
 810289a:	4293      	cmp	r3, r2
 810289c:	d009      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 810289e:	687b      	ldr	r3, [r7, #4]
 81028a0:	681b      	ldr	r3, [r3, #0]
 81028a2:	4a1b      	ldr	r2, [pc, #108]	; (8102910 <HAL_DMA_Abort+0x26c>)
 81028a4:	4293      	cmp	r3, r2
 81028a6:	d004      	beq.n	81028b2 <HAL_DMA_Abort+0x20e>
 81028a8:	687b      	ldr	r3, [r7, #4]
 81028aa:	681b      	ldr	r3, [r3, #0]
 81028ac:	4a19      	ldr	r2, [pc, #100]	; (8102914 <HAL_DMA_Abort+0x270>)
 81028ae:	4293      	cmp	r3, r2
 81028b0:	d132      	bne.n	8102918 <HAL_DMA_Abort+0x274>
 81028b2:	2301      	movs	r3, #1
 81028b4:	e031      	b.n	810291a <HAL_DMA_Abort+0x276>
 81028b6:	bf00      	nop
 81028b8:	40020010 	.word	0x40020010
 81028bc:	40020028 	.word	0x40020028
 81028c0:	40020040 	.word	0x40020040
 81028c4:	40020058 	.word	0x40020058
 81028c8:	40020070 	.word	0x40020070
 81028cc:	40020088 	.word	0x40020088
 81028d0:	400200a0 	.word	0x400200a0
 81028d4:	400200b8 	.word	0x400200b8
 81028d8:	40020410 	.word	0x40020410
 81028dc:	40020428 	.word	0x40020428
 81028e0:	40020440 	.word	0x40020440
 81028e4:	40020458 	.word	0x40020458
 81028e8:	40020470 	.word	0x40020470
 81028ec:	40020488 	.word	0x40020488
 81028f0:	400204a0 	.word	0x400204a0
 81028f4:	400204b8 	.word	0x400204b8
 81028f8:	58025408 	.word	0x58025408
 81028fc:	5802541c 	.word	0x5802541c
 8102900:	58025430 	.word	0x58025430
 8102904:	58025444 	.word	0x58025444
 8102908:	58025458 	.word	0x58025458
 810290c:	5802546c 	.word	0x5802546c
 8102910:	58025480 	.word	0x58025480
 8102914:	58025494 	.word	0x58025494
 8102918:	2300      	movs	r3, #0
 810291a:	2b00      	cmp	r3, #0
 810291c:	d007      	beq.n	810292e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 810291e:	687b      	ldr	r3, [r7, #4]
 8102920:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102922:	681a      	ldr	r2, [r3, #0]
 8102924:	687b      	ldr	r3, [r7, #4]
 8102926:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102928:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 810292c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 810292e:	687b      	ldr	r3, [r7, #4]
 8102930:	681b      	ldr	r3, [r3, #0]
 8102932:	4a6d      	ldr	r2, [pc, #436]	; (8102ae8 <HAL_DMA_Abort+0x444>)
 8102934:	4293      	cmp	r3, r2
 8102936:	d04a      	beq.n	81029ce <HAL_DMA_Abort+0x32a>
 8102938:	687b      	ldr	r3, [r7, #4]
 810293a:	681b      	ldr	r3, [r3, #0]
 810293c:	4a6b      	ldr	r2, [pc, #428]	; (8102aec <HAL_DMA_Abort+0x448>)
 810293e:	4293      	cmp	r3, r2
 8102940:	d045      	beq.n	81029ce <HAL_DMA_Abort+0x32a>
 8102942:	687b      	ldr	r3, [r7, #4]
 8102944:	681b      	ldr	r3, [r3, #0]
 8102946:	4a6a      	ldr	r2, [pc, #424]	; (8102af0 <HAL_DMA_Abort+0x44c>)
 8102948:	4293      	cmp	r3, r2
 810294a:	d040      	beq.n	81029ce <HAL_DMA_Abort+0x32a>
 810294c:	687b      	ldr	r3, [r7, #4]
 810294e:	681b      	ldr	r3, [r3, #0]
 8102950:	4a68      	ldr	r2, [pc, #416]	; (8102af4 <HAL_DMA_Abort+0x450>)
 8102952:	4293      	cmp	r3, r2
 8102954:	d03b      	beq.n	81029ce <HAL_DMA_Abort+0x32a>
 8102956:	687b      	ldr	r3, [r7, #4]
 8102958:	681b      	ldr	r3, [r3, #0]
 810295a:	4a67      	ldr	r2, [pc, #412]	; (8102af8 <HAL_DMA_Abort+0x454>)
 810295c:	4293      	cmp	r3, r2
 810295e:	d036      	beq.n	81029ce <HAL_DMA_Abort+0x32a>
 8102960:	687b      	ldr	r3, [r7, #4]
 8102962:	681b      	ldr	r3, [r3, #0]
 8102964:	4a65      	ldr	r2, [pc, #404]	; (8102afc <HAL_DMA_Abort+0x458>)
 8102966:	4293      	cmp	r3, r2
 8102968:	d031      	beq.n	81029ce <HAL_DMA_Abort+0x32a>
 810296a:	687b      	ldr	r3, [r7, #4]
 810296c:	681b      	ldr	r3, [r3, #0]
 810296e:	4a64      	ldr	r2, [pc, #400]	; (8102b00 <HAL_DMA_Abort+0x45c>)
 8102970:	4293      	cmp	r3, r2
 8102972:	d02c      	beq.n	81029ce <HAL_DMA_Abort+0x32a>
 8102974:	687b      	ldr	r3, [r7, #4]
 8102976:	681b      	ldr	r3, [r3, #0]
 8102978:	4a62      	ldr	r2, [pc, #392]	; (8102b04 <HAL_DMA_Abort+0x460>)
 810297a:	4293      	cmp	r3, r2
 810297c:	d027      	beq.n	81029ce <HAL_DMA_Abort+0x32a>
 810297e:	687b      	ldr	r3, [r7, #4]
 8102980:	681b      	ldr	r3, [r3, #0]
 8102982:	4a61      	ldr	r2, [pc, #388]	; (8102b08 <HAL_DMA_Abort+0x464>)
 8102984:	4293      	cmp	r3, r2
 8102986:	d022      	beq.n	81029ce <HAL_DMA_Abort+0x32a>
 8102988:	687b      	ldr	r3, [r7, #4]
 810298a:	681b      	ldr	r3, [r3, #0]
 810298c:	4a5f      	ldr	r2, [pc, #380]	; (8102b0c <HAL_DMA_Abort+0x468>)
 810298e:	4293      	cmp	r3, r2
 8102990:	d01d      	beq.n	81029ce <HAL_DMA_Abort+0x32a>
 8102992:	687b      	ldr	r3, [r7, #4]
 8102994:	681b      	ldr	r3, [r3, #0]
 8102996:	4a5e      	ldr	r2, [pc, #376]	; (8102b10 <HAL_DMA_Abort+0x46c>)
 8102998:	4293      	cmp	r3, r2
 810299a:	d018      	beq.n	81029ce <HAL_DMA_Abort+0x32a>
 810299c:	687b      	ldr	r3, [r7, #4]
 810299e:	681b      	ldr	r3, [r3, #0]
 81029a0:	4a5c      	ldr	r2, [pc, #368]	; (8102b14 <HAL_DMA_Abort+0x470>)
 81029a2:	4293      	cmp	r3, r2
 81029a4:	d013      	beq.n	81029ce <HAL_DMA_Abort+0x32a>
 81029a6:	687b      	ldr	r3, [r7, #4]
 81029a8:	681b      	ldr	r3, [r3, #0]
 81029aa:	4a5b      	ldr	r2, [pc, #364]	; (8102b18 <HAL_DMA_Abort+0x474>)
 81029ac:	4293      	cmp	r3, r2
 81029ae:	d00e      	beq.n	81029ce <HAL_DMA_Abort+0x32a>
 81029b0:	687b      	ldr	r3, [r7, #4]
 81029b2:	681b      	ldr	r3, [r3, #0]
 81029b4:	4a59      	ldr	r2, [pc, #356]	; (8102b1c <HAL_DMA_Abort+0x478>)
 81029b6:	4293      	cmp	r3, r2
 81029b8:	d009      	beq.n	81029ce <HAL_DMA_Abort+0x32a>
 81029ba:	687b      	ldr	r3, [r7, #4]
 81029bc:	681b      	ldr	r3, [r3, #0]
 81029be:	4a58      	ldr	r2, [pc, #352]	; (8102b20 <HAL_DMA_Abort+0x47c>)
 81029c0:	4293      	cmp	r3, r2
 81029c2:	d004      	beq.n	81029ce <HAL_DMA_Abort+0x32a>
 81029c4:	687b      	ldr	r3, [r7, #4]
 81029c6:	681b      	ldr	r3, [r3, #0]
 81029c8:	4a56      	ldr	r2, [pc, #344]	; (8102b24 <HAL_DMA_Abort+0x480>)
 81029ca:	4293      	cmp	r3, r2
 81029cc:	d108      	bne.n	81029e0 <HAL_DMA_Abort+0x33c>
 81029ce:	687b      	ldr	r3, [r7, #4]
 81029d0:	681b      	ldr	r3, [r3, #0]
 81029d2:	681a      	ldr	r2, [r3, #0]
 81029d4:	687b      	ldr	r3, [r7, #4]
 81029d6:	681b      	ldr	r3, [r3, #0]
 81029d8:	f022 0201 	bic.w	r2, r2, #1
 81029dc:	601a      	str	r2, [r3, #0]
 81029de:	e007      	b.n	81029f0 <HAL_DMA_Abort+0x34c>
 81029e0:	687b      	ldr	r3, [r7, #4]
 81029e2:	681b      	ldr	r3, [r3, #0]
 81029e4:	681a      	ldr	r2, [r3, #0]
 81029e6:	687b      	ldr	r3, [r7, #4]
 81029e8:	681b      	ldr	r3, [r3, #0]
 81029ea:	f022 0201 	bic.w	r2, r2, #1
 81029ee:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 81029f0:	e013      	b.n	8102a1a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 81029f2:	f7ff fd27 	bl	8102444 <HAL_GetTick>
 81029f6:	4602      	mov	r2, r0
 81029f8:	693b      	ldr	r3, [r7, #16]
 81029fa:	1ad3      	subs	r3, r2, r3
 81029fc:	2b05      	cmp	r3, #5
 81029fe:	d90c      	bls.n	8102a1a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8102a00:	687b      	ldr	r3, [r7, #4]
 8102a02:	2220      	movs	r2, #32
 8102a04:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8102a06:	687b      	ldr	r3, [r7, #4]
 8102a08:	2203      	movs	r2, #3
 8102a0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8102a0e:	687b      	ldr	r3, [r7, #4]
 8102a10:	2200      	movs	r2, #0
 8102a12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8102a16:	2301      	movs	r3, #1
 8102a18:	e12d      	b.n	8102c76 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8102a1a:	697b      	ldr	r3, [r7, #20]
 8102a1c:	681b      	ldr	r3, [r3, #0]
 8102a1e:	f003 0301 	and.w	r3, r3, #1
 8102a22:	2b00      	cmp	r3, #0
 8102a24:	d1e5      	bne.n	81029f2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8102a26:	687b      	ldr	r3, [r7, #4]
 8102a28:	681b      	ldr	r3, [r3, #0]
 8102a2a:	4a2f      	ldr	r2, [pc, #188]	; (8102ae8 <HAL_DMA_Abort+0x444>)
 8102a2c:	4293      	cmp	r3, r2
 8102a2e:	d04a      	beq.n	8102ac6 <HAL_DMA_Abort+0x422>
 8102a30:	687b      	ldr	r3, [r7, #4]
 8102a32:	681b      	ldr	r3, [r3, #0]
 8102a34:	4a2d      	ldr	r2, [pc, #180]	; (8102aec <HAL_DMA_Abort+0x448>)
 8102a36:	4293      	cmp	r3, r2
 8102a38:	d045      	beq.n	8102ac6 <HAL_DMA_Abort+0x422>
 8102a3a:	687b      	ldr	r3, [r7, #4]
 8102a3c:	681b      	ldr	r3, [r3, #0]
 8102a3e:	4a2c      	ldr	r2, [pc, #176]	; (8102af0 <HAL_DMA_Abort+0x44c>)
 8102a40:	4293      	cmp	r3, r2
 8102a42:	d040      	beq.n	8102ac6 <HAL_DMA_Abort+0x422>
 8102a44:	687b      	ldr	r3, [r7, #4]
 8102a46:	681b      	ldr	r3, [r3, #0]
 8102a48:	4a2a      	ldr	r2, [pc, #168]	; (8102af4 <HAL_DMA_Abort+0x450>)
 8102a4a:	4293      	cmp	r3, r2
 8102a4c:	d03b      	beq.n	8102ac6 <HAL_DMA_Abort+0x422>
 8102a4e:	687b      	ldr	r3, [r7, #4]
 8102a50:	681b      	ldr	r3, [r3, #0]
 8102a52:	4a29      	ldr	r2, [pc, #164]	; (8102af8 <HAL_DMA_Abort+0x454>)
 8102a54:	4293      	cmp	r3, r2
 8102a56:	d036      	beq.n	8102ac6 <HAL_DMA_Abort+0x422>
 8102a58:	687b      	ldr	r3, [r7, #4]
 8102a5a:	681b      	ldr	r3, [r3, #0]
 8102a5c:	4a27      	ldr	r2, [pc, #156]	; (8102afc <HAL_DMA_Abort+0x458>)
 8102a5e:	4293      	cmp	r3, r2
 8102a60:	d031      	beq.n	8102ac6 <HAL_DMA_Abort+0x422>
 8102a62:	687b      	ldr	r3, [r7, #4]
 8102a64:	681b      	ldr	r3, [r3, #0]
 8102a66:	4a26      	ldr	r2, [pc, #152]	; (8102b00 <HAL_DMA_Abort+0x45c>)
 8102a68:	4293      	cmp	r3, r2
 8102a6a:	d02c      	beq.n	8102ac6 <HAL_DMA_Abort+0x422>
 8102a6c:	687b      	ldr	r3, [r7, #4]
 8102a6e:	681b      	ldr	r3, [r3, #0]
 8102a70:	4a24      	ldr	r2, [pc, #144]	; (8102b04 <HAL_DMA_Abort+0x460>)
 8102a72:	4293      	cmp	r3, r2
 8102a74:	d027      	beq.n	8102ac6 <HAL_DMA_Abort+0x422>
 8102a76:	687b      	ldr	r3, [r7, #4]
 8102a78:	681b      	ldr	r3, [r3, #0]
 8102a7a:	4a23      	ldr	r2, [pc, #140]	; (8102b08 <HAL_DMA_Abort+0x464>)
 8102a7c:	4293      	cmp	r3, r2
 8102a7e:	d022      	beq.n	8102ac6 <HAL_DMA_Abort+0x422>
 8102a80:	687b      	ldr	r3, [r7, #4]
 8102a82:	681b      	ldr	r3, [r3, #0]
 8102a84:	4a21      	ldr	r2, [pc, #132]	; (8102b0c <HAL_DMA_Abort+0x468>)
 8102a86:	4293      	cmp	r3, r2
 8102a88:	d01d      	beq.n	8102ac6 <HAL_DMA_Abort+0x422>
 8102a8a:	687b      	ldr	r3, [r7, #4]
 8102a8c:	681b      	ldr	r3, [r3, #0]
 8102a8e:	4a20      	ldr	r2, [pc, #128]	; (8102b10 <HAL_DMA_Abort+0x46c>)
 8102a90:	4293      	cmp	r3, r2
 8102a92:	d018      	beq.n	8102ac6 <HAL_DMA_Abort+0x422>
 8102a94:	687b      	ldr	r3, [r7, #4]
 8102a96:	681b      	ldr	r3, [r3, #0]
 8102a98:	4a1e      	ldr	r2, [pc, #120]	; (8102b14 <HAL_DMA_Abort+0x470>)
 8102a9a:	4293      	cmp	r3, r2
 8102a9c:	d013      	beq.n	8102ac6 <HAL_DMA_Abort+0x422>
 8102a9e:	687b      	ldr	r3, [r7, #4]
 8102aa0:	681b      	ldr	r3, [r3, #0]
 8102aa2:	4a1d      	ldr	r2, [pc, #116]	; (8102b18 <HAL_DMA_Abort+0x474>)
 8102aa4:	4293      	cmp	r3, r2
 8102aa6:	d00e      	beq.n	8102ac6 <HAL_DMA_Abort+0x422>
 8102aa8:	687b      	ldr	r3, [r7, #4]
 8102aaa:	681b      	ldr	r3, [r3, #0]
 8102aac:	4a1b      	ldr	r2, [pc, #108]	; (8102b1c <HAL_DMA_Abort+0x478>)
 8102aae:	4293      	cmp	r3, r2
 8102ab0:	d009      	beq.n	8102ac6 <HAL_DMA_Abort+0x422>
 8102ab2:	687b      	ldr	r3, [r7, #4]
 8102ab4:	681b      	ldr	r3, [r3, #0]
 8102ab6:	4a1a      	ldr	r2, [pc, #104]	; (8102b20 <HAL_DMA_Abort+0x47c>)
 8102ab8:	4293      	cmp	r3, r2
 8102aba:	d004      	beq.n	8102ac6 <HAL_DMA_Abort+0x422>
 8102abc:	687b      	ldr	r3, [r7, #4]
 8102abe:	681b      	ldr	r3, [r3, #0]
 8102ac0:	4a18      	ldr	r2, [pc, #96]	; (8102b24 <HAL_DMA_Abort+0x480>)
 8102ac2:	4293      	cmp	r3, r2
 8102ac4:	d101      	bne.n	8102aca <HAL_DMA_Abort+0x426>
 8102ac6:	2301      	movs	r3, #1
 8102ac8:	e000      	b.n	8102acc <HAL_DMA_Abort+0x428>
 8102aca:	2300      	movs	r3, #0
 8102acc:	2b00      	cmp	r3, #0
 8102ace:	d02b      	beq.n	8102b28 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8102ad0:	687b      	ldr	r3, [r7, #4]
 8102ad2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102ad4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8102ad6:	687b      	ldr	r3, [r7, #4]
 8102ad8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102ada:	f003 031f 	and.w	r3, r3, #31
 8102ade:	223f      	movs	r2, #63	; 0x3f
 8102ae0:	409a      	lsls	r2, r3
 8102ae2:	68bb      	ldr	r3, [r7, #8]
 8102ae4:	609a      	str	r2, [r3, #8]
 8102ae6:	e02a      	b.n	8102b3e <HAL_DMA_Abort+0x49a>
 8102ae8:	40020010 	.word	0x40020010
 8102aec:	40020028 	.word	0x40020028
 8102af0:	40020040 	.word	0x40020040
 8102af4:	40020058 	.word	0x40020058
 8102af8:	40020070 	.word	0x40020070
 8102afc:	40020088 	.word	0x40020088
 8102b00:	400200a0 	.word	0x400200a0
 8102b04:	400200b8 	.word	0x400200b8
 8102b08:	40020410 	.word	0x40020410
 8102b0c:	40020428 	.word	0x40020428
 8102b10:	40020440 	.word	0x40020440
 8102b14:	40020458 	.word	0x40020458
 8102b18:	40020470 	.word	0x40020470
 8102b1c:	40020488 	.word	0x40020488
 8102b20:	400204a0 	.word	0x400204a0
 8102b24:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8102b28:	687b      	ldr	r3, [r7, #4]
 8102b2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102b2c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8102b2e:	687b      	ldr	r3, [r7, #4]
 8102b30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102b32:	f003 031f 	and.w	r3, r3, #31
 8102b36:	2201      	movs	r2, #1
 8102b38:	409a      	lsls	r2, r3
 8102b3a:	68fb      	ldr	r3, [r7, #12]
 8102b3c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8102b3e:	687b      	ldr	r3, [r7, #4]
 8102b40:	681b      	ldr	r3, [r3, #0]
 8102b42:	4a4f      	ldr	r2, [pc, #316]	; (8102c80 <HAL_DMA_Abort+0x5dc>)
 8102b44:	4293      	cmp	r3, r2
 8102b46:	d072      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102b48:	687b      	ldr	r3, [r7, #4]
 8102b4a:	681b      	ldr	r3, [r3, #0]
 8102b4c:	4a4d      	ldr	r2, [pc, #308]	; (8102c84 <HAL_DMA_Abort+0x5e0>)
 8102b4e:	4293      	cmp	r3, r2
 8102b50:	d06d      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102b52:	687b      	ldr	r3, [r7, #4]
 8102b54:	681b      	ldr	r3, [r3, #0]
 8102b56:	4a4c      	ldr	r2, [pc, #304]	; (8102c88 <HAL_DMA_Abort+0x5e4>)
 8102b58:	4293      	cmp	r3, r2
 8102b5a:	d068      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102b5c:	687b      	ldr	r3, [r7, #4]
 8102b5e:	681b      	ldr	r3, [r3, #0]
 8102b60:	4a4a      	ldr	r2, [pc, #296]	; (8102c8c <HAL_DMA_Abort+0x5e8>)
 8102b62:	4293      	cmp	r3, r2
 8102b64:	d063      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102b66:	687b      	ldr	r3, [r7, #4]
 8102b68:	681b      	ldr	r3, [r3, #0]
 8102b6a:	4a49      	ldr	r2, [pc, #292]	; (8102c90 <HAL_DMA_Abort+0x5ec>)
 8102b6c:	4293      	cmp	r3, r2
 8102b6e:	d05e      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102b70:	687b      	ldr	r3, [r7, #4]
 8102b72:	681b      	ldr	r3, [r3, #0]
 8102b74:	4a47      	ldr	r2, [pc, #284]	; (8102c94 <HAL_DMA_Abort+0x5f0>)
 8102b76:	4293      	cmp	r3, r2
 8102b78:	d059      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102b7a:	687b      	ldr	r3, [r7, #4]
 8102b7c:	681b      	ldr	r3, [r3, #0]
 8102b7e:	4a46      	ldr	r2, [pc, #280]	; (8102c98 <HAL_DMA_Abort+0x5f4>)
 8102b80:	4293      	cmp	r3, r2
 8102b82:	d054      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102b84:	687b      	ldr	r3, [r7, #4]
 8102b86:	681b      	ldr	r3, [r3, #0]
 8102b88:	4a44      	ldr	r2, [pc, #272]	; (8102c9c <HAL_DMA_Abort+0x5f8>)
 8102b8a:	4293      	cmp	r3, r2
 8102b8c:	d04f      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102b8e:	687b      	ldr	r3, [r7, #4]
 8102b90:	681b      	ldr	r3, [r3, #0]
 8102b92:	4a43      	ldr	r2, [pc, #268]	; (8102ca0 <HAL_DMA_Abort+0x5fc>)
 8102b94:	4293      	cmp	r3, r2
 8102b96:	d04a      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102b98:	687b      	ldr	r3, [r7, #4]
 8102b9a:	681b      	ldr	r3, [r3, #0]
 8102b9c:	4a41      	ldr	r2, [pc, #260]	; (8102ca4 <HAL_DMA_Abort+0x600>)
 8102b9e:	4293      	cmp	r3, r2
 8102ba0:	d045      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102ba2:	687b      	ldr	r3, [r7, #4]
 8102ba4:	681b      	ldr	r3, [r3, #0]
 8102ba6:	4a40      	ldr	r2, [pc, #256]	; (8102ca8 <HAL_DMA_Abort+0x604>)
 8102ba8:	4293      	cmp	r3, r2
 8102baa:	d040      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102bac:	687b      	ldr	r3, [r7, #4]
 8102bae:	681b      	ldr	r3, [r3, #0]
 8102bb0:	4a3e      	ldr	r2, [pc, #248]	; (8102cac <HAL_DMA_Abort+0x608>)
 8102bb2:	4293      	cmp	r3, r2
 8102bb4:	d03b      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102bb6:	687b      	ldr	r3, [r7, #4]
 8102bb8:	681b      	ldr	r3, [r3, #0]
 8102bba:	4a3d      	ldr	r2, [pc, #244]	; (8102cb0 <HAL_DMA_Abort+0x60c>)
 8102bbc:	4293      	cmp	r3, r2
 8102bbe:	d036      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102bc0:	687b      	ldr	r3, [r7, #4]
 8102bc2:	681b      	ldr	r3, [r3, #0]
 8102bc4:	4a3b      	ldr	r2, [pc, #236]	; (8102cb4 <HAL_DMA_Abort+0x610>)
 8102bc6:	4293      	cmp	r3, r2
 8102bc8:	d031      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102bca:	687b      	ldr	r3, [r7, #4]
 8102bcc:	681b      	ldr	r3, [r3, #0]
 8102bce:	4a3a      	ldr	r2, [pc, #232]	; (8102cb8 <HAL_DMA_Abort+0x614>)
 8102bd0:	4293      	cmp	r3, r2
 8102bd2:	d02c      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102bd4:	687b      	ldr	r3, [r7, #4]
 8102bd6:	681b      	ldr	r3, [r3, #0]
 8102bd8:	4a38      	ldr	r2, [pc, #224]	; (8102cbc <HAL_DMA_Abort+0x618>)
 8102bda:	4293      	cmp	r3, r2
 8102bdc:	d027      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102bde:	687b      	ldr	r3, [r7, #4]
 8102be0:	681b      	ldr	r3, [r3, #0]
 8102be2:	4a37      	ldr	r2, [pc, #220]	; (8102cc0 <HAL_DMA_Abort+0x61c>)
 8102be4:	4293      	cmp	r3, r2
 8102be6:	d022      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102be8:	687b      	ldr	r3, [r7, #4]
 8102bea:	681b      	ldr	r3, [r3, #0]
 8102bec:	4a35      	ldr	r2, [pc, #212]	; (8102cc4 <HAL_DMA_Abort+0x620>)
 8102bee:	4293      	cmp	r3, r2
 8102bf0:	d01d      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102bf2:	687b      	ldr	r3, [r7, #4]
 8102bf4:	681b      	ldr	r3, [r3, #0]
 8102bf6:	4a34      	ldr	r2, [pc, #208]	; (8102cc8 <HAL_DMA_Abort+0x624>)
 8102bf8:	4293      	cmp	r3, r2
 8102bfa:	d018      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102bfc:	687b      	ldr	r3, [r7, #4]
 8102bfe:	681b      	ldr	r3, [r3, #0]
 8102c00:	4a32      	ldr	r2, [pc, #200]	; (8102ccc <HAL_DMA_Abort+0x628>)
 8102c02:	4293      	cmp	r3, r2
 8102c04:	d013      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102c06:	687b      	ldr	r3, [r7, #4]
 8102c08:	681b      	ldr	r3, [r3, #0]
 8102c0a:	4a31      	ldr	r2, [pc, #196]	; (8102cd0 <HAL_DMA_Abort+0x62c>)
 8102c0c:	4293      	cmp	r3, r2
 8102c0e:	d00e      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102c10:	687b      	ldr	r3, [r7, #4]
 8102c12:	681b      	ldr	r3, [r3, #0]
 8102c14:	4a2f      	ldr	r2, [pc, #188]	; (8102cd4 <HAL_DMA_Abort+0x630>)
 8102c16:	4293      	cmp	r3, r2
 8102c18:	d009      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102c1a:	687b      	ldr	r3, [r7, #4]
 8102c1c:	681b      	ldr	r3, [r3, #0]
 8102c1e:	4a2e      	ldr	r2, [pc, #184]	; (8102cd8 <HAL_DMA_Abort+0x634>)
 8102c20:	4293      	cmp	r3, r2
 8102c22:	d004      	beq.n	8102c2e <HAL_DMA_Abort+0x58a>
 8102c24:	687b      	ldr	r3, [r7, #4]
 8102c26:	681b      	ldr	r3, [r3, #0]
 8102c28:	4a2c      	ldr	r2, [pc, #176]	; (8102cdc <HAL_DMA_Abort+0x638>)
 8102c2a:	4293      	cmp	r3, r2
 8102c2c:	d101      	bne.n	8102c32 <HAL_DMA_Abort+0x58e>
 8102c2e:	2301      	movs	r3, #1
 8102c30:	e000      	b.n	8102c34 <HAL_DMA_Abort+0x590>
 8102c32:	2300      	movs	r3, #0
 8102c34:	2b00      	cmp	r3, #0
 8102c36:	d015      	beq.n	8102c64 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8102c38:	687b      	ldr	r3, [r7, #4]
 8102c3a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8102c3c:	687a      	ldr	r2, [r7, #4]
 8102c3e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8102c40:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8102c42:	687b      	ldr	r3, [r7, #4]
 8102c44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102c46:	2b00      	cmp	r3, #0
 8102c48:	d00c      	beq.n	8102c64 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8102c4a:	687b      	ldr	r3, [r7, #4]
 8102c4c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102c4e:	681a      	ldr	r2, [r3, #0]
 8102c50:	687b      	ldr	r3, [r7, #4]
 8102c52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102c54:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8102c58:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8102c5a:	687b      	ldr	r3, [r7, #4]
 8102c5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8102c5e:	687a      	ldr	r2, [r7, #4]
 8102c60:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8102c62:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8102c64:	687b      	ldr	r3, [r7, #4]
 8102c66:	2201      	movs	r2, #1
 8102c68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8102c6c:	687b      	ldr	r3, [r7, #4]
 8102c6e:	2200      	movs	r2, #0
 8102c70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8102c74:	2300      	movs	r3, #0
}
 8102c76:	4618      	mov	r0, r3
 8102c78:	3718      	adds	r7, #24
 8102c7a:	46bd      	mov	sp, r7
 8102c7c:	bd80      	pop	{r7, pc}
 8102c7e:	bf00      	nop
 8102c80:	40020010 	.word	0x40020010
 8102c84:	40020028 	.word	0x40020028
 8102c88:	40020040 	.word	0x40020040
 8102c8c:	40020058 	.word	0x40020058
 8102c90:	40020070 	.word	0x40020070
 8102c94:	40020088 	.word	0x40020088
 8102c98:	400200a0 	.word	0x400200a0
 8102c9c:	400200b8 	.word	0x400200b8
 8102ca0:	40020410 	.word	0x40020410
 8102ca4:	40020428 	.word	0x40020428
 8102ca8:	40020440 	.word	0x40020440
 8102cac:	40020458 	.word	0x40020458
 8102cb0:	40020470 	.word	0x40020470
 8102cb4:	40020488 	.word	0x40020488
 8102cb8:	400204a0 	.word	0x400204a0
 8102cbc:	400204b8 	.word	0x400204b8
 8102cc0:	58025408 	.word	0x58025408
 8102cc4:	5802541c 	.word	0x5802541c
 8102cc8:	58025430 	.word	0x58025430
 8102ccc:	58025444 	.word	0x58025444
 8102cd0:	58025458 	.word	0x58025458
 8102cd4:	5802546c 	.word	0x5802546c
 8102cd8:	58025480 	.word	0x58025480
 8102cdc:	58025494 	.word	0x58025494

08102ce0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8102ce0:	b580      	push	{r7, lr}
 8102ce2:	b084      	sub	sp, #16
 8102ce4:	af00      	add	r7, sp, #0
 8102ce6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8102ce8:	687b      	ldr	r3, [r7, #4]
 8102cea:	2b00      	cmp	r3, #0
 8102cec:	d101      	bne.n	8102cf2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8102cee:	2301      	movs	r3, #1
 8102cf0:	e237      	b.n	8103162 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8102cf2:	687b      	ldr	r3, [r7, #4]
 8102cf4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8102cf8:	b2db      	uxtb	r3, r3
 8102cfa:	2b02      	cmp	r3, #2
 8102cfc:	d004      	beq.n	8102d08 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8102cfe:	687b      	ldr	r3, [r7, #4]
 8102d00:	2280      	movs	r2, #128	; 0x80
 8102d02:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8102d04:	2301      	movs	r3, #1
 8102d06:	e22c      	b.n	8103162 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8102d08:	687b      	ldr	r3, [r7, #4]
 8102d0a:	681b      	ldr	r3, [r3, #0]
 8102d0c:	4a5c      	ldr	r2, [pc, #368]	; (8102e80 <HAL_DMA_Abort_IT+0x1a0>)
 8102d0e:	4293      	cmp	r3, r2
 8102d10:	d04a      	beq.n	8102da8 <HAL_DMA_Abort_IT+0xc8>
 8102d12:	687b      	ldr	r3, [r7, #4]
 8102d14:	681b      	ldr	r3, [r3, #0]
 8102d16:	4a5b      	ldr	r2, [pc, #364]	; (8102e84 <HAL_DMA_Abort_IT+0x1a4>)
 8102d18:	4293      	cmp	r3, r2
 8102d1a:	d045      	beq.n	8102da8 <HAL_DMA_Abort_IT+0xc8>
 8102d1c:	687b      	ldr	r3, [r7, #4]
 8102d1e:	681b      	ldr	r3, [r3, #0]
 8102d20:	4a59      	ldr	r2, [pc, #356]	; (8102e88 <HAL_DMA_Abort_IT+0x1a8>)
 8102d22:	4293      	cmp	r3, r2
 8102d24:	d040      	beq.n	8102da8 <HAL_DMA_Abort_IT+0xc8>
 8102d26:	687b      	ldr	r3, [r7, #4]
 8102d28:	681b      	ldr	r3, [r3, #0]
 8102d2a:	4a58      	ldr	r2, [pc, #352]	; (8102e8c <HAL_DMA_Abort_IT+0x1ac>)
 8102d2c:	4293      	cmp	r3, r2
 8102d2e:	d03b      	beq.n	8102da8 <HAL_DMA_Abort_IT+0xc8>
 8102d30:	687b      	ldr	r3, [r7, #4]
 8102d32:	681b      	ldr	r3, [r3, #0]
 8102d34:	4a56      	ldr	r2, [pc, #344]	; (8102e90 <HAL_DMA_Abort_IT+0x1b0>)
 8102d36:	4293      	cmp	r3, r2
 8102d38:	d036      	beq.n	8102da8 <HAL_DMA_Abort_IT+0xc8>
 8102d3a:	687b      	ldr	r3, [r7, #4]
 8102d3c:	681b      	ldr	r3, [r3, #0]
 8102d3e:	4a55      	ldr	r2, [pc, #340]	; (8102e94 <HAL_DMA_Abort_IT+0x1b4>)
 8102d40:	4293      	cmp	r3, r2
 8102d42:	d031      	beq.n	8102da8 <HAL_DMA_Abort_IT+0xc8>
 8102d44:	687b      	ldr	r3, [r7, #4]
 8102d46:	681b      	ldr	r3, [r3, #0]
 8102d48:	4a53      	ldr	r2, [pc, #332]	; (8102e98 <HAL_DMA_Abort_IT+0x1b8>)
 8102d4a:	4293      	cmp	r3, r2
 8102d4c:	d02c      	beq.n	8102da8 <HAL_DMA_Abort_IT+0xc8>
 8102d4e:	687b      	ldr	r3, [r7, #4]
 8102d50:	681b      	ldr	r3, [r3, #0]
 8102d52:	4a52      	ldr	r2, [pc, #328]	; (8102e9c <HAL_DMA_Abort_IT+0x1bc>)
 8102d54:	4293      	cmp	r3, r2
 8102d56:	d027      	beq.n	8102da8 <HAL_DMA_Abort_IT+0xc8>
 8102d58:	687b      	ldr	r3, [r7, #4]
 8102d5a:	681b      	ldr	r3, [r3, #0]
 8102d5c:	4a50      	ldr	r2, [pc, #320]	; (8102ea0 <HAL_DMA_Abort_IT+0x1c0>)
 8102d5e:	4293      	cmp	r3, r2
 8102d60:	d022      	beq.n	8102da8 <HAL_DMA_Abort_IT+0xc8>
 8102d62:	687b      	ldr	r3, [r7, #4]
 8102d64:	681b      	ldr	r3, [r3, #0]
 8102d66:	4a4f      	ldr	r2, [pc, #316]	; (8102ea4 <HAL_DMA_Abort_IT+0x1c4>)
 8102d68:	4293      	cmp	r3, r2
 8102d6a:	d01d      	beq.n	8102da8 <HAL_DMA_Abort_IT+0xc8>
 8102d6c:	687b      	ldr	r3, [r7, #4]
 8102d6e:	681b      	ldr	r3, [r3, #0]
 8102d70:	4a4d      	ldr	r2, [pc, #308]	; (8102ea8 <HAL_DMA_Abort_IT+0x1c8>)
 8102d72:	4293      	cmp	r3, r2
 8102d74:	d018      	beq.n	8102da8 <HAL_DMA_Abort_IT+0xc8>
 8102d76:	687b      	ldr	r3, [r7, #4]
 8102d78:	681b      	ldr	r3, [r3, #0]
 8102d7a:	4a4c      	ldr	r2, [pc, #304]	; (8102eac <HAL_DMA_Abort_IT+0x1cc>)
 8102d7c:	4293      	cmp	r3, r2
 8102d7e:	d013      	beq.n	8102da8 <HAL_DMA_Abort_IT+0xc8>
 8102d80:	687b      	ldr	r3, [r7, #4]
 8102d82:	681b      	ldr	r3, [r3, #0]
 8102d84:	4a4a      	ldr	r2, [pc, #296]	; (8102eb0 <HAL_DMA_Abort_IT+0x1d0>)
 8102d86:	4293      	cmp	r3, r2
 8102d88:	d00e      	beq.n	8102da8 <HAL_DMA_Abort_IT+0xc8>
 8102d8a:	687b      	ldr	r3, [r7, #4]
 8102d8c:	681b      	ldr	r3, [r3, #0]
 8102d8e:	4a49      	ldr	r2, [pc, #292]	; (8102eb4 <HAL_DMA_Abort_IT+0x1d4>)
 8102d90:	4293      	cmp	r3, r2
 8102d92:	d009      	beq.n	8102da8 <HAL_DMA_Abort_IT+0xc8>
 8102d94:	687b      	ldr	r3, [r7, #4]
 8102d96:	681b      	ldr	r3, [r3, #0]
 8102d98:	4a47      	ldr	r2, [pc, #284]	; (8102eb8 <HAL_DMA_Abort_IT+0x1d8>)
 8102d9a:	4293      	cmp	r3, r2
 8102d9c:	d004      	beq.n	8102da8 <HAL_DMA_Abort_IT+0xc8>
 8102d9e:	687b      	ldr	r3, [r7, #4]
 8102da0:	681b      	ldr	r3, [r3, #0]
 8102da2:	4a46      	ldr	r2, [pc, #280]	; (8102ebc <HAL_DMA_Abort_IT+0x1dc>)
 8102da4:	4293      	cmp	r3, r2
 8102da6:	d101      	bne.n	8102dac <HAL_DMA_Abort_IT+0xcc>
 8102da8:	2301      	movs	r3, #1
 8102daa:	e000      	b.n	8102dae <HAL_DMA_Abort_IT+0xce>
 8102dac:	2300      	movs	r3, #0
 8102dae:	2b00      	cmp	r3, #0
 8102db0:	f000 8086 	beq.w	8102ec0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8102db4:	687b      	ldr	r3, [r7, #4]
 8102db6:	2204      	movs	r2, #4
 8102db8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8102dbc:	687b      	ldr	r3, [r7, #4]
 8102dbe:	681b      	ldr	r3, [r3, #0]
 8102dc0:	4a2f      	ldr	r2, [pc, #188]	; (8102e80 <HAL_DMA_Abort_IT+0x1a0>)
 8102dc2:	4293      	cmp	r3, r2
 8102dc4:	d04a      	beq.n	8102e5c <HAL_DMA_Abort_IT+0x17c>
 8102dc6:	687b      	ldr	r3, [r7, #4]
 8102dc8:	681b      	ldr	r3, [r3, #0]
 8102dca:	4a2e      	ldr	r2, [pc, #184]	; (8102e84 <HAL_DMA_Abort_IT+0x1a4>)
 8102dcc:	4293      	cmp	r3, r2
 8102dce:	d045      	beq.n	8102e5c <HAL_DMA_Abort_IT+0x17c>
 8102dd0:	687b      	ldr	r3, [r7, #4]
 8102dd2:	681b      	ldr	r3, [r3, #0]
 8102dd4:	4a2c      	ldr	r2, [pc, #176]	; (8102e88 <HAL_DMA_Abort_IT+0x1a8>)
 8102dd6:	4293      	cmp	r3, r2
 8102dd8:	d040      	beq.n	8102e5c <HAL_DMA_Abort_IT+0x17c>
 8102dda:	687b      	ldr	r3, [r7, #4]
 8102ddc:	681b      	ldr	r3, [r3, #0]
 8102dde:	4a2b      	ldr	r2, [pc, #172]	; (8102e8c <HAL_DMA_Abort_IT+0x1ac>)
 8102de0:	4293      	cmp	r3, r2
 8102de2:	d03b      	beq.n	8102e5c <HAL_DMA_Abort_IT+0x17c>
 8102de4:	687b      	ldr	r3, [r7, #4]
 8102de6:	681b      	ldr	r3, [r3, #0]
 8102de8:	4a29      	ldr	r2, [pc, #164]	; (8102e90 <HAL_DMA_Abort_IT+0x1b0>)
 8102dea:	4293      	cmp	r3, r2
 8102dec:	d036      	beq.n	8102e5c <HAL_DMA_Abort_IT+0x17c>
 8102dee:	687b      	ldr	r3, [r7, #4]
 8102df0:	681b      	ldr	r3, [r3, #0]
 8102df2:	4a28      	ldr	r2, [pc, #160]	; (8102e94 <HAL_DMA_Abort_IT+0x1b4>)
 8102df4:	4293      	cmp	r3, r2
 8102df6:	d031      	beq.n	8102e5c <HAL_DMA_Abort_IT+0x17c>
 8102df8:	687b      	ldr	r3, [r7, #4]
 8102dfa:	681b      	ldr	r3, [r3, #0]
 8102dfc:	4a26      	ldr	r2, [pc, #152]	; (8102e98 <HAL_DMA_Abort_IT+0x1b8>)
 8102dfe:	4293      	cmp	r3, r2
 8102e00:	d02c      	beq.n	8102e5c <HAL_DMA_Abort_IT+0x17c>
 8102e02:	687b      	ldr	r3, [r7, #4]
 8102e04:	681b      	ldr	r3, [r3, #0]
 8102e06:	4a25      	ldr	r2, [pc, #148]	; (8102e9c <HAL_DMA_Abort_IT+0x1bc>)
 8102e08:	4293      	cmp	r3, r2
 8102e0a:	d027      	beq.n	8102e5c <HAL_DMA_Abort_IT+0x17c>
 8102e0c:	687b      	ldr	r3, [r7, #4]
 8102e0e:	681b      	ldr	r3, [r3, #0]
 8102e10:	4a23      	ldr	r2, [pc, #140]	; (8102ea0 <HAL_DMA_Abort_IT+0x1c0>)
 8102e12:	4293      	cmp	r3, r2
 8102e14:	d022      	beq.n	8102e5c <HAL_DMA_Abort_IT+0x17c>
 8102e16:	687b      	ldr	r3, [r7, #4]
 8102e18:	681b      	ldr	r3, [r3, #0]
 8102e1a:	4a22      	ldr	r2, [pc, #136]	; (8102ea4 <HAL_DMA_Abort_IT+0x1c4>)
 8102e1c:	4293      	cmp	r3, r2
 8102e1e:	d01d      	beq.n	8102e5c <HAL_DMA_Abort_IT+0x17c>
 8102e20:	687b      	ldr	r3, [r7, #4]
 8102e22:	681b      	ldr	r3, [r3, #0]
 8102e24:	4a20      	ldr	r2, [pc, #128]	; (8102ea8 <HAL_DMA_Abort_IT+0x1c8>)
 8102e26:	4293      	cmp	r3, r2
 8102e28:	d018      	beq.n	8102e5c <HAL_DMA_Abort_IT+0x17c>
 8102e2a:	687b      	ldr	r3, [r7, #4]
 8102e2c:	681b      	ldr	r3, [r3, #0]
 8102e2e:	4a1f      	ldr	r2, [pc, #124]	; (8102eac <HAL_DMA_Abort_IT+0x1cc>)
 8102e30:	4293      	cmp	r3, r2
 8102e32:	d013      	beq.n	8102e5c <HAL_DMA_Abort_IT+0x17c>
 8102e34:	687b      	ldr	r3, [r7, #4]
 8102e36:	681b      	ldr	r3, [r3, #0]
 8102e38:	4a1d      	ldr	r2, [pc, #116]	; (8102eb0 <HAL_DMA_Abort_IT+0x1d0>)
 8102e3a:	4293      	cmp	r3, r2
 8102e3c:	d00e      	beq.n	8102e5c <HAL_DMA_Abort_IT+0x17c>
 8102e3e:	687b      	ldr	r3, [r7, #4]
 8102e40:	681b      	ldr	r3, [r3, #0]
 8102e42:	4a1c      	ldr	r2, [pc, #112]	; (8102eb4 <HAL_DMA_Abort_IT+0x1d4>)
 8102e44:	4293      	cmp	r3, r2
 8102e46:	d009      	beq.n	8102e5c <HAL_DMA_Abort_IT+0x17c>
 8102e48:	687b      	ldr	r3, [r7, #4]
 8102e4a:	681b      	ldr	r3, [r3, #0]
 8102e4c:	4a1a      	ldr	r2, [pc, #104]	; (8102eb8 <HAL_DMA_Abort_IT+0x1d8>)
 8102e4e:	4293      	cmp	r3, r2
 8102e50:	d004      	beq.n	8102e5c <HAL_DMA_Abort_IT+0x17c>
 8102e52:	687b      	ldr	r3, [r7, #4]
 8102e54:	681b      	ldr	r3, [r3, #0]
 8102e56:	4a19      	ldr	r2, [pc, #100]	; (8102ebc <HAL_DMA_Abort_IT+0x1dc>)
 8102e58:	4293      	cmp	r3, r2
 8102e5a:	d108      	bne.n	8102e6e <HAL_DMA_Abort_IT+0x18e>
 8102e5c:	687b      	ldr	r3, [r7, #4]
 8102e5e:	681b      	ldr	r3, [r3, #0]
 8102e60:	681a      	ldr	r2, [r3, #0]
 8102e62:	687b      	ldr	r3, [r7, #4]
 8102e64:	681b      	ldr	r3, [r3, #0]
 8102e66:	f022 0201 	bic.w	r2, r2, #1
 8102e6a:	601a      	str	r2, [r3, #0]
 8102e6c:	e178      	b.n	8103160 <HAL_DMA_Abort_IT+0x480>
 8102e6e:	687b      	ldr	r3, [r7, #4]
 8102e70:	681b      	ldr	r3, [r3, #0]
 8102e72:	681a      	ldr	r2, [r3, #0]
 8102e74:	687b      	ldr	r3, [r7, #4]
 8102e76:	681b      	ldr	r3, [r3, #0]
 8102e78:	f022 0201 	bic.w	r2, r2, #1
 8102e7c:	601a      	str	r2, [r3, #0]
 8102e7e:	e16f      	b.n	8103160 <HAL_DMA_Abort_IT+0x480>
 8102e80:	40020010 	.word	0x40020010
 8102e84:	40020028 	.word	0x40020028
 8102e88:	40020040 	.word	0x40020040
 8102e8c:	40020058 	.word	0x40020058
 8102e90:	40020070 	.word	0x40020070
 8102e94:	40020088 	.word	0x40020088
 8102e98:	400200a0 	.word	0x400200a0
 8102e9c:	400200b8 	.word	0x400200b8
 8102ea0:	40020410 	.word	0x40020410
 8102ea4:	40020428 	.word	0x40020428
 8102ea8:	40020440 	.word	0x40020440
 8102eac:	40020458 	.word	0x40020458
 8102eb0:	40020470 	.word	0x40020470
 8102eb4:	40020488 	.word	0x40020488
 8102eb8:	400204a0 	.word	0x400204a0
 8102ebc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8102ec0:	687b      	ldr	r3, [r7, #4]
 8102ec2:	681b      	ldr	r3, [r3, #0]
 8102ec4:	681a      	ldr	r2, [r3, #0]
 8102ec6:	687b      	ldr	r3, [r7, #4]
 8102ec8:	681b      	ldr	r3, [r3, #0]
 8102eca:	f022 020e 	bic.w	r2, r2, #14
 8102ece:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8102ed0:	687b      	ldr	r3, [r7, #4]
 8102ed2:	681b      	ldr	r3, [r3, #0]
 8102ed4:	4a6c      	ldr	r2, [pc, #432]	; (8103088 <HAL_DMA_Abort_IT+0x3a8>)
 8102ed6:	4293      	cmp	r3, r2
 8102ed8:	d04a      	beq.n	8102f70 <HAL_DMA_Abort_IT+0x290>
 8102eda:	687b      	ldr	r3, [r7, #4]
 8102edc:	681b      	ldr	r3, [r3, #0]
 8102ede:	4a6b      	ldr	r2, [pc, #428]	; (810308c <HAL_DMA_Abort_IT+0x3ac>)
 8102ee0:	4293      	cmp	r3, r2
 8102ee2:	d045      	beq.n	8102f70 <HAL_DMA_Abort_IT+0x290>
 8102ee4:	687b      	ldr	r3, [r7, #4]
 8102ee6:	681b      	ldr	r3, [r3, #0]
 8102ee8:	4a69      	ldr	r2, [pc, #420]	; (8103090 <HAL_DMA_Abort_IT+0x3b0>)
 8102eea:	4293      	cmp	r3, r2
 8102eec:	d040      	beq.n	8102f70 <HAL_DMA_Abort_IT+0x290>
 8102eee:	687b      	ldr	r3, [r7, #4]
 8102ef0:	681b      	ldr	r3, [r3, #0]
 8102ef2:	4a68      	ldr	r2, [pc, #416]	; (8103094 <HAL_DMA_Abort_IT+0x3b4>)
 8102ef4:	4293      	cmp	r3, r2
 8102ef6:	d03b      	beq.n	8102f70 <HAL_DMA_Abort_IT+0x290>
 8102ef8:	687b      	ldr	r3, [r7, #4]
 8102efa:	681b      	ldr	r3, [r3, #0]
 8102efc:	4a66      	ldr	r2, [pc, #408]	; (8103098 <HAL_DMA_Abort_IT+0x3b8>)
 8102efe:	4293      	cmp	r3, r2
 8102f00:	d036      	beq.n	8102f70 <HAL_DMA_Abort_IT+0x290>
 8102f02:	687b      	ldr	r3, [r7, #4]
 8102f04:	681b      	ldr	r3, [r3, #0]
 8102f06:	4a65      	ldr	r2, [pc, #404]	; (810309c <HAL_DMA_Abort_IT+0x3bc>)
 8102f08:	4293      	cmp	r3, r2
 8102f0a:	d031      	beq.n	8102f70 <HAL_DMA_Abort_IT+0x290>
 8102f0c:	687b      	ldr	r3, [r7, #4]
 8102f0e:	681b      	ldr	r3, [r3, #0]
 8102f10:	4a63      	ldr	r2, [pc, #396]	; (81030a0 <HAL_DMA_Abort_IT+0x3c0>)
 8102f12:	4293      	cmp	r3, r2
 8102f14:	d02c      	beq.n	8102f70 <HAL_DMA_Abort_IT+0x290>
 8102f16:	687b      	ldr	r3, [r7, #4]
 8102f18:	681b      	ldr	r3, [r3, #0]
 8102f1a:	4a62      	ldr	r2, [pc, #392]	; (81030a4 <HAL_DMA_Abort_IT+0x3c4>)
 8102f1c:	4293      	cmp	r3, r2
 8102f1e:	d027      	beq.n	8102f70 <HAL_DMA_Abort_IT+0x290>
 8102f20:	687b      	ldr	r3, [r7, #4]
 8102f22:	681b      	ldr	r3, [r3, #0]
 8102f24:	4a60      	ldr	r2, [pc, #384]	; (81030a8 <HAL_DMA_Abort_IT+0x3c8>)
 8102f26:	4293      	cmp	r3, r2
 8102f28:	d022      	beq.n	8102f70 <HAL_DMA_Abort_IT+0x290>
 8102f2a:	687b      	ldr	r3, [r7, #4]
 8102f2c:	681b      	ldr	r3, [r3, #0]
 8102f2e:	4a5f      	ldr	r2, [pc, #380]	; (81030ac <HAL_DMA_Abort_IT+0x3cc>)
 8102f30:	4293      	cmp	r3, r2
 8102f32:	d01d      	beq.n	8102f70 <HAL_DMA_Abort_IT+0x290>
 8102f34:	687b      	ldr	r3, [r7, #4]
 8102f36:	681b      	ldr	r3, [r3, #0]
 8102f38:	4a5d      	ldr	r2, [pc, #372]	; (81030b0 <HAL_DMA_Abort_IT+0x3d0>)
 8102f3a:	4293      	cmp	r3, r2
 8102f3c:	d018      	beq.n	8102f70 <HAL_DMA_Abort_IT+0x290>
 8102f3e:	687b      	ldr	r3, [r7, #4]
 8102f40:	681b      	ldr	r3, [r3, #0]
 8102f42:	4a5c      	ldr	r2, [pc, #368]	; (81030b4 <HAL_DMA_Abort_IT+0x3d4>)
 8102f44:	4293      	cmp	r3, r2
 8102f46:	d013      	beq.n	8102f70 <HAL_DMA_Abort_IT+0x290>
 8102f48:	687b      	ldr	r3, [r7, #4]
 8102f4a:	681b      	ldr	r3, [r3, #0]
 8102f4c:	4a5a      	ldr	r2, [pc, #360]	; (81030b8 <HAL_DMA_Abort_IT+0x3d8>)
 8102f4e:	4293      	cmp	r3, r2
 8102f50:	d00e      	beq.n	8102f70 <HAL_DMA_Abort_IT+0x290>
 8102f52:	687b      	ldr	r3, [r7, #4]
 8102f54:	681b      	ldr	r3, [r3, #0]
 8102f56:	4a59      	ldr	r2, [pc, #356]	; (81030bc <HAL_DMA_Abort_IT+0x3dc>)
 8102f58:	4293      	cmp	r3, r2
 8102f5a:	d009      	beq.n	8102f70 <HAL_DMA_Abort_IT+0x290>
 8102f5c:	687b      	ldr	r3, [r7, #4]
 8102f5e:	681b      	ldr	r3, [r3, #0]
 8102f60:	4a57      	ldr	r2, [pc, #348]	; (81030c0 <HAL_DMA_Abort_IT+0x3e0>)
 8102f62:	4293      	cmp	r3, r2
 8102f64:	d004      	beq.n	8102f70 <HAL_DMA_Abort_IT+0x290>
 8102f66:	687b      	ldr	r3, [r7, #4]
 8102f68:	681b      	ldr	r3, [r3, #0]
 8102f6a:	4a56      	ldr	r2, [pc, #344]	; (81030c4 <HAL_DMA_Abort_IT+0x3e4>)
 8102f6c:	4293      	cmp	r3, r2
 8102f6e:	d108      	bne.n	8102f82 <HAL_DMA_Abort_IT+0x2a2>
 8102f70:	687b      	ldr	r3, [r7, #4]
 8102f72:	681b      	ldr	r3, [r3, #0]
 8102f74:	681a      	ldr	r2, [r3, #0]
 8102f76:	687b      	ldr	r3, [r7, #4]
 8102f78:	681b      	ldr	r3, [r3, #0]
 8102f7a:	f022 0201 	bic.w	r2, r2, #1
 8102f7e:	601a      	str	r2, [r3, #0]
 8102f80:	e007      	b.n	8102f92 <HAL_DMA_Abort_IT+0x2b2>
 8102f82:	687b      	ldr	r3, [r7, #4]
 8102f84:	681b      	ldr	r3, [r3, #0]
 8102f86:	681a      	ldr	r2, [r3, #0]
 8102f88:	687b      	ldr	r3, [r7, #4]
 8102f8a:	681b      	ldr	r3, [r3, #0]
 8102f8c:	f022 0201 	bic.w	r2, r2, #1
 8102f90:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8102f92:	687b      	ldr	r3, [r7, #4]
 8102f94:	681b      	ldr	r3, [r3, #0]
 8102f96:	4a3c      	ldr	r2, [pc, #240]	; (8103088 <HAL_DMA_Abort_IT+0x3a8>)
 8102f98:	4293      	cmp	r3, r2
 8102f9a:	d072      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 8102f9c:	687b      	ldr	r3, [r7, #4]
 8102f9e:	681b      	ldr	r3, [r3, #0]
 8102fa0:	4a3a      	ldr	r2, [pc, #232]	; (810308c <HAL_DMA_Abort_IT+0x3ac>)
 8102fa2:	4293      	cmp	r3, r2
 8102fa4:	d06d      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 8102fa6:	687b      	ldr	r3, [r7, #4]
 8102fa8:	681b      	ldr	r3, [r3, #0]
 8102faa:	4a39      	ldr	r2, [pc, #228]	; (8103090 <HAL_DMA_Abort_IT+0x3b0>)
 8102fac:	4293      	cmp	r3, r2
 8102fae:	d068      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 8102fb0:	687b      	ldr	r3, [r7, #4]
 8102fb2:	681b      	ldr	r3, [r3, #0]
 8102fb4:	4a37      	ldr	r2, [pc, #220]	; (8103094 <HAL_DMA_Abort_IT+0x3b4>)
 8102fb6:	4293      	cmp	r3, r2
 8102fb8:	d063      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 8102fba:	687b      	ldr	r3, [r7, #4]
 8102fbc:	681b      	ldr	r3, [r3, #0]
 8102fbe:	4a36      	ldr	r2, [pc, #216]	; (8103098 <HAL_DMA_Abort_IT+0x3b8>)
 8102fc0:	4293      	cmp	r3, r2
 8102fc2:	d05e      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 8102fc4:	687b      	ldr	r3, [r7, #4]
 8102fc6:	681b      	ldr	r3, [r3, #0]
 8102fc8:	4a34      	ldr	r2, [pc, #208]	; (810309c <HAL_DMA_Abort_IT+0x3bc>)
 8102fca:	4293      	cmp	r3, r2
 8102fcc:	d059      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 8102fce:	687b      	ldr	r3, [r7, #4]
 8102fd0:	681b      	ldr	r3, [r3, #0]
 8102fd2:	4a33      	ldr	r2, [pc, #204]	; (81030a0 <HAL_DMA_Abort_IT+0x3c0>)
 8102fd4:	4293      	cmp	r3, r2
 8102fd6:	d054      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 8102fd8:	687b      	ldr	r3, [r7, #4]
 8102fda:	681b      	ldr	r3, [r3, #0]
 8102fdc:	4a31      	ldr	r2, [pc, #196]	; (81030a4 <HAL_DMA_Abort_IT+0x3c4>)
 8102fde:	4293      	cmp	r3, r2
 8102fe0:	d04f      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 8102fe2:	687b      	ldr	r3, [r7, #4]
 8102fe4:	681b      	ldr	r3, [r3, #0]
 8102fe6:	4a30      	ldr	r2, [pc, #192]	; (81030a8 <HAL_DMA_Abort_IT+0x3c8>)
 8102fe8:	4293      	cmp	r3, r2
 8102fea:	d04a      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 8102fec:	687b      	ldr	r3, [r7, #4]
 8102fee:	681b      	ldr	r3, [r3, #0]
 8102ff0:	4a2e      	ldr	r2, [pc, #184]	; (81030ac <HAL_DMA_Abort_IT+0x3cc>)
 8102ff2:	4293      	cmp	r3, r2
 8102ff4:	d045      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 8102ff6:	687b      	ldr	r3, [r7, #4]
 8102ff8:	681b      	ldr	r3, [r3, #0]
 8102ffa:	4a2d      	ldr	r2, [pc, #180]	; (81030b0 <HAL_DMA_Abort_IT+0x3d0>)
 8102ffc:	4293      	cmp	r3, r2
 8102ffe:	d040      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 8103000:	687b      	ldr	r3, [r7, #4]
 8103002:	681b      	ldr	r3, [r3, #0]
 8103004:	4a2b      	ldr	r2, [pc, #172]	; (81030b4 <HAL_DMA_Abort_IT+0x3d4>)
 8103006:	4293      	cmp	r3, r2
 8103008:	d03b      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 810300a:	687b      	ldr	r3, [r7, #4]
 810300c:	681b      	ldr	r3, [r3, #0]
 810300e:	4a2a      	ldr	r2, [pc, #168]	; (81030b8 <HAL_DMA_Abort_IT+0x3d8>)
 8103010:	4293      	cmp	r3, r2
 8103012:	d036      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 8103014:	687b      	ldr	r3, [r7, #4]
 8103016:	681b      	ldr	r3, [r3, #0]
 8103018:	4a28      	ldr	r2, [pc, #160]	; (81030bc <HAL_DMA_Abort_IT+0x3dc>)
 810301a:	4293      	cmp	r3, r2
 810301c:	d031      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 810301e:	687b      	ldr	r3, [r7, #4]
 8103020:	681b      	ldr	r3, [r3, #0]
 8103022:	4a27      	ldr	r2, [pc, #156]	; (81030c0 <HAL_DMA_Abort_IT+0x3e0>)
 8103024:	4293      	cmp	r3, r2
 8103026:	d02c      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 8103028:	687b      	ldr	r3, [r7, #4]
 810302a:	681b      	ldr	r3, [r3, #0]
 810302c:	4a25      	ldr	r2, [pc, #148]	; (81030c4 <HAL_DMA_Abort_IT+0x3e4>)
 810302e:	4293      	cmp	r3, r2
 8103030:	d027      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 8103032:	687b      	ldr	r3, [r7, #4]
 8103034:	681b      	ldr	r3, [r3, #0]
 8103036:	4a24      	ldr	r2, [pc, #144]	; (81030c8 <HAL_DMA_Abort_IT+0x3e8>)
 8103038:	4293      	cmp	r3, r2
 810303a:	d022      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 810303c:	687b      	ldr	r3, [r7, #4]
 810303e:	681b      	ldr	r3, [r3, #0]
 8103040:	4a22      	ldr	r2, [pc, #136]	; (81030cc <HAL_DMA_Abort_IT+0x3ec>)
 8103042:	4293      	cmp	r3, r2
 8103044:	d01d      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 8103046:	687b      	ldr	r3, [r7, #4]
 8103048:	681b      	ldr	r3, [r3, #0]
 810304a:	4a21      	ldr	r2, [pc, #132]	; (81030d0 <HAL_DMA_Abort_IT+0x3f0>)
 810304c:	4293      	cmp	r3, r2
 810304e:	d018      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 8103050:	687b      	ldr	r3, [r7, #4]
 8103052:	681b      	ldr	r3, [r3, #0]
 8103054:	4a1f      	ldr	r2, [pc, #124]	; (81030d4 <HAL_DMA_Abort_IT+0x3f4>)
 8103056:	4293      	cmp	r3, r2
 8103058:	d013      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 810305a:	687b      	ldr	r3, [r7, #4]
 810305c:	681b      	ldr	r3, [r3, #0]
 810305e:	4a1e      	ldr	r2, [pc, #120]	; (81030d8 <HAL_DMA_Abort_IT+0x3f8>)
 8103060:	4293      	cmp	r3, r2
 8103062:	d00e      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 8103064:	687b      	ldr	r3, [r7, #4]
 8103066:	681b      	ldr	r3, [r3, #0]
 8103068:	4a1c      	ldr	r2, [pc, #112]	; (81030dc <HAL_DMA_Abort_IT+0x3fc>)
 810306a:	4293      	cmp	r3, r2
 810306c:	d009      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 810306e:	687b      	ldr	r3, [r7, #4]
 8103070:	681b      	ldr	r3, [r3, #0]
 8103072:	4a1b      	ldr	r2, [pc, #108]	; (81030e0 <HAL_DMA_Abort_IT+0x400>)
 8103074:	4293      	cmp	r3, r2
 8103076:	d004      	beq.n	8103082 <HAL_DMA_Abort_IT+0x3a2>
 8103078:	687b      	ldr	r3, [r7, #4]
 810307a:	681b      	ldr	r3, [r3, #0]
 810307c:	4a19      	ldr	r2, [pc, #100]	; (81030e4 <HAL_DMA_Abort_IT+0x404>)
 810307e:	4293      	cmp	r3, r2
 8103080:	d132      	bne.n	81030e8 <HAL_DMA_Abort_IT+0x408>
 8103082:	2301      	movs	r3, #1
 8103084:	e031      	b.n	81030ea <HAL_DMA_Abort_IT+0x40a>
 8103086:	bf00      	nop
 8103088:	40020010 	.word	0x40020010
 810308c:	40020028 	.word	0x40020028
 8103090:	40020040 	.word	0x40020040
 8103094:	40020058 	.word	0x40020058
 8103098:	40020070 	.word	0x40020070
 810309c:	40020088 	.word	0x40020088
 81030a0:	400200a0 	.word	0x400200a0
 81030a4:	400200b8 	.word	0x400200b8
 81030a8:	40020410 	.word	0x40020410
 81030ac:	40020428 	.word	0x40020428
 81030b0:	40020440 	.word	0x40020440
 81030b4:	40020458 	.word	0x40020458
 81030b8:	40020470 	.word	0x40020470
 81030bc:	40020488 	.word	0x40020488
 81030c0:	400204a0 	.word	0x400204a0
 81030c4:	400204b8 	.word	0x400204b8
 81030c8:	58025408 	.word	0x58025408
 81030cc:	5802541c 	.word	0x5802541c
 81030d0:	58025430 	.word	0x58025430
 81030d4:	58025444 	.word	0x58025444
 81030d8:	58025458 	.word	0x58025458
 81030dc:	5802546c 	.word	0x5802546c
 81030e0:	58025480 	.word	0x58025480
 81030e4:	58025494 	.word	0x58025494
 81030e8:	2300      	movs	r3, #0
 81030ea:	2b00      	cmp	r3, #0
 81030ec:	d028      	beq.n	8103140 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 81030ee:	687b      	ldr	r3, [r7, #4]
 81030f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81030f2:	681a      	ldr	r2, [r3, #0]
 81030f4:	687b      	ldr	r3, [r7, #4]
 81030f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81030f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 81030fc:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 81030fe:	687b      	ldr	r3, [r7, #4]
 8103100:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103102:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8103104:	687b      	ldr	r3, [r7, #4]
 8103106:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103108:	f003 031f 	and.w	r3, r3, #31
 810310c:	2201      	movs	r2, #1
 810310e:	409a      	lsls	r2, r3
 8103110:	68fb      	ldr	r3, [r7, #12]
 8103112:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8103114:	687b      	ldr	r3, [r7, #4]
 8103116:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103118:	687a      	ldr	r2, [r7, #4]
 810311a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 810311c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 810311e:	687b      	ldr	r3, [r7, #4]
 8103120:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8103122:	2b00      	cmp	r3, #0
 8103124:	d00c      	beq.n	8103140 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8103126:	687b      	ldr	r3, [r7, #4]
 8103128:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810312a:	681a      	ldr	r2, [r3, #0]
 810312c:	687b      	ldr	r3, [r7, #4]
 810312e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8103130:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8103134:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8103136:	687b      	ldr	r3, [r7, #4]
 8103138:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810313a:	687a      	ldr	r2, [r7, #4]
 810313c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 810313e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8103140:	687b      	ldr	r3, [r7, #4]
 8103142:	2201      	movs	r2, #1
 8103144:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8103148:	687b      	ldr	r3, [r7, #4]
 810314a:	2200      	movs	r2, #0
 810314c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8103150:	687b      	ldr	r3, [r7, #4]
 8103152:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103154:	2b00      	cmp	r3, #0
 8103156:	d003      	beq.n	8103160 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8103158:	687b      	ldr	r3, [r7, #4]
 810315a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810315c:	6878      	ldr	r0, [r7, #4]
 810315e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8103160:	2300      	movs	r3, #0
}
 8103162:	4618      	mov	r0, r3
 8103164:	3710      	adds	r7, #16
 8103166:	46bd      	mov	sp, r7
 8103168:	bd80      	pop	{r7, pc}
 810316a:	bf00      	nop

0810316c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 810316c:	b480      	push	{r7}
 810316e:	b089      	sub	sp, #36	; 0x24
 8103170:	af00      	add	r7, sp, #0
 8103172:	6078      	str	r0, [r7, #4]
 8103174:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8103176:	2300      	movs	r3, #0
 8103178:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 810317a:	4b89      	ldr	r3, [pc, #548]	; (81033a0 <HAL_GPIO_Init+0x234>)
 810317c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 810317e:	e194      	b.n	81034aa <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8103180:	683b      	ldr	r3, [r7, #0]
 8103182:	681a      	ldr	r2, [r3, #0]
 8103184:	2101      	movs	r1, #1
 8103186:	69fb      	ldr	r3, [r7, #28]
 8103188:	fa01 f303 	lsl.w	r3, r1, r3
 810318c:	4013      	ands	r3, r2
 810318e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8103190:	693b      	ldr	r3, [r7, #16]
 8103192:	2b00      	cmp	r3, #0
 8103194:	f000 8186 	beq.w	81034a4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8103198:	683b      	ldr	r3, [r7, #0]
 810319a:	685b      	ldr	r3, [r3, #4]
 810319c:	f003 0303 	and.w	r3, r3, #3
 81031a0:	2b01      	cmp	r3, #1
 81031a2:	d005      	beq.n	81031b0 <HAL_GPIO_Init+0x44>
 81031a4:	683b      	ldr	r3, [r7, #0]
 81031a6:	685b      	ldr	r3, [r3, #4]
 81031a8:	f003 0303 	and.w	r3, r3, #3
 81031ac:	2b02      	cmp	r3, #2
 81031ae:	d130      	bne.n	8103212 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 81031b0:	687b      	ldr	r3, [r7, #4]
 81031b2:	689b      	ldr	r3, [r3, #8]
 81031b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 81031b6:	69fb      	ldr	r3, [r7, #28]
 81031b8:	005b      	lsls	r3, r3, #1
 81031ba:	2203      	movs	r2, #3
 81031bc:	fa02 f303 	lsl.w	r3, r2, r3
 81031c0:	43db      	mvns	r3, r3
 81031c2:	69ba      	ldr	r2, [r7, #24]
 81031c4:	4013      	ands	r3, r2
 81031c6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 81031c8:	683b      	ldr	r3, [r7, #0]
 81031ca:	68da      	ldr	r2, [r3, #12]
 81031cc:	69fb      	ldr	r3, [r7, #28]
 81031ce:	005b      	lsls	r3, r3, #1
 81031d0:	fa02 f303 	lsl.w	r3, r2, r3
 81031d4:	69ba      	ldr	r2, [r7, #24]
 81031d6:	4313      	orrs	r3, r2
 81031d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 81031da:	687b      	ldr	r3, [r7, #4]
 81031dc:	69ba      	ldr	r2, [r7, #24]
 81031de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 81031e0:	687b      	ldr	r3, [r7, #4]
 81031e2:	685b      	ldr	r3, [r3, #4]
 81031e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 81031e6:	2201      	movs	r2, #1
 81031e8:	69fb      	ldr	r3, [r7, #28]
 81031ea:	fa02 f303 	lsl.w	r3, r2, r3
 81031ee:	43db      	mvns	r3, r3
 81031f0:	69ba      	ldr	r2, [r7, #24]
 81031f2:	4013      	ands	r3, r2
 81031f4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 81031f6:	683b      	ldr	r3, [r7, #0]
 81031f8:	685b      	ldr	r3, [r3, #4]
 81031fa:	091b      	lsrs	r3, r3, #4
 81031fc:	f003 0201 	and.w	r2, r3, #1
 8103200:	69fb      	ldr	r3, [r7, #28]
 8103202:	fa02 f303 	lsl.w	r3, r2, r3
 8103206:	69ba      	ldr	r2, [r7, #24]
 8103208:	4313      	orrs	r3, r2
 810320a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 810320c:	687b      	ldr	r3, [r7, #4]
 810320e:	69ba      	ldr	r2, [r7, #24]
 8103210:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8103212:	683b      	ldr	r3, [r7, #0]
 8103214:	685b      	ldr	r3, [r3, #4]
 8103216:	f003 0303 	and.w	r3, r3, #3
 810321a:	2b03      	cmp	r3, #3
 810321c:	d017      	beq.n	810324e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 810321e:	687b      	ldr	r3, [r7, #4]
 8103220:	68db      	ldr	r3, [r3, #12]
 8103222:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8103224:	69fb      	ldr	r3, [r7, #28]
 8103226:	005b      	lsls	r3, r3, #1
 8103228:	2203      	movs	r2, #3
 810322a:	fa02 f303 	lsl.w	r3, r2, r3
 810322e:	43db      	mvns	r3, r3
 8103230:	69ba      	ldr	r2, [r7, #24]
 8103232:	4013      	ands	r3, r2
 8103234:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8103236:	683b      	ldr	r3, [r7, #0]
 8103238:	689a      	ldr	r2, [r3, #8]
 810323a:	69fb      	ldr	r3, [r7, #28]
 810323c:	005b      	lsls	r3, r3, #1
 810323e:	fa02 f303 	lsl.w	r3, r2, r3
 8103242:	69ba      	ldr	r2, [r7, #24]
 8103244:	4313      	orrs	r3, r2
 8103246:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8103248:	687b      	ldr	r3, [r7, #4]
 810324a:	69ba      	ldr	r2, [r7, #24]
 810324c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 810324e:	683b      	ldr	r3, [r7, #0]
 8103250:	685b      	ldr	r3, [r3, #4]
 8103252:	f003 0303 	and.w	r3, r3, #3
 8103256:	2b02      	cmp	r3, #2
 8103258:	d123      	bne.n	81032a2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 810325a:	69fb      	ldr	r3, [r7, #28]
 810325c:	08da      	lsrs	r2, r3, #3
 810325e:	687b      	ldr	r3, [r7, #4]
 8103260:	3208      	adds	r2, #8
 8103262:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8103266:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8103268:	69fb      	ldr	r3, [r7, #28]
 810326a:	f003 0307 	and.w	r3, r3, #7
 810326e:	009b      	lsls	r3, r3, #2
 8103270:	220f      	movs	r2, #15
 8103272:	fa02 f303 	lsl.w	r3, r2, r3
 8103276:	43db      	mvns	r3, r3
 8103278:	69ba      	ldr	r2, [r7, #24]
 810327a:	4013      	ands	r3, r2
 810327c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 810327e:	683b      	ldr	r3, [r7, #0]
 8103280:	691a      	ldr	r2, [r3, #16]
 8103282:	69fb      	ldr	r3, [r7, #28]
 8103284:	f003 0307 	and.w	r3, r3, #7
 8103288:	009b      	lsls	r3, r3, #2
 810328a:	fa02 f303 	lsl.w	r3, r2, r3
 810328e:	69ba      	ldr	r2, [r7, #24]
 8103290:	4313      	orrs	r3, r2
 8103292:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8103294:	69fb      	ldr	r3, [r7, #28]
 8103296:	08da      	lsrs	r2, r3, #3
 8103298:	687b      	ldr	r3, [r7, #4]
 810329a:	3208      	adds	r2, #8
 810329c:	69b9      	ldr	r1, [r7, #24]
 810329e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 81032a2:	687b      	ldr	r3, [r7, #4]
 81032a4:	681b      	ldr	r3, [r3, #0]
 81032a6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 81032a8:	69fb      	ldr	r3, [r7, #28]
 81032aa:	005b      	lsls	r3, r3, #1
 81032ac:	2203      	movs	r2, #3
 81032ae:	fa02 f303 	lsl.w	r3, r2, r3
 81032b2:	43db      	mvns	r3, r3
 81032b4:	69ba      	ldr	r2, [r7, #24]
 81032b6:	4013      	ands	r3, r2
 81032b8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 81032ba:	683b      	ldr	r3, [r7, #0]
 81032bc:	685b      	ldr	r3, [r3, #4]
 81032be:	f003 0203 	and.w	r2, r3, #3
 81032c2:	69fb      	ldr	r3, [r7, #28]
 81032c4:	005b      	lsls	r3, r3, #1
 81032c6:	fa02 f303 	lsl.w	r3, r2, r3
 81032ca:	69ba      	ldr	r2, [r7, #24]
 81032cc:	4313      	orrs	r3, r2
 81032ce:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 81032d0:	687b      	ldr	r3, [r7, #4]
 81032d2:	69ba      	ldr	r2, [r7, #24]
 81032d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 81032d6:	683b      	ldr	r3, [r7, #0]
 81032d8:	685b      	ldr	r3, [r3, #4]
 81032da:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 81032de:	2b00      	cmp	r3, #0
 81032e0:	f000 80e0 	beq.w	81034a4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 81032e4:	4b2f      	ldr	r3, [pc, #188]	; (81033a4 <HAL_GPIO_Init+0x238>)
 81032e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81032ea:	4a2e      	ldr	r2, [pc, #184]	; (81033a4 <HAL_GPIO_Init+0x238>)
 81032ec:	f043 0302 	orr.w	r3, r3, #2
 81032f0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81032f4:	4b2b      	ldr	r3, [pc, #172]	; (81033a4 <HAL_GPIO_Init+0x238>)
 81032f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81032fa:	f003 0302 	and.w	r3, r3, #2
 81032fe:	60fb      	str	r3, [r7, #12]
 8103300:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8103302:	4a29      	ldr	r2, [pc, #164]	; (81033a8 <HAL_GPIO_Init+0x23c>)
 8103304:	69fb      	ldr	r3, [r7, #28]
 8103306:	089b      	lsrs	r3, r3, #2
 8103308:	3302      	adds	r3, #2
 810330a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 810330e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8103310:	69fb      	ldr	r3, [r7, #28]
 8103312:	f003 0303 	and.w	r3, r3, #3
 8103316:	009b      	lsls	r3, r3, #2
 8103318:	220f      	movs	r2, #15
 810331a:	fa02 f303 	lsl.w	r3, r2, r3
 810331e:	43db      	mvns	r3, r3
 8103320:	69ba      	ldr	r2, [r7, #24]
 8103322:	4013      	ands	r3, r2
 8103324:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8103326:	687b      	ldr	r3, [r7, #4]
 8103328:	4a20      	ldr	r2, [pc, #128]	; (81033ac <HAL_GPIO_Init+0x240>)
 810332a:	4293      	cmp	r3, r2
 810332c:	d052      	beq.n	81033d4 <HAL_GPIO_Init+0x268>
 810332e:	687b      	ldr	r3, [r7, #4]
 8103330:	4a1f      	ldr	r2, [pc, #124]	; (81033b0 <HAL_GPIO_Init+0x244>)
 8103332:	4293      	cmp	r3, r2
 8103334:	d031      	beq.n	810339a <HAL_GPIO_Init+0x22e>
 8103336:	687b      	ldr	r3, [r7, #4]
 8103338:	4a1e      	ldr	r2, [pc, #120]	; (81033b4 <HAL_GPIO_Init+0x248>)
 810333a:	4293      	cmp	r3, r2
 810333c:	d02b      	beq.n	8103396 <HAL_GPIO_Init+0x22a>
 810333e:	687b      	ldr	r3, [r7, #4]
 8103340:	4a1d      	ldr	r2, [pc, #116]	; (81033b8 <HAL_GPIO_Init+0x24c>)
 8103342:	4293      	cmp	r3, r2
 8103344:	d025      	beq.n	8103392 <HAL_GPIO_Init+0x226>
 8103346:	687b      	ldr	r3, [r7, #4]
 8103348:	4a1c      	ldr	r2, [pc, #112]	; (81033bc <HAL_GPIO_Init+0x250>)
 810334a:	4293      	cmp	r3, r2
 810334c:	d01f      	beq.n	810338e <HAL_GPIO_Init+0x222>
 810334e:	687b      	ldr	r3, [r7, #4]
 8103350:	4a1b      	ldr	r2, [pc, #108]	; (81033c0 <HAL_GPIO_Init+0x254>)
 8103352:	4293      	cmp	r3, r2
 8103354:	d019      	beq.n	810338a <HAL_GPIO_Init+0x21e>
 8103356:	687b      	ldr	r3, [r7, #4]
 8103358:	4a1a      	ldr	r2, [pc, #104]	; (81033c4 <HAL_GPIO_Init+0x258>)
 810335a:	4293      	cmp	r3, r2
 810335c:	d013      	beq.n	8103386 <HAL_GPIO_Init+0x21a>
 810335e:	687b      	ldr	r3, [r7, #4]
 8103360:	4a19      	ldr	r2, [pc, #100]	; (81033c8 <HAL_GPIO_Init+0x25c>)
 8103362:	4293      	cmp	r3, r2
 8103364:	d00d      	beq.n	8103382 <HAL_GPIO_Init+0x216>
 8103366:	687b      	ldr	r3, [r7, #4]
 8103368:	4a18      	ldr	r2, [pc, #96]	; (81033cc <HAL_GPIO_Init+0x260>)
 810336a:	4293      	cmp	r3, r2
 810336c:	d007      	beq.n	810337e <HAL_GPIO_Init+0x212>
 810336e:	687b      	ldr	r3, [r7, #4]
 8103370:	4a17      	ldr	r2, [pc, #92]	; (81033d0 <HAL_GPIO_Init+0x264>)
 8103372:	4293      	cmp	r3, r2
 8103374:	d101      	bne.n	810337a <HAL_GPIO_Init+0x20e>
 8103376:	2309      	movs	r3, #9
 8103378:	e02d      	b.n	81033d6 <HAL_GPIO_Init+0x26a>
 810337a:	230a      	movs	r3, #10
 810337c:	e02b      	b.n	81033d6 <HAL_GPIO_Init+0x26a>
 810337e:	2308      	movs	r3, #8
 8103380:	e029      	b.n	81033d6 <HAL_GPIO_Init+0x26a>
 8103382:	2307      	movs	r3, #7
 8103384:	e027      	b.n	81033d6 <HAL_GPIO_Init+0x26a>
 8103386:	2306      	movs	r3, #6
 8103388:	e025      	b.n	81033d6 <HAL_GPIO_Init+0x26a>
 810338a:	2305      	movs	r3, #5
 810338c:	e023      	b.n	81033d6 <HAL_GPIO_Init+0x26a>
 810338e:	2304      	movs	r3, #4
 8103390:	e021      	b.n	81033d6 <HAL_GPIO_Init+0x26a>
 8103392:	2303      	movs	r3, #3
 8103394:	e01f      	b.n	81033d6 <HAL_GPIO_Init+0x26a>
 8103396:	2302      	movs	r3, #2
 8103398:	e01d      	b.n	81033d6 <HAL_GPIO_Init+0x26a>
 810339a:	2301      	movs	r3, #1
 810339c:	e01b      	b.n	81033d6 <HAL_GPIO_Init+0x26a>
 810339e:	bf00      	nop
 81033a0:	580000c0 	.word	0x580000c0
 81033a4:	58024400 	.word	0x58024400
 81033a8:	58000400 	.word	0x58000400
 81033ac:	58020000 	.word	0x58020000
 81033b0:	58020400 	.word	0x58020400
 81033b4:	58020800 	.word	0x58020800
 81033b8:	58020c00 	.word	0x58020c00
 81033bc:	58021000 	.word	0x58021000
 81033c0:	58021400 	.word	0x58021400
 81033c4:	58021800 	.word	0x58021800
 81033c8:	58021c00 	.word	0x58021c00
 81033cc:	58022000 	.word	0x58022000
 81033d0:	58022400 	.word	0x58022400
 81033d4:	2300      	movs	r3, #0
 81033d6:	69fa      	ldr	r2, [r7, #28]
 81033d8:	f002 0203 	and.w	r2, r2, #3
 81033dc:	0092      	lsls	r2, r2, #2
 81033de:	4093      	lsls	r3, r2
 81033e0:	69ba      	ldr	r2, [r7, #24]
 81033e2:	4313      	orrs	r3, r2
 81033e4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 81033e6:	4938      	ldr	r1, [pc, #224]	; (81034c8 <HAL_GPIO_Init+0x35c>)
 81033e8:	69fb      	ldr	r3, [r7, #28]
 81033ea:	089b      	lsrs	r3, r3, #2
 81033ec:	3302      	adds	r3, #2
 81033ee:	69ba      	ldr	r2, [r7, #24]
 81033f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 81033f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 81033f8:	681b      	ldr	r3, [r3, #0]
 81033fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81033fc:	693b      	ldr	r3, [r7, #16]
 81033fe:	43db      	mvns	r3, r3
 8103400:	69ba      	ldr	r2, [r7, #24]
 8103402:	4013      	ands	r3, r2
 8103404:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8103406:	683b      	ldr	r3, [r7, #0]
 8103408:	685b      	ldr	r3, [r3, #4]
 810340a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 810340e:	2b00      	cmp	r3, #0
 8103410:	d003      	beq.n	810341a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8103412:	69ba      	ldr	r2, [r7, #24]
 8103414:	693b      	ldr	r3, [r7, #16]
 8103416:	4313      	orrs	r3, r2
 8103418:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 810341a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 810341e:	69bb      	ldr	r3, [r7, #24]
 8103420:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8103422:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8103426:	685b      	ldr	r3, [r3, #4]
 8103428:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810342a:	693b      	ldr	r3, [r7, #16]
 810342c:	43db      	mvns	r3, r3
 810342e:	69ba      	ldr	r2, [r7, #24]
 8103430:	4013      	ands	r3, r2
 8103432:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8103434:	683b      	ldr	r3, [r7, #0]
 8103436:	685b      	ldr	r3, [r3, #4]
 8103438:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 810343c:	2b00      	cmp	r3, #0
 810343e:	d003      	beq.n	8103448 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8103440:	69ba      	ldr	r2, [r7, #24]
 8103442:	693b      	ldr	r3, [r7, #16]
 8103444:	4313      	orrs	r3, r2
 8103446:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8103448:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 810344c:	69bb      	ldr	r3, [r7, #24]
 810344e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8103450:	697b      	ldr	r3, [r7, #20]
 8103452:	685b      	ldr	r3, [r3, #4]
 8103454:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103456:	693b      	ldr	r3, [r7, #16]
 8103458:	43db      	mvns	r3, r3
 810345a:	69ba      	ldr	r2, [r7, #24]
 810345c:	4013      	ands	r3, r2
 810345e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8103460:	683b      	ldr	r3, [r7, #0]
 8103462:	685b      	ldr	r3, [r3, #4]
 8103464:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8103468:	2b00      	cmp	r3, #0
 810346a:	d003      	beq.n	8103474 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 810346c:	69ba      	ldr	r2, [r7, #24]
 810346e:	693b      	ldr	r3, [r7, #16]
 8103470:	4313      	orrs	r3, r2
 8103472:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8103474:	697b      	ldr	r3, [r7, #20]
 8103476:	69ba      	ldr	r2, [r7, #24]
 8103478:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 810347a:	697b      	ldr	r3, [r7, #20]
 810347c:	681b      	ldr	r3, [r3, #0]
 810347e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103480:	693b      	ldr	r3, [r7, #16]
 8103482:	43db      	mvns	r3, r3
 8103484:	69ba      	ldr	r2, [r7, #24]
 8103486:	4013      	ands	r3, r2
 8103488:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 810348a:	683b      	ldr	r3, [r7, #0]
 810348c:	685b      	ldr	r3, [r3, #4]
 810348e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8103492:	2b00      	cmp	r3, #0
 8103494:	d003      	beq.n	810349e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8103496:	69ba      	ldr	r2, [r7, #24]
 8103498:	693b      	ldr	r3, [r7, #16]
 810349a:	4313      	orrs	r3, r2
 810349c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 810349e:	697b      	ldr	r3, [r7, #20]
 81034a0:	69ba      	ldr	r2, [r7, #24]
 81034a2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 81034a4:	69fb      	ldr	r3, [r7, #28]
 81034a6:	3301      	adds	r3, #1
 81034a8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81034aa:	683b      	ldr	r3, [r7, #0]
 81034ac:	681a      	ldr	r2, [r3, #0]
 81034ae:	69fb      	ldr	r3, [r7, #28]
 81034b0:	fa22 f303 	lsr.w	r3, r2, r3
 81034b4:	2b00      	cmp	r3, #0
 81034b6:	f47f ae63 	bne.w	8103180 <HAL_GPIO_Init+0x14>
  }
}
 81034ba:	bf00      	nop
 81034bc:	bf00      	nop
 81034be:	3724      	adds	r7, #36	; 0x24
 81034c0:	46bd      	mov	sp, r7
 81034c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81034c6:	4770      	bx	lr
 81034c8:	58000400 	.word	0x58000400

081034cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 81034cc:	b480      	push	{r7}
 81034ce:	b083      	sub	sp, #12
 81034d0:	af00      	add	r7, sp, #0
 81034d2:	6078      	str	r0, [r7, #4]
 81034d4:	460b      	mov	r3, r1
 81034d6:	807b      	strh	r3, [r7, #2]
 81034d8:	4613      	mov	r3, r2
 81034da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 81034dc:	787b      	ldrb	r3, [r7, #1]
 81034de:	2b00      	cmp	r3, #0
 81034e0:	d003      	beq.n	81034ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 81034e2:	887a      	ldrh	r2, [r7, #2]
 81034e4:	687b      	ldr	r3, [r7, #4]
 81034e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 81034e8:	e003      	b.n	81034f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 81034ea:	887b      	ldrh	r3, [r7, #2]
 81034ec:	041a      	lsls	r2, r3, #16
 81034ee:	687b      	ldr	r3, [r7, #4]
 81034f0:	619a      	str	r2, [r3, #24]
}
 81034f2:	bf00      	nop
 81034f4:	370c      	adds	r7, #12
 81034f6:	46bd      	mov	sp, r7
 81034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81034fc:	4770      	bx	lr
	...

08103500 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8103500:	b480      	push	{r7}
 8103502:	b083      	sub	sp, #12
 8103504:	af00      	add	r7, sp, #0
 8103506:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8103508:	4b05      	ldr	r3, [pc, #20]	; (8103520 <HAL_HSEM_ActivateNotification+0x20>)
 810350a:	681a      	ldr	r2, [r3, #0]
 810350c:	4904      	ldr	r1, [pc, #16]	; (8103520 <HAL_HSEM_ActivateNotification+0x20>)
 810350e:	687b      	ldr	r3, [r7, #4]
 8103510:	4313      	orrs	r3, r2
 8103512:	600b      	str	r3, [r1, #0]
#endif
}
 8103514:	bf00      	nop
 8103516:	370c      	adds	r7, #12
 8103518:	46bd      	mov	sp, r7
 810351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810351e:	4770      	bx	lr
 8103520:	58026510 	.word	0x58026510

08103524 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8103524:	b580      	push	{r7, lr}
 8103526:	b084      	sub	sp, #16
 8103528:	af00      	add	r7, sp, #0
 810352a:	60f8      	str	r0, [r7, #12]
 810352c:	460b      	mov	r3, r1
 810352e:	607a      	str	r2, [r7, #4]
 8103530:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8103532:	4b37      	ldr	r3, [pc, #220]	; (8103610 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103534:	681b      	ldr	r3, [r3, #0]
 8103536:	f023 0201 	bic.w	r2, r3, #1
 810353a:	4935      	ldr	r1, [pc, #212]	; (8103610 <HAL_PWREx_EnterSTOPMode+0xec>)
 810353c:	68fb      	ldr	r3, [r7, #12]
 810353e:	4313      	orrs	r3, r2
 8103540:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8103542:	687b      	ldr	r3, [r7, #4]
 8103544:	2b00      	cmp	r3, #0
 8103546:	d123      	bne.n	8103590 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8103548:	f7ff f898 	bl	810267c <HAL_GetCurrentCPUID>
 810354c:	4603      	mov	r3, r0
 810354e:	2b03      	cmp	r3, #3
 8103550:	d158      	bne.n	8103604 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8103552:	4b2f      	ldr	r3, [pc, #188]	; (8103610 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103554:	691b      	ldr	r3, [r3, #16]
 8103556:	4a2e      	ldr	r2, [pc, #184]	; (8103610 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103558:	f023 0301 	bic.w	r3, r3, #1
 810355c:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810355e:	4b2d      	ldr	r3, [pc, #180]	; (8103614 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103560:	691b      	ldr	r3, [r3, #16]
 8103562:	4a2c      	ldr	r2, [pc, #176]	; (8103614 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103564:	f043 0304 	orr.w	r3, r3, #4
 8103568:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 810356a:	f3bf 8f4f 	dsb	sy
}
 810356e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8103570:	f3bf 8f6f 	isb	sy
}
 8103574:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8103576:	7afb      	ldrb	r3, [r7, #11]
 8103578:	2b01      	cmp	r3, #1
 810357a:	d101      	bne.n	8103580 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 810357c:	bf30      	wfi
 810357e:	e000      	b.n	8103582 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8103580:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103582:	4b24      	ldr	r3, [pc, #144]	; (8103614 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103584:	691b      	ldr	r3, [r3, #16]
 8103586:	4a23      	ldr	r2, [pc, #140]	; (8103614 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103588:	f023 0304 	bic.w	r3, r3, #4
 810358c:	6113      	str	r3, [r2, #16]
 810358e:	e03c      	b.n	810360a <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8103590:	687b      	ldr	r3, [r7, #4]
 8103592:	2b01      	cmp	r3, #1
 8103594:	d123      	bne.n	81035de <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8103596:	f7ff f871 	bl	810267c <HAL_GetCurrentCPUID>
 810359a:	4603      	mov	r3, r0
 810359c:	2b01      	cmp	r3, #1
 810359e:	d133      	bne.n	8103608 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 81035a0:	4b1b      	ldr	r3, [pc, #108]	; (8103610 <HAL_PWREx_EnterSTOPMode+0xec>)
 81035a2:	695b      	ldr	r3, [r3, #20]
 81035a4:	4a1a      	ldr	r2, [pc, #104]	; (8103610 <HAL_PWREx_EnterSTOPMode+0xec>)
 81035a6:	f023 0302 	bic.w	r3, r3, #2
 81035aa:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81035ac:	4b19      	ldr	r3, [pc, #100]	; (8103614 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81035ae:	691b      	ldr	r3, [r3, #16]
 81035b0:	4a18      	ldr	r2, [pc, #96]	; (8103614 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81035b2:	f043 0304 	orr.w	r3, r3, #4
 81035b6:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 81035b8:	f3bf 8f4f 	dsb	sy
}
 81035bc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 81035be:	f3bf 8f6f 	isb	sy
}
 81035c2:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81035c4:	7afb      	ldrb	r3, [r7, #11]
 81035c6:	2b01      	cmp	r3, #1
 81035c8:	d101      	bne.n	81035ce <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81035ca:	bf30      	wfi
 81035cc:	e000      	b.n	81035d0 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81035ce:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81035d0:	4b10      	ldr	r3, [pc, #64]	; (8103614 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81035d2:	691b      	ldr	r3, [r3, #16]
 81035d4:	4a0f      	ldr	r2, [pc, #60]	; (8103614 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81035d6:	f023 0304 	bic.w	r3, r3, #4
 81035da:	6113      	str	r3, [r2, #16]
 81035dc:	e015      	b.n	810360a <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81035de:	f7ff f84d 	bl	810267c <HAL_GetCurrentCPUID>
 81035e2:	4603      	mov	r3, r0
 81035e4:	2b03      	cmp	r3, #3
 81035e6:	d106      	bne.n	81035f6 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 81035e8:	4b09      	ldr	r3, [pc, #36]	; (8103610 <HAL_PWREx_EnterSTOPMode+0xec>)
 81035ea:	691b      	ldr	r3, [r3, #16]
 81035ec:	4a08      	ldr	r2, [pc, #32]	; (8103610 <HAL_PWREx_EnterSTOPMode+0xec>)
 81035ee:	f023 0304 	bic.w	r3, r3, #4
 81035f2:	6113      	str	r3, [r2, #16]
 81035f4:	e009      	b.n	810360a <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 81035f6:	4b06      	ldr	r3, [pc, #24]	; (8103610 <HAL_PWREx_EnterSTOPMode+0xec>)
 81035f8:	695b      	ldr	r3, [r3, #20]
 81035fa:	4a05      	ldr	r2, [pc, #20]	; (8103610 <HAL_PWREx_EnterSTOPMode+0xec>)
 81035fc:	f023 0304 	bic.w	r3, r3, #4
 8103600:	6153      	str	r3, [r2, #20]
 8103602:	e002      	b.n	810360a <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8103604:	bf00      	nop
 8103606:	e000      	b.n	810360a <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8103608:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 810360a:	3710      	adds	r7, #16
 810360c:	46bd      	mov	sp, r7
 810360e:	bd80      	pop	{r7, pc}
 8103610:	58024800 	.word	0x58024800
 8103614:	e000ed00 	.word	0xe000ed00

08103618 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8103618:	b580      	push	{r7, lr}
 810361a:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 810361c:	f7ff f82e 	bl	810267c <HAL_GetCurrentCPUID>
 8103620:	4603      	mov	r3, r0
 8103622:	2b03      	cmp	r3, #3
 8103624:	d101      	bne.n	810362a <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8103626:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8103628:	e001      	b.n	810362e <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 810362a:	bf40      	sev
    __WFE ();
 810362c:	bf20      	wfe
}
 810362e:	bf00      	nop
 8103630:	bd80      	pop	{r7, pc}
	...

08103634 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8103634:	b480      	push	{r7}
 8103636:	b089      	sub	sp, #36	; 0x24
 8103638:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 810363a:	4bb3      	ldr	r3, [pc, #716]	; (8103908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810363c:	691b      	ldr	r3, [r3, #16]
 810363e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8103642:	2b18      	cmp	r3, #24
 8103644:	f200 8155 	bhi.w	81038f2 <HAL_RCC_GetSysClockFreq+0x2be>
 8103648:	a201      	add	r2, pc, #4	; (adr r2, 8103650 <HAL_RCC_GetSysClockFreq+0x1c>)
 810364a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810364e:	bf00      	nop
 8103650:	081036b5 	.word	0x081036b5
 8103654:	081038f3 	.word	0x081038f3
 8103658:	081038f3 	.word	0x081038f3
 810365c:	081038f3 	.word	0x081038f3
 8103660:	081038f3 	.word	0x081038f3
 8103664:	081038f3 	.word	0x081038f3
 8103668:	081038f3 	.word	0x081038f3
 810366c:	081038f3 	.word	0x081038f3
 8103670:	081036db 	.word	0x081036db
 8103674:	081038f3 	.word	0x081038f3
 8103678:	081038f3 	.word	0x081038f3
 810367c:	081038f3 	.word	0x081038f3
 8103680:	081038f3 	.word	0x081038f3
 8103684:	081038f3 	.word	0x081038f3
 8103688:	081038f3 	.word	0x081038f3
 810368c:	081038f3 	.word	0x081038f3
 8103690:	081036e1 	.word	0x081036e1
 8103694:	081038f3 	.word	0x081038f3
 8103698:	081038f3 	.word	0x081038f3
 810369c:	081038f3 	.word	0x081038f3
 81036a0:	081038f3 	.word	0x081038f3
 81036a4:	081038f3 	.word	0x081038f3
 81036a8:	081038f3 	.word	0x081038f3
 81036ac:	081038f3 	.word	0x081038f3
 81036b0:	081036e7 	.word	0x081036e7
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81036b4:	4b94      	ldr	r3, [pc, #592]	; (8103908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81036b6:	681b      	ldr	r3, [r3, #0]
 81036b8:	f003 0320 	and.w	r3, r3, #32
 81036bc:	2b00      	cmp	r3, #0
 81036be:	d009      	beq.n	81036d4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81036c0:	4b91      	ldr	r3, [pc, #580]	; (8103908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81036c2:	681b      	ldr	r3, [r3, #0]
 81036c4:	08db      	lsrs	r3, r3, #3
 81036c6:	f003 0303 	and.w	r3, r3, #3
 81036ca:	4a90      	ldr	r2, [pc, #576]	; (810390c <HAL_RCC_GetSysClockFreq+0x2d8>)
 81036cc:	fa22 f303 	lsr.w	r3, r2, r3
 81036d0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 81036d2:	e111      	b.n	81038f8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 81036d4:	4b8d      	ldr	r3, [pc, #564]	; (810390c <HAL_RCC_GetSysClockFreq+0x2d8>)
 81036d6:	61bb      	str	r3, [r7, #24]
    break;
 81036d8:	e10e      	b.n	81038f8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 81036da:	4b8d      	ldr	r3, [pc, #564]	; (8103910 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81036dc:	61bb      	str	r3, [r7, #24]
    break;
 81036de:	e10b      	b.n	81038f8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 81036e0:	4b8c      	ldr	r3, [pc, #560]	; (8103914 <HAL_RCC_GetSysClockFreq+0x2e0>)
 81036e2:	61bb      	str	r3, [r7, #24]
    break;
 81036e4:	e108      	b.n	81038f8 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81036e6:	4b88      	ldr	r3, [pc, #544]	; (8103908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81036e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81036ea:	f003 0303 	and.w	r3, r3, #3
 81036ee:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 81036f0:	4b85      	ldr	r3, [pc, #532]	; (8103908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81036f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81036f4:	091b      	lsrs	r3, r3, #4
 81036f6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81036fa:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 81036fc:	4b82      	ldr	r3, [pc, #520]	; (8103908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81036fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103700:	f003 0301 	and.w	r3, r3, #1
 8103704:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8103706:	4b80      	ldr	r3, [pc, #512]	; (8103908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103708:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810370a:	08db      	lsrs	r3, r3, #3
 810370c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8103710:	68fa      	ldr	r2, [r7, #12]
 8103712:	fb02 f303 	mul.w	r3, r2, r3
 8103716:	ee07 3a90 	vmov	s15, r3
 810371a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810371e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8103722:	693b      	ldr	r3, [r7, #16]
 8103724:	2b00      	cmp	r3, #0
 8103726:	f000 80e1 	beq.w	81038ec <HAL_RCC_GetSysClockFreq+0x2b8>
 810372a:	697b      	ldr	r3, [r7, #20]
 810372c:	2b02      	cmp	r3, #2
 810372e:	f000 8083 	beq.w	8103838 <HAL_RCC_GetSysClockFreq+0x204>
 8103732:	697b      	ldr	r3, [r7, #20]
 8103734:	2b02      	cmp	r3, #2
 8103736:	f200 80a1 	bhi.w	810387c <HAL_RCC_GetSysClockFreq+0x248>
 810373a:	697b      	ldr	r3, [r7, #20]
 810373c:	2b00      	cmp	r3, #0
 810373e:	d003      	beq.n	8103748 <HAL_RCC_GetSysClockFreq+0x114>
 8103740:	697b      	ldr	r3, [r7, #20]
 8103742:	2b01      	cmp	r3, #1
 8103744:	d056      	beq.n	81037f4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8103746:	e099      	b.n	810387c <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8103748:	4b6f      	ldr	r3, [pc, #444]	; (8103908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810374a:	681b      	ldr	r3, [r3, #0]
 810374c:	f003 0320 	and.w	r3, r3, #32
 8103750:	2b00      	cmp	r3, #0
 8103752:	d02d      	beq.n	81037b0 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8103754:	4b6c      	ldr	r3, [pc, #432]	; (8103908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103756:	681b      	ldr	r3, [r3, #0]
 8103758:	08db      	lsrs	r3, r3, #3
 810375a:	f003 0303 	and.w	r3, r3, #3
 810375e:	4a6b      	ldr	r2, [pc, #428]	; (810390c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8103760:	fa22 f303 	lsr.w	r3, r2, r3
 8103764:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103766:	687b      	ldr	r3, [r7, #4]
 8103768:	ee07 3a90 	vmov	s15, r3
 810376c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103770:	693b      	ldr	r3, [r7, #16]
 8103772:	ee07 3a90 	vmov	s15, r3
 8103776:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810377a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810377e:	4b62      	ldr	r3, [pc, #392]	; (8103908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103782:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103786:	ee07 3a90 	vmov	s15, r3
 810378a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810378e:	ed97 6a02 	vldr	s12, [r7, #8]
 8103792:	eddf 5a61 	vldr	s11, [pc, #388]	; 8103918 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103796:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810379a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810379e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81037a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81037a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81037aa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 81037ae:	e087      	b.n	81038c0 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81037b0:	693b      	ldr	r3, [r7, #16]
 81037b2:	ee07 3a90 	vmov	s15, r3
 81037b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81037ba:	eddf 6a58 	vldr	s13, [pc, #352]	; 810391c <HAL_RCC_GetSysClockFreq+0x2e8>
 81037be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81037c2:	4b51      	ldr	r3, [pc, #324]	; (8103908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81037c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81037c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81037ca:	ee07 3a90 	vmov	s15, r3
 81037ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81037d2:	ed97 6a02 	vldr	s12, [r7, #8]
 81037d6:	eddf 5a50 	vldr	s11, [pc, #320]	; 8103918 <HAL_RCC_GetSysClockFreq+0x2e4>
 81037da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81037de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81037e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81037e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81037ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 81037ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81037f2:	e065      	b.n	81038c0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81037f4:	693b      	ldr	r3, [r7, #16]
 81037f6:	ee07 3a90 	vmov	s15, r3
 81037fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81037fe:	eddf 6a48 	vldr	s13, [pc, #288]	; 8103920 <HAL_RCC_GetSysClockFreq+0x2ec>
 8103802:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103806:	4b40      	ldr	r3, [pc, #256]	; (8103908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810380a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810380e:	ee07 3a90 	vmov	s15, r3
 8103812:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103816:	ed97 6a02 	vldr	s12, [r7, #8]
 810381a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8103918 <HAL_RCC_GetSysClockFreq+0x2e4>
 810381e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103822:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103826:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810382a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810382e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103832:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103836:	e043      	b.n	81038c0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103838:	693b      	ldr	r3, [r7, #16]
 810383a:	ee07 3a90 	vmov	s15, r3
 810383e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103842:	eddf 6a38 	vldr	s13, [pc, #224]	; 8103924 <HAL_RCC_GetSysClockFreq+0x2f0>
 8103846:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810384a:	4b2f      	ldr	r3, [pc, #188]	; (8103908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810384c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810384e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103852:	ee07 3a90 	vmov	s15, r3
 8103856:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810385a:	ed97 6a02 	vldr	s12, [r7, #8]
 810385e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8103918 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103862:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103866:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810386a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810386e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103872:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103876:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810387a:	e021      	b.n	81038c0 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810387c:	693b      	ldr	r3, [r7, #16]
 810387e:	ee07 3a90 	vmov	s15, r3
 8103882:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103886:	eddf 6a26 	vldr	s13, [pc, #152]	; 8103920 <HAL_RCC_GetSysClockFreq+0x2ec>
 810388a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810388e:	4b1e      	ldr	r3, [pc, #120]	; (8103908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103892:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103896:	ee07 3a90 	vmov	s15, r3
 810389a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810389e:	ed97 6a02 	vldr	s12, [r7, #8]
 81038a2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8103918 <HAL_RCC_GetSysClockFreq+0x2e4>
 81038a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81038aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81038ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81038b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81038b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81038ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81038be:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 81038c0:	4b11      	ldr	r3, [pc, #68]	; (8103908 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81038c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81038c4:	0a5b      	lsrs	r3, r3, #9
 81038c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81038ca:	3301      	adds	r3, #1
 81038cc:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 81038ce:	683b      	ldr	r3, [r7, #0]
 81038d0:	ee07 3a90 	vmov	s15, r3
 81038d4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 81038d8:	edd7 6a07 	vldr	s13, [r7, #28]
 81038dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81038e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81038e4:	ee17 3a90 	vmov	r3, s15
 81038e8:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 81038ea:	e005      	b.n	81038f8 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 81038ec:	2300      	movs	r3, #0
 81038ee:	61bb      	str	r3, [r7, #24]
    break;
 81038f0:	e002      	b.n	81038f8 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 81038f2:	4b07      	ldr	r3, [pc, #28]	; (8103910 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81038f4:	61bb      	str	r3, [r7, #24]
    break;
 81038f6:	bf00      	nop
  }

  return sysclockfreq;
 81038f8:	69bb      	ldr	r3, [r7, #24]
}
 81038fa:	4618      	mov	r0, r3
 81038fc:	3724      	adds	r7, #36	; 0x24
 81038fe:	46bd      	mov	sp, r7
 8103900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103904:	4770      	bx	lr
 8103906:	bf00      	nop
 8103908:	58024400 	.word	0x58024400
 810390c:	03d09000 	.word	0x03d09000
 8103910:	003d0900 	.word	0x003d0900
 8103914:	007a1200 	.word	0x007a1200
 8103918:	46000000 	.word	0x46000000
 810391c:	4c742400 	.word	0x4c742400
 8103920:	4a742400 	.word	0x4a742400
 8103924:	4af42400 	.word	0x4af42400

08103928 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8103928:	b580      	push	{r7, lr}
 810392a:	b082      	sub	sp, #8
 810392c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 810392e:	f7ff fe81 	bl	8103634 <HAL_RCC_GetSysClockFreq>
 8103932:	4602      	mov	r2, r0
 8103934:	4b11      	ldr	r3, [pc, #68]	; (810397c <HAL_RCC_GetHCLKFreq+0x54>)
 8103936:	699b      	ldr	r3, [r3, #24]
 8103938:	0a1b      	lsrs	r3, r3, #8
 810393a:	f003 030f 	and.w	r3, r3, #15
 810393e:	4910      	ldr	r1, [pc, #64]	; (8103980 <HAL_RCC_GetHCLKFreq+0x58>)
 8103940:	5ccb      	ldrb	r3, [r1, r3]
 8103942:	f003 031f 	and.w	r3, r3, #31
 8103946:	fa22 f303 	lsr.w	r3, r2, r3
 810394a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 810394c:	4b0b      	ldr	r3, [pc, #44]	; (810397c <HAL_RCC_GetHCLKFreq+0x54>)
 810394e:	699b      	ldr	r3, [r3, #24]
 8103950:	f003 030f 	and.w	r3, r3, #15
 8103954:	4a0a      	ldr	r2, [pc, #40]	; (8103980 <HAL_RCC_GetHCLKFreq+0x58>)
 8103956:	5cd3      	ldrb	r3, [r2, r3]
 8103958:	f003 031f 	and.w	r3, r3, #31
 810395c:	687a      	ldr	r2, [r7, #4]
 810395e:	fa22 f303 	lsr.w	r3, r2, r3
 8103962:	4a08      	ldr	r2, [pc, #32]	; (8103984 <HAL_RCC_GetHCLKFreq+0x5c>)
 8103964:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8103966:	4b07      	ldr	r3, [pc, #28]	; (8103984 <HAL_RCC_GetHCLKFreq+0x5c>)
 8103968:	681b      	ldr	r3, [r3, #0]
 810396a:	4a07      	ldr	r2, [pc, #28]	; (8103988 <HAL_RCC_GetHCLKFreq+0x60>)
 810396c:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 810396e:	4b05      	ldr	r3, [pc, #20]	; (8103984 <HAL_RCC_GetHCLKFreq+0x5c>)
 8103970:	681b      	ldr	r3, [r3, #0]
}
 8103972:	4618      	mov	r0, r3
 8103974:	3708      	adds	r7, #8
 8103976:	46bd      	mov	sp, r7
 8103978:	bd80      	pop	{r7, pc}
 810397a:	bf00      	nop
 810397c:	58024400 	.word	0x58024400
 8103980:	0810e708 	.word	0x0810e708
 8103984:	10000004 	.word	0x10000004
 8103988:	10000000 	.word	0x10000000

0810398c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 810398c:	b580      	push	{r7, lr}
 810398e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8103990:	f7ff ffca 	bl	8103928 <HAL_RCC_GetHCLKFreq>
 8103994:	4602      	mov	r2, r0
 8103996:	4b06      	ldr	r3, [pc, #24]	; (81039b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8103998:	69db      	ldr	r3, [r3, #28]
 810399a:	091b      	lsrs	r3, r3, #4
 810399c:	f003 0307 	and.w	r3, r3, #7
 81039a0:	4904      	ldr	r1, [pc, #16]	; (81039b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 81039a2:	5ccb      	ldrb	r3, [r1, r3]
 81039a4:	f003 031f 	and.w	r3, r3, #31
 81039a8:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 81039ac:	4618      	mov	r0, r3
 81039ae:	bd80      	pop	{r7, pc}
 81039b0:	58024400 	.word	0x58024400
 81039b4:	0810e708 	.word	0x0810e708

081039b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 81039b8:	b580      	push	{r7, lr}
 81039ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 81039bc:	f7ff ffb4 	bl	8103928 <HAL_RCC_GetHCLKFreq>
 81039c0:	4602      	mov	r2, r0
 81039c2:	4b06      	ldr	r3, [pc, #24]	; (81039dc <HAL_RCC_GetPCLK2Freq+0x24>)
 81039c4:	69db      	ldr	r3, [r3, #28]
 81039c6:	0a1b      	lsrs	r3, r3, #8
 81039c8:	f003 0307 	and.w	r3, r3, #7
 81039cc:	4904      	ldr	r1, [pc, #16]	; (81039e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 81039ce:	5ccb      	ldrb	r3, [r1, r3]
 81039d0:	f003 031f 	and.w	r3, r3, #31
 81039d4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 81039d8:	4618      	mov	r0, r3
 81039da:	bd80      	pop	{r7, pc}
 81039dc:	58024400 	.word	0x58024400
 81039e0:	0810e708 	.word	0x0810e708

081039e4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 81039e4:	b580      	push	{r7, lr}
 81039e6:	b086      	sub	sp, #24
 81039e8:	af00      	add	r7, sp, #0
 81039ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 81039ec:	2300      	movs	r3, #0
 81039ee:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 81039f0:	2300      	movs	r3, #0
 81039f2:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 81039f4:	687b      	ldr	r3, [r7, #4]
 81039f6:	681b      	ldr	r3, [r3, #0]
 81039f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81039fc:	2b00      	cmp	r3, #0
 81039fe:	d03f      	beq.n	8103a80 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8103a00:	687b      	ldr	r3, [r7, #4]
 8103a02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103a04:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8103a08:	d02a      	beq.n	8103a60 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8103a0a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8103a0e:	d824      	bhi.n	8103a5a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8103a10:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103a14:	d018      	beq.n	8103a48 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8103a16:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103a1a:	d81e      	bhi.n	8103a5a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8103a1c:	2b00      	cmp	r3, #0
 8103a1e:	d003      	beq.n	8103a28 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8103a20:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8103a24:	d007      	beq.n	8103a36 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8103a26:	e018      	b.n	8103a5a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103a28:	4ba3      	ldr	r3, [pc, #652]	; (8103cb8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103a2c:	4aa2      	ldr	r2, [pc, #648]	; (8103cb8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103a2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103a32:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8103a34:	e015      	b.n	8103a62 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8103a36:	687b      	ldr	r3, [r7, #4]
 8103a38:	3304      	adds	r3, #4
 8103a3a:	2102      	movs	r1, #2
 8103a3c:	4618      	mov	r0, r3
 8103a3e:	f001 f9d5 	bl	8104dec <RCCEx_PLL2_Config>
 8103a42:	4603      	mov	r3, r0
 8103a44:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8103a46:	e00c      	b.n	8103a62 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8103a48:	687b      	ldr	r3, [r7, #4]
 8103a4a:	3324      	adds	r3, #36	; 0x24
 8103a4c:	2102      	movs	r1, #2
 8103a4e:	4618      	mov	r0, r3
 8103a50:	f001 fa7e 	bl	8104f50 <RCCEx_PLL3_Config>
 8103a54:	4603      	mov	r3, r0
 8103a56:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8103a58:	e003      	b.n	8103a62 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103a5a:	2301      	movs	r3, #1
 8103a5c:	75fb      	strb	r3, [r7, #23]
      break;
 8103a5e:	e000      	b.n	8103a62 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8103a60:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103a62:	7dfb      	ldrb	r3, [r7, #23]
 8103a64:	2b00      	cmp	r3, #0
 8103a66:	d109      	bne.n	8103a7c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8103a68:	4b93      	ldr	r3, [pc, #588]	; (8103cb8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103a6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103a6c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8103a70:	687b      	ldr	r3, [r7, #4]
 8103a72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103a74:	4990      	ldr	r1, [pc, #576]	; (8103cb8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103a76:	4313      	orrs	r3, r2
 8103a78:	650b      	str	r3, [r1, #80]	; 0x50
 8103a7a:	e001      	b.n	8103a80 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103a7c:	7dfb      	ldrb	r3, [r7, #23]
 8103a7e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8103a80:	687b      	ldr	r3, [r7, #4]
 8103a82:	681b      	ldr	r3, [r3, #0]
 8103a84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8103a88:	2b00      	cmp	r3, #0
 8103a8a:	d03d      	beq.n	8103b08 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8103a8c:	687b      	ldr	r3, [r7, #4]
 8103a8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103a90:	2b04      	cmp	r3, #4
 8103a92:	d826      	bhi.n	8103ae2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8103a94:	a201      	add	r2, pc, #4	; (adr r2, 8103a9c <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8103a96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103a9a:	bf00      	nop
 8103a9c:	08103ab1 	.word	0x08103ab1
 8103aa0:	08103abf 	.word	0x08103abf
 8103aa4:	08103ad1 	.word	0x08103ad1
 8103aa8:	08103ae9 	.word	0x08103ae9
 8103aac:	08103ae9 	.word	0x08103ae9
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103ab0:	4b81      	ldr	r3, [pc, #516]	; (8103cb8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103ab4:	4a80      	ldr	r2, [pc, #512]	; (8103cb8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103ab6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103aba:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103abc:	e015      	b.n	8103aea <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103abe:	687b      	ldr	r3, [r7, #4]
 8103ac0:	3304      	adds	r3, #4
 8103ac2:	2100      	movs	r1, #0
 8103ac4:	4618      	mov	r0, r3
 8103ac6:	f001 f991 	bl	8104dec <RCCEx_PLL2_Config>
 8103aca:	4603      	mov	r3, r0
 8103acc:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103ace:	e00c      	b.n	8103aea <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8103ad0:	687b      	ldr	r3, [r7, #4]
 8103ad2:	3324      	adds	r3, #36	; 0x24
 8103ad4:	2100      	movs	r1, #0
 8103ad6:	4618      	mov	r0, r3
 8103ad8:	f001 fa3a 	bl	8104f50 <RCCEx_PLL3_Config>
 8103adc:	4603      	mov	r3, r0
 8103ade:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103ae0:	e003      	b.n	8103aea <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103ae2:	2301      	movs	r3, #1
 8103ae4:	75fb      	strb	r3, [r7, #23]
      break;
 8103ae6:	e000      	b.n	8103aea <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8103ae8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103aea:	7dfb      	ldrb	r3, [r7, #23]
 8103aec:	2b00      	cmp	r3, #0
 8103aee:	d109      	bne.n	8103b04 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8103af0:	4b71      	ldr	r3, [pc, #452]	; (8103cb8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103af2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103af4:	f023 0207 	bic.w	r2, r3, #7
 8103af8:	687b      	ldr	r3, [r7, #4]
 8103afa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103afc:	496e      	ldr	r1, [pc, #440]	; (8103cb8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103afe:	4313      	orrs	r3, r2
 8103b00:	650b      	str	r3, [r1, #80]	; 0x50
 8103b02:	e001      	b.n	8103b08 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103b04:	7dfb      	ldrb	r3, [r7, #23]
 8103b06:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8103b08:	687b      	ldr	r3, [r7, #4]
 8103b0a:	681b      	ldr	r3, [r3, #0]
 8103b0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8103b10:	2b00      	cmp	r3, #0
 8103b12:	d042      	beq.n	8103b9a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8103b14:	687b      	ldr	r3, [r7, #4]
 8103b16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103b18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8103b1c:	d02b      	beq.n	8103b76 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8103b1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8103b22:	d825      	bhi.n	8103b70 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8103b24:	2bc0      	cmp	r3, #192	; 0xc0
 8103b26:	d028      	beq.n	8103b7a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8103b28:	2bc0      	cmp	r3, #192	; 0xc0
 8103b2a:	d821      	bhi.n	8103b70 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8103b2c:	2b80      	cmp	r3, #128	; 0x80
 8103b2e:	d016      	beq.n	8103b5e <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8103b30:	2b80      	cmp	r3, #128	; 0x80
 8103b32:	d81d      	bhi.n	8103b70 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8103b34:	2b00      	cmp	r3, #0
 8103b36:	d002      	beq.n	8103b3e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8103b38:	2b40      	cmp	r3, #64	; 0x40
 8103b3a:	d007      	beq.n	8103b4c <HAL_RCCEx_PeriphCLKConfig+0x168>
 8103b3c:	e018      	b.n	8103b70 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103b3e:	4b5e      	ldr	r3, [pc, #376]	; (8103cb8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103b42:	4a5d      	ldr	r2, [pc, #372]	; (8103cb8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103b44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103b48:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8103b4a:	e017      	b.n	8103b7c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103b4c:	687b      	ldr	r3, [r7, #4]
 8103b4e:	3304      	adds	r3, #4
 8103b50:	2100      	movs	r1, #0
 8103b52:	4618      	mov	r0, r3
 8103b54:	f001 f94a 	bl	8104dec <RCCEx_PLL2_Config>
 8103b58:	4603      	mov	r3, r0
 8103b5a:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8103b5c:	e00e      	b.n	8103b7c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8103b5e:	687b      	ldr	r3, [r7, #4]
 8103b60:	3324      	adds	r3, #36	; 0x24
 8103b62:	2100      	movs	r1, #0
 8103b64:	4618      	mov	r0, r3
 8103b66:	f001 f9f3 	bl	8104f50 <RCCEx_PLL3_Config>
 8103b6a:	4603      	mov	r3, r0
 8103b6c:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8103b6e:	e005      	b.n	8103b7c <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103b70:	2301      	movs	r3, #1
 8103b72:	75fb      	strb	r3, [r7, #23]
      break;
 8103b74:	e002      	b.n	8103b7c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8103b76:	bf00      	nop
 8103b78:	e000      	b.n	8103b7c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8103b7a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103b7c:	7dfb      	ldrb	r3, [r7, #23]
 8103b7e:	2b00      	cmp	r3, #0
 8103b80:	d109      	bne.n	8103b96 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8103b82:	4b4d      	ldr	r3, [pc, #308]	; (8103cb8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103b84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103b86:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8103b8a:	687b      	ldr	r3, [r7, #4]
 8103b8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103b8e:	494a      	ldr	r1, [pc, #296]	; (8103cb8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103b90:	4313      	orrs	r3, r2
 8103b92:	650b      	str	r3, [r1, #80]	; 0x50
 8103b94:	e001      	b.n	8103b9a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103b96:	7dfb      	ldrb	r3, [r7, #23]
 8103b98:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8103b9a:	687b      	ldr	r3, [r7, #4]
 8103b9c:	681b      	ldr	r3, [r3, #0]
 8103b9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8103ba2:	2b00      	cmp	r3, #0
 8103ba4:	d049      	beq.n	8103c3a <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8103ba6:	687b      	ldr	r3, [r7, #4]
 8103ba8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8103bac:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8103bb0:	d030      	beq.n	8103c14 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8103bb2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8103bb6:	d82a      	bhi.n	8103c0e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8103bb8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8103bbc:	d02c      	beq.n	8103c18 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8103bbe:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8103bc2:	d824      	bhi.n	8103c0e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8103bc4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103bc8:	d018      	beq.n	8103bfc <HAL_RCCEx_PeriphCLKConfig+0x218>
 8103bca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103bce:	d81e      	bhi.n	8103c0e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8103bd0:	2b00      	cmp	r3, #0
 8103bd2:	d003      	beq.n	8103bdc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8103bd4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103bd8:	d007      	beq.n	8103bea <HAL_RCCEx_PeriphCLKConfig+0x206>
 8103bda:	e018      	b.n	8103c0e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103bdc:	4b36      	ldr	r3, [pc, #216]	; (8103cb8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103be0:	4a35      	ldr	r2, [pc, #212]	; (8103cb8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103be2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103be6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103be8:	e017      	b.n	8103c1a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103bea:	687b      	ldr	r3, [r7, #4]
 8103bec:	3304      	adds	r3, #4
 8103bee:	2100      	movs	r1, #0
 8103bf0:	4618      	mov	r0, r3
 8103bf2:	f001 f8fb 	bl	8104dec <RCCEx_PLL2_Config>
 8103bf6:	4603      	mov	r3, r0
 8103bf8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8103bfa:	e00e      	b.n	8103c1a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8103bfc:	687b      	ldr	r3, [r7, #4]
 8103bfe:	3324      	adds	r3, #36	; 0x24
 8103c00:	2100      	movs	r1, #0
 8103c02:	4618      	mov	r0, r3
 8103c04:	f001 f9a4 	bl	8104f50 <RCCEx_PLL3_Config>
 8103c08:	4603      	mov	r3, r0
 8103c0a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103c0c:	e005      	b.n	8103c1a <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8103c0e:	2301      	movs	r3, #1
 8103c10:	75fb      	strb	r3, [r7, #23]
      break;
 8103c12:	e002      	b.n	8103c1a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8103c14:	bf00      	nop
 8103c16:	e000      	b.n	8103c1a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8103c18:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103c1a:	7dfb      	ldrb	r3, [r7, #23]
 8103c1c:	2b00      	cmp	r3, #0
 8103c1e:	d10a      	bne.n	8103c36 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8103c20:	4b25      	ldr	r3, [pc, #148]	; (8103cb8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103c22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103c24:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8103c28:	687b      	ldr	r3, [r7, #4]
 8103c2a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8103c2e:	4922      	ldr	r1, [pc, #136]	; (8103cb8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103c30:	4313      	orrs	r3, r2
 8103c32:	658b      	str	r3, [r1, #88]	; 0x58
 8103c34:	e001      	b.n	8103c3a <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103c36:	7dfb      	ldrb	r3, [r7, #23]
 8103c38:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8103c3a:	687b      	ldr	r3, [r7, #4]
 8103c3c:	681b      	ldr	r3, [r3, #0]
 8103c3e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8103c42:	2b00      	cmp	r3, #0
 8103c44:	d04b      	beq.n	8103cde <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8103c46:	687b      	ldr	r3, [r7, #4]
 8103c48:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8103c4c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8103c50:	d030      	beq.n	8103cb4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8103c52:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8103c56:	d82a      	bhi.n	8103cae <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8103c58:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8103c5c:	d02e      	beq.n	8103cbc <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8103c5e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8103c62:	d824      	bhi.n	8103cae <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8103c64:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8103c68:	d018      	beq.n	8103c9c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8103c6a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8103c6e:	d81e      	bhi.n	8103cae <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8103c70:	2b00      	cmp	r3, #0
 8103c72:	d003      	beq.n	8103c7c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8103c74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8103c78:	d007      	beq.n	8103c8a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8103c7a:	e018      	b.n	8103cae <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103c7c:	4b0e      	ldr	r3, [pc, #56]	; (8103cb8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103c80:	4a0d      	ldr	r2, [pc, #52]	; (8103cb8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103c82:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103c86:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103c88:	e019      	b.n	8103cbe <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103c8a:	687b      	ldr	r3, [r7, #4]
 8103c8c:	3304      	adds	r3, #4
 8103c8e:	2100      	movs	r1, #0
 8103c90:	4618      	mov	r0, r3
 8103c92:	f001 f8ab 	bl	8104dec <RCCEx_PLL2_Config>
 8103c96:	4603      	mov	r3, r0
 8103c98:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8103c9a:	e010      	b.n	8103cbe <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103c9c:	687b      	ldr	r3, [r7, #4]
 8103c9e:	3324      	adds	r3, #36	; 0x24
 8103ca0:	2100      	movs	r1, #0
 8103ca2:	4618      	mov	r0, r3
 8103ca4:	f001 f954 	bl	8104f50 <RCCEx_PLL3_Config>
 8103ca8:	4603      	mov	r3, r0
 8103caa:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103cac:	e007      	b.n	8103cbe <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8103cae:	2301      	movs	r3, #1
 8103cb0:	75fb      	strb	r3, [r7, #23]
      break;
 8103cb2:	e004      	b.n	8103cbe <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8103cb4:	bf00      	nop
 8103cb6:	e002      	b.n	8103cbe <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8103cb8:	58024400 	.word	0x58024400
      break;
 8103cbc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103cbe:	7dfb      	ldrb	r3, [r7, #23]
 8103cc0:	2b00      	cmp	r3, #0
 8103cc2:	d10a      	bne.n	8103cda <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8103cc4:	4b99      	ldr	r3, [pc, #612]	; (8103f2c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8103cc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103cc8:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8103ccc:	687b      	ldr	r3, [r7, #4]
 8103cce:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8103cd2:	4996      	ldr	r1, [pc, #600]	; (8103f2c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8103cd4:	4313      	orrs	r3, r2
 8103cd6:	658b      	str	r3, [r1, #88]	; 0x58
 8103cd8:	e001      	b.n	8103cde <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103cda:	7dfb      	ldrb	r3, [r7, #23]
 8103cdc:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8103cde:	687b      	ldr	r3, [r7, #4]
 8103ce0:	681b      	ldr	r3, [r3, #0]
 8103ce2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8103ce6:	2b00      	cmp	r3, #0
 8103ce8:	d032      	beq.n	8103d50 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8103cea:	687b      	ldr	r3, [r7, #4]
 8103cec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103cee:	2b30      	cmp	r3, #48	; 0x30
 8103cf0:	d01c      	beq.n	8103d2c <HAL_RCCEx_PeriphCLKConfig+0x348>
 8103cf2:	2b30      	cmp	r3, #48	; 0x30
 8103cf4:	d817      	bhi.n	8103d26 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8103cf6:	2b20      	cmp	r3, #32
 8103cf8:	d00c      	beq.n	8103d14 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8103cfa:	2b20      	cmp	r3, #32
 8103cfc:	d813      	bhi.n	8103d26 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8103cfe:	2b00      	cmp	r3, #0
 8103d00:	d016      	beq.n	8103d30 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8103d02:	2b10      	cmp	r3, #16
 8103d04:	d10f      	bne.n	8103d26 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103d06:	4b89      	ldr	r3, [pc, #548]	; (8103f2c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8103d08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103d0a:	4a88      	ldr	r2, [pc, #544]	; (8103f2c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8103d0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103d10:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8103d12:	e00e      	b.n	8103d32 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8103d14:	687b      	ldr	r3, [r7, #4]
 8103d16:	3304      	adds	r3, #4
 8103d18:	2102      	movs	r1, #2
 8103d1a:	4618      	mov	r0, r3
 8103d1c:	f001 f866 	bl	8104dec <RCCEx_PLL2_Config>
 8103d20:	4603      	mov	r3, r0
 8103d22:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8103d24:	e005      	b.n	8103d32 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8103d26:	2301      	movs	r3, #1
 8103d28:	75fb      	strb	r3, [r7, #23]
      break;
 8103d2a:	e002      	b.n	8103d32 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8103d2c:	bf00      	nop
 8103d2e:	e000      	b.n	8103d32 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8103d30:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103d32:	7dfb      	ldrb	r3, [r7, #23]
 8103d34:	2b00      	cmp	r3, #0
 8103d36:	d109      	bne.n	8103d4c <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8103d38:	4b7c      	ldr	r3, [pc, #496]	; (8103f2c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8103d3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103d3c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8103d40:	687b      	ldr	r3, [r7, #4]
 8103d42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103d44:	4979      	ldr	r1, [pc, #484]	; (8103f2c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8103d46:	4313      	orrs	r3, r2
 8103d48:	64cb      	str	r3, [r1, #76]	; 0x4c
 8103d4a:	e001      	b.n	8103d50 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103d4c:	7dfb      	ldrb	r3, [r7, #23]
 8103d4e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8103d50:	687b      	ldr	r3, [r7, #4]
 8103d52:	681b      	ldr	r3, [r3, #0]
 8103d54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8103d58:	2b00      	cmp	r3, #0
 8103d5a:	d047      	beq.n	8103dec <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8103d5c:	687b      	ldr	r3, [r7, #4]
 8103d5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103d60:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8103d64:	d030      	beq.n	8103dc8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8103d66:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8103d6a:	d82a      	bhi.n	8103dc2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8103d6c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8103d70:	d02c      	beq.n	8103dcc <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8103d72:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8103d76:	d824      	bhi.n	8103dc2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8103d78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8103d7c:	d018      	beq.n	8103db0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8103d7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8103d82:	d81e      	bhi.n	8103dc2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8103d84:	2b00      	cmp	r3, #0
 8103d86:	d003      	beq.n	8103d90 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8103d88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8103d8c:	d007      	beq.n	8103d9e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8103d8e:	e018      	b.n	8103dc2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103d90:	4b66      	ldr	r3, [pc, #408]	; (8103f2c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8103d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103d94:	4a65      	ldr	r2, [pc, #404]	; (8103f2c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8103d96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103d9a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8103d9c:	e017      	b.n	8103dce <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103d9e:	687b      	ldr	r3, [r7, #4]
 8103da0:	3304      	adds	r3, #4
 8103da2:	2100      	movs	r1, #0
 8103da4:	4618      	mov	r0, r3
 8103da6:	f001 f821 	bl	8104dec <RCCEx_PLL2_Config>
 8103daa:	4603      	mov	r3, r0
 8103dac:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8103dae:	e00e      	b.n	8103dce <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8103db0:	687b      	ldr	r3, [r7, #4]
 8103db2:	3324      	adds	r3, #36	; 0x24
 8103db4:	2100      	movs	r1, #0
 8103db6:	4618      	mov	r0, r3
 8103db8:	f001 f8ca 	bl	8104f50 <RCCEx_PLL3_Config>
 8103dbc:	4603      	mov	r3, r0
 8103dbe:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8103dc0:	e005      	b.n	8103dce <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103dc2:	2301      	movs	r3, #1
 8103dc4:	75fb      	strb	r3, [r7, #23]
      break;
 8103dc6:	e002      	b.n	8103dce <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8103dc8:	bf00      	nop
 8103dca:	e000      	b.n	8103dce <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8103dcc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103dce:	7dfb      	ldrb	r3, [r7, #23]
 8103dd0:	2b00      	cmp	r3, #0
 8103dd2:	d109      	bne.n	8103de8 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8103dd4:	4b55      	ldr	r3, [pc, #340]	; (8103f2c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8103dd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103dd8:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8103ddc:	687b      	ldr	r3, [r7, #4]
 8103dde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103de0:	4952      	ldr	r1, [pc, #328]	; (8103f2c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8103de2:	4313      	orrs	r3, r2
 8103de4:	650b      	str	r3, [r1, #80]	; 0x50
 8103de6:	e001      	b.n	8103dec <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103de8:	7dfb      	ldrb	r3, [r7, #23]
 8103dea:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8103dec:	687b      	ldr	r3, [r7, #4]
 8103dee:	681b      	ldr	r3, [r3, #0]
 8103df0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8103df4:	2b00      	cmp	r3, #0
 8103df6:	d049      	beq.n	8103e8c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8103df8:	687b      	ldr	r3, [r7, #4]
 8103dfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8103dfc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8103e00:	d02e      	beq.n	8103e60 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8103e02:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8103e06:	d828      	bhi.n	8103e5a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8103e08:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8103e0c:	d02a      	beq.n	8103e64 <HAL_RCCEx_PeriphCLKConfig+0x480>
 8103e0e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8103e12:	d822      	bhi.n	8103e5a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8103e14:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8103e18:	d026      	beq.n	8103e68 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8103e1a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8103e1e:	d81c      	bhi.n	8103e5a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8103e20:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8103e24:	d010      	beq.n	8103e48 <HAL_RCCEx_PeriphCLKConfig+0x464>
 8103e26:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8103e2a:	d816      	bhi.n	8103e5a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8103e2c:	2b00      	cmp	r3, #0
 8103e2e:	d01d      	beq.n	8103e6c <HAL_RCCEx_PeriphCLKConfig+0x488>
 8103e30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8103e34:	d111      	bne.n	8103e5a <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8103e36:	687b      	ldr	r3, [r7, #4]
 8103e38:	3304      	adds	r3, #4
 8103e3a:	2101      	movs	r1, #1
 8103e3c:	4618      	mov	r0, r3
 8103e3e:	f000 ffd5 	bl	8104dec <RCCEx_PLL2_Config>
 8103e42:	4603      	mov	r3, r0
 8103e44:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8103e46:	e012      	b.n	8103e6e <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8103e48:	687b      	ldr	r3, [r7, #4]
 8103e4a:	3324      	adds	r3, #36	; 0x24
 8103e4c:	2101      	movs	r1, #1
 8103e4e:	4618      	mov	r0, r3
 8103e50:	f001 f87e 	bl	8104f50 <RCCEx_PLL3_Config>
 8103e54:	4603      	mov	r3, r0
 8103e56:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8103e58:	e009      	b.n	8103e6e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103e5a:	2301      	movs	r3, #1
 8103e5c:	75fb      	strb	r3, [r7, #23]
      break;
 8103e5e:	e006      	b.n	8103e6e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8103e60:	bf00      	nop
 8103e62:	e004      	b.n	8103e6e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8103e64:	bf00      	nop
 8103e66:	e002      	b.n	8103e6e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8103e68:	bf00      	nop
 8103e6a:	e000      	b.n	8103e6e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8103e6c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103e6e:	7dfb      	ldrb	r3, [r7, #23]
 8103e70:	2b00      	cmp	r3, #0
 8103e72:	d109      	bne.n	8103e88 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8103e74:	4b2d      	ldr	r3, [pc, #180]	; (8103f2c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8103e76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103e78:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8103e7c:	687b      	ldr	r3, [r7, #4]
 8103e7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8103e80:	492a      	ldr	r1, [pc, #168]	; (8103f2c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8103e82:	4313      	orrs	r3, r2
 8103e84:	650b      	str	r3, [r1, #80]	; 0x50
 8103e86:	e001      	b.n	8103e8c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103e88:	7dfb      	ldrb	r3, [r7, #23]
 8103e8a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8103e8c:	687b      	ldr	r3, [r7, #4]
 8103e8e:	681b      	ldr	r3, [r3, #0]
 8103e90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8103e94:	2b00      	cmp	r3, #0
 8103e96:	d04d      	beq.n	8103f34 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8103e98:	687b      	ldr	r3, [r7, #4]
 8103e9a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8103e9e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8103ea2:	d02e      	beq.n	8103f02 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8103ea4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8103ea8:	d828      	bhi.n	8103efc <HAL_RCCEx_PeriphCLKConfig+0x518>
 8103eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8103eae:	d02a      	beq.n	8103f06 <HAL_RCCEx_PeriphCLKConfig+0x522>
 8103eb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8103eb4:	d822      	bhi.n	8103efc <HAL_RCCEx_PeriphCLKConfig+0x518>
 8103eb6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8103eba:	d026      	beq.n	8103f0a <HAL_RCCEx_PeriphCLKConfig+0x526>
 8103ebc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8103ec0:	d81c      	bhi.n	8103efc <HAL_RCCEx_PeriphCLKConfig+0x518>
 8103ec2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103ec6:	d010      	beq.n	8103eea <HAL_RCCEx_PeriphCLKConfig+0x506>
 8103ec8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103ecc:	d816      	bhi.n	8103efc <HAL_RCCEx_PeriphCLKConfig+0x518>
 8103ece:	2b00      	cmp	r3, #0
 8103ed0:	d01d      	beq.n	8103f0e <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8103ed2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8103ed6:	d111      	bne.n	8103efc <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8103ed8:	687b      	ldr	r3, [r7, #4]
 8103eda:	3304      	adds	r3, #4
 8103edc:	2101      	movs	r1, #1
 8103ede:	4618      	mov	r0, r3
 8103ee0:	f000 ff84 	bl	8104dec <RCCEx_PLL2_Config>
 8103ee4:	4603      	mov	r3, r0
 8103ee6:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8103ee8:	e012      	b.n	8103f10 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8103eea:	687b      	ldr	r3, [r7, #4]
 8103eec:	3324      	adds	r3, #36	; 0x24
 8103eee:	2101      	movs	r1, #1
 8103ef0:	4618      	mov	r0, r3
 8103ef2:	f001 f82d 	bl	8104f50 <RCCEx_PLL3_Config>
 8103ef6:	4603      	mov	r3, r0
 8103ef8:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8103efa:	e009      	b.n	8103f10 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8103efc:	2301      	movs	r3, #1
 8103efe:	75fb      	strb	r3, [r7, #23]
      break;
 8103f00:	e006      	b.n	8103f10 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8103f02:	bf00      	nop
 8103f04:	e004      	b.n	8103f10 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8103f06:	bf00      	nop
 8103f08:	e002      	b.n	8103f10 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8103f0a:	bf00      	nop
 8103f0c:	e000      	b.n	8103f10 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8103f0e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103f10:	7dfb      	ldrb	r3, [r7, #23]
 8103f12:	2b00      	cmp	r3, #0
 8103f14:	d10c      	bne.n	8103f30 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8103f16:	4b05      	ldr	r3, [pc, #20]	; (8103f2c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8103f18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103f1a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8103f1e:	687b      	ldr	r3, [r7, #4]
 8103f20:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8103f24:	4901      	ldr	r1, [pc, #4]	; (8103f2c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8103f26:	4313      	orrs	r3, r2
 8103f28:	658b      	str	r3, [r1, #88]	; 0x58
 8103f2a:	e003      	b.n	8103f34 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8103f2c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103f30:	7dfb      	ldrb	r3, [r7, #23]
 8103f32:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8103f34:	687b      	ldr	r3, [r7, #4]
 8103f36:	681b      	ldr	r3, [r3, #0]
 8103f38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8103f3c:	2b00      	cmp	r3, #0
 8103f3e:	d02f      	beq.n	8103fa0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8103f40:	687b      	ldr	r3, [r7, #4]
 8103f42:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8103f44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103f48:	d00e      	beq.n	8103f68 <HAL_RCCEx_PeriphCLKConfig+0x584>
 8103f4a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103f4e:	d814      	bhi.n	8103f7a <HAL_RCCEx_PeriphCLKConfig+0x596>
 8103f50:	2b00      	cmp	r3, #0
 8103f52:	d015      	beq.n	8103f80 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8103f54:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8103f58:	d10f      	bne.n	8103f7a <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103f5a:	4bb0      	ldr	r3, [pc, #704]	; (810421c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8103f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103f5e:	4aaf      	ldr	r2, [pc, #700]	; (810421c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8103f60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103f64:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8103f66:	e00c      	b.n	8103f82 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8103f68:	687b      	ldr	r3, [r7, #4]
 8103f6a:	3304      	adds	r3, #4
 8103f6c:	2101      	movs	r1, #1
 8103f6e:	4618      	mov	r0, r3
 8103f70:	f000 ff3c 	bl	8104dec <RCCEx_PLL2_Config>
 8103f74:	4603      	mov	r3, r0
 8103f76:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8103f78:	e003      	b.n	8103f82 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103f7a:	2301      	movs	r3, #1
 8103f7c:	75fb      	strb	r3, [r7, #23]
      break;
 8103f7e:	e000      	b.n	8103f82 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8103f80:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103f82:	7dfb      	ldrb	r3, [r7, #23]
 8103f84:	2b00      	cmp	r3, #0
 8103f86:	d109      	bne.n	8103f9c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8103f88:	4ba4      	ldr	r3, [pc, #656]	; (810421c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8103f8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103f8c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8103f90:	687b      	ldr	r3, [r7, #4]
 8103f92:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8103f94:	49a1      	ldr	r1, [pc, #644]	; (810421c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8103f96:	4313      	orrs	r3, r2
 8103f98:	650b      	str	r3, [r1, #80]	; 0x50
 8103f9a:	e001      	b.n	8103fa0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103f9c:	7dfb      	ldrb	r3, [r7, #23]
 8103f9e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8103fa0:	687b      	ldr	r3, [r7, #4]
 8103fa2:	681b      	ldr	r3, [r3, #0]
 8103fa4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8103fa8:	2b00      	cmp	r3, #0
 8103faa:	d032      	beq.n	8104012 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8103fac:	687b      	ldr	r3, [r7, #4]
 8103fae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8103fb0:	2b03      	cmp	r3, #3
 8103fb2:	d81b      	bhi.n	8103fec <HAL_RCCEx_PeriphCLKConfig+0x608>
 8103fb4:	a201      	add	r2, pc, #4	; (adr r2, 8103fbc <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 8103fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103fba:	bf00      	nop
 8103fbc:	08103ff3 	.word	0x08103ff3
 8103fc0:	08103fcd 	.word	0x08103fcd
 8103fc4:	08103fdb 	.word	0x08103fdb
 8103fc8:	08103ff3 	.word	0x08103ff3
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103fcc:	4b93      	ldr	r3, [pc, #588]	; (810421c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8103fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103fd0:	4a92      	ldr	r2, [pc, #584]	; (810421c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8103fd2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103fd6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8103fd8:	e00c      	b.n	8103ff4 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8103fda:	687b      	ldr	r3, [r7, #4]
 8103fdc:	3304      	adds	r3, #4
 8103fde:	2102      	movs	r1, #2
 8103fe0:	4618      	mov	r0, r3
 8103fe2:	f000 ff03 	bl	8104dec <RCCEx_PLL2_Config>
 8103fe6:	4603      	mov	r3, r0
 8103fe8:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8103fea:	e003      	b.n	8103ff4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8103fec:	2301      	movs	r3, #1
 8103fee:	75fb      	strb	r3, [r7, #23]
      break;
 8103ff0:	e000      	b.n	8103ff4 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8103ff2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103ff4:	7dfb      	ldrb	r3, [r7, #23]
 8103ff6:	2b00      	cmp	r3, #0
 8103ff8:	d109      	bne.n	810400e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8103ffa:	4b88      	ldr	r3, [pc, #544]	; (810421c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8103ffc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103ffe:	f023 0203 	bic.w	r2, r3, #3
 8104002:	687b      	ldr	r3, [r7, #4]
 8104004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8104006:	4985      	ldr	r1, [pc, #532]	; (810421c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104008:	4313      	orrs	r3, r2
 810400a:	64cb      	str	r3, [r1, #76]	; 0x4c
 810400c:	e001      	b.n	8104012 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810400e:	7dfb      	ldrb	r3, [r7, #23]
 8104010:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8104012:	687b      	ldr	r3, [r7, #4]
 8104014:	681b      	ldr	r3, [r3, #0]
 8104016:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 810401a:	2b00      	cmp	r3, #0
 810401c:	f000 8088 	beq.w	8104130 <HAL_RCCEx_PeriphCLKConfig+0x74c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8104020:	4b7f      	ldr	r3, [pc, #508]	; (8104220 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8104022:	681b      	ldr	r3, [r3, #0]
 8104024:	4a7e      	ldr	r2, [pc, #504]	; (8104220 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8104026:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 810402a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 810402c:	f7fe fa0a 	bl	8102444 <HAL_GetTick>
 8104030:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8104032:	e009      	b.n	8104048 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8104034:	f7fe fa06 	bl	8102444 <HAL_GetTick>
 8104038:	4602      	mov	r2, r0
 810403a:	693b      	ldr	r3, [r7, #16]
 810403c:	1ad3      	subs	r3, r2, r3
 810403e:	2b64      	cmp	r3, #100	; 0x64
 8104040:	d902      	bls.n	8104048 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8104042:	2303      	movs	r3, #3
 8104044:	75fb      	strb	r3, [r7, #23]
        break;
 8104046:	e005      	b.n	8104054 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8104048:	4b75      	ldr	r3, [pc, #468]	; (8104220 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 810404a:	681b      	ldr	r3, [r3, #0]
 810404c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8104050:	2b00      	cmp	r3, #0
 8104052:	d0ef      	beq.n	8104034 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8104054:	7dfb      	ldrb	r3, [r7, #23]
 8104056:	2b00      	cmp	r3, #0
 8104058:	d168      	bne.n	810412c <HAL_RCCEx_PeriphCLKConfig+0x748>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 810405a:	4b70      	ldr	r3, [pc, #448]	; (810421c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810405c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 810405e:	687b      	ldr	r3, [r7, #4]
 8104060:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8104064:	4053      	eors	r3, r2
 8104066:	f403 7340 	and.w	r3, r3, #768	; 0x300
 810406a:	2b00      	cmp	r3, #0
 810406c:	d013      	beq.n	8104096 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 810406e:	4b6b      	ldr	r3, [pc, #428]	; (810421c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104070:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8104072:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8104076:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8104078:	4b68      	ldr	r3, [pc, #416]	; (810421c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810407a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810407c:	4a67      	ldr	r2, [pc, #412]	; (810421c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810407e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8104082:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8104084:	4b65      	ldr	r3, [pc, #404]	; (810421c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104086:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8104088:	4a64      	ldr	r2, [pc, #400]	; (810421c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810408a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 810408e:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8104090:	4a62      	ldr	r2, [pc, #392]	; (810421c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104092:	68fb      	ldr	r3, [r7, #12]
 8104094:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8104096:	687b      	ldr	r3, [r7, #4]
 8104098:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810409c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81040a0:	d115      	bne.n	81040ce <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 81040a2:	f7fe f9cf 	bl	8102444 <HAL_GetTick>
 81040a6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81040a8:	e00b      	b.n	81040c2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 81040aa:	f7fe f9cb 	bl	8102444 <HAL_GetTick>
 81040ae:	4602      	mov	r2, r0
 81040b0:	693b      	ldr	r3, [r7, #16]
 81040b2:	1ad3      	subs	r3, r2, r3
 81040b4:	f241 3288 	movw	r2, #5000	; 0x1388
 81040b8:	4293      	cmp	r3, r2
 81040ba:	d902      	bls.n	81040c2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 81040bc:	2303      	movs	r3, #3
 81040be:	75fb      	strb	r3, [r7, #23]
            break;
 81040c0:	e005      	b.n	81040ce <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81040c2:	4b56      	ldr	r3, [pc, #344]	; (810421c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81040c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81040c6:	f003 0302 	and.w	r3, r3, #2
 81040ca:	2b00      	cmp	r3, #0
 81040cc:	d0ed      	beq.n	81040aa <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 81040ce:	7dfb      	ldrb	r3, [r7, #23]
 81040d0:	2b00      	cmp	r3, #0
 81040d2:	d128      	bne.n	8104126 <HAL_RCCEx_PeriphCLKConfig+0x742>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 81040d4:	687b      	ldr	r3, [r7, #4]
 81040d6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81040da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81040de:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81040e2:	d10f      	bne.n	8104104 <HAL_RCCEx_PeriphCLKConfig+0x720>
 81040e4:	4b4d      	ldr	r3, [pc, #308]	; (810421c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81040e6:	691b      	ldr	r3, [r3, #16]
 81040e8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 81040ec:	687b      	ldr	r3, [r7, #4]
 81040ee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81040f2:	091b      	lsrs	r3, r3, #4
 81040f4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 81040f8:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 81040fc:	4947      	ldr	r1, [pc, #284]	; (810421c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81040fe:	4313      	orrs	r3, r2
 8104100:	610b      	str	r3, [r1, #16]
 8104102:	e005      	b.n	8104110 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8104104:	4b45      	ldr	r3, [pc, #276]	; (810421c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104106:	691b      	ldr	r3, [r3, #16]
 8104108:	4a44      	ldr	r2, [pc, #272]	; (810421c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810410a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 810410e:	6113      	str	r3, [r2, #16]
 8104110:	4b42      	ldr	r3, [pc, #264]	; (810421c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104112:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8104114:	687b      	ldr	r3, [r7, #4]
 8104116:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810411a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 810411e:	493f      	ldr	r1, [pc, #252]	; (810421c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104120:	4313      	orrs	r3, r2
 8104122:	670b      	str	r3, [r1, #112]	; 0x70
 8104124:	e004      	b.n	8104130 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8104126:	7dfb      	ldrb	r3, [r7, #23]
 8104128:	75bb      	strb	r3, [r7, #22]
 810412a:	e001      	b.n	8104130 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 810412c:	7dfb      	ldrb	r3, [r7, #23]
 810412e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8104130:	687b      	ldr	r3, [r7, #4]
 8104132:	681b      	ldr	r3, [r3, #0]
 8104134:	f003 0301 	and.w	r3, r3, #1
 8104138:	2b00      	cmp	r3, #0
 810413a:	f000 8083 	beq.w	8104244 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 810413e:	687b      	ldr	r3, [r7, #4]
 8104140:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8104142:	2b28      	cmp	r3, #40	; 0x28
 8104144:	d866      	bhi.n	8104214 <HAL_RCCEx_PeriphCLKConfig+0x830>
 8104146:	a201      	add	r2, pc, #4	; (adr r2, 810414c <HAL_RCCEx_PeriphCLKConfig+0x768>)
 8104148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810414c:	08104225 	.word	0x08104225
 8104150:	08104215 	.word	0x08104215
 8104154:	08104215 	.word	0x08104215
 8104158:	08104215 	.word	0x08104215
 810415c:	08104215 	.word	0x08104215
 8104160:	08104215 	.word	0x08104215
 8104164:	08104215 	.word	0x08104215
 8104168:	08104215 	.word	0x08104215
 810416c:	081041f1 	.word	0x081041f1
 8104170:	08104215 	.word	0x08104215
 8104174:	08104215 	.word	0x08104215
 8104178:	08104215 	.word	0x08104215
 810417c:	08104215 	.word	0x08104215
 8104180:	08104215 	.word	0x08104215
 8104184:	08104215 	.word	0x08104215
 8104188:	08104215 	.word	0x08104215
 810418c:	08104203 	.word	0x08104203
 8104190:	08104215 	.word	0x08104215
 8104194:	08104215 	.word	0x08104215
 8104198:	08104215 	.word	0x08104215
 810419c:	08104215 	.word	0x08104215
 81041a0:	08104215 	.word	0x08104215
 81041a4:	08104215 	.word	0x08104215
 81041a8:	08104215 	.word	0x08104215
 81041ac:	08104225 	.word	0x08104225
 81041b0:	08104215 	.word	0x08104215
 81041b4:	08104215 	.word	0x08104215
 81041b8:	08104215 	.word	0x08104215
 81041bc:	08104215 	.word	0x08104215
 81041c0:	08104215 	.word	0x08104215
 81041c4:	08104215 	.word	0x08104215
 81041c8:	08104215 	.word	0x08104215
 81041cc:	08104225 	.word	0x08104225
 81041d0:	08104215 	.word	0x08104215
 81041d4:	08104215 	.word	0x08104215
 81041d8:	08104215 	.word	0x08104215
 81041dc:	08104215 	.word	0x08104215
 81041e0:	08104215 	.word	0x08104215
 81041e4:	08104215 	.word	0x08104215
 81041e8:	08104215 	.word	0x08104215
 81041ec:	08104225 	.word	0x08104225
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81041f0:	687b      	ldr	r3, [r7, #4]
 81041f2:	3304      	adds	r3, #4
 81041f4:	2101      	movs	r1, #1
 81041f6:	4618      	mov	r0, r3
 81041f8:	f000 fdf8 	bl	8104dec <RCCEx_PLL2_Config>
 81041fc:	4603      	mov	r3, r0
 81041fe:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8104200:	e011      	b.n	8104226 <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8104202:	687b      	ldr	r3, [r7, #4]
 8104204:	3324      	adds	r3, #36	; 0x24
 8104206:	2101      	movs	r1, #1
 8104208:	4618      	mov	r0, r3
 810420a:	f000 fea1 	bl	8104f50 <RCCEx_PLL3_Config>
 810420e:	4603      	mov	r3, r0
 8104210:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8104212:	e008      	b.n	8104226 <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104214:	2301      	movs	r3, #1
 8104216:	75fb      	strb	r3, [r7, #23]
      break;
 8104218:	e005      	b.n	8104226 <HAL_RCCEx_PeriphCLKConfig+0x842>
 810421a:	bf00      	nop
 810421c:	58024400 	.word	0x58024400
 8104220:	58024800 	.word	0x58024800
      break;
 8104224:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104226:	7dfb      	ldrb	r3, [r7, #23]
 8104228:	2b00      	cmp	r3, #0
 810422a:	d109      	bne.n	8104240 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 810422c:	4b96      	ldr	r3, [pc, #600]	; (8104488 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 810422e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104230:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8104234:	687b      	ldr	r3, [r7, #4]
 8104236:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8104238:	4993      	ldr	r1, [pc, #588]	; (8104488 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 810423a:	4313      	orrs	r3, r2
 810423c:	654b      	str	r3, [r1, #84]	; 0x54
 810423e:	e001      	b.n	8104244 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104240:	7dfb      	ldrb	r3, [r7, #23]
 8104242:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8104244:	687b      	ldr	r3, [r7, #4]
 8104246:	681b      	ldr	r3, [r3, #0]
 8104248:	f003 0302 	and.w	r3, r3, #2
 810424c:	2b00      	cmp	r3, #0
 810424e:	d038      	beq.n	81042c2 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8104250:	687b      	ldr	r3, [r7, #4]
 8104252:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8104254:	2b05      	cmp	r3, #5
 8104256:	d821      	bhi.n	810429c <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8104258:	a201      	add	r2, pc, #4	; (adr r2, 8104260 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 810425a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810425e:	bf00      	nop
 8104260:	081042a3 	.word	0x081042a3
 8104264:	08104279 	.word	0x08104279
 8104268:	0810428b 	.word	0x0810428b
 810426c:	081042a3 	.word	0x081042a3
 8104270:	081042a3 	.word	0x081042a3
 8104274:	081042a3 	.word	0x081042a3
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8104278:	687b      	ldr	r3, [r7, #4]
 810427a:	3304      	adds	r3, #4
 810427c:	2101      	movs	r1, #1
 810427e:	4618      	mov	r0, r3
 8104280:	f000 fdb4 	bl	8104dec <RCCEx_PLL2_Config>
 8104284:	4603      	mov	r3, r0
 8104286:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8104288:	e00c      	b.n	81042a4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810428a:	687b      	ldr	r3, [r7, #4]
 810428c:	3324      	adds	r3, #36	; 0x24
 810428e:	2101      	movs	r1, #1
 8104290:	4618      	mov	r0, r3
 8104292:	f000 fe5d 	bl	8104f50 <RCCEx_PLL3_Config>
 8104296:	4603      	mov	r3, r0
 8104298:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 810429a:	e003      	b.n	81042a4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810429c:	2301      	movs	r3, #1
 810429e:	75fb      	strb	r3, [r7, #23]
      break;
 81042a0:	e000      	b.n	81042a4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 81042a2:	bf00      	nop
    }

    if(ret == HAL_OK)
 81042a4:	7dfb      	ldrb	r3, [r7, #23]
 81042a6:	2b00      	cmp	r3, #0
 81042a8:	d109      	bne.n	81042be <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 81042aa:	4b77      	ldr	r3, [pc, #476]	; (8104488 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81042ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81042ae:	f023 0207 	bic.w	r2, r3, #7
 81042b2:	687b      	ldr	r3, [r7, #4]
 81042b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 81042b6:	4974      	ldr	r1, [pc, #464]	; (8104488 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81042b8:	4313      	orrs	r3, r2
 81042ba:	654b      	str	r3, [r1, #84]	; 0x54
 81042bc:	e001      	b.n	81042c2 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81042be:	7dfb      	ldrb	r3, [r7, #23]
 81042c0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 81042c2:	687b      	ldr	r3, [r7, #4]
 81042c4:	681b      	ldr	r3, [r3, #0]
 81042c6:	f003 0304 	and.w	r3, r3, #4
 81042ca:	2b00      	cmp	r3, #0
 81042cc:	d03a      	beq.n	8104344 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 81042ce:	687b      	ldr	r3, [r7, #4]
 81042d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81042d4:	2b05      	cmp	r3, #5
 81042d6:	d821      	bhi.n	810431c <HAL_RCCEx_PeriphCLKConfig+0x938>
 81042d8:	a201      	add	r2, pc, #4	; (adr r2, 81042e0 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 81042da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81042de:	bf00      	nop
 81042e0:	08104323 	.word	0x08104323
 81042e4:	081042f9 	.word	0x081042f9
 81042e8:	0810430b 	.word	0x0810430b
 81042ec:	08104323 	.word	0x08104323
 81042f0:	08104323 	.word	0x08104323
 81042f4:	08104323 	.word	0x08104323
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81042f8:	687b      	ldr	r3, [r7, #4]
 81042fa:	3304      	adds	r3, #4
 81042fc:	2101      	movs	r1, #1
 81042fe:	4618      	mov	r0, r3
 8104300:	f000 fd74 	bl	8104dec <RCCEx_PLL2_Config>
 8104304:	4603      	mov	r3, r0
 8104306:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8104308:	e00c      	b.n	8104324 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810430a:	687b      	ldr	r3, [r7, #4]
 810430c:	3324      	adds	r3, #36	; 0x24
 810430e:	2101      	movs	r1, #1
 8104310:	4618      	mov	r0, r3
 8104312:	f000 fe1d 	bl	8104f50 <RCCEx_PLL3_Config>
 8104316:	4603      	mov	r3, r0
 8104318:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 810431a:	e003      	b.n	8104324 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810431c:	2301      	movs	r3, #1
 810431e:	75fb      	strb	r3, [r7, #23]
      break;
 8104320:	e000      	b.n	8104324 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8104322:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104324:	7dfb      	ldrb	r3, [r7, #23]
 8104326:	2b00      	cmp	r3, #0
 8104328:	d10a      	bne.n	8104340 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 810432a:	4b57      	ldr	r3, [pc, #348]	; (8104488 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 810432c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810432e:	f023 0207 	bic.w	r2, r3, #7
 8104332:	687b      	ldr	r3, [r7, #4]
 8104334:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8104338:	4953      	ldr	r1, [pc, #332]	; (8104488 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 810433a:	4313      	orrs	r3, r2
 810433c:	658b      	str	r3, [r1, #88]	; 0x58
 810433e:	e001      	b.n	8104344 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104340:	7dfb      	ldrb	r3, [r7, #23]
 8104342:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8104344:	687b      	ldr	r3, [r7, #4]
 8104346:	681b      	ldr	r3, [r3, #0]
 8104348:	f003 0320 	and.w	r3, r3, #32
 810434c:	2b00      	cmp	r3, #0
 810434e:	d04b      	beq.n	81043e8 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8104350:	687b      	ldr	r3, [r7, #4]
 8104352:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8104356:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 810435a:	d02e      	beq.n	81043ba <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 810435c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8104360:	d828      	bhi.n	81043b4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8104362:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8104366:	d02a      	beq.n	81043be <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8104368:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810436c:	d822      	bhi.n	81043b4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 810436e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8104372:	d026      	beq.n	81043c2 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8104374:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8104378:	d81c      	bhi.n	81043b4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 810437a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810437e:	d010      	beq.n	81043a2 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8104380:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104384:	d816      	bhi.n	81043b4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8104386:	2b00      	cmp	r3, #0
 8104388:	d01d      	beq.n	81043c6 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 810438a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810438e:	d111      	bne.n	81043b4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104390:	687b      	ldr	r3, [r7, #4]
 8104392:	3304      	adds	r3, #4
 8104394:	2100      	movs	r1, #0
 8104396:	4618      	mov	r0, r3
 8104398:	f000 fd28 	bl	8104dec <RCCEx_PLL2_Config>
 810439c:	4603      	mov	r3, r0
 810439e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 81043a0:	e012      	b.n	81043c8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81043a2:	687b      	ldr	r3, [r7, #4]
 81043a4:	3324      	adds	r3, #36	; 0x24
 81043a6:	2102      	movs	r1, #2
 81043a8:	4618      	mov	r0, r3
 81043aa:	f000 fdd1 	bl	8104f50 <RCCEx_PLL3_Config>
 81043ae:	4603      	mov	r3, r0
 81043b0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 81043b2:	e009      	b.n	81043c8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81043b4:	2301      	movs	r3, #1
 81043b6:	75fb      	strb	r3, [r7, #23]
      break;
 81043b8:	e006      	b.n	81043c8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 81043ba:	bf00      	nop
 81043bc:	e004      	b.n	81043c8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 81043be:	bf00      	nop
 81043c0:	e002      	b.n	81043c8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 81043c2:	bf00      	nop
 81043c4:	e000      	b.n	81043c8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 81043c6:	bf00      	nop
    }

    if(ret == HAL_OK)
 81043c8:	7dfb      	ldrb	r3, [r7, #23]
 81043ca:	2b00      	cmp	r3, #0
 81043cc:	d10a      	bne.n	81043e4 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 81043ce:	4b2e      	ldr	r3, [pc, #184]	; (8104488 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81043d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81043d2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 81043d6:	687b      	ldr	r3, [r7, #4]
 81043d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 81043dc:	492a      	ldr	r1, [pc, #168]	; (8104488 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81043de:	4313      	orrs	r3, r2
 81043e0:	654b      	str	r3, [r1, #84]	; 0x54
 81043e2:	e001      	b.n	81043e8 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81043e4:	7dfb      	ldrb	r3, [r7, #23]
 81043e6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 81043e8:	687b      	ldr	r3, [r7, #4]
 81043ea:	681b      	ldr	r3, [r3, #0]
 81043ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81043f0:	2b00      	cmp	r3, #0
 81043f2:	d04d      	beq.n	8104490 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 81043f4:	687b      	ldr	r3, [r7, #4]
 81043f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 81043fa:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 81043fe:	d02e      	beq.n	810445e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8104400:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8104404:	d828      	bhi.n	8104458 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8104406:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810440a:	d02a      	beq.n	8104462 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 810440c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104410:	d822      	bhi.n	8104458 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8104412:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8104416:	d026      	beq.n	8104466 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8104418:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 810441c:	d81c      	bhi.n	8104458 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 810441e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8104422:	d010      	beq.n	8104446 <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8104424:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8104428:	d816      	bhi.n	8104458 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 810442a:	2b00      	cmp	r3, #0
 810442c:	d01d      	beq.n	810446a <HAL_RCCEx_PeriphCLKConfig+0xa86>
 810442e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8104432:	d111      	bne.n	8104458 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104434:	687b      	ldr	r3, [r7, #4]
 8104436:	3304      	adds	r3, #4
 8104438:	2100      	movs	r1, #0
 810443a:	4618      	mov	r0, r3
 810443c:	f000 fcd6 	bl	8104dec <RCCEx_PLL2_Config>
 8104440:	4603      	mov	r3, r0
 8104442:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8104444:	e012      	b.n	810446c <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8104446:	687b      	ldr	r3, [r7, #4]
 8104448:	3324      	adds	r3, #36	; 0x24
 810444a:	2102      	movs	r1, #2
 810444c:	4618      	mov	r0, r3
 810444e:	f000 fd7f 	bl	8104f50 <RCCEx_PLL3_Config>
 8104452:	4603      	mov	r3, r0
 8104454:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8104456:	e009      	b.n	810446c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104458:	2301      	movs	r3, #1
 810445a:	75fb      	strb	r3, [r7, #23]
      break;
 810445c:	e006      	b.n	810446c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 810445e:	bf00      	nop
 8104460:	e004      	b.n	810446c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8104462:	bf00      	nop
 8104464:	e002      	b.n	810446c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8104466:	bf00      	nop
 8104468:	e000      	b.n	810446c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 810446a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810446c:	7dfb      	ldrb	r3, [r7, #23]
 810446e:	2b00      	cmp	r3, #0
 8104470:	d10c      	bne.n	810448c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8104472:	4b05      	ldr	r3, [pc, #20]	; (8104488 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104474:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104476:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 810447a:	687b      	ldr	r3, [r7, #4]
 810447c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8104480:	4901      	ldr	r1, [pc, #4]	; (8104488 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104482:	4313      	orrs	r3, r2
 8104484:	658b      	str	r3, [r1, #88]	; 0x58
 8104486:	e003      	b.n	8104490 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8104488:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 810448c:	7dfb      	ldrb	r3, [r7, #23]
 810448e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8104490:	687b      	ldr	r3, [r7, #4]
 8104492:	681b      	ldr	r3, [r3, #0]
 8104494:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8104498:	2b00      	cmp	r3, #0
 810449a:	d04b      	beq.n	8104534 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 810449c:	687b      	ldr	r3, [r7, #4]
 810449e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 81044a2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 81044a6:	d02e      	beq.n	8104506 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 81044a8:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 81044ac:	d828      	bhi.n	8104500 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 81044ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81044b2:	d02a      	beq.n	810450a <HAL_RCCEx_PeriphCLKConfig+0xb26>
 81044b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81044b8:	d822      	bhi.n	8104500 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 81044ba:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 81044be:	d026      	beq.n	810450e <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 81044c0:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 81044c4:	d81c      	bhi.n	8104500 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 81044c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81044ca:	d010      	beq.n	81044ee <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 81044cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81044d0:	d816      	bhi.n	8104500 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 81044d2:	2b00      	cmp	r3, #0
 81044d4:	d01d      	beq.n	8104512 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 81044d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81044da:	d111      	bne.n	8104500 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81044dc:	687b      	ldr	r3, [r7, #4]
 81044de:	3304      	adds	r3, #4
 81044e0:	2100      	movs	r1, #0
 81044e2:	4618      	mov	r0, r3
 81044e4:	f000 fc82 	bl	8104dec <RCCEx_PLL2_Config>
 81044e8:	4603      	mov	r3, r0
 81044ea:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 81044ec:	e012      	b.n	8104514 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81044ee:	687b      	ldr	r3, [r7, #4]
 81044f0:	3324      	adds	r3, #36	; 0x24
 81044f2:	2102      	movs	r1, #2
 81044f4:	4618      	mov	r0, r3
 81044f6:	f000 fd2b 	bl	8104f50 <RCCEx_PLL3_Config>
 81044fa:	4603      	mov	r3, r0
 81044fc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 81044fe:	e009      	b.n	8104514 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104500:	2301      	movs	r3, #1
 8104502:	75fb      	strb	r3, [r7, #23]
      break;
 8104504:	e006      	b.n	8104514 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8104506:	bf00      	nop
 8104508:	e004      	b.n	8104514 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 810450a:	bf00      	nop
 810450c:	e002      	b.n	8104514 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 810450e:	bf00      	nop
 8104510:	e000      	b.n	8104514 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8104512:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104514:	7dfb      	ldrb	r3, [r7, #23]
 8104516:	2b00      	cmp	r3, #0
 8104518:	d10a      	bne.n	8104530 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 810451a:	4b9d      	ldr	r3, [pc, #628]	; (8104790 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810451c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810451e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8104522:	687b      	ldr	r3, [r7, #4]
 8104524:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8104528:	4999      	ldr	r1, [pc, #612]	; (8104790 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810452a:	4313      	orrs	r3, r2
 810452c:	658b      	str	r3, [r1, #88]	; 0x58
 810452e:	e001      	b.n	8104534 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104530:	7dfb      	ldrb	r3, [r7, #23]
 8104532:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8104534:	687b      	ldr	r3, [r7, #4]
 8104536:	681b      	ldr	r3, [r3, #0]
 8104538:	f003 0308 	and.w	r3, r3, #8
 810453c:	2b00      	cmp	r3, #0
 810453e:	d01a      	beq.n	8104576 <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8104540:	687b      	ldr	r3, [r7, #4]
 8104542:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8104546:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810454a:	d10a      	bne.n	8104562 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 810454c:	687b      	ldr	r3, [r7, #4]
 810454e:	3324      	adds	r3, #36	; 0x24
 8104550:	2102      	movs	r1, #2
 8104552:	4618      	mov	r0, r3
 8104554:	f000 fcfc 	bl	8104f50 <RCCEx_PLL3_Config>
 8104558:	4603      	mov	r3, r0
 810455a:	2b00      	cmp	r3, #0
 810455c:	d001      	beq.n	8104562 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 810455e:	2301      	movs	r3, #1
 8104560:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8104562:	4b8b      	ldr	r3, [pc, #556]	; (8104790 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104564:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104566:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 810456a:	687b      	ldr	r3, [r7, #4]
 810456c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8104570:	4987      	ldr	r1, [pc, #540]	; (8104790 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104572:	4313      	orrs	r3, r2
 8104574:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8104576:	687b      	ldr	r3, [r7, #4]
 8104578:	681b      	ldr	r3, [r3, #0]
 810457a:	f003 0310 	and.w	r3, r3, #16
 810457e:	2b00      	cmp	r3, #0
 8104580:	d01a      	beq.n	81045b8 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8104582:	687b      	ldr	r3, [r7, #4]
 8104584:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8104588:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810458c:	d10a      	bne.n	81045a4 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 810458e:	687b      	ldr	r3, [r7, #4]
 8104590:	3324      	adds	r3, #36	; 0x24
 8104592:	2102      	movs	r1, #2
 8104594:	4618      	mov	r0, r3
 8104596:	f000 fcdb 	bl	8104f50 <RCCEx_PLL3_Config>
 810459a:	4603      	mov	r3, r0
 810459c:	2b00      	cmp	r3, #0
 810459e:	d001      	beq.n	81045a4 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 81045a0:	2301      	movs	r3, #1
 81045a2:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 81045a4:	4b7a      	ldr	r3, [pc, #488]	; (8104790 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81045a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81045a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 81045ac:	687b      	ldr	r3, [r7, #4]
 81045ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 81045b2:	4977      	ldr	r1, [pc, #476]	; (8104790 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81045b4:	4313      	orrs	r3, r2
 81045b6:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 81045b8:	687b      	ldr	r3, [r7, #4]
 81045ba:	681b      	ldr	r3, [r3, #0]
 81045bc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 81045c0:	2b00      	cmp	r3, #0
 81045c2:	d034      	beq.n	810462e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 81045c4:	687b      	ldr	r3, [r7, #4]
 81045c6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 81045ca:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81045ce:	d01d      	beq.n	810460c <HAL_RCCEx_PeriphCLKConfig+0xc28>
 81045d0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81045d4:	d817      	bhi.n	8104606 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 81045d6:	2b00      	cmp	r3, #0
 81045d8:	d003      	beq.n	81045e2 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 81045da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81045de:	d009      	beq.n	81045f4 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 81045e0:	e011      	b.n	8104606 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81045e2:	687b      	ldr	r3, [r7, #4]
 81045e4:	3304      	adds	r3, #4
 81045e6:	2100      	movs	r1, #0
 81045e8:	4618      	mov	r0, r3
 81045ea:	f000 fbff 	bl	8104dec <RCCEx_PLL2_Config>
 81045ee:	4603      	mov	r3, r0
 81045f0:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 81045f2:	e00c      	b.n	810460e <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81045f4:	687b      	ldr	r3, [r7, #4]
 81045f6:	3324      	adds	r3, #36	; 0x24
 81045f8:	2102      	movs	r1, #2
 81045fa:	4618      	mov	r0, r3
 81045fc:	f000 fca8 	bl	8104f50 <RCCEx_PLL3_Config>
 8104600:	4603      	mov	r3, r0
 8104602:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8104604:	e003      	b.n	810460e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104606:	2301      	movs	r3, #1
 8104608:	75fb      	strb	r3, [r7, #23]
      break;
 810460a:	e000      	b.n	810460e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 810460c:	bf00      	nop
    }

    if(ret == HAL_OK)
 810460e:	7dfb      	ldrb	r3, [r7, #23]
 8104610:	2b00      	cmp	r3, #0
 8104612:	d10a      	bne.n	810462a <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8104614:	4b5e      	ldr	r3, [pc, #376]	; (8104790 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104616:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104618:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 810461c:	687b      	ldr	r3, [r7, #4]
 810461e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8104622:	495b      	ldr	r1, [pc, #364]	; (8104790 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104624:	4313      	orrs	r3, r2
 8104626:	658b      	str	r3, [r1, #88]	; 0x58
 8104628:	e001      	b.n	810462e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810462a:	7dfb      	ldrb	r3, [r7, #23]
 810462c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 810462e:	687b      	ldr	r3, [r7, #4]
 8104630:	681b      	ldr	r3, [r3, #0]
 8104632:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8104636:	2b00      	cmp	r3, #0
 8104638:	d033      	beq.n	81046a2 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 810463a:	687b      	ldr	r3, [r7, #4]
 810463c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104640:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8104644:	d01c      	beq.n	8104680 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8104646:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 810464a:	d816      	bhi.n	810467a <HAL_RCCEx_PeriphCLKConfig+0xc96>
 810464c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8104650:	d003      	beq.n	810465a <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8104652:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8104656:	d007      	beq.n	8104668 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8104658:	e00f      	b.n	810467a <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810465a:	4b4d      	ldr	r3, [pc, #308]	; (8104790 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810465c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810465e:	4a4c      	ldr	r2, [pc, #304]	; (8104790 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104660:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104664:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8104666:	e00c      	b.n	8104682 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8104668:	687b      	ldr	r3, [r7, #4]
 810466a:	3324      	adds	r3, #36	; 0x24
 810466c:	2101      	movs	r1, #1
 810466e:	4618      	mov	r0, r3
 8104670:	f000 fc6e 	bl	8104f50 <RCCEx_PLL3_Config>
 8104674:	4603      	mov	r3, r0
 8104676:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8104678:	e003      	b.n	8104682 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810467a:	2301      	movs	r3, #1
 810467c:	75fb      	strb	r3, [r7, #23]
      break;
 810467e:	e000      	b.n	8104682 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8104680:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104682:	7dfb      	ldrb	r3, [r7, #23]
 8104684:	2b00      	cmp	r3, #0
 8104686:	d10a      	bne.n	810469e <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8104688:	4b41      	ldr	r3, [pc, #260]	; (8104790 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810468a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810468c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8104690:	687b      	ldr	r3, [r7, #4]
 8104692:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104696:	493e      	ldr	r1, [pc, #248]	; (8104790 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104698:	4313      	orrs	r3, r2
 810469a:	654b      	str	r3, [r1, #84]	; 0x54
 810469c:	e001      	b.n	81046a2 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810469e:	7dfb      	ldrb	r3, [r7, #23]
 81046a0:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 81046a2:	687b      	ldr	r3, [r7, #4]
 81046a4:	681b      	ldr	r3, [r3, #0]
 81046a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81046aa:	2b00      	cmp	r3, #0
 81046ac:	d029      	beq.n	8104702 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 81046ae:	687b      	ldr	r3, [r7, #4]
 81046b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81046b2:	2b00      	cmp	r3, #0
 81046b4:	d003      	beq.n	81046be <HAL_RCCEx_PeriphCLKConfig+0xcda>
 81046b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81046ba:	d007      	beq.n	81046cc <HAL_RCCEx_PeriphCLKConfig+0xce8>
 81046bc:	e00f      	b.n	81046de <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81046be:	4b34      	ldr	r3, [pc, #208]	; (8104790 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81046c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81046c2:	4a33      	ldr	r2, [pc, #204]	; (8104790 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81046c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81046c8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 81046ca:	e00b      	b.n	81046e4 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 81046cc:	687b      	ldr	r3, [r7, #4]
 81046ce:	3304      	adds	r3, #4
 81046d0:	2102      	movs	r1, #2
 81046d2:	4618      	mov	r0, r3
 81046d4:	f000 fb8a 	bl	8104dec <RCCEx_PLL2_Config>
 81046d8:	4603      	mov	r3, r0
 81046da:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 81046dc:	e002      	b.n	81046e4 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 81046de:	2301      	movs	r3, #1
 81046e0:	75fb      	strb	r3, [r7, #23]
      break;
 81046e2:	bf00      	nop
    }

    if(ret == HAL_OK)
 81046e4:	7dfb      	ldrb	r3, [r7, #23]
 81046e6:	2b00      	cmp	r3, #0
 81046e8:	d109      	bne.n	81046fe <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 81046ea:	4b29      	ldr	r3, [pc, #164]	; (8104790 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81046ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81046ee:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 81046f2:	687b      	ldr	r3, [r7, #4]
 81046f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81046f6:	4926      	ldr	r1, [pc, #152]	; (8104790 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81046f8:	4313      	orrs	r3, r2
 81046fa:	64cb      	str	r3, [r1, #76]	; 0x4c
 81046fc:	e001      	b.n	8104702 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81046fe:	7dfb      	ldrb	r3, [r7, #23]
 8104700:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8104702:	687b      	ldr	r3, [r7, #4]
 8104704:	681b      	ldr	r3, [r3, #0]
 8104706:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810470a:	2b00      	cmp	r3, #0
 810470c:	d00a      	beq.n	8104724 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 810470e:	687b      	ldr	r3, [r7, #4]
 8104710:	3324      	adds	r3, #36	; 0x24
 8104712:	2102      	movs	r1, #2
 8104714:	4618      	mov	r0, r3
 8104716:	f000 fc1b 	bl	8104f50 <RCCEx_PLL3_Config>
 810471a:	4603      	mov	r3, r0
 810471c:	2b00      	cmp	r3, #0
 810471e:	d001      	beq.n	8104724 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8104720:	2301      	movs	r3, #1
 8104722:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8104724:	687b      	ldr	r3, [r7, #4]
 8104726:	681b      	ldr	r3, [r3, #0]
 8104728:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 810472c:	2b00      	cmp	r3, #0
 810472e:	d033      	beq.n	8104798 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8104730:	687b      	ldr	r3, [r7, #4]
 8104732:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8104734:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8104738:	d017      	beq.n	810476a <HAL_RCCEx_PeriphCLKConfig+0xd86>
 810473a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810473e:	d811      	bhi.n	8104764 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8104740:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8104744:	d013      	beq.n	810476e <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8104746:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 810474a:	d80b      	bhi.n	8104764 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 810474c:	2b00      	cmp	r3, #0
 810474e:	d010      	beq.n	8104772 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8104750:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104754:	d106      	bne.n	8104764 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104756:	4b0e      	ldr	r3, [pc, #56]	; (8104790 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810475a:	4a0d      	ldr	r2, [pc, #52]	; (8104790 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810475c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104760:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8104762:	e007      	b.n	8104774 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104764:	2301      	movs	r3, #1
 8104766:	75fb      	strb	r3, [r7, #23]
      break;
 8104768:	e004      	b.n	8104774 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 810476a:	bf00      	nop
 810476c:	e002      	b.n	8104774 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 810476e:	bf00      	nop
 8104770:	e000      	b.n	8104774 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8104772:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104774:	7dfb      	ldrb	r3, [r7, #23]
 8104776:	2b00      	cmp	r3, #0
 8104778:	d10c      	bne.n	8104794 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 810477a:	4b05      	ldr	r3, [pc, #20]	; (8104790 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810477c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810477e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8104782:	687b      	ldr	r3, [r7, #4]
 8104784:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8104786:	4902      	ldr	r1, [pc, #8]	; (8104790 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104788:	4313      	orrs	r3, r2
 810478a:	654b      	str	r3, [r1, #84]	; 0x54
 810478c:	e004      	b.n	8104798 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 810478e:	bf00      	nop
 8104790:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104794:	7dfb      	ldrb	r3, [r7, #23]
 8104796:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8104798:	687b      	ldr	r3, [r7, #4]
 810479a:	681b      	ldr	r3, [r3, #0]
 810479c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 81047a0:	2b00      	cmp	r3, #0
 81047a2:	d008      	beq.n	81047b6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 81047a4:	4b31      	ldr	r3, [pc, #196]	; (810486c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81047a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81047a8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 81047ac:	687b      	ldr	r3, [r7, #4]
 81047ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81047b0:	492e      	ldr	r1, [pc, #184]	; (810486c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81047b2:	4313      	orrs	r3, r2
 81047b4:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 81047b6:	687b      	ldr	r3, [r7, #4]
 81047b8:	681b      	ldr	r3, [r3, #0]
 81047ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 81047be:	2b00      	cmp	r3, #0
 81047c0:	d009      	beq.n	81047d6 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 81047c2:	4b2a      	ldr	r3, [pc, #168]	; (810486c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81047c4:	691b      	ldr	r3, [r3, #16]
 81047c6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 81047ca:	687b      	ldr	r3, [r7, #4]
 81047cc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 81047d0:	4926      	ldr	r1, [pc, #152]	; (810486c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81047d2:	4313      	orrs	r3, r2
 81047d4:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 81047d6:	687b      	ldr	r3, [r7, #4]
 81047d8:	681b      	ldr	r3, [r3, #0]
 81047da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 81047de:	2b00      	cmp	r3, #0
 81047e0:	d008      	beq.n	81047f4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 81047e2:	4b22      	ldr	r3, [pc, #136]	; (810486c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81047e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81047e6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 81047ea:	687b      	ldr	r3, [r7, #4]
 81047ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 81047ee:	491f      	ldr	r1, [pc, #124]	; (810486c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81047f0:	4313      	orrs	r3, r2
 81047f2:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 81047f4:	687b      	ldr	r3, [r7, #4]
 81047f6:	681b      	ldr	r3, [r3, #0]
 81047f8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 81047fc:	2b00      	cmp	r3, #0
 81047fe:	d00d      	beq.n	810481c <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8104800:	4b1a      	ldr	r3, [pc, #104]	; (810486c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104802:	691b      	ldr	r3, [r3, #16]
 8104804:	4a19      	ldr	r2, [pc, #100]	; (810486c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104806:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 810480a:	6113      	str	r3, [r2, #16]
 810480c:	4b17      	ldr	r3, [pc, #92]	; (810486c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810480e:	691a      	ldr	r2, [r3, #16]
 8104810:	687b      	ldr	r3, [r7, #4]
 8104812:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8104816:	4915      	ldr	r1, [pc, #84]	; (810486c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104818:	4313      	orrs	r3, r2
 810481a:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 810481c:	687b      	ldr	r3, [r7, #4]
 810481e:	681b      	ldr	r3, [r3, #0]
 8104820:	2b00      	cmp	r3, #0
 8104822:	da08      	bge.n	8104836 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8104824:	4b11      	ldr	r3, [pc, #68]	; (810486c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104826:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104828:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 810482c:	687b      	ldr	r3, [r7, #4]
 810482e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104830:	490e      	ldr	r1, [pc, #56]	; (810486c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104832:	4313      	orrs	r3, r2
 8104834:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8104836:	687b      	ldr	r3, [r7, #4]
 8104838:	681b      	ldr	r3, [r3, #0]
 810483a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 810483e:	2b00      	cmp	r3, #0
 8104840:	d009      	beq.n	8104856 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8104842:	4b0a      	ldr	r3, [pc, #40]	; (810486c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104844:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104846:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 810484a:	687b      	ldr	r3, [r7, #4]
 810484c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8104850:	4906      	ldr	r1, [pc, #24]	; (810486c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104852:	4313      	orrs	r3, r2
 8104854:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8104856:	7dbb      	ldrb	r3, [r7, #22]
 8104858:	2b00      	cmp	r3, #0
 810485a:	d101      	bne.n	8104860 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 810485c:	2300      	movs	r3, #0
 810485e:	e000      	b.n	8104862 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8104860:	2301      	movs	r3, #1
}
 8104862:	4618      	mov	r0, r3
 8104864:	3718      	adds	r7, #24
 8104866:	46bd      	mov	sp, r7
 8104868:	bd80      	pop	{r7, pc}
 810486a:	bf00      	nop
 810486c:	58024400 	.word	0x58024400

08104870 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8104870:	b580      	push	{r7, lr}
 8104872:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8104874:	f7ff f858 	bl	8103928 <HAL_RCC_GetHCLKFreq>
 8104878:	4602      	mov	r2, r0
 810487a:	4b06      	ldr	r3, [pc, #24]	; (8104894 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 810487c:	6a1b      	ldr	r3, [r3, #32]
 810487e:	091b      	lsrs	r3, r3, #4
 8104880:	f003 0307 	and.w	r3, r3, #7
 8104884:	4904      	ldr	r1, [pc, #16]	; (8104898 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8104886:	5ccb      	ldrb	r3, [r1, r3]
 8104888:	f003 031f 	and.w	r3, r3, #31
 810488c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8104890:	4618      	mov	r0, r3
 8104892:	bd80      	pop	{r7, pc}
 8104894:	58024400 	.word	0x58024400
 8104898:	0810e708 	.word	0x0810e708

0810489c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 810489c:	b480      	push	{r7}
 810489e:	b089      	sub	sp, #36	; 0x24
 81048a0:	af00      	add	r7, sp, #0
 81048a2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81048a4:	4ba1      	ldr	r3, [pc, #644]	; (8104b2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81048a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81048a8:	f003 0303 	and.w	r3, r3, #3
 81048ac:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 81048ae:	4b9f      	ldr	r3, [pc, #636]	; (8104b2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81048b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81048b2:	0b1b      	lsrs	r3, r3, #12
 81048b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81048b8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 81048ba:	4b9c      	ldr	r3, [pc, #624]	; (8104b2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81048bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81048be:	091b      	lsrs	r3, r3, #4
 81048c0:	f003 0301 	and.w	r3, r3, #1
 81048c4:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 81048c6:	4b99      	ldr	r3, [pc, #612]	; (8104b2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81048c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81048ca:	08db      	lsrs	r3, r3, #3
 81048cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81048d0:	693a      	ldr	r2, [r7, #16]
 81048d2:	fb02 f303 	mul.w	r3, r2, r3
 81048d6:	ee07 3a90 	vmov	s15, r3
 81048da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81048de:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 81048e2:	697b      	ldr	r3, [r7, #20]
 81048e4:	2b00      	cmp	r3, #0
 81048e6:	f000 8111 	beq.w	8104b0c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 81048ea:	69bb      	ldr	r3, [r7, #24]
 81048ec:	2b02      	cmp	r3, #2
 81048ee:	f000 8083 	beq.w	81049f8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 81048f2:	69bb      	ldr	r3, [r7, #24]
 81048f4:	2b02      	cmp	r3, #2
 81048f6:	f200 80a1 	bhi.w	8104a3c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 81048fa:	69bb      	ldr	r3, [r7, #24]
 81048fc:	2b00      	cmp	r3, #0
 81048fe:	d003      	beq.n	8104908 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8104900:	69bb      	ldr	r3, [r7, #24]
 8104902:	2b01      	cmp	r3, #1
 8104904:	d056      	beq.n	81049b4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8104906:	e099      	b.n	8104a3c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104908:	4b88      	ldr	r3, [pc, #544]	; (8104b2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810490a:	681b      	ldr	r3, [r3, #0]
 810490c:	f003 0320 	and.w	r3, r3, #32
 8104910:	2b00      	cmp	r3, #0
 8104912:	d02d      	beq.n	8104970 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8104914:	4b85      	ldr	r3, [pc, #532]	; (8104b2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104916:	681b      	ldr	r3, [r3, #0]
 8104918:	08db      	lsrs	r3, r3, #3
 810491a:	f003 0303 	and.w	r3, r3, #3
 810491e:	4a84      	ldr	r2, [pc, #528]	; (8104b30 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8104920:	fa22 f303 	lsr.w	r3, r2, r3
 8104924:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8104926:	68bb      	ldr	r3, [r7, #8]
 8104928:	ee07 3a90 	vmov	s15, r3
 810492c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104930:	697b      	ldr	r3, [r7, #20]
 8104932:	ee07 3a90 	vmov	s15, r3
 8104936:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810493a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810493e:	4b7b      	ldr	r3, [pc, #492]	; (8104b2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104942:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104946:	ee07 3a90 	vmov	s15, r3
 810494a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810494e:	ed97 6a03 	vldr	s12, [r7, #12]
 8104952:	eddf 5a78 	vldr	s11, [pc, #480]	; 8104b34 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104956:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810495a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810495e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104962:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104966:	ee67 7a27 	vmul.f32	s15, s14, s15
 810496a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 810496e:	e087      	b.n	8104a80 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8104970:	697b      	ldr	r3, [r7, #20]
 8104972:	ee07 3a90 	vmov	s15, r3
 8104976:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810497a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8104b38 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 810497e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104982:	4b6a      	ldr	r3, [pc, #424]	; (8104b2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104986:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810498a:	ee07 3a90 	vmov	s15, r3
 810498e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104992:	ed97 6a03 	vldr	s12, [r7, #12]
 8104996:	eddf 5a67 	vldr	s11, [pc, #412]	; 8104b34 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810499a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810499e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81049a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81049a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81049aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 81049ae:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81049b2:	e065      	b.n	8104a80 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81049b4:	697b      	ldr	r3, [r7, #20]
 81049b6:	ee07 3a90 	vmov	s15, r3
 81049ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81049be:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8104b3c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 81049c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81049c6:	4b59      	ldr	r3, [pc, #356]	; (8104b2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81049c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81049ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81049ce:	ee07 3a90 	vmov	s15, r3
 81049d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81049d6:	ed97 6a03 	vldr	s12, [r7, #12]
 81049da:	eddf 5a56 	vldr	s11, [pc, #344]	; 8104b34 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81049de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81049e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81049e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81049ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81049ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 81049f2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81049f6:	e043      	b.n	8104a80 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81049f8:	697b      	ldr	r3, [r7, #20]
 81049fa:	ee07 3a90 	vmov	s15, r3
 81049fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104a02:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8104b40 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8104a06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104a0a:	4b48      	ldr	r3, [pc, #288]	; (8104b2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104a0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104a12:	ee07 3a90 	vmov	s15, r3
 8104a16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104a1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8104a1e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8104b34 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104a22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104a26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104a2a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104a2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104a32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104a36:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8104a3a:	e021      	b.n	8104a80 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8104a3c:	697b      	ldr	r3, [r7, #20]
 8104a3e:	ee07 3a90 	vmov	s15, r3
 8104a42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104a46:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8104b3c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8104a4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104a4e:	4b37      	ldr	r3, [pc, #220]	; (8104b2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104a52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104a56:	ee07 3a90 	vmov	s15, r3
 8104a5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104a5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8104a62:	eddf 5a34 	vldr	s11, [pc, #208]	; 8104b34 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104a66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104a6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104a6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104a72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104a76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104a7a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8104a7e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8104a80:	4b2a      	ldr	r3, [pc, #168]	; (8104b2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104a82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104a84:	0a5b      	lsrs	r3, r3, #9
 8104a86:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104a8a:	ee07 3a90 	vmov	s15, r3
 8104a8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104a92:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8104a96:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104a9a:	edd7 6a07 	vldr	s13, [r7, #28]
 8104a9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104aa2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104aa6:	ee17 2a90 	vmov	r2, s15
 8104aaa:	687b      	ldr	r3, [r7, #4]
 8104aac:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8104aae:	4b1f      	ldr	r3, [pc, #124]	; (8104b2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104ab2:	0c1b      	lsrs	r3, r3, #16
 8104ab4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104ab8:	ee07 3a90 	vmov	s15, r3
 8104abc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104ac0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8104ac4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104ac8:	edd7 6a07 	vldr	s13, [r7, #28]
 8104acc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104ad0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104ad4:	ee17 2a90 	vmov	r2, s15
 8104ad8:	687b      	ldr	r3, [r7, #4]
 8104ada:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8104adc:	4b13      	ldr	r3, [pc, #76]	; (8104b2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104ae0:	0e1b      	lsrs	r3, r3, #24
 8104ae2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104ae6:	ee07 3a90 	vmov	s15, r3
 8104aea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104aee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8104af2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104af6:	edd7 6a07 	vldr	s13, [r7, #28]
 8104afa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104afe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104b02:	ee17 2a90 	vmov	r2, s15
 8104b06:	687b      	ldr	r3, [r7, #4]
 8104b08:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8104b0a:	e008      	b.n	8104b1e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8104b0c:	687b      	ldr	r3, [r7, #4]
 8104b0e:	2200      	movs	r2, #0
 8104b10:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8104b12:	687b      	ldr	r3, [r7, #4]
 8104b14:	2200      	movs	r2, #0
 8104b16:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8104b18:	687b      	ldr	r3, [r7, #4]
 8104b1a:	2200      	movs	r2, #0
 8104b1c:	609a      	str	r2, [r3, #8]
}
 8104b1e:	bf00      	nop
 8104b20:	3724      	adds	r7, #36	; 0x24
 8104b22:	46bd      	mov	sp, r7
 8104b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104b28:	4770      	bx	lr
 8104b2a:	bf00      	nop
 8104b2c:	58024400 	.word	0x58024400
 8104b30:	03d09000 	.word	0x03d09000
 8104b34:	46000000 	.word	0x46000000
 8104b38:	4c742400 	.word	0x4c742400
 8104b3c:	4a742400 	.word	0x4a742400
 8104b40:	4af42400 	.word	0x4af42400

08104b44 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8104b44:	b480      	push	{r7}
 8104b46:	b089      	sub	sp, #36	; 0x24
 8104b48:	af00      	add	r7, sp, #0
 8104b4a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8104b4c:	4ba1      	ldr	r3, [pc, #644]	; (8104dd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104b50:	f003 0303 	and.w	r3, r3, #3
 8104b54:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8104b56:	4b9f      	ldr	r3, [pc, #636]	; (8104dd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104b58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104b5a:	0d1b      	lsrs	r3, r3, #20
 8104b5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8104b60:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8104b62:	4b9c      	ldr	r3, [pc, #624]	; (8104dd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104b66:	0a1b      	lsrs	r3, r3, #8
 8104b68:	f003 0301 	and.w	r3, r3, #1
 8104b6c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8104b6e:	4b99      	ldr	r3, [pc, #612]	; (8104dd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8104b72:	08db      	lsrs	r3, r3, #3
 8104b74:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8104b78:	693a      	ldr	r2, [r7, #16]
 8104b7a:	fb02 f303 	mul.w	r3, r2, r3
 8104b7e:	ee07 3a90 	vmov	s15, r3
 8104b82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104b86:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8104b8a:	697b      	ldr	r3, [r7, #20]
 8104b8c:	2b00      	cmp	r3, #0
 8104b8e:	f000 8111 	beq.w	8104db4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8104b92:	69bb      	ldr	r3, [r7, #24]
 8104b94:	2b02      	cmp	r3, #2
 8104b96:	f000 8083 	beq.w	8104ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8104b9a:	69bb      	ldr	r3, [r7, #24]
 8104b9c:	2b02      	cmp	r3, #2
 8104b9e:	f200 80a1 	bhi.w	8104ce4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8104ba2:	69bb      	ldr	r3, [r7, #24]
 8104ba4:	2b00      	cmp	r3, #0
 8104ba6:	d003      	beq.n	8104bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8104ba8:	69bb      	ldr	r3, [r7, #24]
 8104baa:	2b01      	cmp	r3, #1
 8104bac:	d056      	beq.n	8104c5c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8104bae:	e099      	b.n	8104ce4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104bb0:	4b88      	ldr	r3, [pc, #544]	; (8104dd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104bb2:	681b      	ldr	r3, [r3, #0]
 8104bb4:	f003 0320 	and.w	r3, r3, #32
 8104bb8:	2b00      	cmp	r3, #0
 8104bba:	d02d      	beq.n	8104c18 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8104bbc:	4b85      	ldr	r3, [pc, #532]	; (8104dd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104bbe:	681b      	ldr	r3, [r3, #0]
 8104bc0:	08db      	lsrs	r3, r3, #3
 8104bc2:	f003 0303 	and.w	r3, r3, #3
 8104bc6:	4a84      	ldr	r2, [pc, #528]	; (8104dd8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8104bc8:	fa22 f303 	lsr.w	r3, r2, r3
 8104bcc:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8104bce:	68bb      	ldr	r3, [r7, #8]
 8104bd0:	ee07 3a90 	vmov	s15, r3
 8104bd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104bd8:	697b      	ldr	r3, [r7, #20]
 8104bda:	ee07 3a90 	vmov	s15, r3
 8104bde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104be2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104be6:	4b7b      	ldr	r3, [pc, #492]	; (8104dd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104bea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104bee:	ee07 3a90 	vmov	s15, r3
 8104bf2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104bf6:	ed97 6a03 	vldr	s12, [r7, #12]
 8104bfa:	eddf 5a78 	vldr	s11, [pc, #480]	; 8104ddc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8104bfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104c02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104c06:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104c0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104c0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104c12:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8104c16:	e087      	b.n	8104d28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8104c18:	697b      	ldr	r3, [r7, #20]
 8104c1a:	ee07 3a90 	vmov	s15, r3
 8104c1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104c22:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8104de0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8104c26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104c2a:	4b6a      	ldr	r3, [pc, #424]	; (8104dd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104c2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104c32:	ee07 3a90 	vmov	s15, r3
 8104c36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104c3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8104c3e:	eddf 5a67 	vldr	s11, [pc, #412]	; 8104ddc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8104c42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104c46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104c4a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104c4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104c52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104c56:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8104c5a:	e065      	b.n	8104d28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8104c5c:	697b      	ldr	r3, [r7, #20]
 8104c5e:	ee07 3a90 	vmov	s15, r3
 8104c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104c66:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8104de4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8104c6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104c6e:	4b59      	ldr	r3, [pc, #356]	; (8104dd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104c72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104c76:	ee07 3a90 	vmov	s15, r3
 8104c7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104c7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8104c82:	eddf 5a56 	vldr	s11, [pc, #344]	; 8104ddc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8104c86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104c8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104c8e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104c92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104c9a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8104c9e:	e043      	b.n	8104d28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8104ca0:	697b      	ldr	r3, [r7, #20]
 8104ca2:	ee07 3a90 	vmov	s15, r3
 8104ca6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104caa:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8104de8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8104cae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104cb2:	4b48      	ldr	r3, [pc, #288]	; (8104dd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104cb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104cba:	ee07 3a90 	vmov	s15, r3
 8104cbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104cc2:	ed97 6a03 	vldr	s12, [r7, #12]
 8104cc6:	eddf 5a45 	vldr	s11, [pc, #276]	; 8104ddc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8104cca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104cce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104cd2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104cd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104cda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104cde:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8104ce2:	e021      	b.n	8104d28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8104ce4:	697b      	ldr	r3, [r7, #20]
 8104ce6:	ee07 3a90 	vmov	s15, r3
 8104cea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104cee:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8104de4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8104cf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104cf6:	4b37      	ldr	r3, [pc, #220]	; (8104dd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104cfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104cfe:	ee07 3a90 	vmov	s15, r3
 8104d02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104d06:	ed97 6a03 	vldr	s12, [r7, #12]
 8104d0a:	eddf 5a34 	vldr	s11, [pc, #208]	; 8104ddc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8104d0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104d12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104d16:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104d1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104d1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104d22:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8104d26:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8104d28:	4b2a      	ldr	r3, [pc, #168]	; (8104dd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104d2c:	0a5b      	lsrs	r3, r3, #9
 8104d2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104d32:	ee07 3a90 	vmov	s15, r3
 8104d36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104d3a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8104d3e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104d42:	edd7 6a07 	vldr	s13, [r7, #28]
 8104d46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104d4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104d4e:	ee17 2a90 	vmov	r2, s15
 8104d52:	687b      	ldr	r3, [r7, #4]
 8104d54:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8104d56:	4b1f      	ldr	r3, [pc, #124]	; (8104dd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104d5a:	0c1b      	lsrs	r3, r3, #16
 8104d5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104d60:	ee07 3a90 	vmov	s15, r3
 8104d64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104d68:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8104d6c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104d70:	edd7 6a07 	vldr	s13, [r7, #28]
 8104d74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104d78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104d7c:	ee17 2a90 	vmov	r2, s15
 8104d80:	687b      	ldr	r3, [r7, #4]
 8104d82:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8104d84:	4b13      	ldr	r3, [pc, #76]	; (8104dd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104d88:	0e1b      	lsrs	r3, r3, #24
 8104d8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104d8e:	ee07 3a90 	vmov	s15, r3
 8104d92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104d96:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8104d9a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104d9e:	edd7 6a07 	vldr	s13, [r7, #28]
 8104da2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104da6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104daa:	ee17 2a90 	vmov	r2, s15
 8104dae:	687b      	ldr	r3, [r7, #4]
 8104db0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8104db2:	e008      	b.n	8104dc6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8104db4:	687b      	ldr	r3, [r7, #4]
 8104db6:	2200      	movs	r2, #0
 8104db8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8104dba:	687b      	ldr	r3, [r7, #4]
 8104dbc:	2200      	movs	r2, #0
 8104dbe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8104dc0:	687b      	ldr	r3, [r7, #4]
 8104dc2:	2200      	movs	r2, #0
 8104dc4:	609a      	str	r2, [r3, #8]
}
 8104dc6:	bf00      	nop
 8104dc8:	3724      	adds	r7, #36	; 0x24
 8104dca:	46bd      	mov	sp, r7
 8104dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104dd0:	4770      	bx	lr
 8104dd2:	bf00      	nop
 8104dd4:	58024400 	.word	0x58024400
 8104dd8:	03d09000 	.word	0x03d09000
 8104ddc:	46000000 	.word	0x46000000
 8104de0:	4c742400 	.word	0x4c742400
 8104de4:	4a742400 	.word	0x4a742400
 8104de8:	4af42400 	.word	0x4af42400

08104dec <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8104dec:	b580      	push	{r7, lr}
 8104dee:	b084      	sub	sp, #16
 8104df0:	af00      	add	r7, sp, #0
 8104df2:	6078      	str	r0, [r7, #4]
 8104df4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8104df6:	2300      	movs	r3, #0
 8104df8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8104dfa:	4b54      	ldr	r3, [pc, #336]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104dfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104dfe:	f003 0303 	and.w	r3, r3, #3
 8104e02:	2b03      	cmp	r3, #3
 8104e04:	d101      	bne.n	8104e0a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8104e06:	2301      	movs	r3, #1
 8104e08:	e09b      	b.n	8104f42 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8104e0a:	4b50      	ldr	r3, [pc, #320]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104e0c:	681b      	ldr	r3, [r3, #0]
 8104e0e:	4a4f      	ldr	r2, [pc, #316]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104e10:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8104e14:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8104e16:	f7fd fb15 	bl	8102444 <HAL_GetTick>
 8104e1a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8104e1c:	e008      	b.n	8104e30 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8104e1e:	f7fd fb11 	bl	8102444 <HAL_GetTick>
 8104e22:	4602      	mov	r2, r0
 8104e24:	68bb      	ldr	r3, [r7, #8]
 8104e26:	1ad3      	subs	r3, r2, r3
 8104e28:	2b02      	cmp	r3, #2
 8104e2a:	d901      	bls.n	8104e30 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8104e2c:	2303      	movs	r3, #3
 8104e2e:	e088      	b.n	8104f42 <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8104e30:	4b46      	ldr	r3, [pc, #280]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104e32:	681b      	ldr	r3, [r3, #0]
 8104e34:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8104e38:	2b00      	cmp	r3, #0
 8104e3a:	d1f0      	bne.n	8104e1e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8104e3c:	4b43      	ldr	r3, [pc, #268]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104e40:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8104e44:	687b      	ldr	r3, [r7, #4]
 8104e46:	681b      	ldr	r3, [r3, #0]
 8104e48:	031b      	lsls	r3, r3, #12
 8104e4a:	4940      	ldr	r1, [pc, #256]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104e4c:	4313      	orrs	r3, r2
 8104e4e:	628b      	str	r3, [r1, #40]	; 0x28
 8104e50:	687b      	ldr	r3, [r7, #4]
 8104e52:	685b      	ldr	r3, [r3, #4]
 8104e54:	3b01      	subs	r3, #1
 8104e56:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8104e5a:	687b      	ldr	r3, [r7, #4]
 8104e5c:	689b      	ldr	r3, [r3, #8]
 8104e5e:	3b01      	subs	r3, #1
 8104e60:	025b      	lsls	r3, r3, #9
 8104e62:	b29b      	uxth	r3, r3
 8104e64:	431a      	orrs	r2, r3
 8104e66:	687b      	ldr	r3, [r7, #4]
 8104e68:	68db      	ldr	r3, [r3, #12]
 8104e6a:	3b01      	subs	r3, #1
 8104e6c:	041b      	lsls	r3, r3, #16
 8104e6e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8104e72:	431a      	orrs	r2, r3
 8104e74:	687b      	ldr	r3, [r7, #4]
 8104e76:	691b      	ldr	r3, [r3, #16]
 8104e78:	3b01      	subs	r3, #1
 8104e7a:	061b      	lsls	r3, r3, #24
 8104e7c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8104e80:	4932      	ldr	r1, [pc, #200]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104e82:	4313      	orrs	r3, r2
 8104e84:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8104e86:	4b31      	ldr	r3, [pc, #196]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104e88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104e8a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8104e8e:	687b      	ldr	r3, [r7, #4]
 8104e90:	695b      	ldr	r3, [r3, #20]
 8104e92:	492e      	ldr	r1, [pc, #184]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104e94:	4313      	orrs	r3, r2
 8104e96:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8104e98:	4b2c      	ldr	r3, [pc, #176]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104e9c:	f023 0220 	bic.w	r2, r3, #32
 8104ea0:	687b      	ldr	r3, [r7, #4]
 8104ea2:	699b      	ldr	r3, [r3, #24]
 8104ea4:	4929      	ldr	r1, [pc, #164]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104ea6:	4313      	orrs	r3, r2
 8104ea8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8104eaa:	4b28      	ldr	r3, [pc, #160]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104eae:	4a27      	ldr	r2, [pc, #156]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104eb0:	f023 0310 	bic.w	r3, r3, #16
 8104eb4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8104eb6:	4b25      	ldr	r3, [pc, #148]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104eba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8104ebe:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8104ec2:	687a      	ldr	r2, [r7, #4]
 8104ec4:	69d2      	ldr	r2, [r2, #28]
 8104ec6:	00d2      	lsls	r2, r2, #3
 8104ec8:	4920      	ldr	r1, [pc, #128]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104eca:	4313      	orrs	r3, r2
 8104ecc:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8104ece:	4b1f      	ldr	r3, [pc, #124]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104ed2:	4a1e      	ldr	r2, [pc, #120]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104ed4:	f043 0310 	orr.w	r3, r3, #16
 8104ed8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8104eda:	683b      	ldr	r3, [r7, #0]
 8104edc:	2b00      	cmp	r3, #0
 8104ede:	d106      	bne.n	8104eee <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8104ee0:	4b1a      	ldr	r3, [pc, #104]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104ee4:	4a19      	ldr	r2, [pc, #100]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104ee6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8104eea:	62d3      	str	r3, [r2, #44]	; 0x2c
 8104eec:	e00f      	b.n	8104f0e <RCCEx_PLL2_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8104eee:	683b      	ldr	r3, [r7, #0]
 8104ef0:	2b01      	cmp	r3, #1
 8104ef2:	d106      	bne.n	8104f02 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8104ef4:	4b15      	ldr	r3, [pc, #84]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104ef8:	4a14      	ldr	r2, [pc, #80]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104efa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8104efe:	62d3      	str	r3, [r2, #44]	; 0x2c
 8104f00:	e005      	b.n	8104f0e <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8104f02:	4b12      	ldr	r3, [pc, #72]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104f06:	4a11      	ldr	r2, [pc, #68]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104f08:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8104f0c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8104f0e:	4b0f      	ldr	r3, [pc, #60]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104f10:	681b      	ldr	r3, [r3, #0]
 8104f12:	4a0e      	ldr	r2, [pc, #56]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104f14:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8104f18:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8104f1a:	f7fd fa93 	bl	8102444 <HAL_GetTick>
 8104f1e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8104f20:	e008      	b.n	8104f34 <RCCEx_PLL2_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8104f22:	f7fd fa8f 	bl	8102444 <HAL_GetTick>
 8104f26:	4602      	mov	r2, r0
 8104f28:	68bb      	ldr	r3, [r7, #8]
 8104f2a:	1ad3      	subs	r3, r2, r3
 8104f2c:	2b02      	cmp	r3, #2
 8104f2e:	d901      	bls.n	8104f34 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8104f30:	2303      	movs	r3, #3
 8104f32:	e006      	b.n	8104f42 <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8104f34:	4b05      	ldr	r3, [pc, #20]	; (8104f4c <RCCEx_PLL2_Config+0x160>)
 8104f36:	681b      	ldr	r3, [r3, #0]
 8104f38:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8104f3c:	2b00      	cmp	r3, #0
 8104f3e:	d0f0      	beq.n	8104f22 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8104f40:	7bfb      	ldrb	r3, [r7, #15]
}
 8104f42:	4618      	mov	r0, r3
 8104f44:	3710      	adds	r7, #16
 8104f46:	46bd      	mov	sp, r7
 8104f48:	bd80      	pop	{r7, pc}
 8104f4a:	bf00      	nop
 8104f4c:	58024400 	.word	0x58024400

08104f50 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8104f50:	b580      	push	{r7, lr}
 8104f52:	b084      	sub	sp, #16
 8104f54:	af00      	add	r7, sp, #0
 8104f56:	6078      	str	r0, [r7, #4]
 8104f58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8104f5a:	2300      	movs	r3, #0
 8104f5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8104f5e:	4b54      	ldr	r3, [pc, #336]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 8104f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104f62:	f003 0303 	and.w	r3, r3, #3
 8104f66:	2b03      	cmp	r3, #3
 8104f68:	d101      	bne.n	8104f6e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8104f6a:	2301      	movs	r3, #1
 8104f6c:	e09b      	b.n	81050a6 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8104f6e:	4b50      	ldr	r3, [pc, #320]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 8104f70:	681b      	ldr	r3, [r3, #0]
 8104f72:	4a4f      	ldr	r2, [pc, #316]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 8104f74:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8104f78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8104f7a:	f7fd fa63 	bl	8102444 <HAL_GetTick>
 8104f7e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8104f80:	e008      	b.n	8104f94 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8104f82:	f7fd fa5f 	bl	8102444 <HAL_GetTick>
 8104f86:	4602      	mov	r2, r0
 8104f88:	68bb      	ldr	r3, [r7, #8]
 8104f8a:	1ad3      	subs	r3, r2, r3
 8104f8c:	2b02      	cmp	r3, #2
 8104f8e:	d901      	bls.n	8104f94 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8104f90:	2303      	movs	r3, #3
 8104f92:	e088      	b.n	81050a6 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8104f94:	4b46      	ldr	r3, [pc, #280]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 8104f96:	681b      	ldr	r3, [r3, #0]
 8104f98:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8104f9c:	2b00      	cmp	r3, #0
 8104f9e:	d1f0      	bne.n	8104f82 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8104fa0:	4b43      	ldr	r3, [pc, #268]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 8104fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104fa4:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8104fa8:	687b      	ldr	r3, [r7, #4]
 8104faa:	681b      	ldr	r3, [r3, #0]
 8104fac:	051b      	lsls	r3, r3, #20
 8104fae:	4940      	ldr	r1, [pc, #256]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 8104fb0:	4313      	orrs	r3, r2
 8104fb2:	628b      	str	r3, [r1, #40]	; 0x28
 8104fb4:	687b      	ldr	r3, [r7, #4]
 8104fb6:	685b      	ldr	r3, [r3, #4]
 8104fb8:	3b01      	subs	r3, #1
 8104fba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8104fbe:	687b      	ldr	r3, [r7, #4]
 8104fc0:	689b      	ldr	r3, [r3, #8]
 8104fc2:	3b01      	subs	r3, #1
 8104fc4:	025b      	lsls	r3, r3, #9
 8104fc6:	b29b      	uxth	r3, r3
 8104fc8:	431a      	orrs	r2, r3
 8104fca:	687b      	ldr	r3, [r7, #4]
 8104fcc:	68db      	ldr	r3, [r3, #12]
 8104fce:	3b01      	subs	r3, #1
 8104fd0:	041b      	lsls	r3, r3, #16
 8104fd2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8104fd6:	431a      	orrs	r2, r3
 8104fd8:	687b      	ldr	r3, [r7, #4]
 8104fda:	691b      	ldr	r3, [r3, #16]
 8104fdc:	3b01      	subs	r3, #1
 8104fde:	061b      	lsls	r3, r3, #24
 8104fe0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8104fe4:	4932      	ldr	r1, [pc, #200]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 8104fe6:	4313      	orrs	r3, r2
 8104fe8:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8104fea:	4b31      	ldr	r3, [pc, #196]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 8104fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104fee:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8104ff2:	687b      	ldr	r3, [r7, #4]
 8104ff4:	695b      	ldr	r3, [r3, #20]
 8104ff6:	492e      	ldr	r1, [pc, #184]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 8104ff8:	4313      	orrs	r3, r2
 8104ffa:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8104ffc:	4b2c      	ldr	r3, [pc, #176]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 8104ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105000:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8105004:	687b      	ldr	r3, [r7, #4]
 8105006:	699b      	ldr	r3, [r3, #24]
 8105008:	4929      	ldr	r1, [pc, #164]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 810500a:	4313      	orrs	r3, r2
 810500c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 810500e:	4b28      	ldr	r3, [pc, #160]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 8105010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105012:	4a27      	ldr	r2, [pc, #156]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 8105014:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8105018:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 810501a:	4b25      	ldr	r3, [pc, #148]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 810501c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810501e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8105022:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8105026:	687a      	ldr	r2, [r7, #4]
 8105028:	69d2      	ldr	r2, [r2, #28]
 810502a:	00d2      	lsls	r2, r2, #3
 810502c:	4920      	ldr	r1, [pc, #128]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 810502e:	4313      	orrs	r3, r2
 8105030:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8105032:	4b1f      	ldr	r3, [pc, #124]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 8105034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105036:	4a1e      	ldr	r2, [pc, #120]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 8105038:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 810503c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 810503e:	683b      	ldr	r3, [r7, #0]
 8105040:	2b00      	cmp	r3, #0
 8105042:	d106      	bne.n	8105052 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8105044:	4b1a      	ldr	r3, [pc, #104]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 8105046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105048:	4a19      	ldr	r2, [pc, #100]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 810504a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 810504e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8105050:	e00f      	b.n	8105072 <RCCEx_PLL3_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8105052:	683b      	ldr	r3, [r7, #0]
 8105054:	2b01      	cmp	r3, #1
 8105056:	d106      	bne.n	8105066 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8105058:	4b15      	ldr	r3, [pc, #84]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 810505a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810505c:	4a14      	ldr	r2, [pc, #80]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 810505e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8105062:	62d3      	str	r3, [r2, #44]	; 0x2c
 8105064:	e005      	b.n	8105072 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8105066:	4b12      	ldr	r3, [pc, #72]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 8105068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810506a:	4a11      	ldr	r2, [pc, #68]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 810506c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8105070:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8105072:	4b0f      	ldr	r3, [pc, #60]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 8105074:	681b      	ldr	r3, [r3, #0]
 8105076:	4a0e      	ldr	r2, [pc, #56]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 8105078:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 810507c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810507e:	f7fd f9e1 	bl	8102444 <HAL_GetTick>
 8105082:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8105084:	e008      	b.n	8105098 <RCCEx_PLL3_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8105086:	f7fd f9dd 	bl	8102444 <HAL_GetTick>
 810508a:	4602      	mov	r2, r0
 810508c:	68bb      	ldr	r3, [r7, #8]
 810508e:	1ad3      	subs	r3, r2, r3
 8105090:	2b02      	cmp	r3, #2
 8105092:	d901      	bls.n	8105098 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8105094:	2303      	movs	r3, #3
 8105096:	e006      	b.n	81050a6 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8105098:	4b05      	ldr	r3, [pc, #20]	; (81050b0 <RCCEx_PLL3_Config+0x160>)
 810509a:	681b      	ldr	r3, [r3, #0]
 810509c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81050a0:	2b00      	cmp	r3, #0
 81050a2:	d0f0      	beq.n	8105086 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 81050a4:	7bfb      	ldrb	r3, [r7, #15]
}
 81050a6:	4618      	mov	r0, r3
 81050a8:	3710      	adds	r7, #16
 81050aa:	46bd      	mov	sp, r7
 81050ac:	bd80      	pop	{r7, pc}
 81050ae:	bf00      	nop
 81050b0:	58024400 	.word	0x58024400

081050b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 81050b4:	b580      	push	{r7, lr}
 81050b6:	b082      	sub	sp, #8
 81050b8:	af00      	add	r7, sp, #0
 81050ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 81050bc:	687b      	ldr	r3, [r7, #4]
 81050be:	2b00      	cmp	r3, #0
 81050c0:	d101      	bne.n	81050c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 81050c2:	2301      	movs	r3, #1
 81050c4:	e049      	b.n	810515a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 81050c6:	687b      	ldr	r3, [r7, #4]
 81050c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 81050cc:	b2db      	uxtb	r3, r3
 81050ce:	2b00      	cmp	r3, #0
 81050d0:	d106      	bne.n	81050e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 81050d2:	687b      	ldr	r3, [r7, #4]
 81050d4:	2200      	movs	r2, #0
 81050d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 81050da:	6878      	ldr	r0, [r7, #4]
 81050dc:	f7fc fe8c 	bl	8101df8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 81050e0:	687b      	ldr	r3, [r7, #4]
 81050e2:	2202      	movs	r2, #2
 81050e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 81050e8:	687b      	ldr	r3, [r7, #4]
 81050ea:	681a      	ldr	r2, [r3, #0]
 81050ec:	687b      	ldr	r3, [r7, #4]
 81050ee:	3304      	adds	r3, #4
 81050f0:	4619      	mov	r1, r3
 81050f2:	4610      	mov	r0, r2
 81050f4:	f000 fd72 	bl	8105bdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 81050f8:	687b      	ldr	r3, [r7, #4]
 81050fa:	2201      	movs	r2, #1
 81050fc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8105100:	687b      	ldr	r3, [r7, #4]
 8105102:	2201      	movs	r2, #1
 8105104:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8105108:	687b      	ldr	r3, [r7, #4]
 810510a:	2201      	movs	r2, #1
 810510c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8105110:	687b      	ldr	r3, [r7, #4]
 8105112:	2201      	movs	r2, #1
 8105114:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8105118:	687b      	ldr	r3, [r7, #4]
 810511a:	2201      	movs	r2, #1
 810511c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8105120:	687b      	ldr	r3, [r7, #4]
 8105122:	2201      	movs	r2, #1
 8105124:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8105128:	687b      	ldr	r3, [r7, #4]
 810512a:	2201      	movs	r2, #1
 810512c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8105130:	687b      	ldr	r3, [r7, #4]
 8105132:	2201      	movs	r2, #1
 8105134:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8105138:	687b      	ldr	r3, [r7, #4]
 810513a:	2201      	movs	r2, #1
 810513c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8105140:	687b      	ldr	r3, [r7, #4]
 8105142:	2201      	movs	r2, #1
 8105144:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8105148:	687b      	ldr	r3, [r7, #4]
 810514a:	2201      	movs	r2, #1
 810514c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8105150:	687b      	ldr	r3, [r7, #4]
 8105152:	2201      	movs	r2, #1
 8105154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8105158:	2300      	movs	r3, #0
}
 810515a:	4618      	mov	r0, r3
 810515c:	3708      	adds	r7, #8
 810515e:	46bd      	mov	sp, r7
 8105160:	bd80      	pop	{r7, pc}
	...

08105164 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8105164:	b480      	push	{r7}
 8105166:	b085      	sub	sp, #20
 8105168:	af00      	add	r7, sp, #0
 810516a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 810516c:	687b      	ldr	r3, [r7, #4]
 810516e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8105172:	b2db      	uxtb	r3, r3
 8105174:	2b01      	cmp	r3, #1
 8105176:	d001      	beq.n	810517c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8105178:	2301      	movs	r3, #1
 810517a:	e054      	b.n	8105226 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 810517c:	687b      	ldr	r3, [r7, #4]
 810517e:	2202      	movs	r2, #2
 8105180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8105184:	687b      	ldr	r3, [r7, #4]
 8105186:	681b      	ldr	r3, [r3, #0]
 8105188:	68da      	ldr	r2, [r3, #12]
 810518a:	687b      	ldr	r3, [r7, #4]
 810518c:	681b      	ldr	r3, [r3, #0]
 810518e:	f042 0201 	orr.w	r2, r2, #1
 8105192:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8105194:	687b      	ldr	r3, [r7, #4]
 8105196:	681b      	ldr	r3, [r3, #0]
 8105198:	4a26      	ldr	r2, [pc, #152]	; (8105234 <HAL_TIM_Base_Start_IT+0xd0>)
 810519a:	4293      	cmp	r3, r2
 810519c:	d022      	beq.n	81051e4 <HAL_TIM_Base_Start_IT+0x80>
 810519e:	687b      	ldr	r3, [r7, #4]
 81051a0:	681b      	ldr	r3, [r3, #0]
 81051a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81051a6:	d01d      	beq.n	81051e4 <HAL_TIM_Base_Start_IT+0x80>
 81051a8:	687b      	ldr	r3, [r7, #4]
 81051aa:	681b      	ldr	r3, [r3, #0]
 81051ac:	4a22      	ldr	r2, [pc, #136]	; (8105238 <HAL_TIM_Base_Start_IT+0xd4>)
 81051ae:	4293      	cmp	r3, r2
 81051b0:	d018      	beq.n	81051e4 <HAL_TIM_Base_Start_IT+0x80>
 81051b2:	687b      	ldr	r3, [r7, #4]
 81051b4:	681b      	ldr	r3, [r3, #0]
 81051b6:	4a21      	ldr	r2, [pc, #132]	; (810523c <HAL_TIM_Base_Start_IT+0xd8>)
 81051b8:	4293      	cmp	r3, r2
 81051ba:	d013      	beq.n	81051e4 <HAL_TIM_Base_Start_IT+0x80>
 81051bc:	687b      	ldr	r3, [r7, #4]
 81051be:	681b      	ldr	r3, [r3, #0]
 81051c0:	4a1f      	ldr	r2, [pc, #124]	; (8105240 <HAL_TIM_Base_Start_IT+0xdc>)
 81051c2:	4293      	cmp	r3, r2
 81051c4:	d00e      	beq.n	81051e4 <HAL_TIM_Base_Start_IT+0x80>
 81051c6:	687b      	ldr	r3, [r7, #4]
 81051c8:	681b      	ldr	r3, [r3, #0]
 81051ca:	4a1e      	ldr	r2, [pc, #120]	; (8105244 <HAL_TIM_Base_Start_IT+0xe0>)
 81051cc:	4293      	cmp	r3, r2
 81051ce:	d009      	beq.n	81051e4 <HAL_TIM_Base_Start_IT+0x80>
 81051d0:	687b      	ldr	r3, [r7, #4]
 81051d2:	681b      	ldr	r3, [r3, #0]
 81051d4:	4a1c      	ldr	r2, [pc, #112]	; (8105248 <HAL_TIM_Base_Start_IT+0xe4>)
 81051d6:	4293      	cmp	r3, r2
 81051d8:	d004      	beq.n	81051e4 <HAL_TIM_Base_Start_IT+0x80>
 81051da:	687b      	ldr	r3, [r7, #4]
 81051dc:	681b      	ldr	r3, [r3, #0]
 81051de:	4a1b      	ldr	r2, [pc, #108]	; (810524c <HAL_TIM_Base_Start_IT+0xe8>)
 81051e0:	4293      	cmp	r3, r2
 81051e2:	d115      	bne.n	8105210 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 81051e4:	687b      	ldr	r3, [r7, #4]
 81051e6:	681b      	ldr	r3, [r3, #0]
 81051e8:	689a      	ldr	r2, [r3, #8]
 81051ea:	4b19      	ldr	r3, [pc, #100]	; (8105250 <HAL_TIM_Base_Start_IT+0xec>)
 81051ec:	4013      	ands	r3, r2
 81051ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 81051f0:	68fb      	ldr	r3, [r7, #12]
 81051f2:	2b06      	cmp	r3, #6
 81051f4:	d015      	beq.n	8105222 <HAL_TIM_Base_Start_IT+0xbe>
 81051f6:	68fb      	ldr	r3, [r7, #12]
 81051f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81051fc:	d011      	beq.n	8105222 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 81051fe:	687b      	ldr	r3, [r7, #4]
 8105200:	681b      	ldr	r3, [r3, #0]
 8105202:	681a      	ldr	r2, [r3, #0]
 8105204:	687b      	ldr	r3, [r7, #4]
 8105206:	681b      	ldr	r3, [r3, #0]
 8105208:	f042 0201 	orr.w	r2, r2, #1
 810520c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810520e:	e008      	b.n	8105222 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8105210:	687b      	ldr	r3, [r7, #4]
 8105212:	681b      	ldr	r3, [r3, #0]
 8105214:	681a      	ldr	r2, [r3, #0]
 8105216:	687b      	ldr	r3, [r7, #4]
 8105218:	681b      	ldr	r3, [r3, #0]
 810521a:	f042 0201 	orr.w	r2, r2, #1
 810521e:	601a      	str	r2, [r3, #0]
 8105220:	e000      	b.n	8105224 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8105222:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8105224:	2300      	movs	r3, #0
}
 8105226:	4618      	mov	r0, r3
 8105228:	3714      	adds	r7, #20
 810522a:	46bd      	mov	sp, r7
 810522c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105230:	4770      	bx	lr
 8105232:	bf00      	nop
 8105234:	40010000 	.word	0x40010000
 8105238:	40000400 	.word	0x40000400
 810523c:	40000800 	.word	0x40000800
 8105240:	40000c00 	.word	0x40000c00
 8105244:	40010400 	.word	0x40010400
 8105248:	40001800 	.word	0x40001800
 810524c:	40014000 	.word	0x40014000
 8105250:	00010007 	.word	0x00010007

08105254 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8105254:	b580      	push	{r7, lr}
 8105256:	b082      	sub	sp, #8
 8105258:	af00      	add	r7, sp, #0
 810525a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 810525c:	687b      	ldr	r3, [r7, #4]
 810525e:	2b00      	cmp	r3, #0
 8105260:	d101      	bne.n	8105266 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8105262:	2301      	movs	r3, #1
 8105264:	e049      	b.n	81052fa <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8105266:	687b      	ldr	r3, [r7, #4]
 8105268:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 810526c:	b2db      	uxtb	r3, r3
 810526e:	2b00      	cmp	r3, #0
 8105270:	d106      	bne.n	8105280 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8105272:	687b      	ldr	r3, [r7, #4]
 8105274:	2200      	movs	r2, #0
 8105276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 810527a:	6878      	ldr	r0, [r7, #4]
 810527c:	f000 f841 	bl	8105302 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8105280:	687b      	ldr	r3, [r7, #4]
 8105282:	2202      	movs	r2, #2
 8105284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8105288:	687b      	ldr	r3, [r7, #4]
 810528a:	681a      	ldr	r2, [r3, #0]
 810528c:	687b      	ldr	r3, [r7, #4]
 810528e:	3304      	adds	r3, #4
 8105290:	4619      	mov	r1, r3
 8105292:	4610      	mov	r0, r2
 8105294:	f000 fca2 	bl	8105bdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8105298:	687b      	ldr	r3, [r7, #4]
 810529a:	2201      	movs	r2, #1
 810529c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81052a0:	687b      	ldr	r3, [r7, #4]
 81052a2:	2201      	movs	r2, #1
 81052a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 81052a8:	687b      	ldr	r3, [r7, #4]
 81052aa:	2201      	movs	r2, #1
 81052ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 81052b0:	687b      	ldr	r3, [r7, #4]
 81052b2:	2201      	movs	r2, #1
 81052b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 81052b8:	687b      	ldr	r3, [r7, #4]
 81052ba:	2201      	movs	r2, #1
 81052bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 81052c0:	687b      	ldr	r3, [r7, #4]
 81052c2:	2201      	movs	r2, #1
 81052c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 81052c8:	687b      	ldr	r3, [r7, #4]
 81052ca:	2201      	movs	r2, #1
 81052cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81052d0:	687b      	ldr	r3, [r7, #4]
 81052d2:	2201      	movs	r2, #1
 81052d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 81052d8:	687b      	ldr	r3, [r7, #4]
 81052da:	2201      	movs	r2, #1
 81052dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 81052e0:	687b      	ldr	r3, [r7, #4]
 81052e2:	2201      	movs	r2, #1
 81052e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 81052e8:	687b      	ldr	r3, [r7, #4]
 81052ea:	2201      	movs	r2, #1
 81052ec:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 81052f0:	687b      	ldr	r3, [r7, #4]
 81052f2:	2201      	movs	r2, #1
 81052f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 81052f8:	2300      	movs	r3, #0
}
 81052fa:	4618      	mov	r0, r3
 81052fc:	3708      	adds	r7, #8
 81052fe:	46bd      	mov	sp, r7
 8105300:	bd80      	pop	{r7, pc}

08105302 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8105302:	b480      	push	{r7}
 8105304:	b083      	sub	sp, #12
 8105306:	af00      	add	r7, sp, #0
 8105308:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 810530a:	bf00      	nop
 810530c:	370c      	adds	r7, #12
 810530e:	46bd      	mov	sp, r7
 8105310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105314:	4770      	bx	lr
	...

08105318 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8105318:	b580      	push	{r7, lr}
 810531a:	b084      	sub	sp, #16
 810531c:	af00      	add	r7, sp, #0
 810531e:	6078      	str	r0, [r7, #4]
 8105320:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8105322:	683b      	ldr	r3, [r7, #0]
 8105324:	2b00      	cmp	r3, #0
 8105326:	d109      	bne.n	810533c <HAL_TIM_PWM_Start+0x24>
 8105328:	687b      	ldr	r3, [r7, #4]
 810532a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 810532e:	b2db      	uxtb	r3, r3
 8105330:	2b01      	cmp	r3, #1
 8105332:	bf14      	ite	ne
 8105334:	2301      	movne	r3, #1
 8105336:	2300      	moveq	r3, #0
 8105338:	b2db      	uxtb	r3, r3
 810533a:	e03c      	b.n	81053b6 <HAL_TIM_PWM_Start+0x9e>
 810533c:	683b      	ldr	r3, [r7, #0]
 810533e:	2b04      	cmp	r3, #4
 8105340:	d109      	bne.n	8105356 <HAL_TIM_PWM_Start+0x3e>
 8105342:	687b      	ldr	r3, [r7, #4]
 8105344:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8105348:	b2db      	uxtb	r3, r3
 810534a:	2b01      	cmp	r3, #1
 810534c:	bf14      	ite	ne
 810534e:	2301      	movne	r3, #1
 8105350:	2300      	moveq	r3, #0
 8105352:	b2db      	uxtb	r3, r3
 8105354:	e02f      	b.n	81053b6 <HAL_TIM_PWM_Start+0x9e>
 8105356:	683b      	ldr	r3, [r7, #0]
 8105358:	2b08      	cmp	r3, #8
 810535a:	d109      	bne.n	8105370 <HAL_TIM_PWM_Start+0x58>
 810535c:	687b      	ldr	r3, [r7, #4]
 810535e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8105362:	b2db      	uxtb	r3, r3
 8105364:	2b01      	cmp	r3, #1
 8105366:	bf14      	ite	ne
 8105368:	2301      	movne	r3, #1
 810536a:	2300      	moveq	r3, #0
 810536c:	b2db      	uxtb	r3, r3
 810536e:	e022      	b.n	81053b6 <HAL_TIM_PWM_Start+0x9e>
 8105370:	683b      	ldr	r3, [r7, #0]
 8105372:	2b0c      	cmp	r3, #12
 8105374:	d109      	bne.n	810538a <HAL_TIM_PWM_Start+0x72>
 8105376:	687b      	ldr	r3, [r7, #4]
 8105378:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 810537c:	b2db      	uxtb	r3, r3
 810537e:	2b01      	cmp	r3, #1
 8105380:	bf14      	ite	ne
 8105382:	2301      	movne	r3, #1
 8105384:	2300      	moveq	r3, #0
 8105386:	b2db      	uxtb	r3, r3
 8105388:	e015      	b.n	81053b6 <HAL_TIM_PWM_Start+0x9e>
 810538a:	683b      	ldr	r3, [r7, #0]
 810538c:	2b10      	cmp	r3, #16
 810538e:	d109      	bne.n	81053a4 <HAL_TIM_PWM_Start+0x8c>
 8105390:	687b      	ldr	r3, [r7, #4]
 8105392:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8105396:	b2db      	uxtb	r3, r3
 8105398:	2b01      	cmp	r3, #1
 810539a:	bf14      	ite	ne
 810539c:	2301      	movne	r3, #1
 810539e:	2300      	moveq	r3, #0
 81053a0:	b2db      	uxtb	r3, r3
 81053a2:	e008      	b.n	81053b6 <HAL_TIM_PWM_Start+0x9e>
 81053a4:	687b      	ldr	r3, [r7, #4]
 81053a6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 81053aa:	b2db      	uxtb	r3, r3
 81053ac:	2b01      	cmp	r3, #1
 81053ae:	bf14      	ite	ne
 81053b0:	2301      	movne	r3, #1
 81053b2:	2300      	moveq	r3, #0
 81053b4:	b2db      	uxtb	r3, r3
 81053b6:	2b00      	cmp	r3, #0
 81053b8:	d001      	beq.n	81053be <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 81053ba:	2301      	movs	r3, #1
 81053bc:	e0a1      	b.n	8105502 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 81053be:	683b      	ldr	r3, [r7, #0]
 81053c0:	2b00      	cmp	r3, #0
 81053c2:	d104      	bne.n	81053ce <HAL_TIM_PWM_Start+0xb6>
 81053c4:	687b      	ldr	r3, [r7, #4]
 81053c6:	2202      	movs	r2, #2
 81053c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 81053cc:	e023      	b.n	8105416 <HAL_TIM_PWM_Start+0xfe>
 81053ce:	683b      	ldr	r3, [r7, #0]
 81053d0:	2b04      	cmp	r3, #4
 81053d2:	d104      	bne.n	81053de <HAL_TIM_PWM_Start+0xc6>
 81053d4:	687b      	ldr	r3, [r7, #4]
 81053d6:	2202      	movs	r2, #2
 81053d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 81053dc:	e01b      	b.n	8105416 <HAL_TIM_PWM_Start+0xfe>
 81053de:	683b      	ldr	r3, [r7, #0]
 81053e0:	2b08      	cmp	r3, #8
 81053e2:	d104      	bne.n	81053ee <HAL_TIM_PWM_Start+0xd6>
 81053e4:	687b      	ldr	r3, [r7, #4]
 81053e6:	2202      	movs	r2, #2
 81053e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 81053ec:	e013      	b.n	8105416 <HAL_TIM_PWM_Start+0xfe>
 81053ee:	683b      	ldr	r3, [r7, #0]
 81053f0:	2b0c      	cmp	r3, #12
 81053f2:	d104      	bne.n	81053fe <HAL_TIM_PWM_Start+0xe6>
 81053f4:	687b      	ldr	r3, [r7, #4]
 81053f6:	2202      	movs	r2, #2
 81053f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 81053fc:	e00b      	b.n	8105416 <HAL_TIM_PWM_Start+0xfe>
 81053fe:	683b      	ldr	r3, [r7, #0]
 8105400:	2b10      	cmp	r3, #16
 8105402:	d104      	bne.n	810540e <HAL_TIM_PWM_Start+0xf6>
 8105404:	687b      	ldr	r3, [r7, #4]
 8105406:	2202      	movs	r2, #2
 8105408:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 810540c:	e003      	b.n	8105416 <HAL_TIM_PWM_Start+0xfe>
 810540e:	687b      	ldr	r3, [r7, #4]
 8105410:	2202      	movs	r2, #2
 8105412:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8105416:	687b      	ldr	r3, [r7, #4]
 8105418:	681b      	ldr	r3, [r3, #0]
 810541a:	2201      	movs	r2, #1
 810541c:	6839      	ldr	r1, [r7, #0]
 810541e:	4618      	mov	r0, r3
 8105420:	f000 ffe8 	bl	81063f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8105424:	687b      	ldr	r3, [r7, #4]
 8105426:	681b      	ldr	r3, [r3, #0]
 8105428:	4a38      	ldr	r2, [pc, #224]	; (810550c <HAL_TIM_PWM_Start+0x1f4>)
 810542a:	4293      	cmp	r3, r2
 810542c:	d013      	beq.n	8105456 <HAL_TIM_PWM_Start+0x13e>
 810542e:	687b      	ldr	r3, [r7, #4]
 8105430:	681b      	ldr	r3, [r3, #0]
 8105432:	4a37      	ldr	r2, [pc, #220]	; (8105510 <HAL_TIM_PWM_Start+0x1f8>)
 8105434:	4293      	cmp	r3, r2
 8105436:	d00e      	beq.n	8105456 <HAL_TIM_PWM_Start+0x13e>
 8105438:	687b      	ldr	r3, [r7, #4]
 810543a:	681b      	ldr	r3, [r3, #0]
 810543c:	4a35      	ldr	r2, [pc, #212]	; (8105514 <HAL_TIM_PWM_Start+0x1fc>)
 810543e:	4293      	cmp	r3, r2
 8105440:	d009      	beq.n	8105456 <HAL_TIM_PWM_Start+0x13e>
 8105442:	687b      	ldr	r3, [r7, #4]
 8105444:	681b      	ldr	r3, [r3, #0]
 8105446:	4a34      	ldr	r2, [pc, #208]	; (8105518 <HAL_TIM_PWM_Start+0x200>)
 8105448:	4293      	cmp	r3, r2
 810544a:	d004      	beq.n	8105456 <HAL_TIM_PWM_Start+0x13e>
 810544c:	687b      	ldr	r3, [r7, #4]
 810544e:	681b      	ldr	r3, [r3, #0]
 8105450:	4a32      	ldr	r2, [pc, #200]	; (810551c <HAL_TIM_PWM_Start+0x204>)
 8105452:	4293      	cmp	r3, r2
 8105454:	d101      	bne.n	810545a <HAL_TIM_PWM_Start+0x142>
 8105456:	2301      	movs	r3, #1
 8105458:	e000      	b.n	810545c <HAL_TIM_PWM_Start+0x144>
 810545a:	2300      	movs	r3, #0
 810545c:	2b00      	cmp	r3, #0
 810545e:	d007      	beq.n	8105470 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8105460:	687b      	ldr	r3, [r7, #4]
 8105462:	681b      	ldr	r3, [r3, #0]
 8105464:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8105466:	687b      	ldr	r3, [r7, #4]
 8105468:	681b      	ldr	r3, [r3, #0]
 810546a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 810546e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8105470:	687b      	ldr	r3, [r7, #4]
 8105472:	681b      	ldr	r3, [r3, #0]
 8105474:	4a25      	ldr	r2, [pc, #148]	; (810550c <HAL_TIM_PWM_Start+0x1f4>)
 8105476:	4293      	cmp	r3, r2
 8105478:	d022      	beq.n	81054c0 <HAL_TIM_PWM_Start+0x1a8>
 810547a:	687b      	ldr	r3, [r7, #4]
 810547c:	681b      	ldr	r3, [r3, #0]
 810547e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8105482:	d01d      	beq.n	81054c0 <HAL_TIM_PWM_Start+0x1a8>
 8105484:	687b      	ldr	r3, [r7, #4]
 8105486:	681b      	ldr	r3, [r3, #0]
 8105488:	4a25      	ldr	r2, [pc, #148]	; (8105520 <HAL_TIM_PWM_Start+0x208>)
 810548a:	4293      	cmp	r3, r2
 810548c:	d018      	beq.n	81054c0 <HAL_TIM_PWM_Start+0x1a8>
 810548e:	687b      	ldr	r3, [r7, #4]
 8105490:	681b      	ldr	r3, [r3, #0]
 8105492:	4a24      	ldr	r2, [pc, #144]	; (8105524 <HAL_TIM_PWM_Start+0x20c>)
 8105494:	4293      	cmp	r3, r2
 8105496:	d013      	beq.n	81054c0 <HAL_TIM_PWM_Start+0x1a8>
 8105498:	687b      	ldr	r3, [r7, #4]
 810549a:	681b      	ldr	r3, [r3, #0]
 810549c:	4a22      	ldr	r2, [pc, #136]	; (8105528 <HAL_TIM_PWM_Start+0x210>)
 810549e:	4293      	cmp	r3, r2
 81054a0:	d00e      	beq.n	81054c0 <HAL_TIM_PWM_Start+0x1a8>
 81054a2:	687b      	ldr	r3, [r7, #4]
 81054a4:	681b      	ldr	r3, [r3, #0]
 81054a6:	4a1a      	ldr	r2, [pc, #104]	; (8105510 <HAL_TIM_PWM_Start+0x1f8>)
 81054a8:	4293      	cmp	r3, r2
 81054aa:	d009      	beq.n	81054c0 <HAL_TIM_PWM_Start+0x1a8>
 81054ac:	687b      	ldr	r3, [r7, #4]
 81054ae:	681b      	ldr	r3, [r3, #0]
 81054b0:	4a1e      	ldr	r2, [pc, #120]	; (810552c <HAL_TIM_PWM_Start+0x214>)
 81054b2:	4293      	cmp	r3, r2
 81054b4:	d004      	beq.n	81054c0 <HAL_TIM_PWM_Start+0x1a8>
 81054b6:	687b      	ldr	r3, [r7, #4]
 81054b8:	681b      	ldr	r3, [r3, #0]
 81054ba:	4a16      	ldr	r2, [pc, #88]	; (8105514 <HAL_TIM_PWM_Start+0x1fc>)
 81054bc:	4293      	cmp	r3, r2
 81054be:	d115      	bne.n	81054ec <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 81054c0:	687b      	ldr	r3, [r7, #4]
 81054c2:	681b      	ldr	r3, [r3, #0]
 81054c4:	689a      	ldr	r2, [r3, #8]
 81054c6:	4b1a      	ldr	r3, [pc, #104]	; (8105530 <HAL_TIM_PWM_Start+0x218>)
 81054c8:	4013      	ands	r3, r2
 81054ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 81054cc:	68fb      	ldr	r3, [r7, #12]
 81054ce:	2b06      	cmp	r3, #6
 81054d0:	d015      	beq.n	81054fe <HAL_TIM_PWM_Start+0x1e6>
 81054d2:	68fb      	ldr	r3, [r7, #12]
 81054d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81054d8:	d011      	beq.n	81054fe <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 81054da:	687b      	ldr	r3, [r7, #4]
 81054dc:	681b      	ldr	r3, [r3, #0]
 81054de:	681a      	ldr	r2, [r3, #0]
 81054e0:	687b      	ldr	r3, [r7, #4]
 81054e2:	681b      	ldr	r3, [r3, #0]
 81054e4:	f042 0201 	orr.w	r2, r2, #1
 81054e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 81054ea:	e008      	b.n	81054fe <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 81054ec:	687b      	ldr	r3, [r7, #4]
 81054ee:	681b      	ldr	r3, [r3, #0]
 81054f0:	681a      	ldr	r2, [r3, #0]
 81054f2:	687b      	ldr	r3, [r7, #4]
 81054f4:	681b      	ldr	r3, [r3, #0]
 81054f6:	f042 0201 	orr.w	r2, r2, #1
 81054fa:	601a      	str	r2, [r3, #0]
 81054fc:	e000      	b.n	8105500 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 81054fe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8105500:	2300      	movs	r3, #0
}
 8105502:	4618      	mov	r0, r3
 8105504:	3710      	adds	r7, #16
 8105506:	46bd      	mov	sp, r7
 8105508:	bd80      	pop	{r7, pc}
 810550a:	bf00      	nop
 810550c:	40010000 	.word	0x40010000
 8105510:	40010400 	.word	0x40010400
 8105514:	40014000 	.word	0x40014000
 8105518:	40014400 	.word	0x40014400
 810551c:	40014800 	.word	0x40014800
 8105520:	40000400 	.word	0x40000400
 8105524:	40000800 	.word	0x40000800
 8105528:	40000c00 	.word	0x40000c00
 810552c:	40001800 	.word	0x40001800
 8105530:	00010007 	.word	0x00010007

08105534 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8105534:	b580      	push	{r7, lr}
 8105536:	b082      	sub	sp, #8
 8105538:	af00      	add	r7, sp, #0
 810553a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 810553c:	687b      	ldr	r3, [r7, #4]
 810553e:	681b      	ldr	r3, [r3, #0]
 8105540:	691b      	ldr	r3, [r3, #16]
 8105542:	f003 0302 	and.w	r3, r3, #2
 8105546:	2b02      	cmp	r3, #2
 8105548:	d122      	bne.n	8105590 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 810554a:	687b      	ldr	r3, [r7, #4]
 810554c:	681b      	ldr	r3, [r3, #0]
 810554e:	68db      	ldr	r3, [r3, #12]
 8105550:	f003 0302 	and.w	r3, r3, #2
 8105554:	2b02      	cmp	r3, #2
 8105556:	d11b      	bne.n	8105590 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8105558:	687b      	ldr	r3, [r7, #4]
 810555a:	681b      	ldr	r3, [r3, #0]
 810555c:	f06f 0202 	mvn.w	r2, #2
 8105560:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8105562:	687b      	ldr	r3, [r7, #4]
 8105564:	2201      	movs	r2, #1
 8105566:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8105568:	687b      	ldr	r3, [r7, #4]
 810556a:	681b      	ldr	r3, [r3, #0]
 810556c:	699b      	ldr	r3, [r3, #24]
 810556e:	f003 0303 	and.w	r3, r3, #3
 8105572:	2b00      	cmp	r3, #0
 8105574:	d003      	beq.n	810557e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8105576:	6878      	ldr	r0, [r7, #4]
 8105578:	f000 fb12 	bl	8105ba0 <HAL_TIM_IC_CaptureCallback>
 810557c:	e005      	b.n	810558a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 810557e:	6878      	ldr	r0, [r7, #4]
 8105580:	f000 fb04 	bl	8105b8c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8105584:	6878      	ldr	r0, [r7, #4]
 8105586:	f000 fb15 	bl	8105bb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810558a:	687b      	ldr	r3, [r7, #4]
 810558c:	2200      	movs	r2, #0
 810558e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8105590:	687b      	ldr	r3, [r7, #4]
 8105592:	681b      	ldr	r3, [r3, #0]
 8105594:	691b      	ldr	r3, [r3, #16]
 8105596:	f003 0304 	and.w	r3, r3, #4
 810559a:	2b04      	cmp	r3, #4
 810559c:	d122      	bne.n	81055e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 810559e:	687b      	ldr	r3, [r7, #4]
 81055a0:	681b      	ldr	r3, [r3, #0]
 81055a2:	68db      	ldr	r3, [r3, #12]
 81055a4:	f003 0304 	and.w	r3, r3, #4
 81055a8:	2b04      	cmp	r3, #4
 81055aa:	d11b      	bne.n	81055e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 81055ac:	687b      	ldr	r3, [r7, #4]
 81055ae:	681b      	ldr	r3, [r3, #0]
 81055b0:	f06f 0204 	mvn.w	r2, #4
 81055b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 81055b6:	687b      	ldr	r3, [r7, #4]
 81055b8:	2202      	movs	r2, #2
 81055ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 81055bc:	687b      	ldr	r3, [r7, #4]
 81055be:	681b      	ldr	r3, [r3, #0]
 81055c0:	699b      	ldr	r3, [r3, #24]
 81055c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81055c6:	2b00      	cmp	r3, #0
 81055c8:	d003      	beq.n	81055d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 81055ca:	6878      	ldr	r0, [r7, #4]
 81055cc:	f000 fae8 	bl	8105ba0 <HAL_TIM_IC_CaptureCallback>
 81055d0:	e005      	b.n	81055de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 81055d2:	6878      	ldr	r0, [r7, #4]
 81055d4:	f000 fada 	bl	8105b8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 81055d8:	6878      	ldr	r0, [r7, #4]
 81055da:	f000 faeb 	bl	8105bb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81055de:	687b      	ldr	r3, [r7, #4]
 81055e0:	2200      	movs	r2, #0
 81055e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 81055e4:	687b      	ldr	r3, [r7, #4]
 81055e6:	681b      	ldr	r3, [r3, #0]
 81055e8:	691b      	ldr	r3, [r3, #16]
 81055ea:	f003 0308 	and.w	r3, r3, #8
 81055ee:	2b08      	cmp	r3, #8
 81055f0:	d122      	bne.n	8105638 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 81055f2:	687b      	ldr	r3, [r7, #4]
 81055f4:	681b      	ldr	r3, [r3, #0]
 81055f6:	68db      	ldr	r3, [r3, #12]
 81055f8:	f003 0308 	and.w	r3, r3, #8
 81055fc:	2b08      	cmp	r3, #8
 81055fe:	d11b      	bne.n	8105638 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8105600:	687b      	ldr	r3, [r7, #4]
 8105602:	681b      	ldr	r3, [r3, #0]
 8105604:	f06f 0208 	mvn.w	r2, #8
 8105608:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 810560a:	687b      	ldr	r3, [r7, #4]
 810560c:	2204      	movs	r2, #4
 810560e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8105610:	687b      	ldr	r3, [r7, #4]
 8105612:	681b      	ldr	r3, [r3, #0]
 8105614:	69db      	ldr	r3, [r3, #28]
 8105616:	f003 0303 	and.w	r3, r3, #3
 810561a:	2b00      	cmp	r3, #0
 810561c:	d003      	beq.n	8105626 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 810561e:	6878      	ldr	r0, [r7, #4]
 8105620:	f000 fabe 	bl	8105ba0 <HAL_TIM_IC_CaptureCallback>
 8105624:	e005      	b.n	8105632 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8105626:	6878      	ldr	r0, [r7, #4]
 8105628:	f000 fab0 	bl	8105b8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 810562c:	6878      	ldr	r0, [r7, #4]
 810562e:	f000 fac1 	bl	8105bb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8105632:	687b      	ldr	r3, [r7, #4]
 8105634:	2200      	movs	r2, #0
 8105636:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8105638:	687b      	ldr	r3, [r7, #4]
 810563a:	681b      	ldr	r3, [r3, #0]
 810563c:	691b      	ldr	r3, [r3, #16]
 810563e:	f003 0310 	and.w	r3, r3, #16
 8105642:	2b10      	cmp	r3, #16
 8105644:	d122      	bne.n	810568c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8105646:	687b      	ldr	r3, [r7, #4]
 8105648:	681b      	ldr	r3, [r3, #0]
 810564a:	68db      	ldr	r3, [r3, #12]
 810564c:	f003 0310 	and.w	r3, r3, #16
 8105650:	2b10      	cmp	r3, #16
 8105652:	d11b      	bne.n	810568c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8105654:	687b      	ldr	r3, [r7, #4]
 8105656:	681b      	ldr	r3, [r3, #0]
 8105658:	f06f 0210 	mvn.w	r2, #16
 810565c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 810565e:	687b      	ldr	r3, [r7, #4]
 8105660:	2208      	movs	r2, #8
 8105662:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8105664:	687b      	ldr	r3, [r7, #4]
 8105666:	681b      	ldr	r3, [r3, #0]
 8105668:	69db      	ldr	r3, [r3, #28]
 810566a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 810566e:	2b00      	cmp	r3, #0
 8105670:	d003      	beq.n	810567a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8105672:	6878      	ldr	r0, [r7, #4]
 8105674:	f000 fa94 	bl	8105ba0 <HAL_TIM_IC_CaptureCallback>
 8105678:	e005      	b.n	8105686 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810567a:	6878      	ldr	r0, [r7, #4]
 810567c:	f000 fa86 	bl	8105b8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8105680:	6878      	ldr	r0, [r7, #4]
 8105682:	f000 fa97 	bl	8105bb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8105686:	687b      	ldr	r3, [r7, #4]
 8105688:	2200      	movs	r2, #0
 810568a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 810568c:	687b      	ldr	r3, [r7, #4]
 810568e:	681b      	ldr	r3, [r3, #0]
 8105690:	691b      	ldr	r3, [r3, #16]
 8105692:	f003 0301 	and.w	r3, r3, #1
 8105696:	2b01      	cmp	r3, #1
 8105698:	d10e      	bne.n	81056b8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 810569a:	687b      	ldr	r3, [r7, #4]
 810569c:	681b      	ldr	r3, [r3, #0]
 810569e:	68db      	ldr	r3, [r3, #12]
 81056a0:	f003 0301 	and.w	r3, r3, #1
 81056a4:	2b01      	cmp	r3, #1
 81056a6:	d107      	bne.n	81056b8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 81056a8:	687b      	ldr	r3, [r7, #4]
 81056aa:	681b      	ldr	r3, [r3, #0]
 81056ac:	f06f 0201 	mvn.w	r2, #1
 81056b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 81056b2:	6878      	ldr	r0, [r7, #4]
 81056b4:	f7fc fae0 	bl	8101c78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 81056b8:	687b      	ldr	r3, [r7, #4]
 81056ba:	681b      	ldr	r3, [r3, #0]
 81056bc:	691b      	ldr	r3, [r3, #16]
 81056be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81056c2:	2b80      	cmp	r3, #128	; 0x80
 81056c4:	d10e      	bne.n	81056e4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 81056c6:	687b      	ldr	r3, [r7, #4]
 81056c8:	681b      	ldr	r3, [r3, #0]
 81056ca:	68db      	ldr	r3, [r3, #12]
 81056cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81056d0:	2b80      	cmp	r3, #128	; 0x80
 81056d2:	d107      	bne.n	81056e4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 81056d4:	687b      	ldr	r3, [r7, #4]
 81056d6:	681b      	ldr	r3, [r3, #0]
 81056d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 81056dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 81056de:	6878      	ldr	r0, [r7, #4]
 81056e0:	f000 ff46 	bl	8106570 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 81056e4:	687b      	ldr	r3, [r7, #4]
 81056e6:	681b      	ldr	r3, [r3, #0]
 81056e8:	691b      	ldr	r3, [r3, #16]
 81056ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81056ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81056f2:	d10e      	bne.n	8105712 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 81056f4:	687b      	ldr	r3, [r7, #4]
 81056f6:	681b      	ldr	r3, [r3, #0]
 81056f8:	68db      	ldr	r3, [r3, #12]
 81056fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81056fe:	2b80      	cmp	r3, #128	; 0x80
 8105700:	d107      	bne.n	8105712 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8105702:	687b      	ldr	r3, [r7, #4]
 8105704:	681b      	ldr	r3, [r3, #0]
 8105706:	f46f 7280 	mvn.w	r2, #256	; 0x100
 810570a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 810570c:	6878      	ldr	r0, [r7, #4]
 810570e:	f000 ff39 	bl	8106584 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8105712:	687b      	ldr	r3, [r7, #4]
 8105714:	681b      	ldr	r3, [r3, #0]
 8105716:	691b      	ldr	r3, [r3, #16]
 8105718:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810571c:	2b40      	cmp	r3, #64	; 0x40
 810571e:	d10e      	bne.n	810573e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8105720:	687b      	ldr	r3, [r7, #4]
 8105722:	681b      	ldr	r3, [r3, #0]
 8105724:	68db      	ldr	r3, [r3, #12]
 8105726:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810572a:	2b40      	cmp	r3, #64	; 0x40
 810572c:	d107      	bne.n	810573e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 810572e:	687b      	ldr	r3, [r7, #4]
 8105730:	681b      	ldr	r3, [r3, #0]
 8105732:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8105736:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8105738:	6878      	ldr	r0, [r7, #4]
 810573a:	f000 fa45 	bl	8105bc8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 810573e:	687b      	ldr	r3, [r7, #4]
 8105740:	681b      	ldr	r3, [r3, #0]
 8105742:	691b      	ldr	r3, [r3, #16]
 8105744:	f003 0320 	and.w	r3, r3, #32
 8105748:	2b20      	cmp	r3, #32
 810574a:	d10e      	bne.n	810576a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 810574c:	687b      	ldr	r3, [r7, #4]
 810574e:	681b      	ldr	r3, [r3, #0]
 8105750:	68db      	ldr	r3, [r3, #12]
 8105752:	f003 0320 	and.w	r3, r3, #32
 8105756:	2b20      	cmp	r3, #32
 8105758:	d107      	bne.n	810576a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 810575a:	687b      	ldr	r3, [r7, #4]
 810575c:	681b      	ldr	r3, [r3, #0]
 810575e:	f06f 0220 	mvn.w	r2, #32
 8105762:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8105764:	6878      	ldr	r0, [r7, #4]
 8105766:	f000 fef9 	bl	810655c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 810576a:	bf00      	nop
 810576c:	3708      	adds	r7, #8
 810576e:	46bd      	mov	sp, r7
 8105770:	bd80      	pop	{r7, pc}
	...

08105774 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8105774:	b580      	push	{r7, lr}
 8105776:	b086      	sub	sp, #24
 8105778:	af00      	add	r7, sp, #0
 810577a:	60f8      	str	r0, [r7, #12]
 810577c:	60b9      	str	r1, [r7, #8]
 810577e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8105780:	2300      	movs	r3, #0
 8105782:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8105784:	68fb      	ldr	r3, [r7, #12]
 8105786:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 810578a:	2b01      	cmp	r3, #1
 810578c:	d101      	bne.n	8105792 <HAL_TIM_PWM_ConfigChannel+0x1e>
 810578e:	2302      	movs	r3, #2
 8105790:	e0ff      	b.n	8105992 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8105792:	68fb      	ldr	r3, [r7, #12]
 8105794:	2201      	movs	r2, #1
 8105796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 810579a:	687b      	ldr	r3, [r7, #4]
 810579c:	2b14      	cmp	r3, #20
 810579e:	f200 80f0 	bhi.w	8105982 <HAL_TIM_PWM_ConfigChannel+0x20e>
 81057a2:	a201      	add	r2, pc, #4	; (adr r2, 81057a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 81057a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81057a8:	081057fd 	.word	0x081057fd
 81057ac:	08105983 	.word	0x08105983
 81057b0:	08105983 	.word	0x08105983
 81057b4:	08105983 	.word	0x08105983
 81057b8:	0810583d 	.word	0x0810583d
 81057bc:	08105983 	.word	0x08105983
 81057c0:	08105983 	.word	0x08105983
 81057c4:	08105983 	.word	0x08105983
 81057c8:	0810587f 	.word	0x0810587f
 81057cc:	08105983 	.word	0x08105983
 81057d0:	08105983 	.word	0x08105983
 81057d4:	08105983 	.word	0x08105983
 81057d8:	081058bf 	.word	0x081058bf
 81057dc:	08105983 	.word	0x08105983
 81057e0:	08105983 	.word	0x08105983
 81057e4:	08105983 	.word	0x08105983
 81057e8:	08105901 	.word	0x08105901
 81057ec:	08105983 	.word	0x08105983
 81057f0:	08105983 	.word	0x08105983
 81057f4:	08105983 	.word	0x08105983
 81057f8:	08105941 	.word	0x08105941
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 81057fc:	68fb      	ldr	r3, [r7, #12]
 81057fe:	681b      	ldr	r3, [r3, #0]
 8105800:	68b9      	ldr	r1, [r7, #8]
 8105802:	4618      	mov	r0, r3
 8105804:	f000 fa84 	bl	8105d10 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8105808:	68fb      	ldr	r3, [r7, #12]
 810580a:	681b      	ldr	r3, [r3, #0]
 810580c:	699a      	ldr	r2, [r3, #24]
 810580e:	68fb      	ldr	r3, [r7, #12]
 8105810:	681b      	ldr	r3, [r3, #0]
 8105812:	f042 0208 	orr.w	r2, r2, #8
 8105816:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8105818:	68fb      	ldr	r3, [r7, #12]
 810581a:	681b      	ldr	r3, [r3, #0]
 810581c:	699a      	ldr	r2, [r3, #24]
 810581e:	68fb      	ldr	r3, [r7, #12]
 8105820:	681b      	ldr	r3, [r3, #0]
 8105822:	f022 0204 	bic.w	r2, r2, #4
 8105826:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8105828:	68fb      	ldr	r3, [r7, #12]
 810582a:	681b      	ldr	r3, [r3, #0]
 810582c:	6999      	ldr	r1, [r3, #24]
 810582e:	68bb      	ldr	r3, [r7, #8]
 8105830:	691a      	ldr	r2, [r3, #16]
 8105832:	68fb      	ldr	r3, [r7, #12]
 8105834:	681b      	ldr	r3, [r3, #0]
 8105836:	430a      	orrs	r2, r1
 8105838:	619a      	str	r2, [r3, #24]
      break;
 810583a:	e0a5      	b.n	8105988 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 810583c:	68fb      	ldr	r3, [r7, #12]
 810583e:	681b      	ldr	r3, [r3, #0]
 8105840:	68b9      	ldr	r1, [r7, #8]
 8105842:	4618      	mov	r0, r3
 8105844:	f000 faf4 	bl	8105e30 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8105848:	68fb      	ldr	r3, [r7, #12]
 810584a:	681b      	ldr	r3, [r3, #0]
 810584c:	699a      	ldr	r2, [r3, #24]
 810584e:	68fb      	ldr	r3, [r7, #12]
 8105850:	681b      	ldr	r3, [r3, #0]
 8105852:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8105856:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8105858:	68fb      	ldr	r3, [r7, #12]
 810585a:	681b      	ldr	r3, [r3, #0]
 810585c:	699a      	ldr	r2, [r3, #24]
 810585e:	68fb      	ldr	r3, [r7, #12]
 8105860:	681b      	ldr	r3, [r3, #0]
 8105862:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8105866:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8105868:	68fb      	ldr	r3, [r7, #12]
 810586a:	681b      	ldr	r3, [r3, #0]
 810586c:	6999      	ldr	r1, [r3, #24]
 810586e:	68bb      	ldr	r3, [r7, #8]
 8105870:	691b      	ldr	r3, [r3, #16]
 8105872:	021a      	lsls	r2, r3, #8
 8105874:	68fb      	ldr	r3, [r7, #12]
 8105876:	681b      	ldr	r3, [r3, #0]
 8105878:	430a      	orrs	r2, r1
 810587a:	619a      	str	r2, [r3, #24]
      break;
 810587c:	e084      	b.n	8105988 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 810587e:	68fb      	ldr	r3, [r7, #12]
 8105880:	681b      	ldr	r3, [r3, #0]
 8105882:	68b9      	ldr	r1, [r7, #8]
 8105884:	4618      	mov	r0, r3
 8105886:	f000 fb5d 	bl	8105f44 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 810588a:	68fb      	ldr	r3, [r7, #12]
 810588c:	681b      	ldr	r3, [r3, #0]
 810588e:	69da      	ldr	r2, [r3, #28]
 8105890:	68fb      	ldr	r3, [r7, #12]
 8105892:	681b      	ldr	r3, [r3, #0]
 8105894:	f042 0208 	orr.w	r2, r2, #8
 8105898:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 810589a:	68fb      	ldr	r3, [r7, #12]
 810589c:	681b      	ldr	r3, [r3, #0]
 810589e:	69da      	ldr	r2, [r3, #28]
 81058a0:	68fb      	ldr	r3, [r7, #12]
 81058a2:	681b      	ldr	r3, [r3, #0]
 81058a4:	f022 0204 	bic.w	r2, r2, #4
 81058a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 81058aa:	68fb      	ldr	r3, [r7, #12]
 81058ac:	681b      	ldr	r3, [r3, #0]
 81058ae:	69d9      	ldr	r1, [r3, #28]
 81058b0:	68bb      	ldr	r3, [r7, #8]
 81058b2:	691a      	ldr	r2, [r3, #16]
 81058b4:	68fb      	ldr	r3, [r7, #12]
 81058b6:	681b      	ldr	r3, [r3, #0]
 81058b8:	430a      	orrs	r2, r1
 81058ba:	61da      	str	r2, [r3, #28]
      break;
 81058bc:	e064      	b.n	8105988 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 81058be:	68fb      	ldr	r3, [r7, #12]
 81058c0:	681b      	ldr	r3, [r3, #0]
 81058c2:	68b9      	ldr	r1, [r7, #8]
 81058c4:	4618      	mov	r0, r3
 81058c6:	f000 fbc5 	bl	8106054 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 81058ca:	68fb      	ldr	r3, [r7, #12]
 81058cc:	681b      	ldr	r3, [r3, #0]
 81058ce:	69da      	ldr	r2, [r3, #28]
 81058d0:	68fb      	ldr	r3, [r7, #12]
 81058d2:	681b      	ldr	r3, [r3, #0]
 81058d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 81058d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 81058da:	68fb      	ldr	r3, [r7, #12]
 81058dc:	681b      	ldr	r3, [r3, #0]
 81058de:	69da      	ldr	r2, [r3, #28]
 81058e0:	68fb      	ldr	r3, [r7, #12]
 81058e2:	681b      	ldr	r3, [r3, #0]
 81058e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 81058e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 81058ea:	68fb      	ldr	r3, [r7, #12]
 81058ec:	681b      	ldr	r3, [r3, #0]
 81058ee:	69d9      	ldr	r1, [r3, #28]
 81058f0:	68bb      	ldr	r3, [r7, #8]
 81058f2:	691b      	ldr	r3, [r3, #16]
 81058f4:	021a      	lsls	r2, r3, #8
 81058f6:	68fb      	ldr	r3, [r7, #12]
 81058f8:	681b      	ldr	r3, [r3, #0]
 81058fa:	430a      	orrs	r2, r1
 81058fc:	61da      	str	r2, [r3, #28]
      break;
 81058fe:	e043      	b.n	8105988 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8105900:	68fb      	ldr	r3, [r7, #12]
 8105902:	681b      	ldr	r3, [r3, #0]
 8105904:	68b9      	ldr	r1, [r7, #8]
 8105906:	4618      	mov	r0, r3
 8105908:	f000 fc0e 	bl	8106128 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 810590c:	68fb      	ldr	r3, [r7, #12]
 810590e:	681b      	ldr	r3, [r3, #0]
 8105910:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8105912:	68fb      	ldr	r3, [r7, #12]
 8105914:	681b      	ldr	r3, [r3, #0]
 8105916:	f042 0208 	orr.w	r2, r2, #8
 810591a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 810591c:	68fb      	ldr	r3, [r7, #12]
 810591e:	681b      	ldr	r3, [r3, #0]
 8105920:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8105922:	68fb      	ldr	r3, [r7, #12]
 8105924:	681b      	ldr	r3, [r3, #0]
 8105926:	f022 0204 	bic.w	r2, r2, #4
 810592a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 810592c:	68fb      	ldr	r3, [r7, #12]
 810592e:	681b      	ldr	r3, [r3, #0]
 8105930:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8105932:	68bb      	ldr	r3, [r7, #8]
 8105934:	691a      	ldr	r2, [r3, #16]
 8105936:	68fb      	ldr	r3, [r7, #12]
 8105938:	681b      	ldr	r3, [r3, #0]
 810593a:	430a      	orrs	r2, r1
 810593c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 810593e:	e023      	b.n	8105988 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8105940:	68fb      	ldr	r3, [r7, #12]
 8105942:	681b      	ldr	r3, [r3, #0]
 8105944:	68b9      	ldr	r1, [r7, #8]
 8105946:	4618      	mov	r0, r3
 8105948:	f000 fc52 	bl	81061f0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 810594c:	68fb      	ldr	r3, [r7, #12]
 810594e:	681b      	ldr	r3, [r3, #0]
 8105950:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8105952:	68fb      	ldr	r3, [r7, #12]
 8105954:	681b      	ldr	r3, [r3, #0]
 8105956:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 810595a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 810595c:	68fb      	ldr	r3, [r7, #12]
 810595e:	681b      	ldr	r3, [r3, #0]
 8105960:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8105962:	68fb      	ldr	r3, [r7, #12]
 8105964:	681b      	ldr	r3, [r3, #0]
 8105966:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 810596a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 810596c:	68fb      	ldr	r3, [r7, #12]
 810596e:	681b      	ldr	r3, [r3, #0]
 8105970:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8105972:	68bb      	ldr	r3, [r7, #8]
 8105974:	691b      	ldr	r3, [r3, #16]
 8105976:	021a      	lsls	r2, r3, #8
 8105978:	68fb      	ldr	r3, [r7, #12]
 810597a:	681b      	ldr	r3, [r3, #0]
 810597c:	430a      	orrs	r2, r1
 810597e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8105980:	e002      	b.n	8105988 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8105982:	2301      	movs	r3, #1
 8105984:	75fb      	strb	r3, [r7, #23]
      break;
 8105986:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8105988:	68fb      	ldr	r3, [r7, #12]
 810598a:	2200      	movs	r2, #0
 810598c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8105990:	7dfb      	ldrb	r3, [r7, #23]
}
 8105992:	4618      	mov	r0, r3
 8105994:	3718      	adds	r7, #24
 8105996:	46bd      	mov	sp, r7
 8105998:	bd80      	pop	{r7, pc}
 810599a:	bf00      	nop

0810599c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 810599c:	b580      	push	{r7, lr}
 810599e:	b084      	sub	sp, #16
 81059a0:	af00      	add	r7, sp, #0
 81059a2:	6078      	str	r0, [r7, #4]
 81059a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 81059a6:	2300      	movs	r3, #0
 81059a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 81059aa:	687b      	ldr	r3, [r7, #4]
 81059ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 81059b0:	2b01      	cmp	r3, #1
 81059b2:	d101      	bne.n	81059b8 <HAL_TIM_ConfigClockSource+0x1c>
 81059b4:	2302      	movs	r3, #2
 81059b6:	e0de      	b.n	8105b76 <HAL_TIM_ConfigClockSource+0x1da>
 81059b8:	687b      	ldr	r3, [r7, #4]
 81059ba:	2201      	movs	r2, #1
 81059bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 81059c0:	687b      	ldr	r3, [r7, #4]
 81059c2:	2202      	movs	r2, #2
 81059c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 81059c8:	687b      	ldr	r3, [r7, #4]
 81059ca:	681b      	ldr	r3, [r3, #0]
 81059cc:	689b      	ldr	r3, [r3, #8]
 81059ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 81059d0:	68bb      	ldr	r3, [r7, #8]
 81059d2:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 81059d6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 81059da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 81059dc:	68bb      	ldr	r3, [r7, #8]
 81059de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81059e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 81059e4:	687b      	ldr	r3, [r7, #4]
 81059e6:	681b      	ldr	r3, [r3, #0]
 81059e8:	68ba      	ldr	r2, [r7, #8]
 81059ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 81059ec:	683b      	ldr	r3, [r7, #0]
 81059ee:	681b      	ldr	r3, [r3, #0]
 81059f0:	4a63      	ldr	r2, [pc, #396]	; (8105b80 <HAL_TIM_ConfigClockSource+0x1e4>)
 81059f2:	4293      	cmp	r3, r2
 81059f4:	f000 80a9 	beq.w	8105b4a <HAL_TIM_ConfigClockSource+0x1ae>
 81059f8:	4a61      	ldr	r2, [pc, #388]	; (8105b80 <HAL_TIM_ConfigClockSource+0x1e4>)
 81059fa:	4293      	cmp	r3, r2
 81059fc:	f200 80ae 	bhi.w	8105b5c <HAL_TIM_ConfigClockSource+0x1c0>
 8105a00:	4a60      	ldr	r2, [pc, #384]	; (8105b84 <HAL_TIM_ConfigClockSource+0x1e8>)
 8105a02:	4293      	cmp	r3, r2
 8105a04:	f000 80a1 	beq.w	8105b4a <HAL_TIM_ConfigClockSource+0x1ae>
 8105a08:	4a5e      	ldr	r2, [pc, #376]	; (8105b84 <HAL_TIM_ConfigClockSource+0x1e8>)
 8105a0a:	4293      	cmp	r3, r2
 8105a0c:	f200 80a6 	bhi.w	8105b5c <HAL_TIM_ConfigClockSource+0x1c0>
 8105a10:	4a5d      	ldr	r2, [pc, #372]	; (8105b88 <HAL_TIM_ConfigClockSource+0x1ec>)
 8105a12:	4293      	cmp	r3, r2
 8105a14:	f000 8099 	beq.w	8105b4a <HAL_TIM_ConfigClockSource+0x1ae>
 8105a18:	4a5b      	ldr	r2, [pc, #364]	; (8105b88 <HAL_TIM_ConfigClockSource+0x1ec>)
 8105a1a:	4293      	cmp	r3, r2
 8105a1c:	f200 809e 	bhi.w	8105b5c <HAL_TIM_ConfigClockSource+0x1c0>
 8105a20:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8105a24:	f000 8091 	beq.w	8105b4a <HAL_TIM_ConfigClockSource+0x1ae>
 8105a28:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8105a2c:	f200 8096 	bhi.w	8105b5c <HAL_TIM_ConfigClockSource+0x1c0>
 8105a30:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8105a34:	f000 8089 	beq.w	8105b4a <HAL_TIM_ConfigClockSource+0x1ae>
 8105a38:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8105a3c:	f200 808e 	bhi.w	8105b5c <HAL_TIM_ConfigClockSource+0x1c0>
 8105a40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8105a44:	d03e      	beq.n	8105ac4 <HAL_TIM_ConfigClockSource+0x128>
 8105a46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8105a4a:	f200 8087 	bhi.w	8105b5c <HAL_TIM_ConfigClockSource+0x1c0>
 8105a4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8105a52:	f000 8086 	beq.w	8105b62 <HAL_TIM_ConfigClockSource+0x1c6>
 8105a56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8105a5a:	d87f      	bhi.n	8105b5c <HAL_TIM_ConfigClockSource+0x1c0>
 8105a5c:	2b70      	cmp	r3, #112	; 0x70
 8105a5e:	d01a      	beq.n	8105a96 <HAL_TIM_ConfigClockSource+0xfa>
 8105a60:	2b70      	cmp	r3, #112	; 0x70
 8105a62:	d87b      	bhi.n	8105b5c <HAL_TIM_ConfigClockSource+0x1c0>
 8105a64:	2b60      	cmp	r3, #96	; 0x60
 8105a66:	d050      	beq.n	8105b0a <HAL_TIM_ConfigClockSource+0x16e>
 8105a68:	2b60      	cmp	r3, #96	; 0x60
 8105a6a:	d877      	bhi.n	8105b5c <HAL_TIM_ConfigClockSource+0x1c0>
 8105a6c:	2b50      	cmp	r3, #80	; 0x50
 8105a6e:	d03c      	beq.n	8105aea <HAL_TIM_ConfigClockSource+0x14e>
 8105a70:	2b50      	cmp	r3, #80	; 0x50
 8105a72:	d873      	bhi.n	8105b5c <HAL_TIM_ConfigClockSource+0x1c0>
 8105a74:	2b40      	cmp	r3, #64	; 0x40
 8105a76:	d058      	beq.n	8105b2a <HAL_TIM_ConfigClockSource+0x18e>
 8105a78:	2b40      	cmp	r3, #64	; 0x40
 8105a7a:	d86f      	bhi.n	8105b5c <HAL_TIM_ConfigClockSource+0x1c0>
 8105a7c:	2b30      	cmp	r3, #48	; 0x30
 8105a7e:	d064      	beq.n	8105b4a <HAL_TIM_ConfigClockSource+0x1ae>
 8105a80:	2b30      	cmp	r3, #48	; 0x30
 8105a82:	d86b      	bhi.n	8105b5c <HAL_TIM_ConfigClockSource+0x1c0>
 8105a84:	2b20      	cmp	r3, #32
 8105a86:	d060      	beq.n	8105b4a <HAL_TIM_ConfigClockSource+0x1ae>
 8105a88:	2b20      	cmp	r3, #32
 8105a8a:	d867      	bhi.n	8105b5c <HAL_TIM_ConfigClockSource+0x1c0>
 8105a8c:	2b00      	cmp	r3, #0
 8105a8e:	d05c      	beq.n	8105b4a <HAL_TIM_ConfigClockSource+0x1ae>
 8105a90:	2b10      	cmp	r3, #16
 8105a92:	d05a      	beq.n	8105b4a <HAL_TIM_ConfigClockSource+0x1ae>
 8105a94:	e062      	b.n	8105b5c <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8105a96:	687b      	ldr	r3, [r7, #4]
 8105a98:	6818      	ldr	r0, [r3, #0]
 8105a9a:	683b      	ldr	r3, [r7, #0]
 8105a9c:	6899      	ldr	r1, [r3, #8]
 8105a9e:	683b      	ldr	r3, [r7, #0]
 8105aa0:	685a      	ldr	r2, [r3, #4]
 8105aa2:	683b      	ldr	r3, [r7, #0]
 8105aa4:	68db      	ldr	r3, [r3, #12]
 8105aa6:	f000 fc85 	bl	81063b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8105aaa:	687b      	ldr	r3, [r7, #4]
 8105aac:	681b      	ldr	r3, [r3, #0]
 8105aae:	689b      	ldr	r3, [r3, #8]
 8105ab0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8105ab2:	68bb      	ldr	r3, [r7, #8]
 8105ab4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8105ab8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8105aba:	687b      	ldr	r3, [r7, #4]
 8105abc:	681b      	ldr	r3, [r3, #0]
 8105abe:	68ba      	ldr	r2, [r7, #8]
 8105ac0:	609a      	str	r2, [r3, #8]
      break;
 8105ac2:	e04f      	b.n	8105b64 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8105ac4:	687b      	ldr	r3, [r7, #4]
 8105ac6:	6818      	ldr	r0, [r3, #0]
 8105ac8:	683b      	ldr	r3, [r7, #0]
 8105aca:	6899      	ldr	r1, [r3, #8]
 8105acc:	683b      	ldr	r3, [r7, #0]
 8105ace:	685a      	ldr	r2, [r3, #4]
 8105ad0:	683b      	ldr	r3, [r7, #0]
 8105ad2:	68db      	ldr	r3, [r3, #12]
 8105ad4:	f000 fc6e 	bl	81063b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8105ad8:	687b      	ldr	r3, [r7, #4]
 8105ada:	681b      	ldr	r3, [r3, #0]
 8105adc:	689a      	ldr	r2, [r3, #8]
 8105ade:	687b      	ldr	r3, [r7, #4]
 8105ae0:	681b      	ldr	r3, [r3, #0]
 8105ae2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8105ae6:	609a      	str	r2, [r3, #8]
      break;
 8105ae8:	e03c      	b.n	8105b64 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8105aea:	687b      	ldr	r3, [r7, #4]
 8105aec:	6818      	ldr	r0, [r3, #0]
 8105aee:	683b      	ldr	r3, [r7, #0]
 8105af0:	6859      	ldr	r1, [r3, #4]
 8105af2:	683b      	ldr	r3, [r7, #0]
 8105af4:	68db      	ldr	r3, [r3, #12]
 8105af6:	461a      	mov	r2, r3
 8105af8:	f000 fbe0 	bl	81062bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8105afc:	687b      	ldr	r3, [r7, #4]
 8105afe:	681b      	ldr	r3, [r3, #0]
 8105b00:	2150      	movs	r1, #80	; 0x50
 8105b02:	4618      	mov	r0, r3
 8105b04:	f000 fc39 	bl	810637a <TIM_ITRx_SetConfig>
      break;
 8105b08:	e02c      	b.n	8105b64 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8105b0a:	687b      	ldr	r3, [r7, #4]
 8105b0c:	6818      	ldr	r0, [r3, #0]
 8105b0e:	683b      	ldr	r3, [r7, #0]
 8105b10:	6859      	ldr	r1, [r3, #4]
 8105b12:	683b      	ldr	r3, [r7, #0]
 8105b14:	68db      	ldr	r3, [r3, #12]
 8105b16:	461a      	mov	r2, r3
 8105b18:	f000 fbff 	bl	810631a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8105b1c:	687b      	ldr	r3, [r7, #4]
 8105b1e:	681b      	ldr	r3, [r3, #0]
 8105b20:	2160      	movs	r1, #96	; 0x60
 8105b22:	4618      	mov	r0, r3
 8105b24:	f000 fc29 	bl	810637a <TIM_ITRx_SetConfig>
      break;
 8105b28:	e01c      	b.n	8105b64 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8105b2a:	687b      	ldr	r3, [r7, #4]
 8105b2c:	6818      	ldr	r0, [r3, #0]
 8105b2e:	683b      	ldr	r3, [r7, #0]
 8105b30:	6859      	ldr	r1, [r3, #4]
 8105b32:	683b      	ldr	r3, [r7, #0]
 8105b34:	68db      	ldr	r3, [r3, #12]
 8105b36:	461a      	mov	r2, r3
 8105b38:	f000 fbc0 	bl	81062bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8105b3c:	687b      	ldr	r3, [r7, #4]
 8105b3e:	681b      	ldr	r3, [r3, #0]
 8105b40:	2140      	movs	r1, #64	; 0x40
 8105b42:	4618      	mov	r0, r3
 8105b44:	f000 fc19 	bl	810637a <TIM_ITRx_SetConfig>
      break;
 8105b48:	e00c      	b.n	8105b64 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8105b4a:	687b      	ldr	r3, [r7, #4]
 8105b4c:	681a      	ldr	r2, [r3, #0]
 8105b4e:	683b      	ldr	r3, [r7, #0]
 8105b50:	681b      	ldr	r3, [r3, #0]
 8105b52:	4619      	mov	r1, r3
 8105b54:	4610      	mov	r0, r2
 8105b56:	f000 fc10 	bl	810637a <TIM_ITRx_SetConfig>
      break;
 8105b5a:	e003      	b.n	8105b64 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8105b5c:	2301      	movs	r3, #1
 8105b5e:	73fb      	strb	r3, [r7, #15]
      break;
 8105b60:	e000      	b.n	8105b64 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8105b62:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8105b64:	687b      	ldr	r3, [r7, #4]
 8105b66:	2201      	movs	r2, #1
 8105b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8105b6c:	687b      	ldr	r3, [r7, #4]
 8105b6e:	2200      	movs	r2, #0
 8105b70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8105b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8105b76:	4618      	mov	r0, r3
 8105b78:	3710      	adds	r7, #16
 8105b7a:	46bd      	mov	sp, r7
 8105b7c:	bd80      	pop	{r7, pc}
 8105b7e:	bf00      	nop
 8105b80:	00100040 	.word	0x00100040
 8105b84:	00100030 	.word	0x00100030
 8105b88:	00100020 	.word	0x00100020

08105b8c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8105b8c:	b480      	push	{r7}
 8105b8e:	b083      	sub	sp, #12
 8105b90:	af00      	add	r7, sp, #0
 8105b92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8105b94:	bf00      	nop
 8105b96:	370c      	adds	r7, #12
 8105b98:	46bd      	mov	sp, r7
 8105b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105b9e:	4770      	bx	lr

08105ba0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8105ba0:	b480      	push	{r7}
 8105ba2:	b083      	sub	sp, #12
 8105ba4:	af00      	add	r7, sp, #0
 8105ba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8105ba8:	bf00      	nop
 8105baa:	370c      	adds	r7, #12
 8105bac:	46bd      	mov	sp, r7
 8105bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105bb2:	4770      	bx	lr

08105bb4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8105bb4:	b480      	push	{r7}
 8105bb6:	b083      	sub	sp, #12
 8105bb8:	af00      	add	r7, sp, #0
 8105bba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8105bbc:	bf00      	nop
 8105bbe:	370c      	adds	r7, #12
 8105bc0:	46bd      	mov	sp, r7
 8105bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105bc6:	4770      	bx	lr

08105bc8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8105bc8:	b480      	push	{r7}
 8105bca:	b083      	sub	sp, #12
 8105bcc:	af00      	add	r7, sp, #0
 8105bce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8105bd0:	bf00      	nop
 8105bd2:	370c      	adds	r7, #12
 8105bd4:	46bd      	mov	sp, r7
 8105bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105bda:	4770      	bx	lr

08105bdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8105bdc:	b480      	push	{r7}
 8105bde:	b085      	sub	sp, #20
 8105be0:	af00      	add	r7, sp, #0
 8105be2:	6078      	str	r0, [r7, #4]
 8105be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8105be6:	687b      	ldr	r3, [r7, #4]
 8105be8:	681b      	ldr	r3, [r3, #0]
 8105bea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8105bec:	687b      	ldr	r3, [r7, #4]
 8105bee:	4a40      	ldr	r2, [pc, #256]	; (8105cf0 <TIM_Base_SetConfig+0x114>)
 8105bf0:	4293      	cmp	r3, r2
 8105bf2:	d013      	beq.n	8105c1c <TIM_Base_SetConfig+0x40>
 8105bf4:	687b      	ldr	r3, [r7, #4]
 8105bf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8105bfa:	d00f      	beq.n	8105c1c <TIM_Base_SetConfig+0x40>
 8105bfc:	687b      	ldr	r3, [r7, #4]
 8105bfe:	4a3d      	ldr	r2, [pc, #244]	; (8105cf4 <TIM_Base_SetConfig+0x118>)
 8105c00:	4293      	cmp	r3, r2
 8105c02:	d00b      	beq.n	8105c1c <TIM_Base_SetConfig+0x40>
 8105c04:	687b      	ldr	r3, [r7, #4]
 8105c06:	4a3c      	ldr	r2, [pc, #240]	; (8105cf8 <TIM_Base_SetConfig+0x11c>)
 8105c08:	4293      	cmp	r3, r2
 8105c0a:	d007      	beq.n	8105c1c <TIM_Base_SetConfig+0x40>
 8105c0c:	687b      	ldr	r3, [r7, #4]
 8105c0e:	4a3b      	ldr	r2, [pc, #236]	; (8105cfc <TIM_Base_SetConfig+0x120>)
 8105c10:	4293      	cmp	r3, r2
 8105c12:	d003      	beq.n	8105c1c <TIM_Base_SetConfig+0x40>
 8105c14:	687b      	ldr	r3, [r7, #4]
 8105c16:	4a3a      	ldr	r2, [pc, #232]	; (8105d00 <TIM_Base_SetConfig+0x124>)
 8105c18:	4293      	cmp	r3, r2
 8105c1a:	d108      	bne.n	8105c2e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8105c1c:	68fb      	ldr	r3, [r7, #12]
 8105c1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8105c22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8105c24:	683b      	ldr	r3, [r7, #0]
 8105c26:	685b      	ldr	r3, [r3, #4]
 8105c28:	68fa      	ldr	r2, [r7, #12]
 8105c2a:	4313      	orrs	r3, r2
 8105c2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8105c2e:	687b      	ldr	r3, [r7, #4]
 8105c30:	4a2f      	ldr	r2, [pc, #188]	; (8105cf0 <TIM_Base_SetConfig+0x114>)
 8105c32:	4293      	cmp	r3, r2
 8105c34:	d01f      	beq.n	8105c76 <TIM_Base_SetConfig+0x9a>
 8105c36:	687b      	ldr	r3, [r7, #4]
 8105c38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8105c3c:	d01b      	beq.n	8105c76 <TIM_Base_SetConfig+0x9a>
 8105c3e:	687b      	ldr	r3, [r7, #4]
 8105c40:	4a2c      	ldr	r2, [pc, #176]	; (8105cf4 <TIM_Base_SetConfig+0x118>)
 8105c42:	4293      	cmp	r3, r2
 8105c44:	d017      	beq.n	8105c76 <TIM_Base_SetConfig+0x9a>
 8105c46:	687b      	ldr	r3, [r7, #4]
 8105c48:	4a2b      	ldr	r2, [pc, #172]	; (8105cf8 <TIM_Base_SetConfig+0x11c>)
 8105c4a:	4293      	cmp	r3, r2
 8105c4c:	d013      	beq.n	8105c76 <TIM_Base_SetConfig+0x9a>
 8105c4e:	687b      	ldr	r3, [r7, #4]
 8105c50:	4a2a      	ldr	r2, [pc, #168]	; (8105cfc <TIM_Base_SetConfig+0x120>)
 8105c52:	4293      	cmp	r3, r2
 8105c54:	d00f      	beq.n	8105c76 <TIM_Base_SetConfig+0x9a>
 8105c56:	687b      	ldr	r3, [r7, #4]
 8105c58:	4a29      	ldr	r2, [pc, #164]	; (8105d00 <TIM_Base_SetConfig+0x124>)
 8105c5a:	4293      	cmp	r3, r2
 8105c5c:	d00b      	beq.n	8105c76 <TIM_Base_SetConfig+0x9a>
 8105c5e:	687b      	ldr	r3, [r7, #4]
 8105c60:	4a28      	ldr	r2, [pc, #160]	; (8105d04 <TIM_Base_SetConfig+0x128>)
 8105c62:	4293      	cmp	r3, r2
 8105c64:	d007      	beq.n	8105c76 <TIM_Base_SetConfig+0x9a>
 8105c66:	687b      	ldr	r3, [r7, #4]
 8105c68:	4a27      	ldr	r2, [pc, #156]	; (8105d08 <TIM_Base_SetConfig+0x12c>)
 8105c6a:	4293      	cmp	r3, r2
 8105c6c:	d003      	beq.n	8105c76 <TIM_Base_SetConfig+0x9a>
 8105c6e:	687b      	ldr	r3, [r7, #4]
 8105c70:	4a26      	ldr	r2, [pc, #152]	; (8105d0c <TIM_Base_SetConfig+0x130>)
 8105c72:	4293      	cmp	r3, r2
 8105c74:	d108      	bne.n	8105c88 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8105c76:	68fb      	ldr	r3, [r7, #12]
 8105c78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8105c7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8105c7e:	683b      	ldr	r3, [r7, #0]
 8105c80:	68db      	ldr	r3, [r3, #12]
 8105c82:	68fa      	ldr	r2, [r7, #12]
 8105c84:	4313      	orrs	r3, r2
 8105c86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8105c88:	68fb      	ldr	r3, [r7, #12]
 8105c8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8105c8e:	683b      	ldr	r3, [r7, #0]
 8105c90:	695b      	ldr	r3, [r3, #20]
 8105c92:	4313      	orrs	r3, r2
 8105c94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8105c96:	687b      	ldr	r3, [r7, #4]
 8105c98:	68fa      	ldr	r2, [r7, #12]
 8105c9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8105c9c:	683b      	ldr	r3, [r7, #0]
 8105c9e:	689a      	ldr	r2, [r3, #8]
 8105ca0:	687b      	ldr	r3, [r7, #4]
 8105ca2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8105ca4:	683b      	ldr	r3, [r7, #0]
 8105ca6:	681a      	ldr	r2, [r3, #0]
 8105ca8:	687b      	ldr	r3, [r7, #4]
 8105caa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8105cac:	687b      	ldr	r3, [r7, #4]
 8105cae:	4a10      	ldr	r2, [pc, #64]	; (8105cf0 <TIM_Base_SetConfig+0x114>)
 8105cb0:	4293      	cmp	r3, r2
 8105cb2:	d00f      	beq.n	8105cd4 <TIM_Base_SetConfig+0xf8>
 8105cb4:	687b      	ldr	r3, [r7, #4]
 8105cb6:	4a12      	ldr	r2, [pc, #72]	; (8105d00 <TIM_Base_SetConfig+0x124>)
 8105cb8:	4293      	cmp	r3, r2
 8105cba:	d00b      	beq.n	8105cd4 <TIM_Base_SetConfig+0xf8>
 8105cbc:	687b      	ldr	r3, [r7, #4]
 8105cbe:	4a11      	ldr	r2, [pc, #68]	; (8105d04 <TIM_Base_SetConfig+0x128>)
 8105cc0:	4293      	cmp	r3, r2
 8105cc2:	d007      	beq.n	8105cd4 <TIM_Base_SetConfig+0xf8>
 8105cc4:	687b      	ldr	r3, [r7, #4]
 8105cc6:	4a10      	ldr	r2, [pc, #64]	; (8105d08 <TIM_Base_SetConfig+0x12c>)
 8105cc8:	4293      	cmp	r3, r2
 8105cca:	d003      	beq.n	8105cd4 <TIM_Base_SetConfig+0xf8>
 8105ccc:	687b      	ldr	r3, [r7, #4]
 8105cce:	4a0f      	ldr	r2, [pc, #60]	; (8105d0c <TIM_Base_SetConfig+0x130>)
 8105cd0:	4293      	cmp	r3, r2
 8105cd2:	d103      	bne.n	8105cdc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8105cd4:	683b      	ldr	r3, [r7, #0]
 8105cd6:	691a      	ldr	r2, [r3, #16]
 8105cd8:	687b      	ldr	r3, [r7, #4]
 8105cda:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8105cdc:	687b      	ldr	r3, [r7, #4]
 8105cde:	2201      	movs	r2, #1
 8105ce0:	615a      	str	r2, [r3, #20]
}
 8105ce2:	bf00      	nop
 8105ce4:	3714      	adds	r7, #20
 8105ce6:	46bd      	mov	sp, r7
 8105ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105cec:	4770      	bx	lr
 8105cee:	bf00      	nop
 8105cf0:	40010000 	.word	0x40010000
 8105cf4:	40000400 	.word	0x40000400
 8105cf8:	40000800 	.word	0x40000800
 8105cfc:	40000c00 	.word	0x40000c00
 8105d00:	40010400 	.word	0x40010400
 8105d04:	40014000 	.word	0x40014000
 8105d08:	40014400 	.word	0x40014400
 8105d0c:	40014800 	.word	0x40014800

08105d10 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8105d10:	b480      	push	{r7}
 8105d12:	b087      	sub	sp, #28
 8105d14:	af00      	add	r7, sp, #0
 8105d16:	6078      	str	r0, [r7, #4]
 8105d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8105d1a:	687b      	ldr	r3, [r7, #4]
 8105d1c:	6a1b      	ldr	r3, [r3, #32]
 8105d1e:	f023 0201 	bic.w	r2, r3, #1
 8105d22:	687b      	ldr	r3, [r7, #4]
 8105d24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8105d26:	687b      	ldr	r3, [r7, #4]
 8105d28:	6a1b      	ldr	r3, [r3, #32]
 8105d2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8105d2c:	687b      	ldr	r3, [r7, #4]
 8105d2e:	685b      	ldr	r3, [r3, #4]
 8105d30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8105d32:	687b      	ldr	r3, [r7, #4]
 8105d34:	699b      	ldr	r3, [r3, #24]
 8105d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8105d38:	68fb      	ldr	r3, [r7, #12]
 8105d3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8105d3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8105d42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8105d44:	68fb      	ldr	r3, [r7, #12]
 8105d46:	f023 0303 	bic.w	r3, r3, #3
 8105d4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8105d4c:	683b      	ldr	r3, [r7, #0]
 8105d4e:	681b      	ldr	r3, [r3, #0]
 8105d50:	68fa      	ldr	r2, [r7, #12]
 8105d52:	4313      	orrs	r3, r2
 8105d54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8105d56:	697b      	ldr	r3, [r7, #20]
 8105d58:	f023 0302 	bic.w	r3, r3, #2
 8105d5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8105d5e:	683b      	ldr	r3, [r7, #0]
 8105d60:	689b      	ldr	r3, [r3, #8]
 8105d62:	697a      	ldr	r2, [r7, #20]
 8105d64:	4313      	orrs	r3, r2
 8105d66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8105d68:	687b      	ldr	r3, [r7, #4]
 8105d6a:	4a2c      	ldr	r2, [pc, #176]	; (8105e1c <TIM_OC1_SetConfig+0x10c>)
 8105d6c:	4293      	cmp	r3, r2
 8105d6e:	d00f      	beq.n	8105d90 <TIM_OC1_SetConfig+0x80>
 8105d70:	687b      	ldr	r3, [r7, #4]
 8105d72:	4a2b      	ldr	r2, [pc, #172]	; (8105e20 <TIM_OC1_SetConfig+0x110>)
 8105d74:	4293      	cmp	r3, r2
 8105d76:	d00b      	beq.n	8105d90 <TIM_OC1_SetConfig+0x80>
 8105d78:	687b      	ldr	r3, [r7, #4]
 8105d7a:	4a2a      	ldr	r2, [pc, #168]	; (8105e24 <TIM_OC1_SetConfig+0x114>)
 8105d7c:	4293      	cmp	r3, r2
 8105d7e:	d007      	beq.n	8105d90 <TIM_OC1_SetConfig+0x80>
 8105d80:	687b      	ldr	r3, [r7, #4]
 8105d82:	4a29      	ldr	r2, [pc, #164]	; (8105e28 <TIM_OC1_SetConfig+0x118>)
 8105d84:	4293      	cmp	r3, r2
 8105d86:	d003      	beq.n	8105d90 <TIM_OC1_SetConfig+0x80>
 8105d88:	687b      	ldr	r3, [r7, #4]
 8105d8a:	4a28      	ldr	r2, [pc, #160]	; (8105e2c <TIM_OC1_SetConfig+0x11c>)
 8105d8c:	4293      	cmp	r3, r2
 8105d8e:	d10c      	bne.n	8105daa <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8105d90:	697b      	ldr	r3, [r7, #20]
 8105d92:	f023 0308 	bic.w	r3, r3, #8
 8105d96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8105d98:	683b      	ldr	r3, [r7, #0]
 8105d9a:	68db      	ldr	r3, [r3, #12]
 8105d9c:	697a      	ldr	r2, [r7, #20]
 8105d9e:	4313      	orrs	r3, r2
 8105da0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8105da2:	697b      	ldr	r3, [r7, #20]
 8105da4:	f023 0304 	bic.w	r3, r3, #4
 8105da8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105daa:	687b      	ldr	r3, [r7, #4]
 8105dac:	4a1b      	ldr	r2, [pc, #108]	; (8105e1c <TIM_OC1_SetConfig+0x10c>)
 8105dae:	4293      	cmp	r3, r2
 8105db0:	d00f      	beq.n	8105dd2 <TIM_OC1_SetConfig+0xc2>
 8105db2:	687b      	ldr	r3, [r7, #4]
 8105db4:	4a1a      	ldr	r2, [pc, #104]	; (8105e20 <TIM_OC1_SetConfig+0x110>)
 8105db6:	4293      	cmp	r3, r2
 8105db8:	d00b      	beq.n	8105dd2 <TIM_OC1_SetConfig+0xc2>
 8105dba:	687b      	ldr	r3, [r7, #4]
 8105dbc:	4a19      	ldr	r2, [pc, #100]	; (8105e24 <TIM_OC1_SetConfig+0x114>)
 8105dbe:	4293      	cmp	r3, r2
 8105dc0:	d007      	beq.n	8105dd2 <TIM_OC1_SetConfig+0xc2>
 8105dc2:	687b      	ldr	r3, [r7, #4]
 8105dc4:	4a18      	ldr	r2, [pc, #96]	; (8105e28 <TIM_OC1_SetConfig+0x118>)
 8105dc6:	4293      	cmp	r3, r2
 8105dc8:	d003      	beq.n	8105dd2 <TIM_OC1_SetConfig+0xc2>
 8105dca:	687b      	ldr	r3, [r7, #4]
 8105dcc:	4a17      	ldr	r2, [pc, #92]	; (8105e2c <TIM_OC1_SetConfig+0x11c>)
 8105dce:	4293      	cmp	r3, r2
 8105dd0:	d111      	bne.n	8105df6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8105dd2:	693b      	ldr	r3, [r7, #16]
 8105dd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8105dd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8105dda:	693b      	ldr	r3, [r7, #16]
 8105ddc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8105de0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8105de2:	683b      	ldr	r3, [r7, #0]
 8105de4:	695b      	ldr	r3, [r3, #20]
 8105de6:	693a      	ldr	r2, [r7, #16]
 8105de8:	4313      	orrs	r3, r2
 8105dea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8105dec:	683b      	ldr	r3, [r7, #0]
 8105dee:	699b      	ldr	r3, [r3, #24]
 8105df0:	693a      	ldr	r2, [r7, #16]
 8105df2:	4313      	orrs	r3, r2
 8105df4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8105df6:	687b      	ldr	r3, [r7, #4]
 8105df8:	693a      	ldr	r2, [r7, #16]
 8105dfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8105dfc:	687b      	ldr	r3, [r7, #4]
 8105dfe:	68fa      	ldr	r2, [r7, #12]
 8105e00:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8105e02:	683b      	ldr	r3, [r7, #0]
 8105e04:	685a      	ldr	r2, [r3, #4]
 8105e06:	687b      	ldr	r3, [r7, #4]
 8105e08:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8105e0a:	687b      	ldr	r3, [r7, #4]
 8105e0c:	697a      	ldr	r2, [r7, #20]
 8105e0e:	621a      	str	r2, [r3, #32]
}
 8105e10:	bf00      	nop
 8105e12:	371c      	adds	r7, #28
 8105e14:	46bd      	mov	sp, r7
 8105e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105e1a:	4770      	bx	lr
 8105e1c:	40010000 	.word	0x40010000
 8105e20:	40010400 	.word	0x40010400
 8105e24:	40014000 	.word	0x40014000
 8105e28:	40014400 	.word	0x40014400
 8105e2c:	40014800 	.word	0x40014800

08105e30 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8105e30:	b480      	push	{r7}
 8105e32:	b087      	sub	sp, #28
 8105e34:	af00      	add	r7, sp, #0
 8105e36:	6078      	str	r0, [r7, #4]
 8105e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8105e3a:	687b      	ldr	r3, [r7, #4]
 8105e3c:	6a1b      	ldr	r3, [r3, #32]
 8105e3e:	f023 0210 	bic.w	r2, r3, #16
 8105e42:	687b      	ldr	r3, [r7, #4]
 8105e44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8105e46:	687b      	ldr	r3, [r7, #4]
 8105e48:	6a1b      	ldr	r3, [r3, #32]
 8105e4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8105e4c:	687b      	ldr	r3, [r7, #4]
 8105e4e:	685b      	ldr	r3, [r3, #4]
 8105e50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8105e52:	687b      	ldr	r3, [r7, #4]
 8105e54:	699b      	ldr	r3, [r3, #24]
 8105e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8105e58:	68fb      	ldr	r3, [r7, #12]
 8105e5a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8105e5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8105e62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8105e64:	68fb      	ldr	r3, [r7, #12]
 8105e66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8105e6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8105e6c:	683b      	ldr	r3, [r7, #0]
 8105e6e:	681b      	ldr	r3, [r3, #0]
 8105e70:	021b      	lsls	r3, r3, #8
 8105e72:	68fa      	ldr	r2, [r7, #12]
 8105e74:	4313      	orrs	r3, r2
 8105e76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8105e78:	697b      	ldr	r3, [r7, #20]
 8105e7a:	f023 0320 	bic.w	r3, r3, #32
 8105e7e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8105e80:	683b      	ldr	r3, [r7, #0]
 8105e82:	689b      	ldr	r3, [r3, #8]
 8105e84:	011b      	lsls	r3, r3, #4
 8105e86:	697a      	ldr	r2, [r7, #20]
 8105e88:	4313      	orrs	r3, r2
 8105e8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8105e8c:	687b      	ldr	r3, [r7, #4]
 8105e8e:	4a28      	ldr	r2, [pc, #160]	; (8105f30 <TIM_OC2_SetConfig+0x100>)
 8105e90:	4293      	cmp	r3, r2
 8105e92:	d003      	beq.n	8105e9c <TIM_OC2_SetConfig+0x6c>
 8105e94:	687b      	ldr	r3, [r7, #4]
 8105e96:	4a27      	ldr	r2, [pc, #156]	; (8105f34 <TIM_OC2_SetConfig+0x104>)
 8105e98:	4293      	cmp	r3, r2
 8105e9a:	d10d      	bne.n	8105eb8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8105e9c:	697b      	ldr	r3, [r7, #20]
 8105e9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8105ea2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8105ea4:	683b      	ldr	r3, [r7, #0]
 8105ea6:	68db      	ldr	r3, [r3, #12]
 8105ea8:	011b      	lsls	r3, r3, #4
 8105eaa:	697a      	ldr	r2, [r7, #20]
 8105eac:	4313      	orrs	r3, r2
 8105eae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8105eb0:	697b      	ldr	r3, [r7, #20]
 8105eb2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8105eb6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105eb8:	687b      	ldr	r3, [r7, #4]
 8105eba:	4a1d      	ldr	r2, [pc, #116]	; (8105f30 <TIM_OC2_SetConfig+0x100>)
 8105ebc:	4293      	cmp	r3, r2
 8105ebe:	d00f      	beq.n	8105ee0 <TIM_OC2_SetConfig+0xb0>
 8105ec0:	687b      	ldr	r3, [r7, #4]
 8105ec2:	4a1c      	ldr	r2, [pc, #112]	; (8105f34 <TIM_OC2_SetConfig+0x104>)
 8105ec4:	4293      	cmp	r3, r2
 8105ec6:	d00b      	beq.n	8105ee0 <TIM_OC2_SetConfig+0xb0>
 8105ec8:	687b      	ldr	r3, [r7, #4]
 8105eca:	4a1b      	ldr	r2, [pc, #108]	; (8105f38 <TIM_OC2_SetConfig+0x108>)
 8105ecc:	4293      	cmp	r3, r2
 8105ece:	d007      	beq.n	8105ee0 <TIM_OC2_SetConfig+0xb0>
 8105ed0:	687b      	ldr	r3, [r7, #4]
 8105ed2:	4a1a      	ldr	r2, [pc, #104]	; (8105f3c <TIM_OC2_SetConfig+0x10c>)
 8105ed4:	4293      	cmp	r3, r2
 8105ed6:	d003      	beq.n	8105ee0 <TIM_OC2_SetConfig+0xb0>
 8105ed8:	687b      	ldr	r3, [r7, #4]
 8105eda:	4a19      	ldr	r2, [pc, #100]	; (8105f40 <TIM_OC2_SetConfig+0x110>)
 8105edc:	4293      	cmp	r3, r2
 8105ede:	d113      	bne.n	8105f08 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8105ee0:	693b      	ldr	r3, [r7, #16]
 8105ee2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8105ee6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8105ee8:	693b      	ldr	r3, [r7, #16]
 8105eea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8105eee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8105ef0:	683b      	ldr	r3, [r7, #0]
 8105ef2:	695b      	ldr	r3, [r3, #20]
 8105ef4:	009b      	lsls	r3, r3, #2
 8105ef6:	693a      	ldr	r2, [r7, #16]
 8105ef8:	4313      	orrs	r3, r2
 8105efa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8105efc:	683b      	ldr	r3, [r7, #0]
 8105efe:	699b      	ldr	r3, [r3, #24]
 8105f00:	009b      	lsls	r3, r3, #2
 8105f02:	693a      	ldr	r2, [r7, #16]
 8105f04:	4313      	orrs	r3, r2
 8105f06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8105f08:	687b      	ldr	r3, [r7, #4]
 8105f0a:	693a      	ldr	r2, [r7, #16]
 8105f0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8105f0e:	687b      	ldr	r3, [r7, #4]
 8105f10:	68fa      	ldr	r2, [r7, #12]
 8105f12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8105f14:	683b      	ldr	r3, [r7, #0]
 8105f16:	685a      	ldr	r2, [r3, #4]
 8105f18:	687b      	ldr	r3, [r7, #4]
 8105f1a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8105f1c:	687b      	ldr	r3, [r7, #4]
 8105f1e:	697a      	ldr	r2, [r7, #20]
 8105f20:	621a      	str	r2, [r3, #32]
}
 8105f22:	bf00      	nop
 8105f24:	371c      	adds	r7, #28
 8105f26:	46bd      	mov	sp, r7
 8105f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105f2c:	4770      	bx	lr
 8105f2e:	bf00      	nop
 8105f30:	40010000 	.word	0x40010000
 8105f34:	40010400 	.word	0x40010400
 8105f38:	40014000 	.word	0x40014000
 8105f3c:	40014400 	.word	0x40014400
 8105f40:	40014800 	.word	0x40014800

08105f44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8105f44:	b480      	push	{r7}
 8105f46:	b087      	sub	sp, #28
 8105f48:	af00      	add	r7, sp, #0
 8105f4a:	6078      	str	r0, [r7, #4]
 8105f4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8105f4e:	687b      	ldr	r3, [r7, #4]
 8105f50:	6a1b      	ldr	r3, [r3, #32]
 8105f52:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8105f56:	687b      	ldr	r3, [r7, #4]
 8105f58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8105f5a:	687b      	ldr	r3, [r7, #4]
 8105f5c:	6a1b      	ldr	r3, [r3, #32]
 8105f5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8105f60:	687b      	ldr	r3, [r7, #4]
 8105f62:	685b      	ldr	r3, [r3, #4]
 8105f64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8105f66:	687b      	ldr	r3, [r7, #4]
 8105f68:	69db      	ldr	r3, [r3, #28]
 8105f6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8105f6c:	68fb      	ldr	r3, [r7, #12]
 8105f6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8105f72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8105f76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8105f78:	68fb      	ldr	r3, [r7, #12]
 8105f7a:	f023 0303 	bic.w	r3, r3, #3
 8105f7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8105f80:	683b      	ldr	r3, [r7, #0]
 8105f82:	681b      	ldr	r3, [r3, #0]
 8105f84:	68fa      	ldr	r2, [r7, #12]
 8105f86:	4313      	orrs	r3, r2
 8105f88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8105f8a:	697b      	ldr	r3, [r7, #20]
 8105f8c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8105f90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8105f92:	683b      	ldr	r3, [r7, #0]
 8105f94:	689b      	ldr	r3, [r3, #8]
 8105f96:	021b      	lsls	r3, r3, #8
 8105f98:	697a      	ldr	r2, [r7, #20]
 8105f9a:	4313      	orrs	r3, r2
 8105f9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8105f9e:	687b      	ldr	r3, [r7, #4]
 8105fa0:	4a27      	ldr	r2, [pc, #156]	; (8106040 <TIM_OC3_SetConfig+0xfc>)
 8105fa2:	4293      	cmp	r3, r2
 8105fa4:	d003      	beq.n	8105fae <TIM_OC3_SetConfig+0x6a>
 8105fa6:	687b      	ldr	r3, [r7, #4]
 8105fa8:	4a26      	ldr	r2, [pc, #152]	; (8106044 <TIM_OC3_SetConfig+0x100>)
 8105faa:	4293      	cmp	r3, r2
 8105fac:	d10d      	bne.n	8105fca <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8105fae:	697b      	ldr	r3, [r7, #20]
 8105fb0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8105fb4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8105fb6:	683b      	ldr	r3, [r7, #0]
 8105fb8:	68db      	ldr	r3, [r3, #12]
 8105fba:	021b      	lsls	r3, r3, #8
 8105fbc:	697a      	ldr	r2, [r7, #20]
 8105fbe:	4313      	orrs	r3, r2
 8105fc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8105fc2:	697b      	ldr	r3, [r7, #20]
 8105fc4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8105fc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105fca:	687b      	ldr	r3, [r7, #4]
 8105fcc:	4a1c      	ldr	r2, [pc, #112]	; (8106040 <TIM_OC3_SetConfig+0xfc>)
 8105fce:	4293      	cmp	r3, r2
 8105fd0:	d00f      	beq.n	8105ff2 <TIM_OC3_SetConfig+0xae>
 8105fd2:	687b      	ldr	r3, [r7, #4]
 8105fd4:	4a1b      	ldr	r2, [pc, #108]	; (8106044 <TIM_OC3_SetConfig+0x100>)
 8105fd6:	4293      	cmp	r3, r2
 8105fd8:	d00b      	beq.n	8105ff2 <TIM_OC3_SetConfig+0xae>
 8105fda:	687b      	ldr	r3, [r7, #4]
 8105fdc:	4a1a      	ldr	r2, [pc, #104]	; (8106048 <TIM_OC3_SetConfig+0x104>)
 8105fde:	4293      	cmp	r3, r2
 8105fe0:	d007      	beq.n	8105ff2 <TIM_OC3_SetConfig+0xae>
 8105fe2:	687b      	ldr	r3, [r7, #4]
 8105fe4:	4a19      	ldr	r2, [pc, #100]	; (810604c <TIM_OC3_SetConfig+0x108>)
 8105fe6:	4293      	cmp	r3, r2
 8105fe8:	d003      	beq.n	8105ff2 <TIM_OC3_SetConfig+0xae>
 8105fea:	687b      	ldr	r3, [r7, #4]
 8105fec:	4a18      	ldr	r2, [pc, #96]	; (8106050 <TIM_OC3_SetConfig+0x10c>)
 8105fee:	4293      	cmp	r3, r2
 8105ff0:	d113      	bne.n	810601a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8105ff2:	693b      	ldr	r3, [r7, #16]
 8105ff4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8105ff8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8105ffa:	693b      	ldr	r3, [r7, #16]
 8105ffc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8106000:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8106002:	683b      	ldr	r3, [r7, #0]
 8106004:	695b      	ldr	r3, [r3, #20]
 8106006:	011b      	lsls	r3, r3, #4
 8106008:	693a      	ldr	r2, [r7, #16]
 810600a:	4313      	orrs	r3, r2
 810600c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 810600e:	683b      	ldr	r3, [r7, #0]
 8106010:	699b      	ldr	r3, [r3, #24]
 8106012:	011b      	lsls	r3, r3, #4
 8106014:	693a      	ldr	r2, [r7, #16]
 8106016:	4313      	orrs	r3, r2
 8106018:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810601a:	687b      	ldr	r3, [r7, #4]
 810601c:	693a      	ldr	r2, [r7, #16]
 810601e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8106020:	687b      	ldr	r3, [r7, #4]
 8106022:	68fa      	ldr	r2, [r7, #12]
 8106024:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8106026:	683b      	ldr	r3, [r7, #0]
 8106028:	685a      	ldr	r2, [r3, #4]
 810602a:	687b      	ldr	r3, [r7, #4]
 810602c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810602e:	687b      	ldr	r3, [r7, #4]
 8106030:	697a      	ldr	r2, [r7, #20]
 8106032:	621a      	str	r2, [r3, #32]
}
 8106034:	bf00      	nop
 8106036:	371c      	adds	r7, #28
 8106038:	46bd      	mov	sp, r7
 810603a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810603e:	4770      	bx	lr
 8106040:	40010000 	.word	0x40010000
 8106044:	40010400 	.word	0x40010400
 8106048:	40014000 	.word	0x40014000
 810604c:	40014400 	.word	0x40014400
 8106050:	40014800 	.word	0x40014800

08106054 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8106054:	b480      	push	{r7}
 8106056:	b087      	sub	sp, #28
 8106058:	af00      	add	r7, sp, #0
 810605a:	6078      	str	r0, [r7, #4]
 810605c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 810605e:	687b      	ldr	r3, [r7, #4]
 8106060:	6a1b      	ldr	r3, [r3, #32]
 8106062:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8106066:	687b      	ldr	r3, [r7, #4]
 8106068:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810606a:	687b      	ldr	r3, [r7, #4]
 810606c:	6a1b      	ldr	r3, [r3, #32]
 810606e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106070:	687b      	ldr	r3, [r7, #4]
 8106072:	685b      	ldr	r3, [r3, #4]
 8106074:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8106076:	687b      	ldr	r3, [r7, #4]
 8106078:	69db      	ldr	r3, [r3, #28]
 810607a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 810607c:	68fb      	ldr	r3, [r7, #12]
 810607e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8106082:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8106086:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8106088:	68fb      	ldr	r3, [r7, #12]
 810608a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810608e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8106090:	683b      	ldr	r3, [r7, #0]
 8106092:	681b      	ldr	r3, [r3, #0]
 8106094:	021b      	lsls	r3, r3, #8
 8106096:	68fa      	ldr	r2, [r7, #12]
 8106098:	4313      	orrs	r3, r2
 810609a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 810609c:	693b      	ldr	r3, [r7, #16]
 810609e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 81060a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 81060a4:	683b      	ldr	r3, [r7, #0]
 81060a6:	689b      	ldr	r3, [r3, #8]
 81060a8:	031b      	lsls	r3, r3, #12
 81060aa:	693a      	ldr	r2, [r7, #16]
 81060ac:	4313      	orrs	r3, r2
 81060ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 81060b0:	687b      	ldr	r3, [r7, #4]
 81060b2:	4a18      	ldr	r2, [pc, #96]	; (8106114 <TIM_OC4_SetConfig+0xc0>)
 81060b4:	4293      	cmp	r3, r2
 81060b6:	d00f      	beq.n	81060d8 <TIM_OC4_SetConfig+0x84>
 81060b8:	687b      	ldr	r3, [r7, #4]
 81060ba:	4a17      	ldr	r2, [pc, #92]	; (8106118 <TIM_OC4_SetConfig+0xc4>)
 81060bc:	4293      	cmp	r3, r2
 81060be:	d00b      	beq.n	81060d8 <TIM_OC4_SetConfig+0x84>
 81060c0:	687b      	ldr	r3, [r7, #4]
 81060c2:	4a16      	ldr	r2, [pc, #88]	; (810611c <TIM_OC4_SetConfig+0xc8>)
 81060c4:	4293      	cmp	r3, r2
 81060c6:	d007      	beq.n	81060d8 <TIM_OC4_SetConfig+0x84>
 81060c8:	687b      	ldr	r3, [r7, #4]
 81060ca:	4a15      	ldr	r2, [pc, #84]	; (8106120 <TIM_OC4_SetConfig+0xcc>)
 81060cc:	4293      	cmp	r3, r2
 81060ce:	d003      	beq.n	81060d8 <TIM_OC4_SetConfig+0x84>
 81060d0:	687b      	ldr	r3, [r7, #4]
 81060d2:	4a14      	ldr	r2, [pc, #80]	; (8106124 <TIM_OC4_SetConfig+0xd0>)
 81060d4:	4293      	cmp	r3, r2
 81060d6:	d109      	bne.n	81060ec <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 81060d8:	697b      	ldr	r3, [r7, #20]
 81060da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 81060de:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 81060e0:	683b      	ldr	r3, [r7, #0]
 81060e2:	695b      	ldr	r3, [r3, #20]
 81060e4:	019b      	lsls	r3, r3, #6
 81060e6:	697a      	ldr	r2, [r7, #20]
 81060e8:	4313      	orrs	r3, r2
 81060ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 81060ec:	687b      	ldr	r3, [r7, #4]
 81060ee:	697a      	ldr	r2, [r7, #20]
 81060f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 81060f2:	687b      	ldr	r3, [r7, #4]
 81060f4:	68fa      	ldr	r2, [r7, #12]
 81060f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 81060f8:	683b      	ldr	r3, [r7, #0]
 81060fa:	685a      	ldr	r2, [r3, #4]
 81060fc:	687b      	ldr	r3, [r7, #4]
 81060fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8106100:	687b      	ldr	r3, [r7, #4]
 8106102:	693a      	ldr	r2, [r7, #16]
 8106104:	621a      	str	r2, [r3, #32]
}
 8106106:	bf00      	nop
 8106108:	371c      	adds	r7, #28
 810610a:	46bd      	mov	sp, r7
 810610c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106110:	4770      	bx	lr
 8106112:	bf00      	nop
 8106114:	40010000 	.word	0x40010000
 8106118:	40010400 	.word	0x40010400
 810611c:	40014000 	.word	0x40014000
 8106120:	40014400 	.word	0x40014400
 8106124:	40014800 	.word	0x40014800

08106128 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8106128:	b480      	push	{r7}
 810612a:	b087      	sub	sp, #28
 810612c:	af00      	add	r7, sp, #0
 810612e:	6078      	str	r0, [r7, #4]
 8106130:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8106132:	687b      	ldr	r3, [r7, #4]
 8106134:	6a1b      	ldr	r3, [r3, #32]
 8106136:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 810613a:	687b      	ldr	r3, [r7, #4]
 810613c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810613e:	687b      	ldr	r3, [r7, #4]
 8106140:	6a1b      	ldr	r3, [r3, #32]
 8106142:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106144:	687b      	ldr	r3, [r7, #4]
 8106146:	685b      	ldr	r3, [r3, #4]
 8106148:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 810614a:	687b      	ldr	r3, [r7, #4]
 810614c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810614e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8106150:	68fb      	ldr	r3, [r7, #12]
 8106152:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8106156:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 810615a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 810615c:	683b      	ldr	r3, [r7, #0]
 810615e:	681b      	ldr	r3, [r3, #0]
 8106160:	68fa      	ldr	r2, [r7, #12]
 8106162:	4313      	orrs	r3, r2
 8106164:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8106166:	693b      	ldr	r3, [r7, #16]
 8106168:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 810616c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 810616e:	683b      	ldr	r3, [r7, #0]
 8106170:	689b      	ldr	r3, [r3, #8]
 8106172:	041b      	lsls	r3, r3, #16
 8106174:	693a      	ldr	r2, [r7, #16]
 8106176:	4313      	orrs	r3, r2
 8106178:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810617a:	687b      	ldr	r3, [r7, #4]
 810617c:	4a17      	ldr	r2, [pc, #92]	; (81061dc <TIM_OC5_SetConfig+0xb4>)
 810617e:	4293      	cmp	r3, r2
 8106180:	d00f      	beq.n	81061a2 <TIM_OC5_SetConfig+0x7a>
 8106182:	687b      	ldr	r3, [r7, #4]
 8106184:	4a16      	ldr	r2, [pc, #88]	; (81061e0 <TIM_OC5_SetConfig+0xb8>)
 8106186:	4293      	cmp	r3, r2
 8106188:	d00b      	beq.n	81061a2 <TIM_OC5_SetConfig+0x7a>
 810618a:	687b      	ldr	r3, [r7, #4]
 810618c:	4a15      	ldr	r2, [pc, #84]	; (81061e4 <TIM_OC5_SetConfig+0xbc>)
 810618e:	4293      	cmp	r3, r2
 8106190:	d007      	beq.n	81061a2 <TIM_OC5_SetConfig+0x7a>
 8106192:	687b      	ldr	r3, [r7, #4]
 8106194:	4a14      	ldr	r2, [pc, #80]	; (81061e8 <TIM_OC5_SetConfig+0xc0>)
 8106196:	4293      	cmp	r3, r2
 8106198:	d003      	beq.n	81061a2 <TIM_OC5_SetConfig+0x7a>
 810619a:	687b      	ldr	r3, [r7, #4]
 810619c:	4a13      	ldr	r2, [pc, #76]	; (81061ec <TIM_OC5_SetConfig+0xc4>)
 810619e:	4293      	cmp	r3, r2
 81061a0:	d109      	bne.n	81061b6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 81061a2:	697b      	ldr	r3, [r7, #20]
 81061a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 81061a8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 81061aa:	683b      	ldr	r3, [r7, #0]
 81061ac:	695b      	ldr	r3, [r3, #20]
 81061ae:	021b      	lsls	r3, r3, #8
 81061b0:	697a      	ldr	r2, [r7, #20]
 81061b2:	4313      	orrs	r3, r2
 81061b4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 81061b6:	687b      	ldr	r3, [r7, #4]
 81061b8:	697a      	ldr	r2, [r7, #20]
 81061ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 81061bc:	687b      	ldr	r3, [r7, #4]
 81061be:	68fa      	ldr	r2, [r7, #12]
 81061c0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 81061c2:	683b      	ldr	r3, [r7, #0]
 81061c4:	685a      	ldr	r2, [r3, #4]
 81061c6:	687b      	ldr	r3, [r7, #4]
 81061c8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 81061ca:	687b      	ldr	r3, [r7, #4]
 81061cc:	693a      	ldr	r2, [r7, #16]
 81061ce:	621a      	str	r2, [r3, #32]
}
 81061d0:	bf00      	nop
 81061d2:	371c      	adds	r7, #28
 81061d4:	46bd      	mov	sp, r7
 81061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81061da:	4770      	bx	lr
 81061dc:	40010000 	.word	0x40010000
 81061e0:	40010400 	.word	0x40010400
 81061e4:	40014000 	.word	0x40014000
 81061e8:	40014400 	.word	0x40014400
 81061ec:	40014800 	.word	0x40014800

081061f0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 81061f0:	b480      	push	{r7}
 81061f2:	b087      	sub	sp, #28
 81061f4:	af00      	add	r7, sp, #0
 81061f6:	6078      	str	r0, [r7, #4]
 81061f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 81061fa:	687b      	ldr	r3, [r7, #4]
 81061fc:	6a1b      	ldr	r3, [r3, #32]
 81061fe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8106202:	687b      	ldr	r3, [r7, #4]
 8106204:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8106206:	687b      	ldr	r3, [r7, #4]
 8106208:	6a1b      	ldr	r3, [r3, #32]
 810620a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810620c:	687b      	ldr	r3, [r7, #4]
 810620e:	685b      	ldr	r3, [r3, #4]
 8106210:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8106212:	687b      	ldr	r3, [r7, #4]
 8106214:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8106216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8106218:	68fb      	ldr	r3, [r7, #12]
 810621a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 810621e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8106222:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8106224:	683b      	ldr	r3, [r7, #0]
 8106226:	681b      	ldr	r3, [r3, #0]
 8106228:	021b      	lsls	r3, r3, #8
 810622a:	68fa      	ldr	r2, [r7, #12]
 810622c:	4313      	orrs	r3, r2
 810622e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8106230:	693b      	ldr	r3, [r7, #16]
 8106232:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8106236:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8106238:	683b      	ldr	r3, [r7, #0]
 810623a:	689b      	ldr	r3, [r3, #8]
 810623c:	051b      	lsls	r3, r3, #20
 810623e:	693a      	ldr	r2, [r7, #16]
 8106240:	4313      	orrs	r3, r2
 8106242:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8106244:	687b      	ldr	r3, [r7, #4]
 8106246:	4a18      	ldr	r2, [pc, #96]	; (81062a8 <TIM_OC6_SetConfig+0xb8>)
 8106248:	4293      	cmp	r3, r2
 810624a:	d00f      	beq.n	810626c <TIM_OC6_SetConfig+0x7c>
 810624c:	687b      	ldr	r3, [r7, #4]
 810624e:	4a17      	ldr	r2, [pc, #92]	; (81062ac <TIM_OC6_SetConfig+0xbc>)
 8106250:	4293      	cmp	r3, r2
 8106252:	d00b      	beq.n	810626c <TIM_OC6_SetConfig+0x7c>
 8106254:	687b      	ldr	r3, [r7, #4]
 8106256:	4a16      	ldr	r2, [pc, #88]	; (81062b0 <TIM_OC6_SetConfig+0xc0>)
 8106258:	4293      	cmp	r3, r2
 810625a:	d007      	beq.n	810626c <TIM_OC6_SetConfig+0x7c>
 810625c:	687b      	ldr	r3, [r7, #4]
 810625e:	4a15      	ldr	r2, [pc, #84]	; (81062b4 <TIM_OC6_SetConfig+0xc4>)
 8106260:	4293      	cmp	r3, r2
 8106262:	d003      	beq.n	810626c <TIM_OC6_SetConfig+0x7c>
 8106264:	687b      	ldr	r3, [r7, #4]
 8106266:	4a14      	ldr	r2, [pc, #80]	; (81062b8 <TIM_OC6_SetConfig+0xc8>)
 8106268:	4293      	cmp	r3, r2
 810626a:	d109      	bne.n	8106280 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 810626c:	697b      	ldr	r3, [r7, #20]
 810626e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8106272:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8106274:	683b      	ldr	r3, [r7, #0]
 8106276:	695b      	ldr	r3, [r3, #20]
 8106278:	029b      	lsls	r3, r3, #10
 810627a:	697a      	ldr	r2, [r7, #20]
 810627c:	4313      	orrs	r3, r2
 810627e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8106280:	687b      	ldr	r3, [r7, #4]
 8106282:	697a      	ldr	r2, [r7, #20]
 8106284:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8106286:	687b      	ldr	r3, [r7, #4]
 8106288:	68fa      	ldr	r2, [r7, #12]
 810628a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 810628c:	683b      	ldr	r3, [r7, #0]
 810628e:	685a      	ldr	r2, [r3, #4]
 8106290:	687b      	ldr	r3, [r7, #4]
 8106292:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8106294:	687b      	ldr	r3, [r7, #4]
 8106296:	693a      	ldr	r2, [r7, #16]
 8106298:	621a      	str	r2, [r3, #32]
}
 810629a:	bf00      	nop
 810629c:	371c      	adds	r7, #28
 810629e:	46bd      	mov	sp, r7
 81062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81062a4:	4770      	bx	lr
 81062a6:	bf00      	nop
 81062a8:	40010000 	.word	0x40010000
 81062ac:	40010400 	.word	0x40010400
 81062b0:	40014000 	.word	0x40014000
 81062b4:	40014400 	.word	0x40014400
 81062b8:	40014800 	.word	0x40014800

081062bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 81062bc:	b480      	push	{r7}
 81062be:	b087      	sub	sp, #28
 81062c0:	af00      	add	r7, sp, #0
 81062c2:	60f8      	str	r0, [r7, #12]
 81062c4:	60b9      	str	r1, [r7, #8]
 81062c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 81062c8:	68fb      	ldr	r3, [r7, #12]
 81062ca:	6a1b      	ldr	r3, [r3, #32]
 81062cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 81062ce:	68fb      	ldr	r3, [r7, #12]
 81062d0:	6a1b      	ldr	r3, [r3, #32]
 81062d2:	f023 0201 	bic.w	r2, r3, #1
 81062d6:	68fb      	ldr	r3, [r7, #12]
 81062d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 81062da:	68fb      	ldr	r3, [r7, #12]
 81062dc:	699b      	ldr	r3, [r3, #24]
 81062de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 81062e0:	693b      	ldr	r3, [r7, #16]
 81062e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 81062e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 81062e8:	687b      	ldr	r3, [r7, #4]
 81062ea:	011b      	lsls	r3, r3, #4
 81062ec:	693a      	ldr	r2, [r7, #16]
 81062ee:	4313      	orrs	r3, r2
 81062f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 81062f2:	697b      	ldr	r3, [r7, #20]
 81062f4:	f023 030a 	bic.w	r3, r3, #10
 81062f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 81062fa:	697a      	ldr	r2, [r7, #20]
 81062fc:	68bb      	ldr	r3, [r7, #8]
 81062fe:	4313      	orrs	r3, r2
 8106300:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8106302:	68fb      	ldr	r3, [r7, #12]
 8106304:	693a      	ldr	r2, [r7, #16]
 8106306:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8106308:	68fb      	ldr	r3, [r7, #12]
 810630a:	697a      	ldr	r2, [r7, #20]
 810630c:	621a      	str	r2, [r3, #32]
}
 810630e:	bf00      	nop
 8106310:	371c      	adds	r7, #28
 8106312:	46bd      	mov	sp, r7
 8106314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106318:	4770      	bx	lr

0810631a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 810631a:	b480      	push	{r7}
 810631c:	b087      	sub	sp, #28
 810631e:	af00      	add	r7, sp, #0
 8106320:	60f8      	str	r0, [r7, #12]
 8106322:	60b9      	str	r1, [r7, #8]
 8106324:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8106326:	68fb      	ldr	r3, [r7, #12]
 8106328:	6a1b      	ldr	r3, [r3, #32]
 810632a:	f023 0210 	bic.w	r2, r3, #16
 810632e:	68fb      	ldr	r3, [r7, #12]
 8106330:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8106332:	68fb      	ldr	r3, [r7, #12]
 8106334:	699b      	ldr	r3, [r3, #24]
 8106336:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8106338:	68fb      	ldr	r3, [r7, #12]
 810633a:	6a1b      	ldr	r3, [r3, #32]
 810633c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 810633e:	697b      	ldr	r3, [r7, #20]
 8106340:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8106344:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8106346:	687b      	ldr	r3, [r7, #4]
 8106348:	031b      	lsls	r3, r3, #12
 810634a:	697a      	ldr	r2, [r7, #20]
 810634c:	4313      	orrs	r3, r2
 810634e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8106350:	693b      	ldr	r3, [r7, #16]
 8106352:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8106356:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8106358:	68bb      	ldr	r3, [r7, #8]
 810635a:	011b      	lsls	r3, r3, #4
 810635c:	693a      	ldr	r2, [r7, #16]
 810635e:	4313      	orrs	r3, r2
 8106360:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8106362:	68fb      	ldr	r3, [r7, #12]
 8106364:	697a      	ldr	r2, [r7, #20]
 8106366:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8106368:	68fb      	ldr	r3, [r7, #12]
 810636a:	693a      	ldr	r2, [r7, #16]
 810636c:	621a      	str	r2, [r3, #32]
}
 810636e:	bf00      	nop
 8106370:	371c      	adds	r7, #28
 8106372:	46bd      	mov	sp, r7
 8106374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106378:	4770      	bx	lr

0810637a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 810637a:	b480      	push	{r7}
 810637c:	b085      	sub	sp, #20
 810637e:	af00      	add	r7, sp, #0
 8106380:	6078      	str	r0, [r7, #4]
 8106382:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8106384:	687b      	ldr	r3, [r7, #4]
 8106386:	689b      	ldr	r3, [r3, #8]
 8106388:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 810638a:	68fb      	ldr	r3, [r7, #12]
 810638c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8106390:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8106394:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8106396:	683a      	ldr	r2, [r7, #0]
 8106398:	68fb      	ldr	r3, [r7, #12]
 810639a:	4313      	orrs	r3, r2
 810639c:	f043 0307 	orr.w	r3, r3, #7
 81063a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 81063a2:	687b      	ldr	r3, [r7, #4]
 81063a4:	68fa      	ldr	r2, [r7, #12]
 81063a6:	609a      	str	r2, [r3, #8]
}
 81063a8:	bf00      	nop
 81063aa:	3714      	adds	r7, #20
 81063ac:	46bd      	mov	sp, r7
 81063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 81063b2:	4770      	bx	lr

081063b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 81063b4:	b480      	push	{r7}
 81063b6:	b087      	sub	sp, #28
 81063b8:	af00      	add	r7, sp, #0
 81063ba:	60f8      	str	r0, [r7, #12]
 81063bc:	60b9      	str	r1, [r7, #8]
 81063be:	607a      	str	r2, [r7, #4]
 81063c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 81063c2:	68fb      	ldr	r3, [r7, #12]
 81063c4:	689b      	ldr	r3, [r3, #8]
 81063c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 81063c8:	697b      	ldr	r3, [r7, #20]
 81063ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81063ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 81063d0:	683b      	ldr	r3, [r7, #0]
 81063d2:	021a      	lsls	r2, r3, #8
 81063d4:	687b      	ldr	r3, [r7, #4]
 81063d6:	431a      	orrs	r2, r3
 81063d8:	68bb      	ldr	r3, [r7, #8]
 81063da:	4313      	orrs	r3, r2
 81063dc:	697a      	ldr	r2, [r7, #20]
 81063de:	4313      	orrs	r3, r2
 81063e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 81063e2:	68fb      	ldr	r3, [r7, #12]
 81063e4:	697a      	ldr	r2, [r7, #20]
 81063e6:	609a      	str	r2, [r3, #8]
}
 81063e8:	bf00      	nop
 81063ea:	371c      	adds	r7, #28
 81063ec:	46bd      	mov	sp, r7
 81063ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 81063f2:	4770      	bx	lr

081063f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 81063f4:	b480      	push	{r7}
 81063f6:	b087      	sub	sp, #28
 81063f8:	af00      	add	r7, sp, #0
 81063fa:	60f8      	str	r0, [r7, #12]
 81063fc:	60b9      	str	r1, [r7, #8]
 81063fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8106400:	68bb      	ldr	r3, [r7, #8]
 8106402:	f003 031f 	and.w	r3, r3, #31
 8106406:	2201      	movs	r2, #1
 8106408:	fa02 f303 	lsl.w	r3, r2, r3
 810640c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 810640e:	68fb      	ldr	r3, [r7, #12]
 8106410:	6a1a      	ldr	r2, [r3, #32]
 8106412:	697b      	ldr	r3, [r7, #20]
 8106414:	43db      	mvns	r3, r3
 8106416:	401a      	ands	r2, r3
 8106418:	68fb      	ldr	r3, [r7, #12]
 810641a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 810641c:	68fb      	ldr	r3, [r7, #12]
 810641e:	6a1a      	ldr	r2, [r3, #32]
 8106420:	68bb      	ldr	r3, [r7, #8]
 8106422:	f003 031f 	and.w	r3, r3, #31
 8106426:	6879      	ldr	r1, [r7, #4]
 8106428:	fa01 f303 	lsl.w	r3, r1, r3
 810642c:	431a      	orrs	r2, r3
 810642e:	68fb      	ldr	r3, [r7, #12]
 8106430:	621a      	str	r2, [r3, #32]
}
 8106432:	bf00      	nop
 8106434:	371c      	adds	r7, #28
 8106436:	46bd      	mov	sp, r7
 8106438:	f85d 7b04 	ldr.w	r7, [sp], #4
 810643c:	4770      	bx	lr
	...

08106440 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8106440:	b480      	push	{r7}
 8106442:	b085      	sub	sp, #20
 8106444:	af00      	add	r7, sp, #0
 8106446:	6078      	str	r0, [r7, #4]
 8106448:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 810644a:	687b      	ldr	r3, [r7, #4]
 810644c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8106450:	2b01      	cmp	r3, #1
 8106452:	d101      	bne.n	8106458 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8106454:	2302      	movs	r3, #2
 8106456:	e06d      	b.n	8106534 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8106458:	687b      	ldr	r3, [r7, #4]
 810645a:	2201      	movs	r2, #1
 810645c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8106460:	687b      	ldr	r3, [r7, #4]
 8106462:	2202      	movs	r2, #2
 8106464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8106468:	687b      	ldr	r3, [r7, #4]
 810646a:	681b      	ldr	r3, [r3, #0]
 810646c:	685b      	ldr	r3, [r3, #4]
 810646e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8106470:	687b      	ldr	r3, [r7, #4]
 8106472:	681b      	ldr	r3, [r3, #0]
 8106474:	689b      	ldr	r3, [r3, #8]
 8106476:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8106478:	687b      	ldr	r3, [r7, #4]
 810647a:	681b      	ldr	r3, [r3, #0]
 810647c:	4a30      	ldr	r2, [pc, #192]	; (8106540 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 810647e:	4293      	cmp	r3, r2
 8106480:	d004      	beq.n	810648c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8106482:	687b      	ldr	r3, [r7, #4]
 8106484:	681b      	ldr	r3, [r3, #0]
 8106486:	4a2f      	ldr	r2, [pc, #188]	; (8106544 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8106488:	4293      	cmp	r3, r2
 810648a:	d108      	bne.n	810649e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 810648c:	68fb      	ldr	r3, [r7, #12]
 810648e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8106492:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8106494:	683b      	ldr	r3, [r7, #0]
 8106496:	685b      	ldr	r3, [r3, #4]
 8106498:	68fa      	ldr	r2, [r7, #12]
 810649a:	4313      	orrs	r3, r2
 810649c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 810649e:	68fb      	ldr	r3, [r7, #12]
 81064a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 81064a4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 81064a6:	683b      	ldr	r3, [r7, #0]
 81064a8:	681b      	ldr	r3, [r3, #0]
 81064aa:	68fa      	ldr	r2, [r7, #12]
 81064ac:	4313      	orrs	r3, r2
 81064ae:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 81064b0:	687b      	ldr	r3, [r7, #4]
 81064b2:	681b      	ldr	r3, [r3, #0]
 81064b4:	68fa      	ldr	r2, [r7, #12]
 81064b6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 81064b8:	687b      	ldr	r3, [r7, #4]
 81064ba:	681b      	ldr	r3, [r3, #0]
 81064bc:	4a20      	ldr	r2, [pc, #128]	; (8106540 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 81064be:	4293      	cmp	r3, r2
 81064c0:	d022      	beq.n	8106508 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81064c2:	687b      	ldr	r3, [r7, #4]
 81064c4:	681b      	ldr	r3, [r3, #0]
 81064c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81064ca:	d01d      	beq.n	8106508 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81064cc:	687b      	ldr	r3, [r7, #4]
 81064ce:	681b      	ldr	r3, [r3, #0]
 81064d0:	4a1d      	ldr	r2, [pc, #116]	; (8106548 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 81064d2:	4293      	cmp	r3, r2
 81064d4:	d018      	beq.n	8106508 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81064d6:	687b      	ldr	r3, [r7, #4]
 81064d8:	681b      	ldr	r3, [r3, #0]
 81064da:	4a1c      	ldr	r2, [pc, #112]	; (810654c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 81064dc:	4293      	cmp	r3, r2
 81064de:	d013      	beq.n	8106508 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81064e0:	687b      	ldr	r3, [r7, #4]
 81064e2:	681b      	ldr	r3, [r3, #0]
 81064e4:	4a1a      	ldr	r2, [pc, #104]	; (8106550 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 81064e6:	4293      	cmp	r3, r2
 81064e8:	d00e      	beq.n	8106508 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81064ea:	687b      	ldr	r3, [r7, #4]
 81064ec:	681b      	ldr	r3, [r3, #0]
 81064ee:	4a15      	ldr	r2, [pc, #84]	; (8106544 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 81064f0:	4293      	cmp	r3, r2
 81064f2:	d009      	beq.n	8106508 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81064f4:	687b      	ldr	r3, [r7, #4]
 81064f6:	681b      	ldr	r3, [r3, #0]
 81064f8:	4a16      	ldr	r2, [pc, #88]	; (8106554 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 81064fa:	4293      	cmp	r3, r2
 81064fc:	d004      	beq.n	8106508 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81064fe:	687b      	ldr	r3, [r7, #4]
 8106500:	681b      	ldr	r3, [r3, #0]
 8106502:	4a15      	ldr	r2, [pc, #84]	; (8106558 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8106504:	4293      	cmp	r3, r2
 8106506:	d10c      	bne.n	8106522 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8106508:	68bb      	ldr	r3, [r7, #8]
 810650a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 810650e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8106510:	683b      	ldr	r3, [r7, #0]
 8106512:	689b      	ldr	r3, [r3, #8]
 8106514:	68ba      	ldr	r2, [r7, #8]
 8106516:	4313      	orrs	r3, r2
 8106518:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 810651a:	687b      	ldr	r3, [r7, #4]
 810651c:	681b      	ldr	r3, [r3, #0]
 810651e:	68ba      	ldr	r2, [r7, #8]
 8106520:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8106522:	687b      	ldr	r3, [r7, #4]
 8106524:	2201      	movs	r2, #1
 8106526:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 810652a:	687b      	ldr	r3, [r7, #4]
 810652c:	2200      	movs	r2, #0
 810652e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8106532:	2300      	movs	r3, #0
}
 8106534:	4618      	mov	r0, r3
 8106536:	3714      	adds	r7, #20
 8106538:	46bd      	mov	sp, r7
 810653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810653e:	4770      	bx	lr
 8106540:	40010000 	.word	0x40010000
 8106544:	40010400 	.word	0x40010400
 8106548:	40000400 	.word	0x40000400
 810654c:	40000800 	.word	0x40000800
 8106550:	40000c00 	.word	0x40000c00
 8106554:	40001800 	.word	0x40001800
 8106558:	40014000 	.word	0x40014000

0810655c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 810655c:	b480      	push	{r7}
 810655e:	b083      	sub	sp, #12
 8106560:	af00      	add	r7, sp, #0
 8106562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8106564:	bf00      	nop
 8106566:	370c      	adds	r7, #12
 8106568:	46bd      	mov	sp, r7
 810656a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810656e:	4770      	bx	lr

08106570 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8106570:	b480      	push	{r7}
 8106572:	b083      	sub	sp, #12
 8106574:	af00      	add	r7, sp, #0
 8106576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8106578:	bf00      	nop
 810657a:	370c      	adds	r7, #12
 810657c:	46bd      	mov	sp, r7
 810657e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106582:	4770      	bx	lr

08106584 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8106584:	b480      	push	{r7}
 8106586:	b083      	sub	sp, #12
 8106588:	af00      	add	r7, sp, #0
 810658a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 810658c:	bf00      	nop
 810658e:	370c      	adds	r7, #12
 8106590:	46bd      	mov	sp, r7
 8106592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106596:	4770      	bx	lr

08106598 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8106598:	b580      	push	{r7, lr}
 810659a:	b082      	sub	sp, #8
 810659c:	af00      	add	r7, sp, #0
 810659e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 81065a0:	687b      	ldr	r3, [r7, #4]
 81065a2:	2b00      	cmp	r3, #0
 81065a4:	d101      	bne.n	81065aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 81065a6:	2301      	movs	r3, #1
 81065a8:	e042      	b.n	8106630 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 81065aa:	687b      	ldr	r3, [r7, #4]
 81065ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81065b0:	2b00      	cmp	r3, #0
 81065b2:	d106      	bne.n	81065c2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 81065b4:	687b      	ldr	r3, [r7, #4]
 81065b6:	2200      	movs	r2, #0
 81065b8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 81065bc:	6878      	ldr	r0, [r7, #4]
 81065be:	f7fb fcd7 	bl	8101f70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 81065c2:	687b      	ldr	r3, [r7, #4]
 81065c4:	2224      	movs	r2, #36	; 0x24
 81065c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 81065ca:	687b      	ldr	r3, [r7, #4]
 81065cc:	681b      	ldr	r3, [r3, #0]
 81065ce:	681a      	ldr	r2, [r3, #0]
 81065d0:	687b      	ldr	r3, [r7, #4]
 81065d2:	681b      	ldr	r3, [r3, #0]
 81065d4:	f022 0201 	bic.w	r2, r2, #1
 81065d8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 81065da:	6878      	ldr	r0, [r7, #4]
 81065dc:	f000 fcde 	bl	8106f9c <UART_SetConfig>
 81065e0:	4603      	mov	r3, r0
 81065e2:	2b01      	cmp	r3, #1
 81065e4:	d101      	bne.n	81065ea <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 81065e6:	2301      	movs	r3, #1
 81065e8:	e022      	b.n	8106630 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 81065ea:	687b      	ldr	r3, [r7, #4]
 81065ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81065ee:	2b00      	cmp	r3, #0
 81065f0:	d002      	beq.n	81065f8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 81065f2:	6878      	ldr	r0, [r7, #4]
 81065f4:	f001 fa3a 	bl	8107a6c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 81065f8:	687b      	ldr	r3, [r7, #4]
 81065fa:	681b      	ldr	r3, [r3, #0]
 81065fc:	685a      	ldr	r2, [r3, #4]
 81065fe:	687b      	ldr	r3, [r7, #4]
 8106600:	681b      	ldr	r3, [r3, #0]
 8106602:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8106606:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8106608:	687b      	ldr	r3, [r7, #4]
 810660a:	681b      	ldr	r3, [r3, #0]
 810660c:	689a      	ldr	r2, [r3, #8]
 810660e:	687b      	ldr	r3, [r7, #4]
 8106610:	681b      	ldr	r3, [r3, #0]
 8106612:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8106616:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8106618:	687b      	ldr	r3, [r7, #4]
 810661a:	681b      	ldr	r3, [r3, #0]
 810661c:	681a      	ldr	r2, [r3, #0]
 810661e:	687b      	ldr	r3, [r7, #4]
 8106620:	681b      	ldr	r3, [r3, #0]
 8106622:	f042 0201 	orr.w	r2, r2, #1
 8106626:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8106628:	6878      	ldr	r0, [r7, #4]
 810662a:	f001 fac1 	bl	8107bb0 <UART_CheckIdleState>
 810662e:	4603      	mov	r3, r0
}
 8106630:	4618      	mov	r0, r3
 8106632:	3708      	adds	r7, #8
 8106634:	46bd      	mov	sp, r7
 8106636:	bd80      	pop	{r7, pc}

08106638 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8106638:	b480      	push	{r7}
 810663a:	b091      	sub	sp, #68	; 0x44
 810663c:	af00      	add	r7, sp, #0
 810663e:	60f8      	str	r0, [r7, #12]
 8106640:	60b9      	str	r1, [r7, #8]
 8106642:	4613      	mov	r3, r2
 8106644:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8106646:	68fb      	ldr	r3, [r7, #12]
 8106648:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810664c:	2b20      	cmp	r3, #32
 810664e:	f040 808c 	bne.w	810676a <HAL_UART_Transmit_IT+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8106652:	68bb      	ldr	r3, [r7, #8]
 8106654:	2b00      	cmp	r3, #0
 8106656:	d002      	beq.n	810665e <HAL_UART_Transmit_IT+0x26>
 8106658:	88fb      	ldrh	r3, [r7, #6]
 810665a:	2b00      	cmp	r3, #0
 810665c:	d101      	bne.n	8106662 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 810665e:	2301      	movs	r3, #1
 8106660:	e084      	b.n	810676c <HAL_UART_Transmit_IT+0x134>
    }

    __HAL_LOCK(huart);
 8106662:	68fb      	ldr	r3, [r7, #12]
 8106664:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8106668:	2b01      	cmp	r3, #1
 810666a:	d101      	bne.n	8106670 <HAL_UART_Transmit_IT+0x38>
 810666c:	2302      	movs	r3, #2
 810666e:	e07d      	b.n	810676c <HAL_UART_Transmit_IT+0x134>
 8106670:	68fb      	ldr	r3, [r7, #12]
 8106672:	2201      	movs	r2, #1
 8106674:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 8106678:	68fb      	ldr	r3, [r7, #12]
 810667a:	68ba      	ldr	r2, [r7, #8]
 810667c:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 810667e:	68fb      	ldr	r3, [r7, #12]
 8106680:	88fa      	ldrh	r2, [r7, #6]
 8106682:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8106686:	68fb      	ldr	r3, [r7, #12]
 8106688:	88fa      	ldrh	r2, [r7, #6]
 810668a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 810668e:	68fb      	ldr	r3, [r7, #12]
 8106690:	2200      	movs	r2, #0
 8106692:	675a      	str	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8106694:	68fb      	ldr	r3, [r7, #12]
 8106696:	2200      	movs	r2, #0
 8106698:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 810669c:	68fb      	ldr	r3, [r7, #12]
 810669e:	2221      	movs	r2, #33	; 0x21
 81066a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 81066a4:	68fb      	ldr	r3, [r7, #12]
 81066a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81066a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81066ac:	d12e      	bne.n	810670c <HAL_UART_Transmit_IT+0xd4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 81066ae:	68fb      	ldr	r3, [r7, #12]
 81066b0:	689b      	ldr	r3, [r3, #8]
 81066b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81066b6:	d107      	bne.n	81066c8 <HAL_UART_Transmit_IT+0x90>
 81066b8:	68fb      	ldr	r3, [r7, #12]
 81066ba:	691b      	ldr	r3, [r3, #16]
 81066bc:	2b00      	cmp	r3, #0
 81066be:	d103      	bne.n	81066c8 <HAL_UART_Transmit_IT+0x90>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 81066c0:	68fb      	ldr	r3, [r7, #12]
 81066c2:	4a2d      	ldr	r2, [pc, #180]	; (8106778 <HAL_UART_Transmit_IT+0x140>)
 81066c4:	675a      	str	r2, [r3, #116]	; 0x74
 81066c6:	e002      	b.n	81066ce <HAL_UART_Transmit_IT+0x96>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 81066c8:	68fb      	ldr	r3, [r7, #12]
 81066ca:	4a2c      	ldr	r2, [pc, #176]	; (810677c <HAL_UART_Transmit_IT+0x144>)
 81066cc:	675a      	str	r2, [r3, #116]	; 0x74
      }

      __HAL_UNLOCK(huart);
 81066ce:	68fb      	ldr	r3, [r7, #12]
 81066d0:	2200      	movs	r2, #0
 81066d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 81066d6:	68fb      	ldr	r3, [r7, #12]
 81066d8:	681b      	ldr	r3, [r3, #0]
 81066da:	3308      	adds	r3, #8
 81066dc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81066de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81066e0:	e853 3f00 	ldrex	r3, [r3]
 81066e4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 81066e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81066e8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 81066ec:	63bb      	str	r3, [r7, #56]	; 0x38
 81066ee:	68fb      	ldr	r3, [r7, #12]
 81066f0:	681b      	ldr	r3, [r3, #0]
 81066f2:	3308      	adds	r3, #8
 81066f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 81066f6:	637a      	str	r2, [r7, #52]	; 0x34
 81066f8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81066fa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 81066fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 81066fe:	e841 2300 	strex	r3, r2, [r1]
 8106702:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8106704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106706:	2b00      	cmp	r3, #0
 8106708:	d1e5      	bne.n	81066d6 <HAL_UART_Transmit_IT+0x9e>
 810670a:	e02c      	b.n	8106766 <HAL_UART_Transmit_IT+0x12e>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 810670c:	68fb      	ldr	r3, [r7, #12]
 810670e:	689b      	ldr	r3, [r3, #8]
 8106710:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8106714:	d107      	bne.n	8106726 <HAL_UART_Transmit_IT+0xee>
 8106716:	68fb      	ldr	r3, [r7, #12]
 8106718:	691b      	ldr	r3, [r3, #16]
 810671a:	2b00      	cmp	r3, #0
 810671c:	d103      	bne.n	8106726 <HAL_UART_Transmit_IT+0xee>
      {
        huart->TxISR = UART_TxISR_16BIT;
 810671e:	68fb      	ldr	r3, [r7, #12]
 8106720:	4a17      	ldr	r2, [pc, #92]	; (8106780 <HAL_UART_Transmit_IT+0x148>)
 8106722:	675a      	str	r2, [r3, #116]	; 0x74
 8106724:	e002      	b.n	810672c <HAL_UART_Transmit_IT+0xf4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8106726:	68fb      	ldr	r3, [r7, #12]
 8106728:	4a16      	ldr	r2, [pc, #88]	; (8106784 <HAL_UART_Transmit_IT+0x14c>)
 810672a:	675a      	str	r2, [r3, #116]	; 0x74
      }

      __HAL_UNLOCK(huart);
 810672c:	68fb      	ldr	r3, [r7, #12]
 810672e:	2200      	movs	r2, #0
 8106730:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8106734:	68fb      	ldr	r3, [r7, #12]
 8106736:	681b      	ldr	r3, [r3, #0]
 8106738:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810673a:	697b      	ldr	r3, [r7, #20]
 810673c:	e853 3f00 	ldrex	r3, [r3]
 8106740:	613b      	str	r3, [r7, #16]
   return(result);
 8106742:	693b      	ldr	r3, [r7, #16]
 8106744:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8106748:	63fb      	str	r3, [r7, #60]	; 0x3c
 810674a:	68fb      	ldr	r3, [r7, #12]
 810674c:	681b      	ldr	r3, [r3, #0]
 810674e:	461a      	mov	r2, r3
 8106750:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8106752:	623b      	str	r3, [r7, #32]
 8106754:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106756:	69f9      	ldr	r1, [r7, #28]
 8106758:	6a3a      	ldr	r2, [r7, #32]
 810675a:	e841 2300 	strex	r3, r2, [r1]
 810675e:	61bb      	str	r3, [r7, #24]
   return(result);
 8106760:	69bb      	ldr	r3, [r7, #24]
 8106762:	2b00      	cmp	r3, #0
 8106764:	d1e6      	bne.n	8106734 <HAL_UART_Transmit_IT+0xfc>
    }

    return HAL_OK;
 8106766:	2300      	movs	r3, #0
 8106768:	e000      	b.n	810676c <HAL_UART_Transmit_IT+0x134>
  }
  else
  {
    return HAL_BUSY;
 810676a:	2302      	movs	r3, #2
  }
}
 810676c:	4618      	mov	r0, r3
 810676e:	3744      	adds	r7, #68	; 0x44
 8106770:	46bd      	mov	sp, r7
 8106772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106776:	4770      	bx	lr
 8106778:	0810837f 	.word	0x0810837f
 810677c:	0810829f 	.word	0x0810829f
 8106780:	081081dd 	.word	0x081081dd
 8106784:	08108125 	.word	0x08108125

08106788 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8106788:	b580      	push	{r7, lr}
 810678a:	b08a      	sub	sp, #40	; 0x28
 810678c:	af00      	add	r7, sp, #0
 810678e:	60f8      	str	r0, [r7, #12]
 8106790:	60b9      	str	r1, [r7, #8]
 8106792:	4613      	mov	r3, r2
 8106794:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8106796:	68fb      	ldr	r3, [r7, #12]
 8106798:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 810679c:	2b20      	cmp	r3, #32
 810679e:	d142      	bne.n	8106826 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 81067a0:	68bb      	ldr	r3, [r7, #8]
 81067a2:	2b00      	cmp	r3, #0
 81067a4:	d002      	beq.n	81067ac <HAL_UART_Receive_IT+0x24>
 81067a6:	88fb      	ldrh	r3, [r7, #6]
 81067a8:	2b00      	cmp	r3, #0
 81067aa:	d101      	bne.n	81067b0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 81067ac:	2301      	movs	r3, #1
 81067ae:	e03b      	b.n	8106828 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 81067b0:	68fb      	ldr	r3, [r7, #12]
 81067b2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81067b6:	2b01      	cmp	r3, #1
 81067b8:	d101      	bne.n	81067be <HAL_UART_Receive_IT+0x36>
 81067ba:	2302      	movs	r3, #2
 81067bc:	e034      	b.n	8106828 <HAL_UART_Receive_IT+0xa0>
 81067be:	68fb      	ldr	r3, [r7, #12]
 81067c0:	2201      	movs	r2, #1
 81067c2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81067c6:	68fb      	ldr	r3, [r7, #12]
 81067c8:	2200      	movs	r2, #0
 81067ca:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 81067cc:	68fb      	ldr	r3, [r7, #12]
 81067ce:	681b      	ldr	r3, [r3, #0]
 81067d0:	4a17      	ldr	r2, [pc, #92]	; (8106830 <HAL_UART_Receive_IT+0xa8>)
 81067d2:	4293      	cmp	r3, r2
 81067d4:	d01f      	beq.n	8106816 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 81067d6:	68fb      	ldr	r3, [r7, #12]
 81067d8:	681b      	ldr	r3, [r3, #0]
 81067da:	685b      	ldr	r3, [r3, #4]
 81067dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 81067e0:	2b00      	cmp	r3, #0
 81067e2:	d018      	beq.n	8106816 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 81067e4:	68fb      	ldr	r3, [r7, #12]
 81067e6:	681b      	ldr	r3, [r3, #0]
 81067e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81067ea:	697b      	ldr	r3, [r7, #20]
 81067ec:	e853 3f00 	ldrex	r3, [r3]
 81067f0:	613b      	str	r3, [r7, #16]
   return(result);
 81067f2:	693b      	ldr	r3, [r7, #16]
 81067f4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 81067f8:	627b      	str	r3, [r7, #36]	; 0x24
 81067fa:	68fb      	ldr	r3, [r7, #12]
 81067fc:	681b      	ldr	r3, [r3, #0]
 81067fe:	461a      	mov	r2, r3
 8106800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8106802:	623b      	str	r3, [r7, #32]
 8106804:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106806:	69f9      	ldr	r1, [r7, #28]
 8106808:	6a3a      	ldr	r2, [r7, #32]
 810680a:	e841 2300 	strex	r3, r2, [r1]
 810680e:	61bb      	str	r3, [r7, #24]
   return(result);
 8106810:	69bb      	ldr	r3, [r7, #24]
 8106812:	2b00      	cmp	r3, #0
 8106814:	d1e6      	bne.n	81067e4 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8106816:	88fb      	ldrh	r3, [r7, #6]
 8106818:	461a      	mov	r2, r3
 810681a:	68b9      	ldr	r1, [r7, #8]
 810681c:	68f8      	ldr	r0, [r7, #12]
 810681e:	f001 fadb 	bl	8107dd8 <UART_Start_Receive_IT>
 8106822:	4603      	mov	r3, r0
 8106824:	e000      	b.n	8106828 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8106826:	2302      	movs	r3, #2
  }
}
 8106828:	4618      	mov	r0, r3
 810682a:	3728      	adds	r7, #40	; 0x28
 810682c:	46bd      	mov	sp, r7
 810682e:	bd80      	pop	{r7, pc}
 8106830:	58000c00 	.word	0x58000c00

08106834 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8106834:	b580      	push	{r7, lr}
 8106836:	b0ba      	sub	sp, #232	; 0xe8
 8106838:	af00      	add	r7, sp, #0
 810683a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 810683c:	687b      	ldr	r3, [r7, #4]
 810683e:	681b      	ldr	r3, [r3, #0]
 8106840:	69db      	ldr	r3, [r3, #28]
 8106842:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8106846:	687b      	ldr	r3, [r7, #4]
 8106848:	681b      	ldr	r3, [r3, #0]
 810684a:	681b      	ldr	r3, [r3, #0]
 810684c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8106850:	687b      	ldr	r3, [r7, #4]
 8106852:	681b      	ldr	r3, [r3, #0]
 8106854:	689b      	ldr	r3, [r3, #8]
 8106856:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 810685a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 810685e:	f640 030f 	movw	r3, #2063	; 0x80f
 8106862:	4013      	ands	r3, r2
 8106864:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8106868:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 810686c:	2b00      	cmp	r3, #0
 810686e:	d11b      	bne.n	81068a8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8106870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8106874:	f003 0320 	and.w	r3, r3, #32
 8106878:	2b00      	cmp	r3, #0
 810687a:	d015      	beq.n	81068a8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 810687c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8106880:	f003 0320 	and.w	r3, r3, #32
 8106884:	2b00      	cmp	r3, #0
 8106886:	d105      	bne.n	8106894 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8106888:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 810688c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8106890:	2b00      	cmp	r3, #0
 8106892:	d009      	beq.n	81068a8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8106894:	687b      	ldr	r3, [r7, #4]
 8106896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8106898:	2b00      	cmp	r3, #0
 810689a:	f000 835c 	beq.w	8106f56 <HAL_UART_IRQHandler+0x722>
      {
        huart->RxISR(huart);
 810689e:	687b      	ldr	r3, [r7, #4]
 81068a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81068a2:	6878      	ldr	r0, [r7, #4]
 81068a4:	4798      	blx	r3
      }
      return;
 81068a6:	e356      	b.n	8106f56 <HAL_UART_IRQHandler+0x722>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 81068a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 81068ac:	2b00      	cmp	r3, #0
 81068ae:	f000 811f 	beq.w	8106af0 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 81068b2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 81068b6:	4b8b      	ldr	r3, [pc, #556]	; (8106ae4 <HAL_UART_IRQHandler+0x2b0>)
 81068b8:	4013      	ands	r3, r2
 81068ba:	2b00      	cmp	r3, #0
 81068bc:	d106      	bne.n	81068cc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 81068be:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 81068c2:	4b89      	ldr	r3, [pc, #548]	; (8106ae8 <HAL_UART_IRQHandler+0x2b4>)
 81068c4:	4013      	ands	r3, r2
 81068c6:	2b00      	cmp	r3, #0
 81068c8:	f000 8112 	beq.w	8106af0 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 81068cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 81068d0:	f003 0301 	and.w	r3, r3, #1
 81068d4:	2b00      	cmp	r3, #0
 81068d6:	d011      	beq.n	81068fc <HAL_UART_IRQHandler+0xc8>
 81068d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 81068dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81068e0:	2b00      	cmp	r3, #0
 81068e2:	d00b      	beq.n	81068fc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 81068e4:	687b      	ldr	r3, [r7, #4]
 81068e6:	681b      	ldr	r3, [r3, #0]
 81068e8:	2201      	movs	r2, #1
 81068ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 81068ec:	687b      	ldr	r3, [r7, #4]
 81068ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 81068f2:	f043 0201 	orr.w	r2, r3, #1
 81068f6:	687b      	ldr	r3, [r7, #4]
 81068f8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 81068fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8106900:	f003 0302 	and.w	r3, r3, #2
 8106904:	2b00      	cmp	r3, #0
 8106906:	d011      	beq.n	810692c <HAL_UART_IRQHandler+0xf8>
 8106908:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 810690c:	f003 0301 	and.w	r3, r3, #1
 8106910:	2b00      	cmp	r3, #0
 8106912:	d00b      	beq.n	810692c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8106914:	687b      	ldr	r3, [r7, #4]
 8106916:	681b      	ldr	r3, [r3, #0]
 8106918:	2202      	movs	r2, #2
 810691a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 810691c:	687b      	ldr	r3, [r7, #4]
 810691e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8106922:	f043 0204 	orr.w	r2, r3, #4
 8106926:	687b      	ldr	r3, [r7, #4]
 8106928:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 810692c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8106930:	f003 0304 	and.w	r3, r3, #4
 8106934:	2b00      	cmp	r3, #0
 8106936:	d011      	beq.n	810695c <HAL_UART_IRQHandler+0x128>
 8106938:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 810693c:	f003 0301 	and.w	r3, r3, #1
 8106940:	2b00      	cmp	r3, #0
 8106942:	d00b      	beq.n	810695c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8106944:	687b      	ldr	r3, [r7, #4]
 8106946:	681b      	ldr	r3, [r3, #0]
 8106948:	2204      	movs	r2, #4
 810694a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 810694c:	687b      	ldr	r3, [r7, #4]
 810694e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8106952:	f043 0202 	orr.w	r2, r3, #2
 8106956:	687b      	ldr	r3, [r7, #4]
 8106958:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 810695c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8106960:	f003 0308 	and.w	r3, r3, #8
 8106964:	2b00      	cmp	r3, #0
 8106966:	d017      	beq.n	8106998 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8106968:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 810696c:	f003 0320 	and.w	r3, r3, #32
 8106970:	2b00      	cmp	r3, #0
 8106972:	d105      	bne.n	8106980 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8106974:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8106978:	4b5a      	ldr	r3, [pc, #360]	; (8106ae4 <HAL_UART_IRQHandler+0x2b0>)
 810697a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 810697c:	2b00      	cmp	r3, #0
 810697e:	d00b      	beq.n	8106998 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8106980:	687b      	ldr	r3, [r7, #4]
 8106982:	681b      	ldr	r3, [r3, #0]
 8106984:	2208      	movs	r2, #8
 8106986:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8106988:	687b      	ldr	r3, [r7, #4]
 810698a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 810698e:	f043 0208 	orr.w	r2, r3, #8
 8106992:	687b      	ldr	r3, [r7, #4]
 8106994:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8106998:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 810699c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 81069a0:	2b00      	cmp	r3, #0
 81069a2:	d012      	beq.n	81069ca <HAL_UART_IRQHandler+0x196>
 81069a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 81069a8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 81069ac:	2b00      	cmp	r3, #0
 81069ae:	d00c      	beq.n	81069ca <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 81069b0:	687b      	ldr	r3, [r7, #4]
 81069b2:	681b      	ldr	r3, [r3, #0]
 81069b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 81069b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 81069ba:	687b      	ldr	r3, [r7, #4]
 81069bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 81069c0:	f043 0220 	orr.w	r2, r3, #32
 81069c4:	687b      	ldr	r3, [r7, #4]
 81069c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 81069ca:	687b      	ldr	r3, [r7, #4]
 81069cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 81069d0:	2b00      	cmp	r3, #0
 81069d2:	f000 82c2 	beq.w	8106f5a <HAL_UART_IRQHandler+0x726>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 81069d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 81069da:	f003 0320 	and.w	r3, r3, #32
 81069de:	2b00      	cmp	r3, #0
 81069e0:	d013      	beq.n	8106a0a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 81069e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 81069e6:	f003 0320 	and.w	r3, r3, #32
 81069ea:	2b00      	cmp	r3, #0
 81069ec:	d105      	bne.n	81069fa <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 81069ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 81069f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 81069f6:	2b00      	cmp	r3, #0
 81069f8:	d007      	beq.n	8106a0a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 81069fa:	687b      	ldr	r3, [r7, #4]
 81069fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81069fe:	2b00      	cmp	r3, #0
 8106a00:	d003      	beq.n	8106a0a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8106a02:	687b      	ldr	r3, [r7, #4]
 8106a04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8106a06:	6878      	ldr	r0, [r7, #4]
 8106a08:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8106a0a:	687b      	ldr	r3, [r7, #4]
 8106a0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8106a10:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8106a14:	687b      	ldr	r3, [r7, #4]
 8106a16:	681b      	ldr	r3, [r3, #0]
 8106a18:	689b      	ldr	r3, [r3, #8]
 8106a1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8106a1e:	2b40      	cmp	r3, #64	; 0x40
 8106a20:	d005      	beq.n	8106a2e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8106a22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8106a26:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8106a2a:	2b00      	cmp	r3, #0
 8106a2c:	d04f      	beq.n	8106ace <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8106a2e:	6878      	ldr	r0, [r7, #4]
 8106a30:	f001 fafc 	bl	810802c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8106a34:	687b      	ldr	r3, [r7, #4]
 8106a36:	681b      	ldr	r3, [r3, #0]
 8106a38:	689b      	ldr	r3, [r3, #8]
 8106a3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8106a3e:	2b40      	cmp	r3, #64	; 0x40
 8106a40:	d141      	bne.n	8106ac6 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8106a42:	687b      	ldr	r3, [r7, #4]
 8106a44:	681b      	ldr	r3, [r3, #0]
 8106a46:	3308      	adds	r3, #8
 8106a48:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106a4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8106a50:	e853 3f00 	ldrex	r3, [r3]
 8106a54:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8106a58:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8106a5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8106a60:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8106a64:	687b      	ldr	r3, [r7, #4]
 8106a66:	681b      	ldr	r3, [r3, #0]
 8106a68:	3308      	adds	r3, #8
 8106a6a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8106a6e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8106a72:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106a76:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8106a7a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8106a7e:	e841 2300 	strex	r3, r2, [r1]
 8106a82:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8106a86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8106a8a:	2b00      	cmp	r3, #0
 8106a8c:	d1d9      	bne.n	8106a42 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8106a8e:	687b      	ldr	r3, [r7, #4]
 8106a90:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106a92:	2b00      	cmp	r3, #0
 8106a94:	d013      	beq.n	8106abe <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8106a96:	687b      	ldr	r3, [r7, #4]
 8106a98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106a9a:	4a14      	ldr	r2, [pc, #80]	; (8106aec <HAL_UART_IRQHandler+0x2b8>)
 8106a9c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8106a9e:	687b      	ldr	r3, [r7, #4]
 8106aa0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106aa2:	4618      	mov	r0, r3
 8106aa4:	f7fc f91c 	bl	8102ce0 <HAL_DMA_Abort_IT>
 8106aa8:	4603      	mov	r3, r0
 8106aaa:	2b00      	cmp	r3, #0
 8106aac:	d017      	beq.n	8106ade <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8106aae:	687b      	ldr	r3, [r7, #4]
 8106ab0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106ab2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8106ab4:	687a      	ldr	r2, [r7, #4]
 8106ab6:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8106ab8:	4610      	mov	r0, r2
 8106aba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8106abc:	e00f      	b.n	8106ade <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8106abe:	6878      	ldr	r0, [r7, #4]
 8106ac0:	f000 fa56 	bl	8106f70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8106ac4:	e00b      	b.n	8106ade <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8106ac6:	6878      	ldr	r0, [r7, #4]
 8106ac8:	f000 fa52 	bl	8106f70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8106acc:	e007      	b.n	8106ade <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8106ace:	6878      	ldr	r0, [r7, #4]
 8106ad0:	f000 fa4e 	bl	8106f70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8106ad4:	687b      	ldr	r3, [r7, #4]
 8106ad6:	2200      	movs	r2, #0
 8106ad8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8106adc:	e23d      	b.n	8106f5a <HAL_UART_IRQHandler+0x726>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8106ade:	bf00      	nop
    return;
 8106ae0:	e23b      	b.n	8106f5a <HAL_UART_IRQHandler+0x726>
 8106ae2:	bf00      	nop
 8106ae4:	10000001 	.word	0x10000001
 8106ae8:	04000120 	.word	0x04000120
 8106aec:	081080f9 	.word	0x081080f9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8106af0:	687b      	ldr	r3, [r7, #4]
 8106af2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8106af4:	2b01      	cmp	r3, #1
 8106af6:	f040 81d0 	bne.w	8106e9a <HAL_UART_IRQHandler+0x666>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8106afa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8106afe:	f003 0310 	and.w	r3, r3, #16
 8106b02:	2b00      	cmp	r3, #0
 8106b04:	f000 81c9 	beq.w	8106e9a <HAL_UART_IRQHandler+0x666>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8106b08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8106b0c:	f003 0310 	and.w	r3, r3, #16
 8106b10:	2b00      	cmp	r3, #0
 8106b12:	f000 81c2 	beq.w	8106e9a <HAL_UART_IRQHandler+0x666>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8106b16:	687b      	ldr	r3, [r7, #4]
 8106b18:	681b      	ldr	r3, [r3, #0]
 8106b1a:	2210      	movs	r2, #16
 8106b1c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8106b1e:	687b      	ldr	r3, [r7, #4]
 8106b20:	681b      	ldr	r3, [r3, #0]
 8106b22:	689b      	ldr	r3, [r3, #8]
 8106b24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8106b28:	2b40      	cmp	r3, #64	; 0x40
 8106b2a:	f040 813b 	bne.w	8106da4 <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8106b2e:	687b      	ldr	r3, [r7, #4]
 8106b30:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106b32:	681b      	ldr	r3, [r3, #0]
 8106b34:	4a8b      	ldr	r2, [pc, #556]	; (8106d64 <HAL_UART_IRQHandler+0x530>)
 8106b36:	4293      	cmp	r3, r2
 8106b38:	d059      	beq.n	8106bee <HAL_UART_IRQHandler+0x3ba>
 8106b3a:	687b      	ldr	r3, [r7, #4]
 8106b3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106b3e:	681b      	ldr	r3, [r3, #0]
 8106b40:	4a89      	ldr	r2, [pc, #548]	; (8106d68 <HAL_UART_IRQHandler+0x534>)
 8106b42:	4293      	cmp	r3, r2
 8106b44:	d053      	beq.n	8106bee <HAL_UART_IRQHandler+0x3ba>
 8106b46:	687b      	ldr	r3, [r7, #4]
 8106b48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106b4a:	681b      	ldr	r3, [r3, #0]
 8106b4c:	4a87      	ldr	r2, [pc, #540]	; (8106d6c <HAL_UART_IRQHandler+0x538>)
 8106b4e:	4293      	cmp	r3, r2
 8106b50:	d04d      	beq.n	8106bee <HAL_UART_IRQHandler+0x3ba>
 8106b52:	687b      	ldr	r3, [r7, #4]
 8106b54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106b56:	681b      	ldr	r3, [r3, #0]
 8106b58:	4a85      	ldr	r2, [pc, #532]	; (8106d70 <HAL_UART_IRQHandler+0x53c>)
 8106b5a:	4293      	cmp	r3, r2
 8106b5c:	d047      	beq.n	8106bee <HAL_UART_IRQHandler+0x3ba>
 8106b5e:	687b      	ldr	r3, [r7, #4]
 8106b60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106b62:	681b      	ldr	r3, [r3, #0]
 8106b64:	4a83      	ldr	r2, [pc, #524]	; (8106d74 <HAL_UART_IRQHandler+0x540>)
 8106b66:	4293      	cmp	r3, r2
 8106b68:	d041      	beq.n	8106bee <HAL_UART_IRQHandler+0x3ba>
 8106b6a:	687b      	ldr	r3, [r7, #4]
 8106b6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106b6e:	681b      	ldr	r3, [r3, #0]
 8106b70:	4a81      	ldr	r2, [pc, #516]	; (8106d78 <HAL_UART_IRQHandler+0x544>)
 8106b72:	4293      	cmp	r3, r2
 8106b74:	d03b      	beq.n	8106bee <HAL_UART_IRQHandler+0x3ba>
 8106b76:	687b      	ldr	r3, [r7, #4]
 8106b78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106b7a:	681b      	ldr	r3, [r3, #0]
 8106b7c:	4a7f      	ldr	r2, [pc, #508]	; (8106d7c <HAL_UART_IRQHandler+0x548>)
 8106b7e:	4293      	cmp	r3, r2
 8106b80:	d035      	beq.n	8106bee <HAL_UART_IRQHandler+0x3ba>
 8106b82:	687b      	ldr	r3, [r7, #4]
 8106b84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106b86:	681b      	ldr	r3, [r3, #0]
 8106b88:	4a7d      	ldr	r2, [pc, #500]	; (8106d80 <HAL_UART_IRQHandler+0x54c>)
 8106b8a:	4293      	cmp	r3, r2
 8106b8c:	d02f      	beq.n	8106bee <HAL_UART_IRQHandler+0x3ba>
 8106b8e:	687b      	ldr	r3, [r7, #4]
 8106b90:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106b92:	681b      	ldr	r3, [r3, #0]
 8106b94:	4a7b      	ldr	r2, [pc, #492]	; (8106d84 <HAL_UART_IRQHandler+0x550>)
 8106b96:	4293      	cmp	r3, r2
 8106b98:	d029      	beq.n	8106bee <HAL_UART_IRQHandler+0x3ba>
 8106b9a:	687b      	ldr	r3, [r7, #4]
 8106b9c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106b9e:	681b      	ldr	r3, [r3, #0]
 8106ba0:	4a79      	ldr	r2, [pc, #484]	; (8106d88 <HAL_UART_IRQHandler+0x554>)
 8106ba2:	4293      	cmp	r3, r2
 8106ba4:	d023      	beq.n	8106bee <HAL_UART_IRQHandler+0x3ba>
 8106ba6:	687b      	ldr	r3, [r7, #4]
 8106ba8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106baa:	681b      	ldr	r3, [r3, #0]
 8106bac:	4a77      	ldr	r2, [pc, #476]	; (8106d8c <HAL_UART_IRQHandler+0x558>)
 8106bae:	4293      	cmp	r3, r2
 8106bb0:	d01d      	beq.n	8106bee <HAL_UART_IRQHandler+0x3ba>
 8106bb2:	687b      	ldr	r3, [r7, #4]
 8106bb4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106bb6:	681b      	ldr	r3, [r3, #0]
 8106bb8:	4a75      	ldr	r2, [pc, #468]	; (8106d90 <HAL_UART_IRQHandler+0x55c>)
 8106bba:	4293      	cmp	r3, r2
 8106bbc:	d017      	beq.n	8106bee <HAL_UART_IRQHandler+0x3ba>
 8106bbe:	687b      	ldr	r3, [r7, #4]
 8106bc0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106bc2:	681b      	ldr	r3, [r3, #0]
 8106bc4:	4a73      	ldr	r2, [pc, #460]	; (8106d94 <HAL_UART_IRQHandler+0x560>)
 8106bc6:	4293      	cmp	r3, r2
 8106bc8:	d011      	beq.n	8106bee <HAL_UART_IRQHandler+0x3ba>
 8106bca:	687b      	ldr	r3, [r7, #4]
 8106bcc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106bce:	681b      	ldr	r3, [r3, #0]
 8106bd0:	4a71      	ldr	r2, [pc, #452]	; (8106d98 <HAL_UART_IRQHandler+0x564>)
 8106bd2:	4293      	cmp	r3, r2
 8106bd4:	d00b      	beq.n	8106bee <HAL_UART_IRQHandler+0x3ba>
 8106bd6:	687b      	ldr	r3, [r7, #4]
 8106bd8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106bda:	681b      	ldr	r3, [r3, #0]
 8106bdc:	4a6f      	ldr	r2, [pc, #444]	; (8106d9c <HAL_UART_IRQHandler+0x568>)
 8106bde:	4293      	cmp	r3, r2
 8106be0:	d005      	beq.n	8106bee <HAL_UART_IRQHandler+0x3ba>
 8106be2:	687b      	ldr	r3, [r7, #4]
 8106be4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106be6:	681b      	ldr	r3, [r3, #0]
 8106be8:	4a6d      	ldr	r2, [pc, #436]	; (8106da0 <HAL_UART_IRQHandler+0x56c>)
 8106bea:	4293      	cmp	r3, r2
 8106bec:	d105      	bne.n	8106bfa <HAL_UART_IRQHandler+0x3c6>
 8106bee:	687b      	ldr	r3, [r7, #4]
 8106bf0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106bf2:	681b      	ldr	r3, [r3, #0]
 8106bf4:	685b      	ldr	r3, [r3, #4]
 8106bf6:	b29b      	uxth	r3, r3
 8106bf8:	e004      	b.n	8106c04 <HAL_UART_IRQHandler+0x3d0>
 8106bfa:	687b      	ldr	r3, [r7, #4]
 8106bfc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106bfe:	681b      	ldr	r3, [r3, #0]
 8106c00:	685b      	ldr	r3, [r3, #4]
 8106c02:	b29b      	uxth	r3, r3
 8106c04:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8106c08:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8106c0c:	2b00      	cmp	r3, #0
 8106c0e:	f000 81a6 	beq.w	8106f5e <HAL_UART_IRQHandler+0x72a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8106c12:	687b      	ldr	r3, [r7, #4]
 8106c14:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8106c18:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8106c1c:	429a      	cmp	r2, r3
 8106c1e:	f080 819e 	bcs.w	8106f5e <HAL_UART_IRQHandler+0x72a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8106c22:	687b      	ldr	r3, [r7, #4]
 8106c24:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8106c28:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8106c2c:	687b      	ldr	r3, [r7, #4]
 8106c2e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106c30:	69db      	ldr	r3, [r3, #28]
 8106c32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8106c36:	f000 8086 	beq.w	8106d46 <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8106c3a:	687b      	ldr	r3, [r7, #4]
 8106c3c:	681b      	ldr	r3, [r3, #0]
 8106c3e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106c42:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8106c46:	e853 3f00 	ldrex	r3, [r3]
 8106c4a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8106c4e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8106c52:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8106c56:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8106c5a:	687b      	ldr	r3, [r7, #4]
 8106c5c:	681b      	ldr	r3, [r3, #0]
 8106c5e:	461a      	mov	r2, r3
 8106c60:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8106c64:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8106c68:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106c6c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8106c70:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8106c74:	e841 2300 	strex	r3, r2, [r1]
 8106c78:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8106c7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8106c80:	2b00      	cmp	r3, #0
 8106c82:	d1da      	bne.n	8106c3a <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8106c84:	687b      	ldr	r3, [r7, #4]
 8106c86:	681b      	ldr	r3, [r3, #0]
 8106c88:	3308      	adds	r3, #8
 8106c8a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106c8c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8106c8e:	e853 3f00 	ldrex	r3, [r3]
 8106c92:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8106c94:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8106c96:	f023 0301 	bic.w	r3, r3, #1
 8106c9a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8106c9e:	687b      	ldr	r3, [r7, #4]
 8106ca0:	681b      	ldr	r3, [r3, #0]
 8106ca2:	3308      	adds	r3, #8
 8106ca4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8106ca8:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8106cac:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106cae:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8106cb0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8106cb4:	e841 2300 	strex	r3, r2, [r1]
 8106cb8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8106cba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8106cbc:	2b00      	cmp	r3, #0
 8106cbe:	d1e1      	bne.n	8106c84 <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8106cc0:	687b      	ldr	r3, [r7, #4]
 8106cc2:	681b      	ldr	r3, [r3, #0]
 8106cc4:	3308      	adds	r3, #8
 8106cc6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106cc8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8106cca:	e853 3f00 	ldrex	r3, [r3]
 8106cce:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8106cd0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8106cd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8106cd6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8106cda:	687b      	ldr	r3, [r7, #4]
 8106cdc:	681b      	ldr	r3, [r3, #0]
 8106cde:	3308      	adds	r3, #8
 8106ce0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8106ce4:	66fa      	str	r2, [r7, #108]	; 0x6c
 8106ce6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106ce8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8106cea:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8106cec:	e841 2300 	strex	r3, r2, [r1]
 8106cf0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8106cf2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8106cf4:	2b00      	cmp	r3, #0
 8106cf6:	d1e3      	bne.n	8106cc0 <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8106cf8:	687b      	ldr	r3, [r7, #4]
 8106cfa:	2220      	movs	r2, #32
 8106cfc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8106d00:	687b      	ldr	r3, [r7, #4]
 8106d02:	2200      	movs	r2, #0
 8106d04:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8106d06:	687b      	ldr	r3, [r7, #4]
 8106d08:	681b      	ldr	r3, [r3, #0]
 8106d0a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106d0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8106d0e:	e853 3f00 	ldrex	r3, [r3]
 8106d12:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8106d14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8106d16:	f023 0310 	bic.w	r3, r3, #16
 8106d1a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8106d1e:	687b      	ldr	r3, [r7, #4]
 8106d20:	681b      	ldr	r3, [r3, #0]
 8106d22:	461a      	mov	r2, r3
 8106d24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8106d28:	65bb      	str	r3, [r7, #88]	; 0x58
 8106d2a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106d2c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8106d2e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8106d30:	e841 2300 	strex	r3, r2, [r1]
 8106d34:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8106d36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8106d38:	2b00      	cmp	r3, #0
 8106d3a:	d1e4      	bne.n	8106d06 <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8106d3c:	687b      	ldr	r3, [r7, #4]
 8106d3e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106d40:	4618      	mov	r0, r3
 8106d42:	f7fb fcaf 	bl	81026a4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8106d46:	687b      	ldr	r3, [r7, #4]
 8106d48:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8106d4c:	687b      	ldr	r3, [r7, #4]
 8106d4e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8106d52:	b29b      	uxth	r3, r3
 8106d54:	1ad3      	subs	r3, r2, r3
 8106d56:	b29b      	uxth	r3, r3
 8106d58:	4619      	mov	r1, r3
 8106d5a:	6878      	ldr	r0, [r7, #4]
 8106d5c:	f000 f912 	bl	8106f84 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8106d60:	e0fd      	b.n	8106f5e <HAL_UART_IRQHandler+0x72a>
 8106d62:	bf00      	nop
 8106d64:	40020010 	.word	0x40020010
 8106d68:	40020028 	.word	0x40020028
 8106d6c:	40020040 	.word	0x40020040
 8106d70:	40020058 	.word	0x40020058
 8106d74:	40020070 	.word	0x40020070
 8106d78:	40020088 	.word	0x40020088
 8106d7c:	400200a0 	.word	0x400200a0
 8106d80:	400200b8 	.word	0x400200b8
 8106d84:	40020410 	.word	0x40020410
 8106d88:	40020428 	.word	0x40020428
 8106d8c:	40020440 	.word	0x40020440
 8106d90:	40020458 	.word	0x40020458
 8106d94:	40020470 	.word	0x40020470
 8106d98:	40020488 	.word	0x40020488
 8106d9c:	400204a0 	.word	0x400204a0
 8106da0:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8106da4:	687b      	ldr	r3, [r7, #4]
 8106da6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8106daa:	687b      	ldr	r3, [r7, #4]
 8106dac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8106db0:	b29b      	uxth	r3, r3
 8106db2:	1ad3      	subs	r3, r2, r3
 8106db4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8106db8:	687b      	ldr	r3, [r7, #4]
 8106dba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8106dbe:	b29b      	uxth	r3, r3
 8106dc0:	2b00      	cmp	r3, #0
 8106dc2:	f000 80ce 	beq.w	8106f62 <HAL_UART_IRQHandler+0x72e>
          && (nb_rx_data > 0U))
 8106dc6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8106dca:	2b00      	cmp	r3, #0
 8106dcc:	f000 80c9 	beq.w	8106f62 <HAL_UART_IRQHandler+0x72e>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8106dd0:	687b      	ldr	r3, [r7, #4]
 8106dd2:	681b      	ldr	r3, [r3, #0]
 8106dd4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106dd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106dd8:	e853 3f00 	ldrex	r3, [r3]
 8106ddc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8106dde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106de0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8106de4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8106de8:	687b      	ldr	r3, [r7, #4]
 8106dea:	681b      	ldr	r3, [r3, #0]
 8106dec:	461a      	mov	r2, r3
 8106dee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8106df2:	647b      	str	r3, [r7, #68]	; 0x44
 8106df4:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106df6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8106df8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8106dfa:	e841 2300 	strex	r3, r2, [r1]
 8106dfe:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8106e00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8106e02:	2b00      	cmp	r3, #0
 8106e04:	d1e4      	bne.n	8106dd0 <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8106e06:	687b      	ldr	r3, [r7, #4]
 8106e08:	681b      	ldr	r3, [r3, #0]
 8106e0a:	3308      	adds	r3, #8
 8106e0c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8106e10:	e853 3f00 	ldrex	r3, [r3]
 8106e14:	623b      	str	r3, [r7, #32]
   return(result);
 8106e16:	6a3b      	ldr	r3, [r7, #32]
 8106e18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8106e1c:	f023 0301 	bic.w	r3, r3, #1
 8106e20:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8106e24:	687b      	ldr	r3, [r7, #4]
 8106e26:	681b      	ldr	r3, [r3, #0]
 8106e28:	3308      	adds	r3, #8
 8106e2a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8106e2e:	633a      	str	r2, [r7, #48]	; 0x30
 8106e30:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106e32:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8106e34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8106e36:	e841 2300 	strex	r3, r2, [r1]
 8106e3a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8106e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106e3e:	2b00      	cmp	r3, #0
 8106e40:	d1e1      	bne.n	8106e06 <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8106e42:	687b      	ldr	r3, [r7, #4]
 8106e44:	2220      	movs	r2, #32
 8106e46:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8106e4a:	687b      	ldr	r3, [r7, #4]
 8106e4c:	2200      	movs	r2, #0
 8106e4e:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8106e50:	687b      	ldr	r3, [r7, #4]
 8106e52:	2200      	movs	r2, #0
 8106e54:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8106e56:	687b      	ldr	r3, [r7, #4]
 8106e58:	681b      	ldr	r3, [r3, #0]
 8106e5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106e5c:	693b      	ldr	r3, [r7, #16]
 8106e5e:	e853 3f00 	ldrex	r3, [r3]
 8106e62:	60fb      	str	r3, [r7, #12]
   return(result);
 8106e64:	68fb      	ldr	r3, [r7, #12]
 8106e66:	f023 0310 	bic.w	r3, r3, #16
 8106e6a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8106e6e:	687b      	ldr	r3, [r7, #4]
 8106e70:	681b      	ldr	r3, [r3, #0]
 8106e72:	461a      	mov	r2, r3
 8106e74:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8106e78:	61fb      	str	r3, [r7, #28]
 8106e7a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106e7c:	69b9      	ldr	r1, [r7, #24]
 8106e7e:	69fa      	ldr	r2, [r7, #28]
 8106e80:	e841 2300 	strex	r3, r2, [r1]
 8106e84:	617b      	str	r3, [r7, #20]
   return(result);
 8106e86:	697b      	ldr	r3, [r7, #20]
 8106e88:	2b00      	cmp	r3, #0
 8106e8a:	d1e4      	bne.n	8106e56 <HAL_UART_IRQHandler+0x622>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8106e8c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8106e90:	4619      	mov	r1, r3
 8106e92:	6878      	ldr	r0, [r7, #4]
 8106e94:	f000 f876 	bl	8106f84 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8106e98:	e063      	b.n	8106f62 <HAL_UART_IRQHandler+0x72e>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8106e9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8106e9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8106ea2:	2b00      	cmp	r3, #0
 8106ea4:	d00e      	beq.n	8106ec4 <HAL_UART_IRQHandler+0x690>
 8106ea6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8106eaa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8106eae:	2b00      	cmp	r3, #0
 8106eb0:	d008      	beq.n	8106ec4 <HAL_UART_IRQHandler+0x690>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8106eb2:	687b      	ldr	r3, [r7, #4]
 8106eb4:	681b      	ldr	r3, [r3, #0]
 8106eb6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8106eba:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8106ebc:	6878      	ldr	r0, [r7, #4]
 8106ebe:	f001 ff5b 	bl	8108d78 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8106ec2:	e051      	b.n	8106f68 <HAL_UART_IRQHandler+0x734>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8106ec4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8106ec8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8106ecc:	2b00      	cmp	r3, #0
 8106ece:	d014      	beq.n	8106efa <HAL_UART_IRQHandler+0x6c6>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8106ed0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8106ed4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8106ed8:	2b00      	cmp	r3, #0
 8106eda:	d105      	bne.n	8106ee8 <HAL_UART_IRQHandler+0x6b4>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8106edc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8106ee0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8106ee4:	2b00      	cmp	r3, #0
 8106ee6:	d008      	beq.n	8106efa <HAL_UART_IRQHandler+0x6c6>
  {
    if (huart->TxISR != NULL)
 8106ee8:	687b      	ldr	r3, [r7, #4]
 8106eea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8106eec:	2b00      	cmp	r3, #0
 8106eee:	d03a      	beq.n	8106f66 <HAL_UART_IRQHandler+0x732>
    {
      huart->TxISR(huart);
 8106ef0:	687b      	ldr	r3, [r7, #4]
 8106ef2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8106ef4:	6878      	ldr	r0, [r7, #4]
 8106ef6:	4798      	blx	r3
    }
    return;
 8106ef8:	e035      	b.n	8106f66 <HAL_UART_IRQHandler+0x732>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8106efa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8106efe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8106f02:	2b00      	cmp	r3, #0
 8106f04:	d009      	beq.n	8106f1a <HAL_UART_IRQHandler+0x6e6>
 8106f06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8106f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8106f0e:	2b00      	cmp	r3, #0
 8106f10:	d003      	beq.n	8106f1a <HAL_UART_IRQHandler+0x6e6>
  {
    UART_EndTransmit_IT(huart);
 8106f12:	6878      	ldr	r0, [r7, #4]
 8106f14:	f001 faa8 	bl	8108468 <UART_EndTransmit_IT>
    return;
 8106f18:	e026      	b.n	8106f68 <HAL_UART_IRQHandler+0x734>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8106f1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8106f1e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8106f22:	2b00      	cmp	r3, #0
 8106f24:	d009      	beq.n	8106f3a <HAL_UART_IRQHandler+0x706>
 8106f26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8106f2a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8106f2e:	2b00      	cmp	r3, #0
 8106f30:	d003      	beq.n	8106f3a <HAL_UART_IRQHandler+0x706>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8106f32:	6878      	ldr	r0, [r7, #4]
 8106f34:	f001 ff34 	bl	8108da0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8106f38:	e016      	b.n	8106f68 <HAL_UART_IRQHandler+0x734>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8106f3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8106f3e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8106f42:	2b00      	cmp	r3, #0
 8106f44:	d010      	beq.n	8106f68 <HAL_UART_IRQHandler+0x734>
 8106f46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8106f4a:	2b00      	cmp	r3, #0
 8106f4c:	da0c      	bge.n	8106f68 <HAL_UART_IRQHandler+0x734>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8106f4e:	6878      	ldr	r0, [r7, #4]
 8106f50:	f001 ff1c 	bl	8108d8c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8106f54:	e008      	b.n	8106f68 <HAL_UART_IRQHandler+0x734>
      return;
 8106f56:	bf00      	nop
 8106f58:	e006      	b.n	8106f68 <HAL_UART_IRQHandler+0x734>
    return;
 8106f5a:	bf00      	nop
 8106f5c:	e004      	b.n	8106f68 <HAL_UART_IRQHandler+0x734>
      return;
 8106f5e:	bf00      	nop
 8106f60:	e002      	b.n	8106f68 <HAL_UART_IRQHandler+0x734>
      return;
 8106f62:	bf00      	nop
 8106f64:	e000      	b.n	8106f68 <HAL_UART_IRQHandler+0x734>
    return;
 8106f66:	bf00      	nop
  }
}
 8106f68:	37e8      	adds	r7, #232	; 0xe8
 8106f6a:	46bd      	mov	sp, r7
 8106f6c:	bd80      	pop	{r7, pc}
 8106f6e:	bf00      	nop

08106f70 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8106f70:	b480      	push	{r7}
 8106f72:	b083      	sub	sp, #12
 8106f74:	af00      	add	r7, sp, #0
 8106f76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8106f78:	bf00      	nop
 8106f7a:	370c      	adds	r7, #12
 8106f7c:	46bd      	mov	sp, r7
 8106f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106f82:	4770      	bx	lr

08106f84 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8106f84:	b480      	push	{r7}
 8106f86:	b083      	sub	sp, #12
 8106f88:	af00      	add	r7, sp, #0
 8106f8a:	6078      	str	r0, [r7, #4]
 8106f8c:	460b      	mov	r3, r1
 8106f8e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8106f90:	bf00      	nop
 8106f92:	370c      	adds	r7, #12
 8106f94:	46bd      	mov	sp, r7
 8106f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106f9a:	4770      	bx	lr

08106f9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8106f9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8106fa0:	b092      	sub	sp, #72	; 0x48
 8106fa2:	af00      	add	r7, sp, #0
 8106fa4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8106fa6:	2300      	movs	r3, #0
 8106fa8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8106fac:	697b      	ldr	r3, [r7, #20]
 8106fae:	689a      	ldr	r2, [r3, #8]
 8106fb0:	697b      	ldr	r3, [r7, #20]
 8106fb2:	691b      	ldr	r3, [r3, #16]
 8106fb4:	431a      	orrs	r2, r3
 8106fb6:	697b      	ldr	r3, [r7, #20]
 8106fb8:	695b      	ldr	r3, [r3, #20]
 8106fba:	431a      	orrs	r2, r3
 8106fbc:	697b      	ldr	r3, [r7, #20]
 8106fbe:	69db      	ldr	r3, [r3, #28]
 8106fc0:	4313      	orrs	r3, r2
 8106fc2:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8106fc4:	697b      	ldr	r3, [r7, #20]
 8106fc6:	681b      	ldr	r3, [r3, #0]
 8106fc8:	681a      	ldr	r2, [r3, #0]
 8106fca:	4bbd      	ldr	r3, [pc, #756]	; (81072c0 <UART_SetConfig+0x324>)
 8106fcc:	4013      	ands	r3, r2
 8106fce:	697a      	ldr	r2, [r7, #20]
 8106fd0:	6812      	ldr	r2, [r2, #0]
 8106fd2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8106fd4:	430b      	orrs	r3, r1
 8106fd6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8106fd8:	697b      	ldr	r3, [r7, #20]
 8106fda:	681b      	ldr	r3, [r3, #0]
 8106fdc:	685b      	ldr	r3, [r3, #4]
 8106fde:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8106fe2:	697b      	ldr	r3, [r7, #20]
 8106fe4:	68da      	ldr	r2, [r3, #12]
 8106fe6:	697b      	ldr	r3, [r7, #20]
 8106fe8:	681b      	ldr	r3, [r3, #0]
 8106fea:	430a      	orrs	r2, r1
 8106fec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8106fee:	697b      	ldr	r3, [r7, #20]
 8106ff0:	699b      	ldr	r3, [r3, #24]
 8106ff2:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8106ff4:	697b      	ldr	r3, [r7, #20]
 8106ff6:	681b      	ldr	r3, [r3, #0]
 8106ff8:	4ab2      	ldr	r2, [pc, #712]	; (81072c4 <UART_SetConfig+0x328>)
 8106ffa:	4293      	cmp	r3, r2
 8106ffc:	d004      	beq.n	8107008 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8106ffe:	697b      	ldr	r3, [r7, #20]
 8107000:	6a1b      	ldr	r3, [r3, #32]
 8107002:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8107004:	4313      	orrs	r3, r2
 8107006:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8107008:	697b      	ldr	r3, [r7, #20]
 810700a:	681b      	ldr	r3, [r3, #0]
 810700c:	689b      	ldr	r3, [r3, #8]
 810700e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8107012:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8107016:	697a      	ldr	r2, [r7, #20]
 8107018:	6812      	ldr	r2, [r2, #0]
 810701a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 810701c:	430b      	orrs	r3, r1
 810701e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8107020:	697b      	ldr	r3, [r7, #20]
 8107022:	681b      	ldr	r3, [r3, #0]
 8107024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107026:	f023 010f 	bic.w	r1, r3, #15
 810702a:	697b      	ldr	r3, [r7, #20]
 810702c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 810702e:	697b      	ldr	r3, [r7, #20]
 8107030:	681b      	ldr	r3, [r3, #0]
 8107032:	430a      	orrs	r2, r1
 8107034:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8107036:	697b      	ldr	r3, [r7, #20]
 8107038:	681b      	ldr	r3, [r3, #0]
 810703a:	4aa3      	ldr	r2, [pc, #652]	; (81072c8 <UART_SetConfig+0x32c>)
 810703c:	4293      	cmp	r3, r2
 810703e:	d177      	bne.n	8107130 <UART_SetConfig+0x194>
 8107040:	4ba2      	ldr	r3, [pc, #648]	; (81072cc <UART_SetConfig+0x330>)
 8107042:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107044:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8107048:	2b28      	cmp	r3, #40	; 0x28
 810704a:	d86d      	bhi.n	8107128 <UART_SetConfig+0x18c>
 810704c:	a201      	add	r2, pc, #4	; (adr r2, 8107054 <UART_SetConfig+0xb8>)
 810704e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107052:	bf00      	nop
 8107054:	081070f9 	.word	0x081070f9
 8107058:	08107129 	.word	0x08107129
 810705c:	08107129 	.word	0x08107129
 8107060:	08107129 	.word	0x08107129
 8107064:	08107129 	.word	0x08107129
 8107068:	08107129 	.word	0x08107129
 810706c:	08107129 	.word	0x08107129
 8107070:	08107129 	.word	0x08107129
 8107074:	08107101 	.word	0x08107101
 8107078:	08107129 	.word	0x08107129
 810707c:	08107129 	.word	0x08107129
 8107080:	08107129 	.word	0x08107129
 8107084:	08107129 	.word	0x08107129
 8107088:	08107129 	.word	0x08107129
 810708c:	08107129 	.word	0x08107129
 8107090:	08107129 	.word	0x08107129
 8107094:	08107109 	.word	0x08107109
 8107098:	08107129 	.word	0x08107129
 810709c:	08107129 	.word	0x08107129
 81070a0:	08107129 	.word	0x08107129
 81070a4:	08107129 	.word	0x08107129
 81070a8:	08107129 	.word	0x08107129
 81070ac:	08107129 	.word	0x08107129
 81070b0:	08107129 	.word	0x08107129
 81070b4:	08107111 	.word	0x08107111
 81070b8:	08107129 	.word	0x08107129
 81070bc:	08107129 	.word	0x08107129
 81070c0:	08107129 	.word	0x08107129
 81070c4:	08107129 	.word	0x08107129
 81070c8:	08107129 	.word	0x08107129
 81070cc:	08107129 	.word	0x08107129
 81070d0:	08107129 	.word	0x08107129
 81070d4:	08107119 	.word	0x08107119
 81070d8:	08107129 	.word	0x08107129
 81070dc:	08107129 	.word	0x08107129
 81070e0:	08107129 	.word	0x08107129
 81070e4:	08107129 	.word	0x08107129
 81070e8:	08107129 	.word	0x08107129
 81070ec:	08107129 	.word	0x08107129
 81070f0:	08107129 	.word	0x08107129
 81070f4:	08107121 	.word	0x08107121
 81070f8:	2301      	movs	r3, #1
 81070fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81070fe:	e220      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107100:	2304      	movs	r3, #4
 8107102:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107106:	e21c      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107108:	2308      	movs	r3, #8
 810710a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810710e:	e218      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107110:	2310      	movs	r3, #16
 8107112:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107116:	e214      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107118:	2320      	movs	r3, #32
 810711a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810711e:	e210      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107120:	2340      	movs	r3, #64	; 0x40
 8107122:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107126:	e20c      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107128:	2380      	movs	r3, #128	; 0x80
 810712a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810712e:	e208      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107130:	697b      	ldr	r3, [r7, #20]
 8107132:	681b      	ldr	r3, [r3, #0]
 8107134:	4a66      	ldr	r2, [pc, #408]	; (81072d0 <UART_SetConfig+0x334>)
 8107136:	4293      	cmp	r3, r2
 8107138:	d130      	bne.n	810719c <UART_SetConfig+0x200>
 810713a:	4b64      	ldr	r3, [pc, #400]	; (81072cc <UART_SetConfig+0x330>)
 810713c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810713e:	f003 0307 	and.w	r3, r3, #7
 8107142:	2b05      	cmp	r3, #5
 8107144:	d826      	bhi.n	8107194 <UART_SetConfig+0x1f8>
 8107146:	a201      	add	r2, pc, #4	; (adr r2, 810714c <UART_SetConfig+0x1b0>)
 8107148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810714c:	08107165 	.word	0x08107165
 8107150:	0810716d 	.word	0x0810716d
 8107154:	08107175 	.word	0x08107175
 8107158:	0810717d 	.word	0x0810717d
 810715c:	08107185 	.word	0x08107185
 8107160:	0810718d 	.word	0x0810718d
 8107164:	2300      	movs	r3, #0
 8107166:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810716a:	e1ea      	b.n	8107542 <UART_SetConfig+0x5a6>
 810716c:	2304      	movs	r3, #4
 810716e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107172:	e1e6      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107174:	2308      	movs	r3, #8
 8107176:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810717a:	e1e2      	b.n	8107542 <UART_SetConfig+0x5a6>
 810717c:	2310      	movs	r3, #16
 810717e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107182:	e1de      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107184:	2320      	movs	r3, #32
 8107186:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810718a:	e1da      	b.n	8107542 <UART_SetConfig+0x5a6>
 810718c:	2340      	movs	r3, #64	; 0x40
 810718e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107192:	e1d6      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107194:	2380      	movs	r3, #128	; 0x80
 8107196:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810719a:	e1d2      	b.n	8107542 <UART_SetConfig+0x5a6>
 810719c:	697b      	ldr	r3, [r7, #20]
 810719e:	681b      	ldr	r3, [r3, #0]
 81071a0:	4a4c      	ldr	r2, [pc, #304]	; (81072d4 <UART_SetConfig+0x338>)
 81071a2:	4293      	cmp	r3, r2
 81071a4:	d130      	bne.n	8107208 <UART_SetConfig+0x26c>
 81071a6:	4b49      	ldr	r3, [pc, #292]	; (81072cc <UART_SetConfig+0x330>)
 81071a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81071aa:	f003 0307 	and.w	r3, r3, #7
 81071ae:	2b05      	cmp	r3, #5
 81071b0:	d826      	bhi.n	8107200 <UART_SetConfig+0x264>
 81071b2:	a201      	add	r2, pc, #4	; (adr r2, 81071b8 <UART_SetConfig+0x21c>)
 81071b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81071b8:	081071d1 	.word	0x081071d1
 81071bc:	081071d9 	.word	0x081071d9
 81071c0:	081071e1 	.word	0x081071e1
 81071c4:	081071e9 	.word	0x081071e9
 81071c8:	081071f1 	.word	0x081071f1
 81071cc:	081071f9 	.word	0x081071f9
 81071d0:	2300      	movs	r3, #0
 81071d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81071d6:	e1b4      	b.n	8107542 <UART_SetConfig+0x5a6>
 81071d8:	2304      	movs	r3, #4
 81071da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81071de:	e1b0      	b.n	8107542 <UART_SetConfig+0x5a6>
 81071e0:	2308      	movs	r3, #8
 81071e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81071e6:	e1ac      	b.n	8107542 <UART_SetConfig+0x5a6>
 81071e8:	2310      	movs	r3, #16
 81071ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81071ee:	e1a8      	b.n	8107542 <UART_SetConfig+0x5a6>
 81071f0:	2320      	movs	r3, #32
 81071f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81071f6:	e1a4      	b.n	8107542 <UART_SetConfig+0x5a6>
 81071f8:	2340      	movs	r3, #64	; 0x40
 81071fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81071fe:	e1a0      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107200:	2380      	movs	r3, #128	; 0x80
 8107202:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107206:	e19c      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107208:	697b      	ldr	r3, [r7, #20]
 810720a:	681b      	ldr	r3, [r3, #0]
 810720c:	4a32      	ldr	r2, [pc, #200]	; (81072d8 <UART_SetConfig+0x33c>)
 810720e:	4293      	cmp	r3, r2
 8107210:	d130      	bne.n	8107274 <UART_SetConfig+0x2d8>
 8107212:	4b2e      	ldr	r3, [pc, #184]	; (81072cc <UART_SetConfig+0x330>)
 8107214:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107216:	f003 0307 	and.w	r3, r3, #7
 810721a:	2b05      	cmp	r3, #5
 810721c:	d826      	bhi.n	810726c <UART_SetConfig+0x2d0>
 810721e:	a201      	add	r2, pc, #4	; (adr r2, 8107224 <UART_SetConfig+0x288>)
 8107220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107224:	0810723d 	.word	0x0810723d
 8107228:	08107245 	.word	0x08107245
 810722c:	0810724d 	.word	0x0810724d
 8107230:	08107255 	.word	0x08107255
 8107234:	0810725d 	.word	0x0810725d
 8107238:	08107265 	.word	0x08107265
 810723c:	2300      	movs	r3, #0
 810723e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107242:	e17e      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107244:	2304      	movs	r3, #4
 8107246:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810724a:	e17a      	b.n	8107542 <UART_SetConfig+0x5a6>
 810724c:	2308      	movs	r3, #8
 810724e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107252:	e176      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107254:	2310      	movs	r3, #16
 8107256:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810725a:	e172      	b.n	8107542 <UART_SetConfig+0x5a6>
 810725c:	2320      	movs	r3, #32
 810725e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107262:	e16e      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107264:	2340      	movs	r3, #64	; 0x40
 8107266:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810726a:	e16a      	b.n	8107542 <UART_SetConfig+0x5a6>
 810726c:	2380      	movs	r3, #128	; 0x80
 810726e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107272:	e166      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107274:	697b      	ldr	r3, [r7, #20]
 8107276:	681b      	ldr	r3, [r3, #0]
 8107278:	4a18      	ldr	r2, [pc, #96]	; (81072dc <UART_SetConfig+0x340>)
 810727a:	4293      	cmp	r3, r2
 810727c:	d140      	bne.n	8107300 <UART_SetConfig+0x364>
 810727e:	4b13      	ldr	r3, [pc, #76]	; (81072cc <UART_SetConfig+0x330>)
 8107280:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107282:	f003 0307 	and.w	r3, r3, #7
 8107286:	2b05      	cmp	r3, #5
 8107288:	d836      	bhi.n	81072f8 <UART_SetConfig+0x35c>
 810728a:	a201      	add	r2, pc, #4	; (adr r2, 8107290 <UART_SetConfig+0x2f4>)
 810728c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107290:	081072a9 	.word	0x081072a9
 8107294:	081072b1 	.word	0x081072b1
 8107298:	081072b9 	.word	0x081072b9
 810729c:	081072e1 	.word	0x081072e1
 81072a0:	081072e9 	.word	0x081072e9
 81072a4:	081072f1 	.word	0x081072f1
 81072a8:	2300      	movs	r3, #0
 81072aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81072ae:	e148      	b.n	8107542 <UART_SetConfig+0x5a6>
 81072b0:	2304      	movs	r3, #4
 81072b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81072b6:	e144      	b.n	8107542 <UART_SetConfig+0x5a6>
 81072b8:	2308      	movs	r3, #8
 81072ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81072be:	e140      	b.n	8107542 <UART_SetConfig+0x5a6>
 81072c0:	cfff69f3 	.word	0xcfff69f3
 81072c4:	58000c00 	.word	0x58000c00
 81072c8:	40011000 	.word	0x40011000
 81072cc:	58024400 	.word	0x58024400
 81072d0:	40004400 	.word	0x40004400
 81072d4:	40004800 	.word	0x40004800
 81072d8:	40004c00 	.word	0x40004c00
 81072dc:	40005000 	.word	0x40005000
 81072e0:	2310      	movs	r3, #16
 81072e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81072e6:	e12c      	b.n	8107542 <UART_SetConfig+0x5a6>
 81072e8:	2320      	movs	r3, #32
 81072ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81072ee:	e128      	b.n	8107542 <UART_SetConfig+0x5a6>
 81072f0:	2340      	movs	r3, #64	; 0x40
 81072f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81072f6:	e124      	b.n	8107542 <UART_SetConfig+0x5a6>
 81072f8:	2380      	movs	r3, #128	; 0x80
 81072fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81072fe:	e120      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107300:	697b      	ldr	r3, [r7, #20]
 8107302:	681b      	ldr	r3, [r3, #0]
 8107304:	4acb      	ldr	r2, [pc, #812]	; (8107634 <UART_SetConfig+0x698>)
 8107306:	4293      	cmp	r3, r2
 8107308:	d176      	bne.n	81073f8 <UART_SetConfig+0x45c>
 810730a:	4bcb      	ldr	r3, [pc, #812]	; (8107638 <UART_SetConfig+0x69c>)
 810730c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810730e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8107312:	2b28      	cmp	r3, #40	; 0x28
 8107314:	d86c      	bhi.n	81073f0 <UART_SetConfig+0x454>
 8107316:	a201      	add	r2, pc, #4	; (adr r2, 810731c <UART_SetConfig+0x380>)
 8107318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810731c:	081073c1 	.word	0x081073c1
 8107320:	081073f1 	.word	0x081073f1
 8107324:	081073f1 	.word	0x081073f1
 8107328:	081073f1 	.word	0x081073f1
 810732c:	081073f1 	.word	0x081073f1
 8107330:	081073f1 	.word	0x081073f1
 8107334:	081073f1 	.word	0x081073f1
 8107338:	081073f1 	.word	0x081073f1
 810733c:	081073c9 	.word	0x081073c9
 8107340:	081073f1 	.word	0x081073f1
 8107344:	081073f1 	.word	0x081073f1
 8107348:	081073f1 	.word	0x081073f1
 810734c:	081073f1 	.word	0x081073f1
 8107350:	081073f1 	.word	0x081073f1
 8107354:	081073f1 	.word	0x081073f1
 8107358:	081073f1 	.word	0x081073f1
 810735c:	081073d1 	.word	0x081073d1
 8107360:	081073f1 	.word	0x081073f1
 8107364:	081073f1 	.word	0x081073f1
 8107368:	081073f1 	.word	0x081073f1
 810736c:	081073f1 	.word	0x081073f1
 8107370:	081073f1 	.word	0x081073f1
 8107374:	081073f1 	.word	0x081073f1
 8107378:	081073f1 	.word	0x081073f1
 810737c:	081073d9 	.word	0x081073d9
 8107380:	081073f1 	.word	0x081073f1
 8107384:	081073f1 	.word	0x081073f1
 8107388:	081073f1 	.word	0x081073f1
 810738c:	081073f1 	.word	0x081073f1
 8107390:	081073f1 	.word	0x081073f1
 8107394:	081073f1 	.word	0x081073f1
 8107398:	081073f1 	.word	0x081073f1
 810739c:	081073e1 	.word	0x081073e1
 81073a0:	081073f1 	.word	0x081073f1
 81073a4:	081073f1 	.word	0x081073f1
 81073a8:	081073f1 	.word	0x081073f1
 81073ac:	081073f1 	.word	0x081073f1
 81073b0:	081073f1 	.word	0x081073f1
 81073b4:	081073f1 	.word	0x081073f1
 81073b8:	081073f1 	.word	0x081073f1
 81073bc:	081073e9 	.word	0x081073e9
 81073c0:	2301      	movs	r3, #1
 81073c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81073c6:	e0bc      	b.n	8107542 <UART_SetConfig+0x5a6>
 81073c8:	2304      	movs	r3, #4
 81073ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81073ce:	e0b8      	b.n	8107542 <UART_SetConfig+0x5a6>
 81073d0:	2308      	movs	r3, #8
 81073d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81073d6:	e0b4      	b.n	8107542 <UART_SetConfig+0x5a6>
 81073d8:	2310      	movs	r3, #16
 81073da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81073de:	e0b0      	b.n	8107542 <UART_SetConfig+0x5a6>
 81073e0:	2320      	movs	r3, #32
 81073e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81073e6:	e0ac      	b.n	8107542 <UART_SetConfig+0x5a6>
 81073e8:	2340      	movs	r3, #64	; 0x40
 81073ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81073ee:	e0a8      	b.n	8107542 <UART_SetConfig+0x5a6>
 81073f0:	2380      	movs	r3, #128	; 0x80
 81073f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81073f6:	e0a4      	b.n	8107542 <UART_SetConfig+0x5a6>
 81073f8:	697b      	ldr	r3, [r7, #20]
 81073fa:	681b      	ldr	r3, [r3, #0]
 81073fc:	4a8f      	ldr	r2, [pc, #572]	; (810763c <UART_SetConfig+0x6a0>)
 81073fe:	4293      	cmp	r3, r2
 8107400:	d130      	bne.n	8107464 <UART_SetConfig+0x4c8>
 8107402:	4b8d      	ldr	r3, [pc, #564]	; (8107638 <UART_SetConfig+0x69c>)
 8107404:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107406:	f003 0307 	and.w	r3, r3, #7
 810740a:	2b05      	cmp	r3, #5
 810740c:	d826      	bhi.n	810745c <UART_SetConfig+0x4c0>
 810740e:	a201      	add	r2, pc, #4	; (adr r2, 8107414 <UART_SetConfig+0x478>)
 8107410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107414:	0810742d 	.word	0x0810742d
 8107418:	08107435 	.word	0x08107435
 810741c:	0810743d 	.word	0x0810743d
 8107420:	08107445 	.word	0x08107445
 8107424:	0810744d 	.word	0x0810744d
 8107428:	08107455 	.word	0x08107455
 810742c:	2300      	movs	r3, #0
 810742e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107432:	e086      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107434:	2304      	movs	r3, #4
 8107436:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810743a:	e082      	b.n	8107542 <UART_SetConfig+0x5a6>
 810743c:	2308      	movs	r3, #8
 810743e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107442:	e07e      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107444:	2310      	movs	r3, #16
 8107446:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810744a:	e07a      	b.n	8107542 <UART_SetConfig+0x5a6>
 810744c:	2320      	movs	r3, #32
 810744e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107452:	e076      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107454:	2340      	movs	r3, #64	; 0x40
 8107456:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810745a:	e072      	b.n	8107542 <UART_SetConfig+0x5a6>
 810745c:	2380      	movs	r3, #128	; 0x80
 810745e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107462:	e06e      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107464:	697b      	ldr	r3, [r7, #20]
 8107466:	681b      	ldr	r3, [r3, #0]
 8107468:	4a75      	ldr	r2, [pc, #468]	; (8107640 <UART_SetConfig+0x6a4>)
 810746a:	4293      	cmp	r3, r2
 810746c:	d130      	bne.n	81074d0 <UART_SetConfig+0x534>
 810746e:	4b72      	ldr	r3, [pc, #456]	; (8107638 <UART_SetConfig+0x69c>)
 8107470:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107472:	f003 0307 	and.w	r3, r3, #7
 8107476:	2b05      	cmp	r3, #5
 8107478:	d826      	bhi.n	81074c8 <UART_SetConfig+0x52c>
 810747a:	a201      	add	r2, pc, #4	; (adr r2, 8107480 <UART_SetConfig+0x4e4>)
 810747c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107480:	08107499 	.word	0x08107499
 8107484:	081074a1 	.word	0x081074a1
 8107488:	081074a9 	.word	0x081074a9
 810748c:	081074b1 	.word	0x081074b1
 8107490:	081074b9 	.word	0x081074b9
 8107494:	081074c1 	.word	0x081074c1
 8107498:	2300      	movs	r3, #0
 810749a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810749e:	e050      	b.n	8107542 <UART_SetConfig+0x5a6>
 81074a0:	2304      	movs	r3, #4
 81074a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81074a6:	e04c      	b.n	8107542 <UART_SetConfig+0x5a6>
 81074a8:	2308      	movs	r3, #8
 81074aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81074ae:	e048      	b.n	8107542 <UART_SetConfig+0x5a6>
 81074b0:	2310      	movs	r3, #16
 81074b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81074b6:	e044      	b.n	8107542 <UART_SetConfig+0x5a6>
 81074b8:	2320      	movs	r3, #32
 81074ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81074be:	e040      	b.n	8107542 <UART_SetConfig+0x5a6>
 81074c0:	2340      	movs	r3, #64	; 0x40
 81074c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81074c6:	e03c      	b.n	8107542 <UART_SetConfig+0x5a6>
 81074c8:	2380      	movs	r3, #128	; 0x80
 81074ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81074ce:	e038      	b.n	8107542 <UART_SetConfig+0x5a6>
 81074d0:	697b      	ldr	r3, [r7, #20]
 81074d2:	681b      	ldr	r3, [r3, #0]
 81074d4:	4a5b      	ldr	r2, [pc, #364]	; (8107644 <UART_SetConfig+0x6a8>)
 81074d6:	4293      	cmp	r3, r2
 81074d8:	d130      	bne.n	810753c <UART_SetConfig+0x5a0>
 81074da:	4b57      	ldr	r3, [pc, #348]	; (8107638 <UART_SetConfig+0x69c>)
 81074dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81074de:	f003 0307 	and.w	r3, r3, #7
 81074e2:	2b05      	cmp	r3, #5
 81074e4:	d826      	bhi.n	8107534 <UART_SetConfig+0x598>
 81074e6:	a201      	add	r2, pc, #4	; (adr r2, 81074ec <UART_SetConfig+0x550>)
 81074e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81074ec:	08107505 	.word	0x08107505
 81074f0:	0810750d 	.word	0x0810750d
 81074f4:	08107515 	.word	0x08107515
 81074f8:	0810751d 	.word	0x0810751d
 81074fc:	08107525 	.word	0x08107525
 8107500:	0810752d 	.word	0x0810752d
 8107504:	2302      	movs	r3, #2
 8107506:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810750a:	e01a      	b.n	8107542 <UART_SetConfig+0x5a6>
 810750c:	2304      	movs	r3, #4
 810750e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107512:	e016      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107514:	2308      	movs	r3, #8
 8107516:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810751a:	e012      	b.n	8107542 <UART_SetConfig+0x5a6>
 810751c:	2310      	movs	r3, #16
 810751e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107522:	e00e      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107524:	2320      	movs	r3, #32
 8107526:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810752a:	e00a      	b.n	8107542 <UART_SetConfig+0x5a6>
 810752c:	2340      	movs	r3, #64	; 0x40
 810752e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107532:	e006      	b.n	8107542 <UART_SetConfig+0x5a6>
 8107534:	2380      	movs	r3, #128	; 0x80
 8107536:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810753a:	e002      	b.n	8107542 <UART_SetConfig+0x5a6>
 810753c:	2380      	movs	r3, #128	; 0x80
 810753e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8107542:	697b      	ldr	r3, [r7, #20]
 8107544:	681b      	ldr	r3, [r3, #0]
 8107546:	4a3f      	ldr	r2, [pc, #252]	; (8107644 <UART_SetConfig+0x6a8>)
 8107548:	4293      	cmp	r3, r2
 810754a:	f040 80f8 	bne.w	810773e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 810754e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8107552:	2b20      	cmp	r3, #32
 8107554:	dc46      	bgt.n	81075e4 <UART_SetConfig+0x648>
 8107556:	2b02      	cmp	r3, #2
 8107558:	f2c0 8082 	blt.w	8107660 <UART_SetConfig+0x6c4>
 810755c:	3b02      	subs	r3, #2
 810755e:	2b1e      	cmp	r3, #30
 8107560:	d87e      	bhi.n	8107660 <UART_SetConfig+0x6c4>
 8107562:	a201      	add	r2, pc, #4	; (adr r2, 8107568 <UART_SetConfig+0x5cc>)
 8107564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107568:	081075eb 	.word	0x081075eb
 810756c:	08107661 	.word	0x08107661
 8107570:	081075f3 	.word	0x081075f3
 8107574:	08107661 	.word	0x08107661
 8107578:	08107661 	.word	0x08107661
 810757c:	08107661 	.word	0x08107661
 8107580:	08107603 	.word	0x08107603
 8107584:	08107661 	.word	0x08107661
 8107588:	08107661 	.word	0x08107661
 810758c:	08107661 	.word	0x08107661
 8107590:	08107661 	.word	0x08107661
 8107594:	08107661 	.word	0x08107661
 8107598:	08107661 	.word	0x08107661
 810759c:	08107661 	.word	0x08107661
 81075a0:	08107613 	.word	0x08107613
 81075a4:	08107661 	.word	0x08107661
 81075a8:	08107661 	.word	0x08107661
 81075ac:	08107661 	.word	0x08107661
 81075b0:	08107661 	.word	0x08107661
 81075b4:	08107661 	.word	0x08107661
 81075b8:	08107661 	.word	0x08107661
 81075bc:	08107661 	.word	0x08107661
 81075c0:	08107661 	.word	0x08107661
 81075c4:	08107661 	.word	0x08107661
 81075c8:	08107661 	.word	0x08107661
 81075cc:	08107661 	.word	0x08107661
 81075d0:	08107661 	.word	0x08107661
 81075d4:	08107661 	.word	0x08107661
 81075d8:	08107661 	.word	0x08107661
 81075dc:	08107661 	.word	0x08107661
 81075e0:	08107653 	.word	0x08107653
 81075e4:	2b40      	cmp	r3, #64	; 0x40
 81075e6:	d037      	beq.n	8107658 <UART_SetConfig+0x6bc>
 81075e8:	e03a      	b.n	8107660 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 81075ea:	f7fd f941 	bl	8104870 <HAL_RCCEx_GetD3PCLK1Freq>
 81075ee:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 81075f0:	e03c      	b.n	810766c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81075f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81075f6:	4618      	mov	r0, r3
 81075f8:	f7fd f950 	bl	810489c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 81075fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81075fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107600:	e034      	b.n	810766c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107602:	f107 0318 	add.w	r3, r7, #24
 8107606:	4618      	mov	r0, r3
 8107608:	f7fd fa9c 	bl	8104b44 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810760c:	69fb      	ldr	r3, [r7, #28]
 810760e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107610:	e02c      	b.n	810766c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8107612:	4b09      	ldr	r3, [pc, #36]	; (8107638 <UART_SetConfig+0x69c>)
 8107614:	681b      	ldr	r3, [r3, #0]
 8107616:	f003 0320 	and.w	r3, r3, #32
 810761a:	2b00      	cmp	r3, #0
 810761c:	d016      	beq.n	810764c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810761e:	4b06      	ldr	r3, [pc, #24]	; (8107638 <UART_SetConfig+0x69c>)
 8107620:	681b      	ldr	r3, [r3, #0]
 8107622:	08db      	lsrs	r3, r3, #3
 8107624:	f003 0303 	and.w	r3, r3, #3
 8107628:	4a07      	ldr	r2, [pc, #28]	; (8107648 <UART_SetConfig+0x6ac>)
 810762a:	fa22 f303 	lsr.w	r3, r2, r3
 810762e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8107630:	e01c      	b.n	810766c <UART_SetConfig+0x6d0>
 8107632:	bf00      	nop
 8107634:	40011400 	.word	0x40011400
 8107638:	58024400 	.word	0x58024400
 810763c:	40007800 	.word	0x40007800
 8107640:	40007c00 	.word	0x40007c00
 8107644:	58000c00 	.word	0x58000c00
 8107648:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 810764c:	4b9d      	ldr	r3, [pc, #628]	; (81078c4 <UART_SetConfig+0x928>)
 810764e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107650:	e00c      	b.n	810766c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8107652:	4b9d      	ldr	r3, [pc, #628]	; (81078c8 <UART_SetConfig+0x92c>)
 8107654:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107656:	e009      	b.n	810766c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8107658:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810765c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810765e:	e005      	b.n	810766c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8107660:	2300      	movs	r3, #0
 8107662:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8107664:	2301      	movs	r3, #1
 8107666:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 810766a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 810766c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810766e:	2b00      	cmp	r3, #0
 8107670:	f000 81de 	beq.w	8107a30 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8107674:	697b      	ldr	r3, [r7, #20]
 8107676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107678:	4a94      	ldr	r2, [pc, #592]	; (81078cc <UART_SetConfig+0x930>)
 810767a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810767e:	461a      	mov	r2, r3
 8107680:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107682:	fbb3 f3f2 	udiv	r3, r3, r2
 8107686:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8107688:	697b      	ldr	r3, [r7, #20]
 810768a:	685a      	ldr	r2, [r3, #4]
 810768c:	4613      	mov	r3, r2
 810768e:	005b      	lsls	r3, r3, #1
 8107690:	4413      	add	r3, r2
 8107692:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8107694:	429a      	cmp	r2, r3
 8107696:	d305      	bcc.n	81076a4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8107698:	697b      	ldr	r3, [r7, #20]
 810769a:	685b      	ldr	r3, [r3, #4]
 810769c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 810769e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 81076a0:	429a      	cmp	r2, r3
 81076a2:	d903      	bls.n	81076ac <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 81076a4:	2301      	movs	r3, #1
 81076a6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 81076aa:	e1c1      	b.n	8107a30 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81076ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81076ae:	2200      	movs	r2, #0
 81076b0:	60bb      	str	r3, [r7, #8]
 81076b2:	60fa      	str	r2, [r7, #12]
 81076b4:	697b      	ldr	r3, [r7, #20]
 81076b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81076b8:	4a84      	ldr	r2, [pc, #528]	; (81078cc <UART_SetConfig+0x930>)
 81076ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81076be:	b29b      	uxth	r3, r3
 81076c0:	2200      	movs	r2, #0
 81076c2:	603b      	str	r3, [r7, #0]
 81076c4:	607a      	str	r2, [r7, #4]
 81076c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 81076ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 81076ce:	f7f9 fb63 	bl	8100d98 <__aeabi_uldivmod>
 81076d2:	4602      	mov	r2, r0
 81076d4:	460b      	mov	r3, r1
 81076d6:	4610      	mov	r0, r2
 81076d8:	4619      	mov	r1, r3
 81076da:	f04f 0200 	mov.w	r2, #0
 81076de:	f04f 0300 	mov.w	r3, #0
 81076e2:	020b      	lsls	r3, r1, #8
 81076e4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 81076e8:	0202      	lsls	r2, r0, #8
 81076ea:	6979      	ldr	r1, [r7, #20]
 81076ec:	6849      	ldr	r1, [r1, #4]
 81076ee:	0849      	lsrs	r1, r1, #1
 81076f0:	2000      	movs	r0, #0
 81076f2:	460c      	mov	r4, r1
 81076f4:	4605      	mov	r5, r0
 81076f6:	eb12 0804 	adds.w	r8, r2, r4
 81076fa:	eb43 0905 	adc.w	r9, r3, r5
 81076fe:	697b      	ldr	r3, [r7, #20]
 8107700:	685b      	ldr	r3, [r3, #4]
 8107702:	2200      	movs	r2, #0
 8107704:	469a      	mov	sl, r3
 8107706:	4693      	mov	fp, r2
 8107708:	4652      	mov	r2, sl
 810770a:	465b      	mov	r3, fp
 810770c:	4640      	mov	r0, r8
 810770e:	4649      	mov	r1, r9
 8107710:	f7f9 fb42 	bl	8100d98 <__aeabi_uldivmod>
 8107714:	4602      	mov	r2, r0
 8107716:	460b      	mov	r3, r1
 8107718:	4613      	mov	r3, r2
 810771a:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 810771c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810771e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8107722:	d308      	bcc.n	8107736 <UART_SetConfig+0x79a>
 8107724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107726:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810772a:	d204      	bcs.n	8107736 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 810772c:	697b      	ldr	r3, [r7, #20]
 810772e:	681b      	ldr	r3, [r3, #0]
 8107730:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8107732:	60da      	str	r2, [r3, #12]
 8107734:	e17c      	b.n	8107a30 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8107736:	2301      	movs	r3, #1
 8107738:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 810773c:	e178      	b.n	8107a30 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 810773e:	697b      	ldr	r3, [r7, #20]
 8107740:	69db      	ldr	r3, [r3, #28]
 8107742:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8107746:	f040 80c5 	bne.w	81078d4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 810774a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 810774e:	2b20      	cmp	r3, #32
 8107750:	dc48      	bgt.n	81077e4 <UART_SetConfig+0x848>
 8107752:	2b00      	cmp	r3, #0
 8107754:	db7b      	blt.n	810784e <UART_SetConfig+0x8b2>
 8107756:	2b20      	cmp	r3, #32
 8107758:	d879      	bhi.n	810784e <UART_SetConfig+0x8b2>
 810775a:	a201      	add	r2, pc, #4	; (adr r2, 8107760 <UART_SetConfig+0x7c4>)
 810775c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107760:	081077eb 	.word	0x081077eb
 8107764:	081077f3 	.word	0x081077f3
 8107768:	0810784f 	.word	0x0810784f
 810776c:	0810784f 	.word	0x0810784f
 8107770:	081077fb 	.word	0x081077fb
 8107774:	0810784f 	.word	0x0810784f
 8107778:	0810784f 	.word	0x0810784f
 810777c:	0810784f 	.word	0x0810784f
 8107780:	0810780b 	.word	0x0810780b
 8107784:	0810784f 	.word	0x0810784f
 8107788:	0810784f 	.word	0x0810784f
 810778c:	0810784f 	.word	0x0810784f
 8107790:	0810784f 	.word	0x0810784f
 8107794:	0810784f 	.word	0x0810784f
 8107798:	0810784f 	.word	0x0810784f
 810779c:	0810784f 	.word	0x0810784f
 81077a0:	0810781b 	.word	0x0810781b
 81077a4:	0810784f 	.word	0x0810784f
 81077a8:	0810784f 	.word	0x0810784f
 81077ac:	0810784f 	.word	0x0810784f
 81077b0:	0810784f 	.word	0x0810784f
 81077b4:	0810784f 	.word	0x0810784f
 81077b8:	0810784f 	.word	0x0810784f
 81077bc:	0810784f 	.word	0x0810784f
 81077c0:	0810784f 	.word	0x0810784f
 81077c4:	0810784f 	.word	0x0810784f
 81077c8:	0810784f 	.word	0x0810784f
 81077cc:	0810784f 	.word	0x0810784f
 81077d0:	0810784f 	.word	0x0810784f
 81077d4:	0810784f 	.word	0x0810784f
 81077d8:	0810784f 	.word	0x0810784f
 81077dc:	0810784f 	.word	0x0810784f
 81077e0:	08107841 	.word	0x08107841
 81077e4:	2b40      	cmp	r3, #64	; 0x40
 81077e6:	d02e      	beq.n	8107846 <UART_SetConfig+0x8aa>
 81077e8:	e031      	b.n	810784e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 81077ea:	f7fc f8cf 	bl	810398c <HAL_RCC_GetPCLK1Freq>
 81077ee:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 81077f0:	e033      	b.n	810785a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 81077f2:	f7fc f8e1 	bl	81039b8 <HAL_RCC_GetPCLK2Freq>
 81077f6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 81077f8:	e02f      	b.n	810785a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81077fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81077fe:	4618      	mov	r0, r3
 8107800:	f7fd f84c 	bl	810489c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8107804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107806:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107808:	e027      	b.n	810785a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810780a:	f107 0318 	add.w	r3, r7, #24
 810780e:	4618      	mov	r0, r3
 8107810:	f7fd f998 	bl	8104b44 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8107814:	69fb      	ldr	r3, [r7, #28]
 8107816:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107818:	e01f      	b.n	810785a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810781a:	4b2d      	ldr	r3, [pc, #180]	; (81078d0 <UART_SetConfig+0x934>)
 810781c:	681b      	ldr	r3, [r3, #0]
 810781e:	f003 0320 	and.w	r3, r3, #32
 8107822:	2b00      	cmp	r3, #0
 8107824:	d009      	beq.n	810783a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8107826:	4b2a      	ldr	r3, [pc, #168]	; (81078d0 <UART_SetConfig+0x934>)
 8107828:	681b      	ldr	r3, [r3, #0]
 810782a:	08db      	lsrs	r3, r3, #3
 810782c:	f003 0303 	and.w	r3, r3, #3
 8107830:	4a24      	ldr	r2, [pc, #144]	; (81078c4 <UART_SetConfig+0x928>)
 8107832:	fa22 f303 	lsr.w	r3, r2, r3
 8107836:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8107838:	e00f      	b.n	810785a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 810783a:	4b22      	ldr	r3, [pc, #136]	; (81078c4 <UART_SetConfig+0x928>)
 810783c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810783e:	e00c      	b.n	810785a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8107840:	4b21      	ldr	r3, [pc, #132]	; (81078c8 <UART_SetConfig+0x92c>)
 8107842:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107844:	e009      	b.n	810785a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8107846:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810784a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810784c:	e005      	b.n	810785a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 810784e:	2300      	movs	r3, #0
 8107850:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8107852:	2301      	movs	r3, #1
 8107854:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8107858:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 810785a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810785c:	2b00      	cmp	r3, #0
 810785e:	f000 80e7 	beq.w	8107a30 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8107862:	697b      	ldr	r3, [r7, #20]
 8107864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107866:	4a19      	ldr	r2, [pc, #100]	; (81078cc <UART_SetConfig+0x930>)
 8107868:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810786c:	461a      	mov	r2, r3
 810786e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107870:	fbb3 f3f2 	udiv	r3, r3, r2
 8107874:	005a      	lsls	r2, r3, #1
 8107876:	697b      	ldr	r3, [r7, #20]
 8107878:	685b      	ldr	r3, [r3, #4]
 810787a:	085b      	lsrs	r3, r3, #1
 810787c:	441a      	add	r2, r3
 810787e:	697b      	ldr	r3, [r7, #20]
 8107880:	685b      	ldr	r3, [r3, #4]
 8107882:	fbb2 f3f3 	udiv	r3, r2, r3
 8107886:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8107888:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810788a:	2b0f      	cmp	r3, #15
 810788c:	d916      	bls.n	81078bc <UART_SetConfig+0x920>
 810788e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107890:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8107894:	d212      	bcs.n	81078bc <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8107896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107898:	b29b      	uxth	r3, r3
 810789a:	f023 030f 	bic.w	r3, r3, #15
 810789e:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 81078a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81078a2:	085b      	lsrs	r3, r3, #1
 81078a4:	b29b      	uxth	r3, r3
 81078a6:	f003 0307 	and.w	r3, r3, #7
 81078aa:	b29a      	uxth	r2, r3
 81078ac:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 81078ae:	4313      	orrs	r3, r2
 81078b0:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 81078b2:	697b      	ldr	r3, [r7, #20]
 81078b4:	681b      	ldr	r3, [r3, #0]
 81078b6:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 81078b8:	60da      	str	r2, [r3, #12]
 81078ba:	e0b9      	b.n	8107a30 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 81078bc:	2301      	movs	r3, #1
 81078be:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 81078c2:	e0b5      	b.n	8107a30 <UART_SetConfig+0xa94>
 81078c4:	03d09000 	.word	0x03d09000
 81078c8:	003d0900 	.word	0x003d0900
 81078cc:	0810e770 	.word	0x0810e770
 81078d0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 81078d4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 81078d8:	2b20      	cmp	r3, #32
 81078da:	dc49      	bgt.n	8107970 <UART_SetConfig+0x9d4>
 81078dc:	2b00      	cmp	r3, #0
 81078de:	db7c      	blt.n	81079da <UART_SetConfig+0xa3e>
 81078e0:	2b20      	cmp	r3, #32
 81078e2:	d87a      	bhi.n	81079da <UART_SetConfig+0xa3e>
 81078e4:	a201      	add	r2, pc, #4	; (adr r2, 81078ec <UART_SetConfig+0x950>)
 81078e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81078ea:	bf00      	nop
 81078ec:	08107977 	.word	0x08107977
 81078f0:	0810797f 	.word	0x0810797f
 81078f4:	081079db 	.word	0x081079db
 81078f8:	081079db 	.word	0x081079db
 81078fc:	08107987 	.word	0x08107987
 8107900:	081079db 	.word	0x081079db
 8107904:	081079db 	.word	0x081079db
 8107908:	081079db 	.word	0x081079db
 810790c:	08107997 	.word	0x08107997
 8107910:	081079db 	.word	0x081079db
 8107914:	081079db 	.word	0x081079db
 8107918:	081079db 	.word	0x081079db
 810791c:	081079db 	.word	0x081079db
 8107920:	081079db 	.word	0x081079db
 8107924:	081079db 	.word	0x081079db
 8107928:	081079db 	.word	0x081079db
 810792c:	081079a7 	.word	0x081079a7
 8107930:	081079db 	.word	0x081079db
 8107934:	081079db 	.word	0x081079db
 8107938:	081079db 	.word	0x081079db
 810793c:	081079db 	.word	0x081079db
 8107940:	081079db 	.word	0x081079db
 8107944:	081079db 	.word	0x081079db
 8107948:	081079db 	.word	0x081079db
 810794c:	081079db 	.word	0x081079db
 8107950:	081079db 	.word	0x081079db
 8107954:	081079db 	.word	0x081079db
 8107958:	081079db 	.word	0x081079db
 810795c:	081079db 	.word	0x081079db
 8107960:	081079db 	.word	0x081079db
 8107964:	081079db 	.word	0x081079db
 8107968:	081079db 	.word	0x081079db
 810796c:	081079cd 	.word	0x081079cd
 8107970:	2b40      	cmp	r3, #64	; 0x40
 8107972:	d02e      	beq.n	81079d2 <UART_SetConfig+0xa36>
 8107974:	e031      	b.n	81079da <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8107976:	f7fc f809 	bl	810398c <HAL_RCC_GetPCLK1Freq>
 810797a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 810797c:	e033      	b.n	81079e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810797e:	f7fc f81b 	bl	81039b8 <HAL_RCC_GetPCLK2Freq>
 8107982:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8107984:	e02f      	b.n	81079e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107986:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810798a:	4618      	mov	r0, r3
 810798c:	f7fc ff86 	bl	810489c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8107990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107992:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107994:	e027      	b.n	81079e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107996:	f107 0318 	add.w	r3, r7, #24
 810799a:	4618      	mov	r0, r3
 810799c:	f7fd f8d2 	bl	8104b44 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 81079a0:	69fb      	ldr	r3, [r7, #28]
 81079a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81079a4:	e01f      	b.n	81079e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81079a6:	4b2d      	ldr	r3, [pc, #180]	; (8107a5c <UART_SetConfig+0xac0>)
 81079a8:	681b      	ldr	r3, [r3, #0]
 81079aa:	f003 0320 	and.w	r3, r3, #32
 81079ae:	2b00      	cmp	r3, #0
 81079b0:	d009      	beq.n	81079c6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 81079b2:	4b2a      	ldr	r3, [pc, #168]	; (8107a5c <UART_SetConfig+0xac0>)
 81079b4:	681b      	ldr	r3, [r3, #0]
 81079b6:	08db      	lsrs	r3, r3, #3
 81079b8:	f003 0303 	and.w	r3, r3, #3
 81079bc:	4a28      	ldr	r2, [pc, #160]	; (8107a60 <UART_SetConfig+0xac4>)
 81079be:	fa22 f303 	lsr.w	r3, r2, r3
 81079c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 81079c4:	e00f      	b.n	81079e6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 81079c6:	4b26      	ldr	r3, [pc, #152]	; (8107a60 <UART_SetConfig+0xac4>)
 81079c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81079ca:	e00c      	b.n	81079e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 81079cc:	4b25      	ldr	r3, [pc, #148]	; (8107a64 <UART_SetConfig+0xac8>)
 81079ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81079d0:	e009      	b.n	81079e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 81079d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 81079d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81079d8:	e005      	b.n	81079e6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 81079da:	2300      	movs	r3, #0
 81079dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 81079de:	2301      	movs	r3, #1
 81079e0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 81079e4:	bf00      	nop
    }

    if (pclk != 0U)
 81079e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81079e8:	2b00      	cmp	r3, #0
 81079ea:	d021      	beq.n	8107a30 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81079ec:	697b      	ldr	r3, [r7, #20]
 81079ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81079f0:	4a1d      	ldr	r2, [pc, #116]	; (8107a68 <UART_SetConfig+0xacc>)
 81079f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81079f6:	461a      	mov	r2, r3
 81079f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81079fa:	fbb3 f2f2 	udiv	r2, r3, r2
 81079fe:	697b      	ldr	r3, [r7, #20]
 8107a00:	685b      	ldr	r3, [r3, #4]
 8107a02:	085b      	lsrs	r3, r3, #1
 8107a04:	441a      	add	r2, r3
 8107a06:	697b      	ldr	r3, [r7, #20]
 8107a08:	685b      	ldr	r3, [r3, #4]
 8107a0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8107a0e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8107a10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107a12:	2b0f      	cmp	r3, #15
 8107a14:	d909      	bls.n	8107a2a <UART_SetConfig+0xa8e>
 8107a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107a18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8107a1c:	d205      	bcs.n	8107a2a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8107a1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107a20:	b29a      	uxth	r2, r3
 8107a22:	697b      	ldr	r3, [r7, #20]
 8107a24:	681b      	ldr	r3, [r3, #0]
 8107a26:	60da      	str	r2, [r3, #12]
 8107a28:	e002      	b.n	8107a30 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8107a2a:	2301      	movs	r3, #1
 8107a2c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8107a30:	697b      	ldr	r3, [r7, #20]
 8107a32:	2201      	movs	r2, #1
 8107a34:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8107a38:	697b      	ldr	r3, [r7, #20]
 8107a3a:	2201      	movs	r2, #1
 8107a3c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8107a40:	697b      	ldr	r3, [r7, #20]
 8107a42:	2200      	movs	r2, #0
 8107a44:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8107a46:	697b      	ldr	r3, [r7, #20]
 8107a48:	2200      	movs	r2, #0
 8107a4a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8107a4c:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8107a50:	4618      	mov	r0, r3
 8107a52:	3748      	adds	r7, #72	; 0x48
 8107a54:	46bd      	mov	sp, r7
 8107a56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8107a5a:	bf00      	nop
 8107a5c:	58024400 	.word	0x58024400
 8107a60:	03d09000 	.word	0x03d09000
 8107a64:	003d0900 	.word	0x003d0900
 8107a68:	0810e770 	.word	0x0810e770

08107a6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8107a6c:	b480      	push	{r7}
 8107a6e:	b083      	sub	sp, #12
 8107a70:	af00      	add	r7, sp, #0
 8107a72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8107a74:	687b      	ldr	r3, [r7, #4]
 8107a76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107a78:	f003 0301 	and.w	r3, r3, #1
 8107a7c:	2b00      	cmp	r3, #0
 8107a7e:	d00a      	beq.n	8107a96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8107a80:	687b      	ldr	r3, [r7, #4]
 8107a82:	681b      	ldr	r3, [r3, #0]
 8107a84:	685b      	ldr	r3, [r3, #4]
 8107a86:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8107a8a:	687b      	ldr	r3, [r7, #4]
 8107a8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8107a8e:	687b      	ldr	r3, [r7, #4]
 8107a90:	681b      	ldr	r3, [r3, #0]
 8107a92:	430a      	orrs	r2, r1
 8107a94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8107a96:	687b      	ldr	r3, [r7, #4]
 8107a98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107a9a:	f003 0302 	and.w	r3, r3, #2
 8107a9e:	2b00      	cmp	r3, #0
 8107aa0:	d00a      	beq.n	8107ab8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8107aa2:	687b      	ldr	r3, [r7, #4]
 8107aa4:	681b      	ldr	r3, [r3, #0]
 8107aa6:	685b      	ldr	r3, [r3, #4]
 8107aa8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8107aac:	687b      	ldr	r3, [r7, #4]
 8107aae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107ab0:	687b      	ldr	r3, [r7, #4]
 8107ab2:	681b      	ldr	r3, [r3, #0]
 8107ab4:	430a      	orrs	r2, r1
 8107ab6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8107ab8:	687b      	ldr	r3, [r7, #4]
 8107aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107abc:	f003 0304 	and.w	r3, r3, #4
 8107ac0:	2b00      	cmp	r3, #0
 8107ac2:	d00a      	beq.n	8107ada <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8107ac4:	687b      	ldr	r3, [r7, #4]
 8107ac6:	681b      	ldr	r3, [r3, #0]
 8107ac8:	685b      	ldr	r3, [r3, #4]
 8107aca:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8107ace:	687b      	ldr	r3, [r7, #4]
 8107ad0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8107ad2:	687b      	ldr	r3, [r7, #4]
 8107ad4:	681b      	ldr	r3, [r3, #0]
 8107ad6:	430a      	orrs	r2, r1
 8107ad8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8107ada:	687b      	ldr	r3, [r7, #4]
 8107adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107ade:	f003 0308 	and.w	r3, r3, #8
 8107ae2:	2b00      	cmp	r3, #0
 8107ae4:	d00a      	beq.n	8107afc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8107ae6:	687b      	ldr	r3, [r7, #4]
 8107ae8:	681b      	ldr	r3, [r3, #0]
 8107aea:	685b      	ldr	r3, [r3, #4]
 8107aec:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8107af0:	687b      	ldr	r3, [r7, #4]
 8107af2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8107af4:	687b      	ldr	r3, [r7, #4]
 8107af6:	681b      	ldr	r3, [r3, #0]
 8107af8:	430a      	orrs	r2, r1
 8107afa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8107afc:	687b      	ldr	r3, [r7, #4]
 8107afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107b00:	f003 0310 	and.w	r3, r3, #16
 8107b04:	2b00      	cmp	r3, #0
 8107b06:	d00a      	beq.n	8107b1e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8107b08:	687b      	ldr	r3, [r7, #4]
 8107b0a:	681b      	ldr	r3, [r3, #0]
 8107b0c:	689b      	ldr	r3, [r3, #8]
 8107b0e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8107b12:	687b      	ldr	r3, [r7, #4]
 8107b14:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8107b16:	687b      	ldr	r3, [r7, #4]
 8107b18:	681b      	ldr	r3, [r3, #0]
 8107b1a:	430a      	orrs	r2, r1
 8107b1c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8107b1e:	687b      	ldr	r3, [r7, #4]
 8107b20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107b22:	f003 0320 	and.w	r3, r3, #32
 8107b26:	2b00      	cmp	r3, #0
 8107b28:	d00a      	beq.n	8107b40 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8107b2a:	687b      	ldr	r3, [r7, #4]
 8107b2c:	681b      	ldr	r3, [r3, #0]
 8107b2e:	689b      	ldr	r3, [r3, #8]
 8107b30:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8107b34:	687b      	ldr	r3, [r7, #4]
 8107b36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8107b38:	687b      	ldr	r3, [r7, #4]
 8107b3a:	681b      	ldr	r3, [r3, #0]
 8107b3c:	430a      	orrs	r2, r1
 8107b3e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8107b40:	687b      	ldr	r3, [r7, #4]
 8107b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107b44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8107b48:	2b00      	cmp	r3, #0
 8107b4a:	d01a      	beq.n	8107b82 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8107b4c:	687b      	ldr	r3, [r7, #4]
 8107b4e:	681b      	ldr	r3, [r3, #0]
 8107b50:	685b      	ldr	r3, [r3, #4]
 8107b52:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8107b56:	687b      	ldr	r3, [r7, #4]
 8107b58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8107b5a:	687b      	ldr	r3, [r7, #4]
 8107b5c:	681b      	ldr	r3, [r3, #0]
 8107b5e:	430a      	orrs	r2, r1
 8107b60:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8107b62:	687b      	ldr	r3, [r7, #4]
 8107b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8107b66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8107b6a:	d10a      	bne.n	8107b82 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8107b6c:	687b      	ldr	r3, [r7, #4]
 8107b6e:	681b      	ldr	r3, [r3, #0]
 8107b70:	685b      	ldr	r3, [r3, #4]
 8107b72:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8107b76:	687b      	ldr	r3, [r7, #4]
 8107b78:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8107b7a:	687b      	ldr	r3, [r7, #4]
 8107b7c:	681b      	ldr	r3, [r3, #0]
 8107b7e:	430a      	orrs	r2, r1
 8107b80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8107b82:	687b      	ldr	r3, [r7, #4]
 8107b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107b86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8107b8a:	2b00      	cmp	r3, #0
 8107b8c:	d00a      	beq.n	8107ba4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8107b8e:	687b      	ldr	r3, [r7, #4]
 8107b90:	681b      	ldr	r3, [r3, #0]
 8107b92:	685b      	ldr	r3, [r3, #4]
 8107b94:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8107b98:	687b      	ldr	r3, [r7, #4]
 8107b9a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8107b9c:	687b      	ldr	r3, [r7, #4]
 8107b9e:	681b      	ldr	r3, [r3, #0]
 8107ba0:	430a      	orrs	r2, r1
 8107ba2:	605a      	str	r2, [r3, #4]
  }
}
 8107ba4:	bf00      	nop
 8107ba6:	370c      	adds	r7, #12
 8107ba8:	46bd      	mov	sp, r7
 8107baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107bae:	4770      	bx	lr

08107bb0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8107bb0:	b580      	push	{r7, lr}
 8107bb2:	b086      	sub	sp, #24
 8107bb4:	af02      	add	r7, sp, #8
 8107bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8107bb8:	687b      	ldr	r3, [r7, #4]
 8107bba:	2200      	movs	r2, #0
 8107bbc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8107bc0:	f7fa fc40 	bl	8102444 <HAL_GetTick>
 8107bc4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8107bc6:	687b      	ldr	r3, [r7, #4]
 8107bc8:	681b      	ldr	r3, [r3, #0]
 8107bca:	681b      	ldr	r3, [r3, #0]
 8107bcc:	f003 0308 	and.w	r3, r3, #8
 8107bd0:	2b08      	cmp	r3, #8
 8107bd2:	d10e      	bne.n	8107bf2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8107bd4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8107bd8:	9300      	str	r3, [sp, #0]
 8107bda:	68fb      	ldr	r3, [r7, #12]
 8107bdc:	2200      	movs	r2, #0
 8107bde:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8107be2:	6878      	ldr	r0, [r7, #4]
 8107be4:	f000 f82f 	bl	8107c46 <UART_WaitOnFlagUntilTimeout>
 8107be8:	4603      	mov	r3, r0
 8107bea:	2b00      	cmp	r3, #0
 8107bec:	d001      	beq.n	8107bf2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8107bee:	2303      	movs	r3, #3
 8107bf0:	e025      	b.n	8107c3e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8107bf2:	687b      	ldr	r3, [r7, #4]
 8107bf4:	681b      	ldr	r3, [r3, #0]
 8107bf6:	681b      	ldr	r3, [r3, #0]
 8107bf8:	f003 0304 	and.w	r3, r3, #4
 8107bfc:	2b04      	cmp	r3, #4
 8107bfe:	d10e      	bne.n	8107c1e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8107c00:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8107c04:	9300      	str	r3, [sp, #0]
 8107c06:	68fb      	ldr	r3, [r7, #12]
 8107c08:	2200      	movs	r2, #0
 8107c0a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8107c0e:	6878      	ldr	r0, [r7, #4]
 8107c10:	f000 f819 	bl	8107c46 <UART_WaitOnFlagUntilTimeout>
 8107c14:	4603      	mov	r3, r0
 8107c16:	2b00      	cmp	r3, #0
 8107c18:	d001      	beq.n	8107c1e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8107c1a:	2303      	movs	r3, #3
 8107c1c:	e00f      	b.n	8107c3e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8107c1e:	687b      	ldr	r3, [r7, #4]
 8107c20:	2220      	movs	r2, #32
 8107c22:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8107c26:	687b      	ldr	r3, [r7, #4]
 8107c28:	2220      	movs	r2, #32
 8107c2a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8107c2e:	687b      	ldr	r3, [r7, #4]
 8107c30:	2200      	movs	r2, #0
 8107c32:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8107c34:	687b      	ldr	r3, [r7, #4]
 8107c36:	2200      	movs	r2, #0
 8107c38:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8107c3c:	2300      	movs	r3, #0
}
 8107c3e:	4618      	mov	r0, r3
 8107c40:	3710      	adds	r7, #16
 8107c42:	46bd      	mov	sp, r7
 8107c44:	bd80      	pop	{r7, pc}

08107c46 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8107c46:	b580      	push	{r7, lr}
 8107c48:	b09c      	sub	sp, #112	; 0x70
 8107c4a:	af00      	add	r7, sp, #0
 8107c4c:	60f8      	str	r0, [r7, #12]
 8107c4e:	60b9      	str	r1, [r7, #8]
 8107c50:	603b      	str	r3, [r7, #0]
 8107c52:	4613      	mov	r3, r2
 8107c54:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8107c56:	e0a9      	b.n	8107dac <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8107c58:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8107c5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8107c5e:	f000 80a5 	beq.w	8107dac <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8107c62:	f7fa fbef 	bl	8102444 <HAL_GetTick>
 8107c66:	4602      	mov	r2, r0
 8107c68:	683b      	ldr	r3, [r7, #0]
 8107c6a:	1ad3      	subs	r3, r2, r3
 8107c6c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8107c6e:	429a      	cmp	r2, r3
 8107c70:	d302      	bcc.n	8107c78 <UART_WaitOnFlagUntilTimeout+0x32>
 8107c72:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8107c74:	2b00      	cmp	r3, #0
 8107c76:	d140      	bne.n	8107cfa <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8107c78:	68fb      	ldr	r3, [r7, #12]
 8107c7a:	681b      	ldr	r3, [r3, #0]
 8107c7c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107c7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8107c80:	e853 3f00 	ldrex	r3, [r3]
 8107c84:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8107c86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8107c88:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8107c8c:	667b      	str	r3, [r7, #100]	; 0x64
 8107c8e:	68fb      	ldr	r3, [r7, #12]
 8107c90:	681b      	ldr	r3, [r3, #0]
 8107c92:	461a      	mov	r2, r3
 8107c94:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8107c96:	65fb      	str	r3, [r7, #92]	; 0x5c
 8107c98:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107c9a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8107c9c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8107c9e:	e841 2300 	strex	r3, r2, [r1]
 8107ca2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8107ca4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8107ca6:	2b00      	cmp	r3, #0
 8107ca8:	d1e6      	bne.n	8107c78 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8107caa:	68fb      	ldr	r3, [r7, #12]
 8107cac:	681b      	ldr	r3, [r3, #0]
 8107cae:	3308      	adds	r3, #8
 8107cb0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107cb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107cb4:	e853 3f00 	ldrex	r3, [r3]
 8107cb8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8107cba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107cbc:	f023 0301 	bic.w	r3, r3, #1
 8107cc0:	663b      	str	r3, [r7, #96]	; 0x60
 8107cc2:	68fb      	ldr	r3, [r7, #12]
 8107cc4:	681b      	ldr	r3, [r3, #0]
 8107cc6:	3308      	adds	r3, #8
 8107cc8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8107cca:	64ba      	str	r2, [r7, #72]	; 0x48
 8107ccc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107cce:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8107cd0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8107cd2:	e841 2300 	strex	r3, r2, [r1]
 8107cd6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8107cd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8107cda:	2b00      	cmp	r3, #0
 8107cdc:	d1e5      	bne.n	8107caa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8107cde:	68fb      	ldr	r3, [r7, #12]
 8107ce0:	2220      	movs	r2, #32
 8107ce2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8107ce6:	68fb      	ldr	r3, [r7, #12]
 8107ce8:	2220      	movs	r2, #32
 8107cea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8107cee:	68fb      	ldr	r3, [r7, #12]
 8107cf0:	2200      	movs	r2, #0
 8107cf2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8107cf6:	2303      	movs	r3, #3
 8107cf8:	e069      	b.n	8107dce <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8107cfa:	68fb      	ldr	r3, [r7, #12]
 8107cfc:	681b      	ldr	r3, [r3, #0]
 8107cfe:	681b      	ldr	r3, [r3, #0]
 8107d00:	f003 0304 	and.w	r3, r3, #4
 8107d04:	2b00      	cmp	r3, #0
 8107d06:	d051      	beq.n	8107dac <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8107d08:	68fb      	ldr	r3, [r7, #12]
 8107d0a:	681b      	ldr	r3, [r3, #0]
 8107d0c:	69db      	ldr	r3, [r3, #28]
 8107d0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8107d12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8107d16:	d149      	bne.n	8107dac <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8107d18:	68fb      	ldr	r3, [r7, #12]
 8107d1a:	681b      	ldr	r3, [r3, #0]
 8107d1c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8107d20:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8107d22:	68fb      	ldr	r3, [r7, #12]
 8107d24:	681b      	ldr	r3, [r3, #0]
 8107d26:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107d2a:	e853 3f00 	ldrex	r3, [r3]
 8107d2e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8107d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107d32:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8107d36:	66fb      	str	r3, [r7, #108]	; 0x6c
 8107d38:	68fb      	ldr	r3, [r7, #12]
 8107d3a:	681b      	ldr	r3, [r3, #0]
 8107d3c:	461a      	mov	r2, r3
 8107d3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8107d40:	637b      	str	r3, [r7, #52]	; 0x34
 8107d42:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107d44:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8107d46:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8107d48:	e841 2300 	strex	r3, r2, [r1]
 8107d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8107d4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8107d50:	2b00      	cmp	r3, #0
 8107d52:	d1e6      	bne.n	8107d22 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8107d54:	68fb      	ldr	r3, [r7, #12]
 8107d56:	681b      	ldr	r3, [r3, #0]
 8107d58:	3308      	adds	r3, #8
 8107d5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107d5c:	697b      	ldr	r3, [r7, #20]
 8107d5e:	e853 3f00 	ldrex	r3, [r3]
 8107d62:	613b      	str	r3, [r7, #16]
   return(result);
 8107d64:	693b      	ldr	r3, [r7, #16]
 8107d66:	f023 0301 	bic.w	r3, r3, #1
 8107d6a:	66bb      	str	r3, [r7, #104]	; 0x68
 8107d6c:	68fb      	ldr	r3, [r7, #12]
 8107d6e:	681b      	ldr	r3, [r3, #0]
 8107d70:	3308      	adds	r3, #8
 8107d72:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8107d74:	623a      	str	r2, [r7, #32]
 8107d76:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107d78:	69f9      	ldr	r1, [r7, #28]
 8107d7a:	6a3a      	ldr	r2, [r7, #32]
 8107d7c:	e841 2300 	strex	r3, r2, [r1]
 8107d80:	61bb      	str	r3, [r7, #24]
   return(result);
 8107d82:	69bb      	ldr	r3, [r7, #24]
 8107d84:	2b00      	cmp	r3, #0
 8107d86:	d1e5      	bne.n	8107d54 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8107d88:	68fb      	ldr	r3, [r7, #12]
 8107d8a:	2220      	movs	r2, #32
 8107d8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8107d90:	68fb      	ldr	r3, [r7, #12]
 8107d92:	2220      	movs	r2, #32
 8107d94:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8107d98:	68fb      	ldr	r3, [r7, #12]
 8107d9a:	2220      	movs	r2, #32
 8107d9c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8107da0:	68fb      	ldr	r3, [r7, #12]
 8107da2:	2200      	movs	r2, #0
 8107da4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8107da8:	2303      	movs	r3, #3
 8107daa:	e010      	b.n	8107dce <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8107dac:	68fb      	ldr	r3, [r7, #12]
 8107dae:	681b      	ldr	r3, [r3, #0]
 8107db0:	69da      	ldr	r2, [r3, #28]
 8107db2:	68bb      	ldr	r3, [r7, #8]
 8107db4:	4013      	ands	r3, r2
 8107db6:	68ba      	ldr	r2, [r7, #8]
 8107db8:	429a      	cmp	r2, r3
 8107dba:	bf0c      	ite	eq
 8107dbc:	2301      	moveq	r3, #1
 8107dbe:	2300      	movne	r3, #0
 8107dc0:	b2db      	uxtb	r3, r3
 8107dc2:	461a      	mov	r2, r3
 8107dc4:	79fb      	ldrb	r3, [r7, #7]
 8107dc6:	429a      	cmp	r2, r3
 8107dc8:	f43f af46 	beq.w	8107c58 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8107dcc:	2300      	movs	r3, #0
}
 8107dce:	4618      	mov	r0, r3
 8107dd0:	3770      	adds	r7, #112	; 0x70
 8107dd2:	46bd      	mov	sp, r7
 8107dd4:	bd80      	pop	{r7, pc}
	...

08107dd8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8107dd8:	b480      	push	{r7}
 8107dda:	b0a3      	sub	sp, #140	; 0x8c
 8107ddc:	af00      	add	r7, sp, #0
 8107dde:	60f8      	str	r0, [r7, #12]
 8107de0:	60b9      	str	r1, [r7, #8]
 8107de2:	4613      	mov	r3, r2
 8107de4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8107de6:	68fb      	ldr	r3, [r7, #12]
 8107de8:	68ba      	ldr	r2, [r7, #8]
 8107dea:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8107dec:	68fb      	ldr	r3, [r7, #12]
 8107dee:	88fa      	ldrh	r2, [r7, #6]
 8107df0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8107df4:	68fb      	ldr	r3, [r7, #12]
 8107df6:	88fa      	ldrh	r2, [r7, #6]
 8107df8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8107dfc:	68fb      	ldr	r3, [r7, #12]
 8107dfe:	2200      	movs	r2, #0
 8107e00:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8107e02:	68fb      	ldr	r3, [r7, #12]
 8107e04:	689b      	ldr	r3, [r3, #8]
 8107e06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8107e0a:	d10e      	bne.n	8107e2a <UART_Start_Receive_IT+0x52>
 8107e0c:	68fb      	ldr	r3, [r7, #12]
 8107e0e:	691b      	ldr	r3, [r3, #16]
 8107e10:	2b00      	cmp	r3, #0
 8107e12:	d105      	bne.n	8107e20 <UART_Start_Receive_IT+0x48>
 8107e14:	68fb      	ldr	r3, [r7, #12]
 8107e16:	f240 12ff 	movw	r2, #511	; 0x1ff
 8107e1a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8107e1e:	e02d      	b.n	8107e7c <UART_Start_Receive_IT+0xa4>
 8107e20:	68fb      	ldr	r3, [r7, #12]
 8107e22:	22ff      	movs	r2, #255	; 0xff
 8107e24:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8107e28:	e028      	b.n	8107e7c <UART_Start_Receive_IT+0xa4>
 8107e2a:	68fb      	ldr	r3, [r7, #12]
 8107e2c:	689b      	ldr	r3, [r3, #8]
 8107e2e:	2b00      	cmp	r3, #0
 8107e30:	d10d      	bne.n	8107e4e <UART_Start_Receive_IT+0x76>
 8107e32:	68fb      	ldr	r3, [r7, #12]
 8107e34:	691b      	ldr	r3, [r3, #16]
 8107e36:	2b00      	cmp	r3, #0
 8107e38:	d104      	bne.n	8107e44 <UART_Start_Receive_IT+0x6c>
 8107e3a:	68fb      	ldr	r3, [r7, #12]
 8107e3c:	22ff      	movs	r2, #255	; 0xff
 8107e3e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8107e42:	e01b      	b.n	8107e7c <UART_Start_Receive_IT+0xa4>
 8107e44:	68fb      	ldr	r3, [r7, #12]
 8107e46:	227f      	movs	r2, #127	; 0x7f
 8107e48:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8107e4c:	e016      	b.n	8107e7c <UART_Start_Receive_IT+0xa4>
 8107e4e:	68fb      	ldr	r3, [r7, #12]
 8107e50:	689b      	ldr	r3, [r3, #8]
 8107e52:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8107e56:	d10d      	bne.n	8107e74 <UART_Start_Receive_IT+0x9c>
 8107e58:	68fb      	ldr	r3, [r7, #12]
 8107e5a:	691b      	ldr	r3, [r3, #16]
 8107e5c:	2b00      	cmp	r3, #0
 8107e5e:	d104      	bne.n	8107e6a <UART_Start_Receive_IT+0x92>
 8107e60:	68fb      	ldr	r3, [r7, #12]
 8107e62:	227f      	movs	r2, #127	; 0x7f
 8107e64:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8107e68:	e008      	b.n	8107e7c <UART_Start_Receive_IT+0xa4>
 8107e6a:	68fb      	ldr	r3, [r7, #12]
 8107e6c:	223f      	movs	r2, #63	; 0x3f
 8107e6e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8107e72:	e003      	b.n	8107e7c <UART_Start_Receive_IT+0xa4>
 8107e74:	68fb      	ldr	r3, [r7, #12]
 8107e76:	2200      	movs	r2, #0
 8107e78:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8107e7c:	68fb      	ldr	r3, [r7, #12]
 8107e7e:	2200      	movs	r2, #0
 8107e80:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8107e84:	68fb      	ldr	r3, [r7, #12]
 8107e86:	2222      	movs	r2, #34	; 0x22
 8107e88:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8107e8c:	68fb      	ldr	r3, [r7, #12]
 8107e8e:	681b      	ldr	r3, [r3, #0]
 8107e90:	3308      	adds	r3, #8
 8107e92:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107e94:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8107e96:	e853 3f00 	ldrex	r3, [r3]
 8107e9a:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8107e9c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8107e9e:	f043 0301 	orr.w	r3, r3, #1
 8107ea2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8107ea6:	68fb      	ldr	r3, [r7, #12]
 8107ea8:	681b      	ldr	r3, [r3, #0]
 8107eaa:	3308      	adds	r3, #8
 8107eac:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8107eb0:	673a      	str	r2, [r7, #112]	; 0x70
 8107eb2:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107eb4:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8107eb6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8107eb8:	e841 2300 	strex	r3, r2, [r1]
 8107ebc:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8107ebe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8107ec0:	2b00      	cmp	r3, #0
 8107ec2:	d1e3      	bne.n	8107e8c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8107ec4:	68fb      	ldr	r3, [r7, #12]
 8107ec6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8107ec8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8107ecc:	d153      	bne.n	8107f76 <UART_Start_Receive_IT+0x19e>
 8107ece:	68fb      	ldr	r3, [r7, #12]
 8107ed0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8107ed4:	88fa      	ldrh	r2, [r7, #6]
 8107ed6:	429a      	cmp	r2, r3
 8107ed8:	d34d      	bcc.n	8107f76 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8107eda:	68fb      	ldr	r3, [r7, #12]
 8107edc:	689b      	ldr	r3, [r3, #8]
 8107ede:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8107ee2:	d107      	bne.n	8107ef4 <UART_Start_Receive_IT+0x11c>
 8107ee4:	68fb      	ldr	r3, [r7, #12]
 8107ee6:	691b      	ldr	r3, [r3, #16]
 8107ee8:	2b00      	cmp	r3, #0
 8107eea:	d103      	bne.n	8107ef4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8107eec:	68fb      	ldr	r3, [r7, #12]
 8107eee:	4a4b      	ldr	r2, [pc, #300]	; (810801c <UART_Start_Receive_IT+0x244>)
 8107ef0:	671a      	str	r2, [r3, #112]	; 0x70
 8107ef2:	e002      	b.n	8107efa <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8107ef4:	68fb      	ldr	r3, [r7, #12]
 8107ef6:	4a4a      	ldr	r2, [pc, #296]	; (8108020 <UART_Start_Receive_IT+0x248>)
 8107ef8:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8107efa:	68fb      	ldr	r3, [r7, #12]
 8107efc:	2200      	movs	r2, #0
 8107efe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8107f02:	68fb      	ldr	r3, [r7, #12]
 8107f04:	691b      	ldr	r3, [r3, #16]
 8107f06:	2b00      	cmp	r3, #0
 8107f08:	d01a      	beq.n	8107f40 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8107f0a:	68fb      	ldr	r3, [r7, #12]
 8107f0c:	681b      	ldr	r3, [r3, #0]
 8107f0e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107f10:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8107f12:	e853 3f00 	ldrex	r3, [r3]
 8107f16:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8107f18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8107f1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8107f1e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8107f22:	68fb      	ldr	r3, [r7, #12]
 8107f24:	681b      	ldr	r3, [r3, #0]
 8107f26:	461a      	mov	r2, r3
 8107f28:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8107f2c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8107f2e:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107f30:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8107f32:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8107f34:	e841 2300 	strex	r3, r2, [r1]
 8107f38:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8107f3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8107f3c:	2b00      	cmp	r3, #0
 8107f3e:	d1e4      	bne.n	8107f0a <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8107f40:	68fb      	ldr	r3, [r7, #12]
 8107f42:	681b      	ldr	r3, [r3, #0]
 8107f44:	3308      	adds	r3, #8
 8107f46:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107f48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107f4a:	e853 3f00 	ldrex	r3, [r3]
 8107f4e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8107f50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107f52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8107f56:	67fb      	str	r3, [r7, #124]	; 0x7c
 8107f58:	68fb      	ldr	r3, [r7, #12]
 8107f5a:	681b      	ldr	r3, [r3, #0]
 8107f5c:	3308      	adds	r3, #8
 8107f5e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8107f60:	64ba      	str	r2, [r7, #72]	; 0x48
 8107f62:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107f64:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8107f66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8107f68:	e841 2300 	strex	r3, r2, [r1]
 8107f6c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8107f6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8107f70:	2b00      	cmp	r3, #0
 8107f72:	d1e5      	bne.n	8107f40 <UART_Start_Receive_IT+0x168>
 8107f74:	e04a      	b.n	810800c <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8107f76:	68fb      	ldr	r3, [r7, #12]
 8107f78:	689b      	ldr	r3, [r3, #8]
 8107f7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8107f7e:	d107      	bne.n	8107f90 <UART_Start_Receive_IT+0x1b8>
 8107f80:	68fb      	ldr	r3, [r7, #12]
 8107f82:	691b      	ldr	r3, [r3, #16]
 8107f84:	2b00      	cmp	r3, #0
 8107f86:	d103      	bne.n	8107f90 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8107f88:	68fb      	ldr	r3, [r7, #12]
 8107f8a:	4a26      	ldr	r2, [pc, #152]	; (8108024 <UART_Start_Receive_IT+0x24c>)
 8107f8c:	671a      	str	r2, [r3, #112]	; 0x70
 8107f8e:	e002      	b.n	8107f96 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8107f90:	68fb      	ldr	r3, [r7, #12]
 8107f92:	4a25      	ldr	r2, [pc, #148]	; (8108028 <UART_Start_Receive_IT+0x250>)
 8107f94:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8107f96:	68fb      	ldr	r3, [r7, #12]
 8107f98:	2200      	movs	r2, #0
 8107f9a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8107f9e:	68fb      	ldr	r3, [r7, #12]
 8107fa0:	691b      	ldr	r3, [r3, #16]
 8107fa2:	2b00      	cmp	r3, #0
 8107fa4:	d019      	beq.n	8107fda <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8107fa6:	68fb      	ldr	r3, [r7, #12]
 8107fa8:	681b      	ldr	r3, [r3, #0]
 8107faa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107fac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107fae:	e853 3f00 	ldrex	r3, [r3]
 8107fb2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8107fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107fb6:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8107fba:	677b      	str	r3, [r7, #116]	; 0x74
 8107fbc:	68fb      	ldr	r3, [r7, #12]
 8107fbe:	681b      	ldr	r3, [r3, #0]
 8107fc0:	461a      	mov	r2, r3
 8107fc2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8107fc4:	637b      	str	r3, [r7, #52]	; 0x34
 8107fc6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107fc8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8107fca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8107fcc:	e841 2300 	strex	r3, r2, [r1]
 8107fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8107fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8107fd4:	2b00      	cmp	r3, #0
 8107fd6:	d1e6      	bne.n	8107fa6 <UART_Start_Receive_IT+0x1ce>
 8107fd8:	e018      	b.n	810800c <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8107fda:	68fb      	ldr	r3, [r7, #12]
 8107fdc:	681b      	ldr	r3, [r3, #0]
 8107fde:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107fe0:	697b      	ldr	r3, [r7, #20]
 8107fe2:	e853 3f00 	ldrex	r3, [r3]
 8107fe6:	613b      	str	r3, [r7, #16]
   return(result);
 8107fe8:	693b      	ldr	r3, [r7, #16]
 8107fea:	f043 0320 	orr.w	r3, r3, #32
 8107fee:	67bb      	str	r3, [r7, #120]	; 0x78
 8107ff0:	68fb      	ldr	r3, [r7, #12]
 8107ff2:	681b      	ldr	r3, [r3, #0]
 8107ff4:	461a      	mov	r2, r3
 8107ff6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8107ff8:	623b      	str	r3, [r7, #32]
 8107ffa:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107ffc:	69f9      	ldr	r1, [r7, #28]
 8107ffe:	6a3a      	ldr	r2, [r7, #32]
 8108000:	e841 2300 	strex	r3, r2, [r1]
 8108004:	61bb      	str	r3, [r7, #24]
   return(result);
 8108006:	69bb      	ldr	r3, [r7, #24]
 8108008:	2b00      	cmp	r3, #0
 810800a:	d1e6      	bne.n	8107fda <UART_Start_Receive_IT+0x202>
    }
  }
  return HAL_OK;
 810800c:	2300      	movs	r3, #0
}
 810800e:	4618      	mov	r0, r3
 8108010:	378c      	adds	r7, #140	; 0x8c
 8108012:	46bd      	mov	sp, r7
 8108014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108018:	4770      	bx	lr
 810801a:	bf00      	nop
 810801c:	08108a79 	.word	0x08108a79
 8108020:	08108781 	.word	0x08108781
 8108024:	0810861f 	.word	0x0810861f
 8108028:	081084bf 	.word	0x081084bf

0810802c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 810802c:	b480      	push	{r7}
 810802e:	b095      	sub	sp, #84	; 0x54
 8108030:	af00      	add	r7, sp, #0
 8108032:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8108034:	687b      	ldr	r3, [r7, #4]
 8108036:	681b      	ldr	r3, [r3, #0]
 8108038:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810803a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810803c:	e853 3f00 	ldrex	r3, [r3]
 8108040:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8108042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108044:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8108048:	64fb      	str	r3, [r7, #76]	; 0x4c
 810804a:	687b      	ldr	r3, [r7, #4]
 810804c:	681b      	ldr	r3, [r3, #0]
 810804e:	461a      	mov	r2, r3
 8108050:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8108052:	643b      	str	r3, [r7, #64]	; 0x40
 8108054:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108056:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8108058:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 810805a:	e841 2300 	strex	r3, r2, [r1]
 810805e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8108060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108062:	2b00      	cmp	r3, #0
 8108064:	d1e6      	bne.n	8108034 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8108066:	687b      	ldr	r3, [r7, #4]
 8108068:	681b      	ldr	r3, [r3, #0]
 810806a:	3308      	adds	r3, #8
 810806c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810806e:	6a3b      	ldr	r3, [r7, #32]
 8108070:	e853 3f00 	ldrex	r3, [r3]
 8108074:	61fb      	str	r3, [r7, #28]
   return(result);
 8108076:	69fb      	ldr	r3, [r7, #28]
 8108078:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 810807c:	f023 0301 	bic.w	r3, r3, #1
 8108080:	64bb      	str	r3, [r7, #72]	; 0x48
 8108082:	687b      	ldr	r3, [r7, #4]
 8108084:	681b      	ldr	r3, [r3, #0]
 8108086:	3308      	adds	r3, #8
 8108088:	6cba      	ldr	r2, [r7, #72]	; 0x48
 810808a:	62fa      	str	r2, [r7, #44]	; 0x2c
 810808c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810808e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8108090:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8108092:	e841 2300 	strex	r3, r2, [r1]
 8108096:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8108098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810809a:	2b00      	cmp	r3, #0
 810809c:	d1e3      	bne.n	8108066 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 810809e:	687b      	ldr	r3, [r7, #4]
 81080a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81080a2:	2b01      	cmp	r3, #1
 81080a4:	d118      	bne.n	81080d8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 81080a6:	687b      	ldr	r3, [r7, #4]
 81080a8:	681b      	ldr	r3, [r3, #0]
 81080aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81080ac:	68fb      	ldr	r3, [r7, #12]
 81080ae:	e853 3f00 	ldrex	r3, [r3]
 81080b2:	60bb      	str	r3, [r7, #8]
   return(result);
 81080b4:	68bb      	ldr	r3, [r7, #8]
 81080b6:	f023 0310 	bic.w	r3, r3, #16
 81080ba:	647b      	str	r3, [r7, #68]	; 0x44
 81080bc:	687b      	ldr	r3, [r7, #4]
 81080be:	681b      	ldr	r3, [r3, #0]
 81080c0:	461a      	mov	r2, r3
 81080c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 81080c4:	61bb      	str	r3, [r7, #24]
 81080c6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81080c8:	6979      	ldr	r1, [r7, #20]
 81080ca:	69ba      	ldr	r2, [r7, #24]
 81080cc:	e841 2300 	strex	r3, r2, [r1]
 81080d0:	613b      	str	r3, [r7, #16]
   return(result);
 81080d2:	693b      	ldr	r3, [r7, #16]
 81080d4:	2b00      	cmp	r3, #0
 81080d6:	d1e6      	bne.n	81080a6 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 81080d8:	687b      	ldr	r3, [r7, #4]
 81080da:	2220      	movs	r2, #32
 81080dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81080e0:	687b      	ldr	r3, [r7, #4]
 81080e2:	2200      	movs	r2, #0
 81080e4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 81080e6:	687b      	ldr	r3, [r7, #4]
 81080e8:	2200      	movs	r2, #0
 81080ea:	671a      	str	r2, [r3, #112]	; 0x70
}
 81080ec:	bf00      	nop
 81080ee:	3754      	adds	r7, #84	; 0x54
 81080f0:	46bd      	mov	sp, r7
 81080f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81080f6:	4770      	bx	lr

081080f8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 81080f8:	b580      	push	{r7, lr}
 81080fa:	b084      	sub	sp, #16
 81080fc:	af00      	add	r7, sp, #0
 81080fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8108100:	687b      	ldr	r3, [r7, #4]
 8108102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8108104:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8108106:	68fb      	ldr	r3, [r7, #12]
 8108108:	2200      	movs	r2, #0
 810810a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 810810e:	68fb      	ldr	r3, [r7, #12]
 8108110:	2200      	movs	r2, #0
 8108112:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8108116:	68f8      	ldr	r0, [r7, #12]
 8108118:	f7fe ff2a 	bl	8106f70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 810811c:	bf00      	nop
 810811e:	3710      	adds	r7, #16
 8108120:	46bd      	mov	sp, r7
 8108122:	bd80      	pop	{r7, pc}

08108124 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8108124:	b480      	push	{r7}
 8108126:	b08f      	sub	sp, #60	; 0x3c
 8108128:	af00      	add	r7, sp, #0
 810812a:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 810812c:	687b      	ldr	r3, [r7, #4]
 810812e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8108132:	2b21      	cmp	r3, #33	; 0x21
 8108134:	d14c      	bne.n	81081d0 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8108136:	687b      	ldr	r3, [r7, #4]
 8108138:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 810813c:	b29b      	uxth	r3, r3
 810813e:	2b00      	cmp	r3, #0
 8108140:	d132      	bne.n	81081a8 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8108142:	687b      	ldr	r3, [r7, #4]
 8108144:	681b      	ldr	r3, [r3, #0]
 8108146:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8108148:	6a3b      	ldr	r3, [r7, #32]
 810814a:	e853 3f00 	ldrex	r3, [r3]
 810814e:	61fb      	str	r3, [r7, #28]
   return(result);
 8108150:	69fb      	ldr	r3, [r7, #28]
 8108152:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8108156:	637b      	str	r3, [r7, #52]	; 0x34
 8108158:	687b      	ldr	r3, [r7, #4]
 810815a:	681b      	ldr	r3, [r3, #0]
 810815c:	461a      	mov	r2, r3
 810815e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8108160:	62fb      	str	r3, [r7, #44]	; 0x2c
 8108162:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108164:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8108166:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8108168:	e841 2300 	strex	r3, r2, [r1]
 810816c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 810816e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8108170:	2b00      	cmp	r3, #0
 8108172:	d1e6      	bne.n	8108142 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8108174:	687b      	ldr	r3, [r7, #4]
 8108176:	681b      	ldr	r3, [r3, #0]
 8108178:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810817a:	68fb      	ldr	r3, [r7, #12]
 810817c:	e853 3f00 	ldrex	r3, [r3]
 8108180:	60bb      	str	r3, [r7, #8]
   return(result);
 8108182:	68bb      	ldr	r3, [r7, #8]
 8108184:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8108188:	633b      	str	r3, [r7, #48]	; 0x30
 810818a:	687b      	ldr	r3, [r7, #4]
 810818c:	681b      	ldr	r3, [r3, #0]
 810818e:	461a      	mov	r2, r3
 8108190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108192:	61bb      	str	r3, [r7, #24]
 8108194:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108196:	6979      	ldr	r1, [r7, #20]
 8108198:	69ba      	ldr	r2, [r7, #24]
 810819a:	e841 2300 	strex	r3, r2, [r1]
 810819e:	613b      	str	r3, [r7, #16]
   return(result);
 81081a0:	693b      	ldr	r3, [r7, #16]
 81081a2:	2b00      	cmp	r3, #0
 81081a4:	d1e6      	bne.n	8108174 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 81081a6:	e013      	b.n	81081d0 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 81081a8:	687b      	ldr	r3, [r7, #4]
 81081aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81081ac:	781a      	ldrb	r2, [r3, #0]
 81081ae:	687b      	ldr	r3, [r7, #4]
 81081b0:	681b      	ldr	r3, [r3, #0]
 81081b2:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 81081b4:	687b      	ldr	r3, [r7, #4]
 81081b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81081b8:	1c5a      	adds	r2, r3, #1
 81081ba:	687b      	ldr	r3, [r7, #4]
 81081bc:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 81081be:	687b      	ldr	r3, [r7, #4]
 81081c0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 81081c4:	b29b      	uxth	r3, r3
 81081c6:	3b01      	subs	r3, #1
 81081c8:	b29a      	uxth	r2, r3
 81081ca:	687b      	ldr	r3, [r7, #4]
 81081cc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 81081d0:	bf00      	nop
 81081d2:	373c      	adds	r7, #60	; 0x3c
 81081d4:	46bd      	mov	sp, r7
 81081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81081da:	4770      	bx	lr

081081dc <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 81081dc:	b480      	push	{r7}
 81081de:	b091      	sub	sp, #68	; 0x44
 81081e0:	af00      	add	r7, sp, #0
 81081e2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 81081e4:	687b      	ldr	r3, [r7, #4]
 81081e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81081ea:	2b21      	cmp	r3, #33	; 0x21
 81081ec:	d151      	bne.n	8108292 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 81081ee:	687b      	ldr	r3, [r7, #4]
 81081f0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 81081f4:	b29b      	uxth	r3, r3
 81081f6:	2b00      	cmp	r3, #0
 81081f8:	d132      	bne.n	8108260 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 81081fa:	687b      	ldr	r3, [r7, #4]
 81081fc:	681b      	ldr	r3, [r3, #0]
 81081fe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8108200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8108202:	e853 3f00 	ldrex	r3, [r3]
 8108206:	623b      	str	r3, [r7, #32]
   return(result);
 8108208:	6a3b      	ldr	r3, [r7, #32]
 810820a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 810820e:	63bb      	str	r3, [r7, #56]	; 0x38
 8108210:	687b      	ldr	r3, [r7, #4]
 8108212:	681b      	ldr	r3, [r3, #0]
 8108214:	461a      	mov	r2, r3
 8108216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108218:	633b      	str	r3, [r7, #48]	; 0x30
 810821a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810821c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 810821e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8108220:	e841 2300 	strex	r3, r2, [r1]
 8108224:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8108226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108228:	2b00      	cmp	r3, #0
 810822a:	d1e6      	bne.n	81081fa <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 810822c:	687b      	ldr	r3, [r7, #4]
 810822e:	681b      	ldr	r3, [r3, #0]
 8108230:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8108232:	693b      	ldr	r3, [r7, #16]
 8108234:	e853 3f00 	ldrex	r3, [r3]
 8108238:	60fb      	str	r3, [r7, #12]
   return(result);
 810823a:	68fb      	ldr	r3, [r7, #12]
 810823c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8108240:	637b      	str	r3, [r7, #52]	; 0x34
 8108242:	687b      	ldr	r3, [r7, #4]
 8108244:	681b      	ldr	r3, [r3, #0]
 8108246:	461a      	mov	r2, r3
 8108248:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810824a:	61fb      	str	r3, [r7, #28]
 810824c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810824e:	69b9      	ldr	r1, [r7, #24]
 8108250:	69fa      	ldr	r2, [r7, #28]
 8108252:	e841 2300 	strex	r3, r2, [r1]
 8108256:	617b      	str	r3, [r7, #20]
   return(result);
 8108258:	697b      	ldr	r3, [r7, #20]
 810825a:	2b00      	cmp	r3, #0
 810825c:	d1e6      	bne.n	810822c <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 810825e:	e018      	b.n	8108292 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8108260:	687b      	ldr	r3, [r7, #4]
 8108262:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8108264:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8108266:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108268:	881b      	ldrh	r3, [r3, #0]
 810826a:	461a      	mov	r2, r3
 810826c:	687b      	ldr	r3, [r7, #4]
 810826e:	681b      	ldr	r3, [r3, #0]
 8108270:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8108274:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8108276:	687b      	ldr	r3, [r7, #4]
 8108278:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810827a:	1c9a      	adds	r2, r3, #2
 810827c:	687b      	ldr	r3, [r7, #4]
 810827e:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8108280:	687b      	ldr	r3, [r7, #4]
 8108282:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8108286:	b29b      	uxth	r3, r3
 8108288:	3b01      	subs	r3, #1
 810828a:	b29a      	uxth	r2, r3
 810828c:	687b      	ldr	r3, [r7, #4]
 810828e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8108292:	bf00      	nop
 8108294:	3744      	adds	r7, #68	; 0x44
 8108296:	46bd      	mov	sp, r7
 8108298:	f85d 7b04 	ldr.w	r7, [sp], #4
 810829c:	4770      	bx	lr

0810829e <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 810829e:	b480      	push	{r7}
 81082a0:	b091      	sub	sp, #68	; 0x44
 81082a2:	af00      	add	r7, sp, #0
 81082a4:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 81082a6:	687b      	ldr	r3, [r7, #4]
 81082a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81082ac:	2b21      	cmp	r3, #33	; 0x21
 81082ae:	d160      	bne.n	8108372 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 81082b0:	687b      	ldr	r3, [r7, #4]
 81082b2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81082b6:	87fb      	strh	r3, [r7, #62]	; 0x3e
 81082b8:	e057      	b.n	810836a <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 81082ba:	687b      	ldr	r3, [r7, #4]
 81082bc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 81082c0:	b29b      	uxth	r3, r3
 81082c2:	2b00      	cmp	r3, #0
 81082c4:	d133      	bne.n	810832e <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 81082c6:	687b      	ldr	r3, [r7, #4]
 81082c8:	681b      	ldr	r3, [r3, #0]
 81082ca:	3308      	adds	r3, #8
 81082cc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81082ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81082d0:	e853 3f00 	ldrex	r3, [r3]
 81082d4:	623b      	str	r3, [r7, #32]
   return(result);
 81082d6:	6a3b      	ldr	r3, [r7, #32]
 81082d8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 81082dc:	63bb      	str	r3, [r7, #56]	; 0x38
 81082de:	687b      	ldr	r3, [r7, #4]
 81082e0:	681b      	ldr	r3, [r3, #0]
 81082e2:	3308      	adds	r3, #8
 81082e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 81082e6:	633a      	str	r2, [r7, #48]	; 0x30
 81082e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81082ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 81082ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 81082ee:	e841 2300 	strex	r3, r2, [r1]
 81082f2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 81082f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81082f6:	2b00      	cmp	r3, #0
 81082f8:	d1e5      	bne.n	81082c6 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 81082fa:	687b      	ldr	r3, [r7, #4]
 81082fc:	681b      	ldr	r3, [r3, #0]
 81082fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8108300:	693b      	ldr	r3, [r7, #16]
 8108302:	e853 3f00 	ldrex	r3, [r3]
 8108306:	60fb      	str	r3, [r7, #12]
   return(result);
 8108308:	68fb      	ldr	r3, [r7, #12]
 810830a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810830e:	637b      	str	r3, [r7, #52]	; 0x34
 8108310:	687b      	ldr	r3, [r7, #4]
 8108312:	681b      	ldr	r3, [r3, #0]
 8108314:	461a      	mov	r2, r3
 8108316:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8108318:	61fb      	str	r3, [r7, #28]
 810831a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810831c:	69b9      	ldr	r1, [r7, #24]
 810831e:	69fa      	ldr	r2, [r7, #28]
 8108320:	e841 2300 	strex	r3, r2, [r1]
 8108324:	617b      	str	r3, [r7, #20]
   return(result);
 8108326:	697b      	ldr	r3, [r7, #20]
 8108328:	2b00      	cmp	r3, #0
 810832a:	d1e6      	bne.n	81082fa <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 810832c:	e021      	b.n	8108372 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 810832e:	687b      	ldr	r3, [r7, #4]
 8108330:	681b      	ldr	r3, [r3, #0]
 8108332:	69db      	ldr	r3, [r3, #28]
 8108334:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8108338:	2b00      	cmp	r3, #0
 810833a:	d013      	beq.n	8108364 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 810833c:	687b      	ldr	r3, [r7, #4]
 810833e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8108340:	781a      	ldrb	r2, [r3, #0]
 8108342:	687b      	ldr	r3, [r7, #4]
 8108344:	681b      	ldr	r3, [r3, #0]
 8108346:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 8108348:	687b      	ldr	r3, [r7, #4]
 810834a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810834c:	1c5a      	adds	r2, r3, #1
 810834e:	687b      	ldr	r3, [r7, #4]
 8108350:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 8108352:	687b      	ldr	r3, [r7, #4]
 8108354:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8108358:	b29b      	uxth	r3, r3
 810835a:	3b01      	subs	r3, #1
 810835c:	b29a      	uxth	r2, r3
 810835e:	687b      	ldr	r3, [r7, #4]
 8108360:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8108364:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8108366:	3b01      	subs	r3, #1
 8108368:	87fb      	strh	r3, [r7, #62]	; 0x3e
 810836a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 810836c:	2b00      	cmp	r3, #0
 810836e:	d1a4      	bne.n	81082ba <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8108370:	e7ff      	b.n	8108372 <UART_TxISR_8BIT_FIFOEN+0xd4>
 8108372:	bf00      	nop
 8108374:	3744      	adds	r7, #68	; 0x44
 8108376:	46bd      	mov	sp, r7
 8108378:	f85d 7b04 	ldr.w	r7, [sp], #4
 810837c:	4770      	bx	lr

0810837e <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 810837e:	b480      	push	{r7}
 8108380:	b091      	sub	sp, #68	; 0x44
 8108382:	af00      	add	r7, sp, #0
 8108384:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8108386:	687b      	ldr	r3, [r7, #4]
 8108388:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810838c:	2b21      	cmp	r3, #33	; 0x21
 810838e:	d165      	bne.n	810845c <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8108390:	687b      	ldr	r3, [r7, #4]
 8108392:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8108396:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8108398:	e05c      	b.n	8108454 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 810839a:	687b      	ldr	r3, [r7, #4]
 810839c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 81083a0:	b29b      	uxth	r3, r3
 81083a2:	2b00      	cmp	r3, #0
 81083a4:	d133      	bne.n	810840e <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 81083a6:	687b      	ldr	r3, [r7, #4]
 81083a8:	681b      	ldr	r3, [r3, #0]
 81083aa:	3308      	adds	r3, #8
 81083ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81083ae:	6a3b      	ldr	r3, [r7, #32]
 81083b0:	e853 3f00 	ldrex	r3, [r3]
 81083b4:	61fb      	str	r3, [r7, #28]
   return(result);
 81083b6:	69fb      	ldr	r3, [r7, #28]
 81083b8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 81083bc:	637b      	str	r3, [r7, #52]	; 0x34
 81083be:	687b      	ldr	r3, [r7, #4]
 81083c0:	681b      	ldr	r3, [r3, #0]
 81083c2:	3308      	adds	r3, #8
 81083c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 81083c6:	62fa      	str	r2, [r7, #44]	; 0x2c
 81083c8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81083ca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 81083cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 81083ce:	e841 2300 	strex	r3, r2, [r1]
 81083d2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 81083d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81083d6:	2b00      	cmp	r3, #0
 81083d8:	d1e5      	bne.n	81083a6 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 81083da:	687b      	ldr	r3, [r7, #4]
 81083dc:	681b      	ldr	r3, [r3, #0]
 81083de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81083e0:	68fb      	ldr	r3, [r7, #12]
 81083e2:	e853 3f00 	ldrex	r3, [r3]
 81083e6:	60bb      	str	r3, [r7, #8]
   return(result);
 81083e8:	68bb      	ldr	r3, [r7, #8]
 81083ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 81083ee:	633b      	str	r3, [r7, #48]	; 0x30
 81083f0:	687b      	ldr	r3, [r7, #4]
 81083f2:	681b      	ldr	r3, [r3, #0]
 81083f4:	461a      	mov	r2, r3
 81083f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81083f8:	61bb      	str	r3, [r7, #24]
 81083fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81083fc:	6979      	ldr	r1, [r7, #20]
 81083fe:	69ba      	ldr	r2, [r7, #24]
 8108400:	e841 2300 	strex	r3, r2, [r1]
 8108404:	613b      	str	r3, [r7, #16]
   return(result);
 8108406:	693b      	ldr	r3, [r7, #16]
 8108408:	2b00      	cmp	r3, #0
 810840a:	d1e6      	bne.n	81083da <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 810840c:	e026      	b.n	810845c <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 810840e:	687b      	ldr	r3, [r7, #4]
 8108410:	681b      	ldr	r3, [r3, #0]
 8108412:	69db      	ldr	r3, [r3, #28]
 8108414:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8108418:	2b00      	cmp	r3, #0
 810841a:	d018      	beq.n	810844e <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 810841c:	687b      	ldr	r3, [r7, #4]
 810841e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8108420:	63bb      	str	r3, [r7, #56]	; 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8108422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108424:	881b      	ldrh	r3, [r3, #0]
 8108426:	461a      	mov	r2, r3
 8108428:	687b      	ldr	r3, [r7, #4]
 810842a:	681b      	ldr	r3, [r3, #0]
 810842c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8108430:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8108432:	687b      	ldr	r3, [r7, #4]
 8108434:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8108436:	1c9a      	adds	r2, r3, #2
 8108438:	687b      	ldr	r3, [r7, #4]
 810843a:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 810843c:	687b      	ldr	r3, [r7, #4]
 810843e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8108442:	b29b      	uxth	r3, r3
 8108444:	3b01      	subs	r3, #1
 8108446:	b29a      	uxth	r2, r3
 8108448:	687b      	ldr	r3, [r7, #4]
 810844a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 810844e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8108450:	3b01      	subs	r3, #1
 8108452:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8108454:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8108456:	2b00      	cmp	r3, #0
 8108458:	d19f      	bne.n	810839a <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 810845a:	e7ff      	b.n	810845c <UART_TxISR_16BIT_FIFOEN+0xde>
 810845c:	bf00      	nop
 810845e:	3744      	adds	r7, #68	; 0x44
 8108460:	46bd      	mov	sp, r7
 8108462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108466:	4770      	bx	lr

08108468 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8108468:	b580      	push	{r7, lr}
 810846a:	b088      	sub	sp, #32
 810846c:	af00      	add	r7, sp, #0
 810846e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8108470:	687b      	ldr	r3, [r7, #4]
 8108472:	681b      	ldr	r3, [r3, #0]
 8108474:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8108476:	68fb      	ldr	r3, [r7, #12]
 8108478:	e853 3f00 	ldrex	r3, [r3]
 810847c:	60bb      	str	r3, [r7, #8]
   return(result);
 810847e:	68bb      	ldr	r3, [r7, #8]
 8108480:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8108484:	61fb      	str	r3, [r7, #28]
 8108486:	687b      	ldr	r3, [r7, #4]
 8108488:	681b      	ldr	r3, [r3, #0]
 810848a:	461a      	mov	r2, r3
 810848c:	69fb      	ldr	r3, [r7, #28]
 810848e:	61bb      	str	r3, [r7, #24]
 8108490:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108492:	6979      	ldr	r1, [r7, #20]
 8108494:	69ba      	ldr	r2, [r7, #24]
 8108496:	e841 2300 	strex	r3, r2, [r1]
 810849a:	613b      	str	r3, [r7, #16]
   return(result);
 810849c:	693b      	ldr	r3, [r7, #16]
 810849e:	2b00      	cmp	r3, #0
 81084a0:	d1e6      	bne.n	8108470 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 81084a2:	687b      	ldr	r3, [r7, #4]
 81084a4:	2220      	movs	r2, #32
 81084a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 81084aa:	687b      	ldr	r3, [r7, #4]
 81084ac:	2200      	movs	r2, #0
 81084ae:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 81084b0:	6878      	ldr	r0, [r7, #4]
 81084b2:	f7f8 ffcb 	bl	810144c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 81084b6:	bf00      	nop
 81084b8:	3720      	adds	r7, #32
 81084ba:	46bd      	mov	sp, r7
 81084bc:	bd80      	pop	{r7, pc}

081084be <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 81084be:	b580      	push	{r7, lr}
 81084c0:	b096      	sub	sp, #88	; 0x58
 81084c2:	af00      	add	r7, sp, #0
 81084c4:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 81084c6:	687b      	ldr	r3, [r7, #4]
 81084c8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 81084cc:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 81084d0:	687b      	ldr	r3, [r7, #4]
 81084d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81084d6:	2b22      	cmp	r3, #34	; 0x22
 81084d8:	f040 8095 	bne.w	8108606 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 81084dc:	687b      	ldr	r3, [r7, #4]
 81084de:	681b      	ldr	r3, [r3, #0]
 81084e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81084e2:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 81084e6:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 81084ea:	b2d9      	uxtb	r1, r3
 81084ec:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 81084f0:	b2da      	uxtb	r2, r3
 81084f2:	687b      	ldr	r3, [r7, #4]
 81084f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81084f6:	400a      	ands	r2, r1
 81084f8:	b2d2      	uxtb	r2, r2
 81084fa:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 81084fc:	687b      	ldr	r3, [r7, #4]
 81084fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8108500:	1c5a      	adds	r2, r3, #1
 8108502:	687b      	ldr	r3, [r7, #4]
 8108504:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8108506:	687b      	ldr	r3, [r7, #4]
 8108508:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 810850c:	b29b      	uxth	r3, r3
 810850e:	3b01      	subs	r3, #1
 8108510:	b29a      	uxth	r2, r3
 8108512:	687b      	ldr	r3, [r7, #4]
 8108514:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8108518:	687b      	ldr	r3, [r7, #4]
 810851a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 810851e:	b29b      	uxth	r3, r3
 8108520:	2b00      	cmp	r3, #0
 8108522:	d178      	bne.n	8108616 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8108524:	687b      	ldr	r3, [r7, #4]
 8108526:	681b      	ldr	r3, [r3, #0]
 8108528:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810852a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810852c:	e853 3f00 	ldrex	r3, [r3]
 8108530:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8108532:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8108534:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8108538:	653b      	str	r3, [r7, #80]	; 0x50
 810853a:	687b      	ldr	r3, [r7, #4]
 810853c:	681b      	ldr	r3, [r3, #0]
 810853e:	461a      	mov	r2, r3
 8108540:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8108542:	647b      	str	r3, [r7, #68]	; 0x44
 8108544:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108546:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8108548:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 810854a:	e841 2300 	strex	r3, r2, [r1]
 810854e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8108550:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108552:	2b00      	cmp	r3, #0
 8108554:	d1e6      	bne.n	8108524 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8108556:	687b      	ldr	r3, [r7, #4]
 8108558:	681b      	ldr	r3, [r3, #0]
 810855a:	3308      	adds	r3, #8
 810855c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810855e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8108560:	e853 3f00 	ldrex	r3, [r3]
 8108564:	623b      	str	r3, [r7, #32]
   return(result);
 8108566:	6a3b      	ldr	r3, [r7, #32]
 8108568:	f023 0301 	bic.w	r3, r3, #1
 810856c:	64fb      	str	r3, [r7, #76]	; 0x4c
 810856e:	687b      	ldr	r3, [r7, #4]
 8108570:	681b      	ldr	r3, [r3, #0]
 8108572:	3308      	adds	r3, #8
 8108574:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8108576:	633a      	str	r2, [r7, #48]	; 0x30
 8108578:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810857a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 810857c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810857e:	e841 2300 	strex	r3, r2, [r1]
 8108582:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8108584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108586:	2b00      	cmp	r3, #0
 8108588:	d1e5      	bne.n	8108556 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 810858a:	687b      	ldr	r3, [r7, #4]
 810858c:	2220      	movs	r2, #32
 810858e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8108592:	687b      	ldr	r3, [r7, #4]
 8108594:	2200      	movs	r2, #0
 8108596:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8108598:	687b      	ldr	r3, [r7, #4]
 810859a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810859c:	2b01      	cmp	r3, #1
 810859e:	d12e      	bne.n	81085fe <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81085a0:	687b      	ldr	r3, [r7, #4]
 81085a2:	2200      	movs	r2, #0
 81085a4:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 81085a6:	687b      	ldr	r3, [r7, #4]
 81085a8:	681b      	ldr	r3, [r3, #0]
 81085aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81085ac:	693b      	ldr	r3, [r7, #16]
 81085ae:	e853 3f00 	ldrex	r3, [r3]
 81085b2:	60fb      	str	r3, [r7, #12]
   return(result);
 81085b4:	68fb      	ldr	r3, [r7, #12]
 81085b6:	f023 0310 	bic.w	r3, r3, #16
 81085ba:	64bb      	str	r3, [r7, #72]	; 0x48
 81085bc:	687b      	ldr	r3, [r7, #4]
 81085be:	681b      	ldr	r3, [r3, #0]
 81085c0:	461a      	mov	r2, r3
 81085c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 81085c4:	61fb      	str	r3, [r7, #28]
 81085c6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81085c8:	69b9      	ldr	r1, [r7, #24]
 81085ca:	69fa      	ldr	r2, [r7, #28]
 81085cc:	e841 2300 	strex	r3, r2, [r1]
 81085d0:	617b      	str	r3, [r7, #20]
   return(result);
 81085d2:	697b      	ldr	r3, [r7, #20]
 81085d4:	2b00      	cmp	r3, #0
 81085d6:	d1e6      	bne.n	81085a6 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 81085d8:	687b      	ldr	r3, [r7, #4]
 81085da:	681b      	ldr	r3, [r3, #0]
 81085dc:	69db      	ldr	r3, [r3, #28]
 81085de:	f003 0310 	and.w	r3, r3, #16
 81085e2:	2b10      	cmp	r3, #16
 81085e4:	d103      	bne.n	81085ee <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 81085e6:	687b      	ldr	r3, [r7, #4]
 81085e8:	681b      	ldr	r3, [r3, #0]
 81085ea:	2210      	movs	r2, #16
 81085ec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 81085ee:	687b      	ldr	r3, [r7, #4]
 81085f0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 81085f4:	4619      	mov	r1, r3
 81085f6:	6878      	ldr	r0, [r7, #4]
 81085f8:	f7fe fcc4 	bl	8106f84 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 81085fc:	e00b      	b.n	8108616 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 81085fe:	6878      	ldr	r0, [r7, #4]
 8108600:	f7f8 ff2e 	bl	8101460 <HAL_UART_RxCpltCallback>
}
 8108604:	e007      	b.n	8108616 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8108606:	687b      	ldr	r3, [r7, #4]
 8108608:	681b      	ldr	r3, [r3, #0]
 810860a:	699a      	ldr	r2, [r3, #24]
 810860c:	687b      	ldr	r3, [r7, #4]
 810860e:	681b      	ldr	r3, [r3, #0]
 8108610:	f042 0208 	orr.w	r2, r2, #8
 8108614:	619a      	str	r2, [r3, #24]
}
 8108616:	bf00      	nop
 8108618:	3758      	adds	r7, #88	; 0x58
 810861a:	46bd      	mov	sp, r7
 810861c:	bd80      	pop	{r7, pc}

0810861e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 810861e:	b580      	push	{r7, lr}
 8108620:	b096      	sub	sp, #88	; 0x58
 8108622:	af00      	add	r7, sp, #0
 8108624:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8108626:	687b      	ldr	r3, [r7, #4]
 8108628:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 810862c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8108630:	687b      	ldr	r3, [r7, #4]
 8108632:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8108636:	2b22      	cmp	r3, #34	; 0x22
 8108638:	f040 8095 	bne.w	8108766 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 810863c:	687b      	ldr	r3, [r7, #4]
 810863e:	681b      	ldr	r3, [r3, #0]
 8108640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108642:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8108646:	687b      	ldr	r3, [r7, #4]
 8108648:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810864a:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 810864c:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8108650:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8108654:	4013      	ands	r3, r2
 8108656:	b29a      	uxth	r2, r3
 8108658:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 810865a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 810865c:	687b      	ldr	r3, [r7, #4]
 810865e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8108660:	1c9a      	adds	r2, r3, #2
 8108662:	687b      	ldr	r3, [r7, #4]
 8108664:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8108666:	687b      	ldr	r3, [r7, #4]
 8108668:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 810866c:	b29b      	uxth	r3, r3
 810866e:	3b01      	subs	r3, #1
 8108670:	b29a      	uxth	r2, r3
 8108672:	687b      	ldr	r3, [r7, #4]
 8108674:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8108678:	687b      	ldr	r3, [r7, #4]
 810867a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 810867e:	b29b      	uxth	r3, r3
 8108680:	2b00      	cmp	r3, #0
 8108682:	d178      	bne.n	8108776 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8108684:	687b      	ldr	r3, [r7, #4]
 8108686:	681b      	ldr	r3, [r3, #0]
 8108688:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810868a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810868c:	e853 3f00 	ldrex	r3, [r3]
 8108690:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8108692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108694:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8108698:	64fb      	str	r3, [r7, #76]	; 0x4c
 810869a:	687b      	ldr	r3, [r7, #4]
 810869c:	681b      	ldr	r3, [r3, #0]
 810869e:	461a      	mov	r2, r3
 81086a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 81086a2:	643b      	str	r3, [r7, #64]	; 0x40
 81086a4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81086a6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 81086a8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 81086aa:	e841 2300 	strex	r3, r2, [r1]
 81086ae:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 81086b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81086b2:	2b00      	cmp	r3, #0
 81086b4:	d1e6      	bne.n	8108684 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 81086b6:	687b      	ldr	r3, [r7, #4]
 81086b8:	681b      	ldr	r3, [r3, #0]
 81086ba:	3308      	adds	r3, #8
 81086bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81086be:	6a3b      	ldr	r3, [r7, #32]
 81086c0:	e853 3f00 	ldrex	r3, [r3]
 81086c4:	61fb      	str	r3, [r7, #28]
   return(result);
 81086c6:	69fb      	ldr	r3, [r7, #28]
 81086c8:	f023 0301 	bic.w	r3, r3, #1
 81086cc:	64bb      	str	r3, [r7, #72]	; 0x48
 81086ce:	687b      	ldr	r3, [r7, #4]
 81086d0:	681b      	ldr	r3, [r3, #0]
 81086d2:	3308      	adds	r3, #8
 81086d4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 81086d6:	62fa      	str	r2, [r7, #44]	; 0x2c
 81086d8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81086da:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 81086dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 81086de:	e841 2300 	strex	r3, r2, [r1]
 81086e2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 81086e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81086e6:	2b00      	cmp	r3, #0
 81086e8:	d1e5      	bne.n	81086b6 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 81086ea:	687b      	ldr	r3, [r7, #4]
 81086ec:	2220      	movs	r2, #32
 81086ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 81086f2:	687b      	ldr	r3, [r7, #4]
 81086f4:	2200      	movs	r2, #0
 81086f6:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 81086f8:	687b      	ldr	r3, [r7, #4]
 81086fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81086fc:	2b01      	cmp	r3, #1
 81086fe:	d12e      	bne.n	810875e <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8108700:	687b      	ldr	r3, [r7, #4]
 8108702:	2200      	movs	r2, #0
 8108704:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8108706:	687b      	ldr	r3, [r7, #4]
 8108708:	681b      	ldr	r3, [r3, #0]
 810870a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810870c:	68fb      	ldr	r3, [r7, #12]
 810870e:	e853 3f00 	ldrex	r3, [r3]
 8108712:	60bb      	str	r3, [r7, #8]
   return(result);
 8108714:	68bb      	ldr	r3, [r7, #8]
 8108716:	f023 0310 	bic.w	r3, r3, #16
 810871a:	647b      	str	r3, [r7, #68]	; 0x44
 810871c:	687b      	ldr	r3, [r7, #4]
 810871e:	681b      	ldr	r3, [r3, #0]
 8108720:	461a      	mov	r2, r3
 8108722:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8108724:	61bb      	str	r3, [r7, #24]
 8108726:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108728:	6979      	ldr	r1, [r7, #20]
 810872a:	69ba      	ldr	r2, [r7, #24]
 810872c:	e841 2300 	strex	r3, r2, [r1]
 8108730:	613b      	str	r3, [r7, #16]
   return(result);
 8108732:	693b      	ldr	r3, [r7, #16]
 8108734:	2b00      	cmp	r3, #0
 8108736:	d1e6      	bne.n	8108706 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8108738:	687b      	ldr	r3, [r7, #4]
 810873a:	681b      	ldr	r3, [r3, #0]
 810873c:	69db      	ldr	r3, [r3, #28]
 810873e:	f003 0310 	and.w	r3, r3, #16
 8108742:	2b10      	cmp	r3, #16
 8108744:	d103      	bne.n	810874e <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8108746:	687b      	ldr	r3, [r7, #4]
 8108748:	681b      	ldr	r3, [r3, #0]
 810874a:	2210      	movs	r2, #16
 810874c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 810874e:	687b      	ldr	r3, [r7, #4]
 8108750:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8108754:	4619      	mov	r1, r3
 8108756:	6878      	ldr	r0, [r7, #4]
 8108758:	f7fe fc14 	bl	8106f84 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 810875c:	e00b      	b.n	8108776 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 810875e:	6878      	ldr	r0, [r7, #4]
 8108760:	f7f8 fe7e 	bl	8101460 <HAL_UART_RxCpltCallback>
}
 8108764:	e007      	b.n	8108776 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8108766:	687b      	ldr	r3, [r7, #4]
 8108768:	681b      	ldr	r3, [r3, #0]
 810876a:	699a      	ldr	r2, [r3, #24]
 810876c:	687b      	ldr	r3, [r7, #4]
 810876e:	681b      	ldr	r3, [r3, #0]
 8108770:	f042 0208 	orr.w	r2, r2, #8
 8108774:	619a      	str	r2, [r3, #24]
}
 8108776:	bf00      	nop
 8108778:	3758      	adds	r7, #88	; 0x58
 810877a:	46bd      	mov	sp, r7
 810877c:	bd80      	pop	{r7, pc}
	...

08108780 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8108780:	b580      	push	{r7, lr}
 8108782:	b0a6      	sub	sp, #152	; 0x98
 8108784:	af00      	add	r7, sp, #0
 8108786:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8108788:	687b      	ldr	r3, [r7, #4]
 810878a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 810878e:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8108792:	687b      	ldr	r3, [r7, #4]
 8108794:	681b      	ldr	r3, [r3, #0]
 8108796:	69db      	ldr	r3, [r3, #28]
 8108798:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 810879c:	687b      	ldr	r3, [r7, #4]
 810879e:	681b      	ldr	r3, [r3, #0]
 81087a0:	681b      	ldr	r3, [r3, #0]
 81087a2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 81087a6:	687b      	ldr	r3, [r7, #4]
 81087a8:	681b      	ldr	r3, [r3, #0]
 81087aa:	689b      	ldr	r3, [r3, #8]
 81087ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 81087b0:	687b      	ldr	r3, [r7, #4]
 81087b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81087b6:	2b22      	cmp	r3, #34	; 0x22
 81087b8:	f040 814f 	bne.w	8108a5a <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 81087bc:	687b      	ldr	r3, [r7, #4]
 81087be:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 81087c2:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 81087c6:	e0f6      	b.n	81089b6 <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 81087c8:	687b      	ldr	r3, [r7, #4]
 81087ca:	681b      	ldr	r3, [r3, #0]
 81087cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81087ce:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 81087d2:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 81087d6:	b2d9      	uxtb	r1, r3
 81087d8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 81087dc:	b2da      	uxtb	r2, r3
 81087de:	687b      	ldr	r3, [r7, #4]
 81087e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81087e2:	400a      	ands	r2, r1
 81087e4:	b2d2      	uxtb	r2, r2
 81087e6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 81087e8:	687b      	ldr	r3, [r7, #4]
 81087ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81087ec:	1c5a      	adds	r2, r3, #1
 81087ee:	687b      	ldr	r3, [r7, #4]
 81087f0:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 81087f2:	687b      	ldr	r3, [r7, #4]
 81087f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 81087f8:	b29b      	uxth	r3, r3
 81087fa:	3b01      	subs	r3, #1
 81087fc:	b29a      	uxth	r2, r3
 81087fe:	687b      	ldr	r3, [r7, #4]
 8108800:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8108804:	687b      	ldr	r3, [r7, #4]
 8108806:	681b      	ldr	r3, [r3, #0]
 8108808:	69db      	ldr	r3, [r3, #28]
 810880a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 810880e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8108812:	f003 0307 	and.w	r3, r3, #7
 8108816:	2b00      	cmp	r3, #0
 8108818:	d053      	beq.n	81088c2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 810881a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 810881e:	f003 0301 	and.w	r3, r3, #1
 8108822:	2b00      	cmp	r3, #0
 8108824:	d011      	beq.n	810884a <UART_RxISR_8BIT_FIFOEN+0xca>
 8108826:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 810882a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810882e:	2b00      	cmp	r3, #0
 8108830:	d00b      	beq.n	810884a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8108832:	687b      	ldr	r3, [r7, #4]
 8108834:	681b      	ldr	r3, [r3, #0]
 8108836:	2201      	movs	r2, #1
 8108838:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 810883a:	687b      	ldr	r3, [r7, #4]
 810883c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8108840:	f043 0201 	orr.w	r2, r3, #1
 8108844:	687b      	ldr	r3, [r7, #4]
 8108846:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 810884a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 810884e:	f003 0302 	and.w	r3, r3, #2
 8108852:	2b00      	cmp	r3, #0
 8108854:	d011      	beq.n	810887a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8108856:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 810885a:	f003 0301 	and.w	r3, r3, #1
 810885e:	2b00      	cmp	r3, #0
 8108860:	d00b      	beq.n	810887a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8108862:	687b      	ldr	r3, [r7, #4]
 8108864:	681b      	ldr	r3, [r3, #0]
 8108866:	2202      	movs	r2, #2
 8108868:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 810886a:	687b      	ldr	r3, [r7, #4]
 810886c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8108870:	f043 0204 	orr.w	r2, r3, #4
 8108874:	687b      	ldr	r3, [r7, #4]
 8108876:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 810887a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 810887e:	f003 0304 	and.w	r3, r3, #4
 8108882:	2b00      	cmp	r3, #0
 8108884:	d011      	beq.n	81088aa <UART_RxISR_8BIT_FIFOEN+0x12a>
 8108886:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 810888a:	f003 0301 	and.w	r3, r3, #1
 810888e:	2b00      	cmp	r3, #0
 8108890:	d00b      	beq.n	81088aa <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8108892:	687b      	ldr	r3, [r7, #4]
 8108894:	681b      	ldr	r3, [r3, #0]
 8108896:	2204      	movs	r2, #4
 8108898:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 810889a:	687b      	ldr	r3, [r7, #4]
 810889c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 81088a0:	f043 0202 	orr.w	r2, r3, #2
 81088a4:	687b      	ldr	r3, [r7, #4]
 81088a6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 81088aa:	687b      	ldr	r3, [r7, #4]
 81088ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 81088b0:	2b00      	cmp	r3, #0
 81088b2:	d006      	beq.n	81088c2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 81088b4:	6878      	ldr	r0, [r7, #4]
 81088b6:	f7fe fb5b 	bl	8106f70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 81088ba:	687b      	ldr	r3, [r7, #4]
 81088bc:	2200      	movs	r2, #0
 81088be:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 81088c2:	687b      	ldr	r3, [r7, #4]
 81088c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 81088c8:	b29b      	uxth	r3, r3
 81088ca:	2b00      	cmp	r3, #0
 81088cc:	d173      	bne.n	81089b6 <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 81088ce:	687b      	ldr	r3, [r7, #4]
 81088d0:	681b      	ldr	r3, [r3, #0]
 81088d2:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81088d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 81088d6:	e853 3f00 	ldrex	r3, [r3]
 81088da:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 81088dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 81088de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 81088e2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 81088e6:	687b      	ldr	r3, [r7, #4]
 81088e8:	681b      	ldr	r3, [r3, #0]
 81088ea:	461a      	mov	r2, r3
 81088ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 81088f0:	66bb      	str	r3, [r7, #104]	; 0x68
 81088f2:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81088f4:	6e79      	ldr	r1, [r7, #100]	; 0x64
 81088f6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 81088f8:	e841 2300 	strex	r3, r2, [r1]
 81088fc:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 81088fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8108900:	2b00      	cmp	r3, #0
 8108902:	d1e4      	bne.n	81088ce <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8108904:	687b      	ldr	r3, [r7, #4]
 8108906:	681b      	ldr	r3, [r3, #0]
 8108908:	3308      	adds	r3, #8
 810890a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810890c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 810890e:	e853 3f00 	ldrex	r3, [r3]
 8108912:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8108914:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8108916:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 810891a:	f023 0301 	bic.w	r3, r3, #1
 810891e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8108920:	687b      	ldr	r3, [r7, #4]
 8108922:	681b      	ldr	r3, [r3, #0]
 8108924:	3308      	adds	r3, #8
 8108926:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8108928:	657a      	str	r2, [r7, #84]	; 0x54
 810892a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810892c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 810892e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8108930:	e841 2300 	strex	r3, r2, [r1]
 8108934:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8108936:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8108938:	2b00      	cmp	r3, #0
 810893a:	d1e3      	bne.n	8108904 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 810893c:	687b      	ldr	r3, [r7, #4]
 810893e:	2220      	movs	r2, #32
 8108940:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8108944:	687b      	ldr	r3, [r7, #4]
 8108946:	2200      	movs	r2, #0
 8108948:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 810894a:	687b      	ldr	r3, [r7, #4]
 810894c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810894e:	2b01      	cmp	r3, #1
 8108950:	d12e      	bne.n	81089b0 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8108952:	687b      	ldr	r3, [r7, #4]
 8108954:	2200      	movs	r2, #0
 8108956:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8108958:	687b      	ldr	r3, [r7, #4]
 810895a:	681b      	ldr	r3, [r3, #0]
 810895c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810895e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8108960:	e853 3f00 	ldrex	r3, [r3]
 8108964:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8108966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108968:	f023 0310 	bic.w	r3, r3, #16
 810896c:	67bb      	str	r3, [r7, #120]	; 0x78
 810896e:	687b      	ldr	r3, [r7, #4]
 8108970:	681b      	ldr	r3, [r3, #0]
 8108972:	461a      	mov	r2, r3
 8108974:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8108976:	643b      	str	r3, [r7, #64]	; 0x40
 8108978:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810897a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 810897c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 810897e:	e841 2300 	strex	r3, r2, [r1]
 8108982:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8108984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108986:	2b00      	cmp	r3, #0
 8108988:	d1e6      	bne.n	8108958 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 810898a:	687b      	ldr	r3, [r7, #4]
 810898c:	681b      	ldr	r3, [r3, #0]
 810898e:	69db      	ldr	r3, [r3, #28]
 8108990:	f003 0310 	and.w	r3, r3, #16
 8108994:	2b10      	cmp	r3, #16
 8108996:	d103      	bne.n	81089a0 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8108998:	687b      	ldr	r3, [r7, #4]
 810899a:	681b      	ldr	r3, [r3, #0]
 810899c:	2210      	movs	r2, #16
 810899e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 81089a0:	687b      	ldr	r3, [r7, #4]
 81089a2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 81089a6:	4619      	mov	r1, r3
 81089a8:	6878      	ldr	r0, [r7, #4]
 81089aa:	f7fe faeb 	bl	8106f84 <HAL_UARTEx_RxEventCallback>
 81089ae:	e002      	b.n	81089b6 <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 81089b0:	6878      	ldr	r0, [r7, #4]
 81089b2:	f7f8 fd55 	bl	8101460 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 81089b6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 81089ba:	2b00      	cmp	r3, #0
 81089bc:	d006      	beq.n	81089cc <UART_RxISR_8BIT_FIFOEN+0x24c>
 81089be:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 81089c2:	f003 0320 	and.w	r3, r3, #32
 81089c6:	2b00      	cmp	r3, #0
 81089c8:	f47f aefe 	bne.w	81087c8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 81089cc:	687b      	ldr	r3, [r7, #4]
 81089ce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 81089d2:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 81089d6:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 81089da:	2b00      	cmp	r3, #0
 81089dc:	d045      	beq.n	8108a6a <UART_RxISR_8BIT_FIFOEN+0x2ea>
 81089de:	687b      	ldr	r3, [r7, #4]
 81089e0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 81089e4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 81089e8:	429a      	cmp	r2, r3
 81089ea:	d23e      	bcs.n	8108a6a <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 81089ec:	687b      	ldr	r3, [r7, #4]
 81089ee:	681b      	ldr	r3, [r3, #0]
 81089f0:	3308      	adds	r3, #8
 81089f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81089f4:	6a3b      	ldr	r3, [r7, #32]
 81089f6:	e853 3f00 	ldrex	r3, [r3]
 81089fa:	61fb      	str	r3, [r7, #28]
   return(result);
 81089fc:	69fb      	ldr	r3, [r7, #28]
 81089fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8108a02:	673b      	str	r3, [r7, #112]	; 0x70
 8108a04:	687b      	ldr	r3, [r7, #4]
 8108a06:	681b      	ldr	r3, [r3, #0]
 8108a08:	3308      	adds	r3, #8
 8108a0a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8108a0c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8108a0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108a10:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8108a12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8108a14:	e841 2300 	strex	r3, r2, [r1]
 8108a18:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8108a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8108a1c:	2b00      	cmp	r3, #0
 8108a1e:	d1e5      	bne.n	81089ec <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8108a20:	687b      	ldr	r3, [r7, #4]
 8108a22:	4a14      	ldr	r2, [pc, #80]	; (8108a74 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8108a24:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8108a26:	687b      	ldr	r3, [r7, #4]
 8108a28:	681b      	ldr	r3, [r3, #0]
 8108a2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8108a2c:	68fb      	ldr	r3, [r7, #12]
 8108a2e:	e853 3f00 	ldrex	r3, [r3]
 8108a32:	60bb      	str	r3, [r7, #8]
   return(result);
 8108a34:	68bb      	ldr	r3, [r7, #8]
 8108a36:	f043 0320 	orr.w	r3, r3, #32
 8108a3a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8108a3c:	687b      	ldr	r3, [r7, #4]
 8108a3e:	681b      	ldr	r3, [r3, #0]
 8108a40:	461a      	mov	r2, r3
 8108a42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8108a44:	61bb      	str	r3, [r7, #24]
 8108a46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108a48:	6979      	ldr	r1, [r7, #20]
 8108a4a:	69ba      	ldr	r2, [r7, #24]
 8108a4c:	e841 2300 	strex	r3, r2, [r1]
 8108a50:	613b      	str	r3, [r7, #16]
   return(result);
 8108a52:	693b      	ldr	r3, [r7, #16]
 8108a54:	2b00      	cmp	r3, #0
 8108a56:	d1e6      	bne.n	8108a26 <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8108a58:	e007      	b.n	8108a6a <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8108a5a:	687b      	ldr	r3, [r7, #4]
 8108a5c:	681b      	ldr	r3, [r3, #0]
 8108a5e:	699a      	ldr	r2, [r3, #24]
 8108a60:	687b      	ldr	r3, [r7, #4]
 8108a62:	681b      	ldr	r3, [r3, #0]
 8108a64:	f042 0208 	orr.w	r2, r2, #8
 8108a68:	619a      	str	r2, [r3, #24]
}
 8108a6a:	bf00      	nop
 8108a6c:	3798      	adds	r7, #152	; 0x98
 8108a6e:	46bd      	mov	sp, r7
 8108a70:	bd80      	pop	{r7, pc}
 8108a72:	bf00      	nop
 8108a74:	081084bf 	.word	0x081084bf

08108a78 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8108a78:	b580      	push	{r7, lr}
 8108a7a:	b0a8      	sub	sp, #160	; 0xa0
 8108a7c:	af00      	add	r7, sp, #0
 8108a7e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8108a80:	687b      	ldr	r3, [r7, #4]
 8108a82:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8108a86:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8108a8a:	687b      	ldr	r3, [r7, #4]
 8108a8c:	681b      	ldr	r3, [r3, #0]
 8108a8e:	69db      	ldr	r3, [r3, #28]
 8108a90:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8108a94:	687b      	ldr	r3, [r7, #4]
 8108a96:	681b      	ldr	r3, [r3, #0]
 8108a98:	681b      	ldr	r3, [r3, #0]
 8108a9a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8108a9e:	687b      	ldr	r3, [r7, #4]
 8108aa0:	681b      	ldr	r3, [r3, #0]
 8108aa2:	689b      	ldr	r3, [r3, #8]
 8108aa4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8108aa8:	687b      	ldr	r3, [r7, #4]
 8108aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8108aae:	2b22      	cmp	r3, #34	; 0x22
 8108ab0:	f040 8153 	bne.w	8108d5a <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8108ab4:	687b      	ldr	r3, [r7, #4]
 8108ab6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8108aba:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8108abe:	e0fa      	b.n	8108cb6 <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8108ac0:	687b      	ldr	r3, [r7, #4]
 8108ac2:	681b      	ldr	r3, [r3, #0]
 8108ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108ac6:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8108aca:	687b      	ldr	r3, [r7, #4]
 8108acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8108ace:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8108ad2:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8108ad6:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8108ada:	4013      	ands	r3, r2
 8108adc:	b29a      	uxth	r2, r3
 8108ade:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8108ae2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8108ae4:	687b      	ldr	r3, [r7, #4]
 8108ae6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8108ae8:	1c9a      	adds	r2, r3, #2
 8108aea:	687b      	ldr	r3, [r7, #4]
 8108aec:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8108aee:	687b      	ldr	r3, [r7, #4]
 8108af0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8108af4:	b29b      	uxth	r3, r3
 8108af6:	3b01      	subs	r3, #1
 8108af8:	b29a      	uxth	r2, r3
 8108afa:	687b      	ldr	r3, [r7, #4]
 8108afc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8108b00:	687b      	ldr	r3, [r7, #4]
 8108b02:	681b      	ldr	r3, [r3, #0]
 8108b04:	69db      	ldr	r3, [r3, #28]
 8108b06:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8108b0a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8108b0e:	f003 0307 	and.w	r3, r3, #7
 8108b12:	2b00      	cmp	r3, #0
 8108b14:	d053      	beq.n	8108bbe <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8108b16:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8108b1a:	f003 0301 	and.w	r3, r3, #1
 8108b1e:	2b00      	cmp	r3, #0
 8108b20:	d011      	beq.n	8108b46 <UART_RxISR_16BIT_FIFOEN+0xce>
 8108b22:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8108b26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8108b2a:	2b00      	cmp	r3, #0
 8108b2c:	d00b      	beq.n	8108b46 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8108b2e:	687b      	ldr	r3, [r7, #4]
 8108b30:	681b      	ldr	r3, [r3, #0]
 8108b32:	2201      	movs	r2, #1
 8108b34:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8108b36:	687b      	ldr	r3, [r7, #4]
 8108b38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8108b3c:	f043 0201 	orr.w	r2, r3, #1
 8108b40:	687b      	ldr	r3, [r7, #4]
 8108b42:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8108b46:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8108b4a:	f003 0302 	and.w	r3, r3, #2
 8108b4e:	2b00      	cmp	r3, #0
 8108b50:	d011      	beq.n	8108b76 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8108b52:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8108b56:	f003 0301 	and.w	r3, r3, #1
 8108b5a:	2b00      	cmp	r3, #0
 8108b5c:	d00b      	beq.n	8108b76 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8108b5e:	687b      	ldr	r3, [r7, #4]
 8108b60:	681b      	ldr	r3, [r3, #0]
 8108b62:	2202      	movs	r2, #2
 8108b64:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8108b66:	687b      	ldr	r3, [r7, #4]
 8108b68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8108b6c:	f043 0204 	orr.w	r2, r3, #4
 8108b70:	687b      	ldr	r3, [r7, #4]
 8108b72:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8108b76:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8108b7a:	f003 0304 	and.w	r3, r3, #4
 8108b7e:	2b00      	cmp	r3, #0
 8108b80:	d011      	beq.n	8108ba6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8108b82:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8108b86:	f003 0301 	and.w	r3, r3, #1
 8108b8a:	2b00      	cmp	r3, #0
 8108b8c:	d00b      	beq.n	8108ba6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8108b8e:	687b      	ldr	r3, [r7, #4]
 8108b90:	681b      	ldr	r3, [r3, #0]
 8108b92:	2204      	movs	r2, #4
 8108b94:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8108b96:	687b      	ldr	r3, [r7, #4]
 8108b98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8108b9c:	f043 0202 	orr.w	r2, r3, #2
 8108ba0:	687b      	ldr	r3, [r7, #4]
 8108ba2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8108ba6:	687b      	ldr	r3, [r7, #4]
 8108ba8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8108bac:	2b00      	cmp	r3, #0
 8108bae:	d006      	beq.n	8108bbe <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8108bb0:	6878      	ldr	r0, [r7, #4]
 8108bb2:	f7fe f9dd 	bl	8106f70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8108bb6:	687b      	ldr	r3, [r7, #4]
 8108bb8:	2200      	movs	r2, #0
 8108bba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8108bbe:	687b      	ldr	r3, [r7, #4]
 8108bc0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8108bc4:	b29b      	uxth	r3, r3
 8108bc6:	2b00      	cmp	r3, #0
 8108bc8:	d175      	bne.n	8108cb6 <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8108bca:	687b      	ldr	r3, [r7, #4]
 8108bcc:	681b      	ldr	r3, [r3, #0]
 8108bce:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8108bd0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8108bd2:	e853 3f00 	ldrex	r3, [r3]
 8108bd6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8108bd8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8108bda:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8108bde:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8108be2:	687b      	ldr	r3, [r7, #4]
 8108be4:	681b      	ldr	r3, [r3, #0]
 8108be6:	461a      	mov	r2, r3
 8108be8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8108bec:	66fb      	str	r3, [r7, #108]	; 0x6c
 8108bee:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108bf0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8108bf2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8108bf4:	e841 2300 	strex	r3, r2, [r1]
 8108bf8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8108bfa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8108bfc:	2b00      	cmp	r3, #0
 8108bfe:	d1e4      	bne.n	8108bca <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8108c00:	687b      	ldr	r3, [r7, #4]
 8108c02:	681b      	ldr	r3, [r3, #0]
 8108c04:	3308      	adds	r3, #8
 8108c06:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8108c08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8108c0a:	e853 3f00 	ldrex	r3, [r3]
 8108c0e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8108c10:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8108c12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8108c16:	f023 0301 	bic.w	r3, r3, #1
 8108c1a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8108c1e:	687b      	ldr	r3, [r7, #4]
 8108c20:	681b      	ldr	r3, [r3, #0]
 8108c22:	3308      	adds	r3, #8
 8108c24:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8108c28:	65ba      	str	r2, [r7, #88]	; 0x58
 8108c2a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108c2c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8108c2e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8108c30:	e841 2300 	strex	r3, r2, [r1]
 8108c34:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8108c36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8108c38:	2b00      	cmp	r3, #0
 8108c3a:	d1e1      	bne.n	8108c00 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8108c3c:	687b      	ldr	r3, [r7, #4]
 8108c3e:	2220      	movs	r2, #32
 8108c40:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8108c44:	687b      	ldr	r3, [r7, #4]
 8108c46:	2200      	movs	r2, #0
 8108c48:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8108c4a:	687b      	ldr	r3, [r7, #4]
 8108c4c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8108c4e:	2b01      	cmp	r3, #1
 8108c50:	d12e      	bne.n	8108cb0 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8108c52:	687b      	ldr	r3, [r7, #4]
 8108c54:	2200      	movs	r2, #0
 8108c56:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8108c58:	687b      	ldr	r3, [r7, #4]
 8108c5a:	681b      	ldr	r3, [r3, #0]
 8108c5c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8108c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108c60:	e853 3f00 	ldrex	r3, [r3]
 8108c64:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8108c66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8108c68:	f023 0310 	bic.w	r3, r3, #16
 8108c6c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8108c6e:	687b      	ldr	r3, [r7, #4]
 8108c70:	681b      	ldr	r3, [r3, #0]
 8108c72:	461a      	mov	r2, r3
 8108c74:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8108c76:	647b      	str	r3, [r7, #68]	; 0x44
 8108c78:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108c7a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8108c7c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8108c7e:	e841 2300 	strex	r3, r2, [r1]
 8108c82:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8108c84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108c86:	2b00      	cmp	r3, #0
 8108c88:	d1e6      	bne.n	8108c58 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8108c8a:	687b      	ldr	r3, [r7, #4]
 8108c8c:	681b      	ldr	r3, [r3, #0]
 8108c8e:	69db      	ldr	r3, [r3, #28]
 8108c90:	f003 0310 	and.w	r3, r3, #16
 8108c94:	2b10      	cmp	r3, #16
 8108c96:	d103      	bne.n	8108ca0 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8108c98:	687b      	ldr	r3, [r7, #4]
 8108c9a:	681b      	ldr	r3, [r3, #0]
 8108c9c:	2210      	movs	r2, #16
 8108c9e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8108ca0:	687b      	ldr	r3, [r7, #4]
 8108ca2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8108ca6:	4619      	mov	r1, r3
 8108ca8:	6878      	ldr	r0, [r7, #4]
 8108caa:	f7fe f96b 	bl	8106f84 <HAL_UARTEx_RxEventCallback>
 8108cae:	e002      	b.n	8108cb6 <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8108cb0:	6878      	ldr	r0, [r7, #4]
 8108cb2:	f7f8 fbd5 	bl	8101460 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8108cb6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8108cba:	2b00      	cmp	r3, #0
 8108cbc:	d006      	beq.n	8108ccc <UART_RxISR_16BIT_FIFOEN+0x254>
 8108cbe:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8108cc2:	f003 0320 	and.w	r3, r3, #32
 8108cc6:	2b00      	cmp	r3, #0
 8108cc8:	f47f aefa 	bne.w	8108ac0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8108ccc:	687b      	ldr	r3, [r7, #4]
 8108cce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8108cd2:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8108cd6:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8108cda:	2b00      	cmp	r3, #0
 8108cdc:	d045      	beq.n	8108d6a <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8108cde:	687b      	ldr	r3, [r7, #4]
 8108ce0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8108ce4:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8108ce8:	429a      	cmp	r2, r3
 8108cea:	d23e      	bcs.n	8108d6a <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8108cec:	687b      	ldr	r3, [r7, #4]
 8108cee:	681b      	ldr	r3, [r3, #0]
 8108cf0:	3308      	adds	r3, #8
 8108cf2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8108cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8108cf6:	e853 3f00 	ldrex	r3, [r3]
 8108cfa:	623b      	str	r3, [r7, #32]
   return(result);
 8108cfc:	6a3b      	ldr	r3, [r7, #32]
 8108cfe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8108d02:	677b      	str	r3, [r7, #116]	; 0x74
 8108d04:	687b      	ldr	r3, [r7, #4]
 8108d06:	681b      	ldr	r3, [r3, #0]
 8108d08:	3308      	adds	r3, #8
 8108d0a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8108d0c:	633a      	str	r2, [r7, #48]	; 0x30
 8108d0e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108d10:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8108d12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8108d14:	e841 2300 	strex	r3, r2, [r1]
 8108d18:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8108d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108d1c:	2b00      	cmp	r3, #0
 8108d1e:	d1e5      	bne.n	8108cec <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8108d20:	687b      	ldr	r3, [r7, #4]
 8108d22:	4a14      	ldr	r2, [pc, #80]	; (8108d74 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8108d24:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8108d26:	687b      	ldr	r3, [r7, #4]
 8108d28:	681b      	ldr	r3, [r3, #0]
 8108d2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8108d2c:	693b      	ldr	r3, [r7, #16]
 8108d2e:	e853 3f00 	ldrex	r3, [r3]
 8108d32:	60fb      	str	r3, [r7, #12]
   return(result);
 8108d34:	68fb      	ldr	r3, [r7, #12]
 8108d36:	f043 0320 	orr.w	r3, r3, #32
 8108d3a:	673b      	str	r3, [r7, #112]	; 0x70
 8108d3c:	687b      	ldr	r3, [r7, #4]
 8108d3e:	681b      	ldr	r3, [r3, #0]
 8108d40:	461a      	mov	r2, r3
 8108d42:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8108d44:	61fb      	str	r3, [r7, #28]
 8108d46:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108d48:	69b9      	ldr	r1, [r7, #24]
 8108d4a:	69fa      	ldr	r2, [r7, #28]
 8108d4c:	e841 2300 	strex	r3, r2, [r1]
 8108d50:	617b      	str	r3, [r7, #20]
   return(result);
 8108d52:	697b      	ldr	r3, [r7, #20]
 8108d54:	2b00      	cmp	r3, #0
 8108d56:	d1e6      	bne.n	8108d26 <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8108d58:	e007      	b.n	8108d6a <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8108d5a:	687b      	ldr	r3, [r7, #4]
 8108d5c:	681b      	ldr	r3, [r3, #0]
 8108d5e:	699a      	ldr	r2, [r3, #24]
 8108d60:	687b      	ldr	r3, [r7, #4]
 8108d62:	681b      	ldr	r3, [r3, #0]
 8108d64:	f042 0208 	orr.w	r2, r2, #8
 8108d68:	619a      	str	r2, [r3, #24]
}
 8108d6a:	bf00      	nop
 8108d6c:	37a0      	adds	r7, #160	; 0xa0
 8108d6e:	46bd      	mov	sp, r7
 8108d70:	bd80      	pop	{r7, pc}
 8108d72:	bf00      	nop
 8108d74:	0810861f 	.word	0x0810861f

08108d78 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8108d78:	b480      	push	{r7}
 8108d7a:	b083      	sub	sp, #12
 8108d7c:	af00      	add	r7, sp, #0
 8108d7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8108d80:	bf00      	nop
 8108d82:	370c      	adds	r7, #12
 8108d84:	46bd      	mov	sp, r7
 8108d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108d8a:	4770      	bx	lr

08108d8c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8108d8c:	b480      	push	{r7}
 8108d8e:	b083      	sub	sp, #12
 8108d90:	af00      	add	r7, sp, #0
 8108d92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8108d94:	bf00      	nop
 8108d96:	370c      	adds	r7, #12
 8108d98:	46bd      	mov	sp, r7
 8108d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108d9e:	4770      	bx	lr

08108da0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8108da0:	b480      	push	{r7}
 8108da2:	b083      	sub	sp, #12
 8108da4:	af00      	add	r7, sp, #0
 8108da6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8108da8:	bf00      	nop
 8108daa:	370c      	adds	r7, #12
 8108dac:	46bd      	mov	sp, r7
 8108dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108db2:	4770      	bx	lr

08108db4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8108db4:	b480      	push	{r7}
 8108db6:	b085      	sub	sp, #20
 8108db8:	af00      	add	r7, sp, #0
 8108dba:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8108dbc:	687b      	ldr	r3, [r7, #4]
 8108dbe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8108dc2:	2b01      	cmp	r3, #1
 8108dc4:	d101      	bne.n	8108dca <HAL_UARTEx_DisableFifoMode+0x16>
 8108dc6:	2302      	movs	r3, #2
 8108dc8:	e027      	b.n	8108e1a <HAL_UARTEx_DisableFifoMode+0x66>
 8108dca:	687b      	ldr	r3, [r7, #4]
 8108dcc:	2201      	movs	r2, #1
 8108dce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8108dd2:	687b      	ldr	r3, [r7, #4]
 8108dd4:	2224      	movs	r2, #36	; 0x24
 8108dd6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8108dda:	687b      	ldr	r3, [r7, #4]
 8108ddc:	681b      	ldr	r3, [r3, #0]
 8108dde:	681b      	ldr	r3, [r3, #0]
 8108de0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8108de2:	687b      	ldr	r3, [r7, #4]
 8108de4:	681b      	ldr	r3, [r3, #0]
 8108de6:	681a      	ldr	r2, [r3, #0]
 8108de8:	687b      	ldr	r3, [r7, #4]
 8108dea:	681b      	ldr	r3, [r3, #0]
 8108dec:	f022 0201 	bic.w	r2, r2, #1
 8108df0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8108df2:	68fb      	ldr	r3, [r7, #12]
 8108df4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8108df8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8108dfa:	687b      	ldr	r3, [r7, #4]
 8108dfc:	2200      	movs	r2, #0
 8108dfe:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8108e00:	687b      	ldr	r3, [r7, #4]
 8108e02:	681b      	ldr	r3, [r3, #0]
 8108e04:	68fa      	ldr	r2, [r7, #12]
 8108e06:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8108e08:	687b      	ldr	r3, [r7, #4]
 8108e0a:	2220      	movs	r2, #32
 8108e0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8108e10:	687b      	ldr	r3, [r7, #4]
 8108e12:	2200      	movs	r2, #0
 8108e14:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8108e18:	2300      	movs	r3, #0
}
 8108e1a:	4618      	mov	r0, r3
 8108e1c:	3714      	adds	r7, #20
 8108e1e:	46bd      	mov	sp, r7
 8108e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108e24:	4770      	bx	lr

08108e26 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8108e26:	b580      	push	{r7, lr}
 8108e28:	b084      	sub	sp, #16
 8108e2a:	af00      	add	r7, sp, #0
 8108e2c:	6078      	str	r0, [r7, #4]
 8108e2e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8108e30:	687b      	ldr	r3, [r7, #4]
 8108e32:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8108e36:	2b01      	cmp	r3, #1
 8108e38:	d101      	bne.n	8108e3e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8108e3a:	2302      	movs	r3, #2
 8108e3c:	e02d      	b.n	8108e9a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8108e3e:	687b      	ldr	r3, [r7, #4]
 8108e40:	2201      	movs	r2, #1
 8108e42:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8108e46:	687b      	ldr	r3, [r7, #4]
 8108e48:	2224      	movs	r2, #36	; 0x24
 8108e4a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8108e4e:	687b      	ldr	r3, [r7, #4]
 8108e50:	681b      	ldr	r3, [r3, #0]
 8108e52:	681b      	ldr	r3, [r3, #0]
 8108e54:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8108e56:	687b      	ldr	r3, [r7, #4]
 8108e58:	681b      	ldr	r3, [r3, #0]
 8108e5a:	681a      	ldr	r2, [r3, #0]
 8108e5c:	687b      	ldr	r3, [r7, #4]
 8108e5e:	681b      	ldr	r3, [r3, #0]
 8108e60:	f022 0201 	bic.w	r2, r2, #1
 8108e64:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8108e66:	687b      	ldr	r3, [r7, #4]
 8108e68:	681b      	ldr	r3, [r3, #0]
 8108e6a:	689b      	ldr	r3, [r3, #8]
 8108e6c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8108e70:	687b      	ldr	r3, [r7, #4]
 8108e72:	681b      	ldr	r3, [r3, #0]
 8108e74:	683a      	ldr	r2, [r7, #0]
 8108e76:	430a      	orrs	r2, r1
 8108e78:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8108e7a:	6878      	ldr	r0, [r7, #4]
 8108e7c:	f000 f850 	bl	8108f20 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8108e80:	687b      	ldr	r3, [r7, #4]
 8108e82:	681b      	ldr	r3, [r3, #0]
 8108e84:	68fa      	ldr	r2, [r7, #12]
 8108e86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8108e88:	687b      	ldr	r3, [r7, #4]
 8108e8a:	2220      	movs	r2, #32
 8108e8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8108e90:	687b      	ldr	r3, [r7, #4]
 8108e92:	2200      	movs	r2, #0
 8108e94:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8108e98:	2300      	movs	r3, #0
}
 8108e9a:	4618      	mov	r0, r3
 8108e9c:	3710      	adds	r7, #16
 8108e9e:	46bd      	mov	sp, r7
 8108ea0:	bd80      	pop	{r7, pc}

08108ea2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8108ea2:	b580      	push	{r7, lr}
 8108ea4:	b084      	sub	sp, #16
 8108ea6:	af00      	add	r7, sp, #0
 8108ea8:	6078      	str	r0, [r7, #4]
 8108eaa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8108eac:	687b      	ldr	r3, [r7, #4]
 8108eae:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8108eb2:	2b01      	cmp	r3, #1
 8108eb4:	d101      	bne.n	8108eba <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8108eb6:	2302      	movs	r3, #2
 8108eb8:	e02d      	b.n	8108f16 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8108eba:	687b      	ldr	r3, [r7, #4]
 8108ebc:	2201      	movs	r2, #1
 8108ebe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8108ec2:	687b      	ldr	r3, [r7, #4]
 8108ec4:	2224      	movs	r2, #36	; 0x24
 8108ec6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8108eca:	687b      	ldr	r3, [r7, #4]
 8108ecc:	681b      	ldr	r3, [r3, #0]
 8108ece:	681b      	ldr	r3, [r3, #0]
 8108ed0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8108ed2:	687b      	ldr	r3, [r7, #4]
 8108ed4:	681b      	ldr	r3, [r3, #0]
 8108ed6:	681a      	ldr	r2, [r3, #0]
 8108ed8:	687b      	ldr	r3, [r7, #4]
 8108eda:	681b      	ldr	r3, [r3, #0]
 8108edc:	f022 0201 	bic.w	r2, r2, #1
 8108ee0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8108ee2:	687b      	ldr	r3, [r7, #4]
 8108ee4:	681b      	ldr	r3, [r3, #0]
 8108ee6:	689b      	ldr	r3, [r3, #8]
 8108ee8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8108eec:	687b      	ldr	r3, [r7, #4]
 8108eee:	681b      	ldr	r3, [r3, #0]
 8108ef0:	683a      	ldr	r2, [r7, #0]
 8108ef2:	430a      	orrs	r2, r1
 8108ef4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8108ef6:	6878      	ldr	r0, [r7, #4]
 8108ef8:	f000 f812 	bl	8108f20 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8108efc:	687b      	ldr	r3, [r7, #4]
 8108efe:	681b      	ldr	r3, [r3, #0]
 8108f00:	68fa      	ldr	r2, [r7, #12]
 8108f02:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8108f04:	687b      	ldr	r3, [r7, #4]
 8108f06:	2220      	movs	r2, #32
 8108f08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8108f0c:	687b      	ldr	r3, [r7, #4]
 8108f0e:	2200      	movs	r2, #0
 8108f10:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8108f14:	2300      	movs	r3, #0
}
 8108f16:	4618      	mov	r0, r3
 8108f18:	3710      	adds	r7, #16
 8108f1a:	46bd      	mov	sp, r7
 8108f1c:	bd80      	pop	{r7, pc}
	...

08108f20 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8108f20:	b480      	push	{r7}
 8108f22:	b085      	sub	sp, #20
 8108f24:	af00      	add	r7, sp, #0
 8108f26:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8108f28:	687b      	ldr	r3, [r7, #4]
 8108f2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8108f2c:	2b00      	cmp	r3, #0
 8108f2e:	d108      	bne.n	8108f42 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8108f30:	687b      	ldr	r3, [r7, #4]
 8108f32:	2201      	movs	r2, #1
 8108f34:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8108f38:	687b      	ldr	r3, [r7, #4]
 8108f3a:	2201      	movs	r2, #1
 8108f3c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8108f40:	e031      	b.n	8108fa6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8108f42:	2310      	movs	r3, #16
 8108f44:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8108f46:	2310      	movs	r3, #16
 8108f48:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8108f4a:	687b      	ldr	r3, [r7, #4]
 8108f4c:	681b      	ldr	r3, [r3, #0]
 8108f4e:	689b      	ldr	r3, [r3, #8]
 8108f50:	0e5b      	lsrs	r3, r3, #25
 8108f52:	b2db      	uxtb	r3, r3
 8108f54:	f003 0307 	and.w	r3, r3, #7
 8108f58:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8108f5a:	687b      	ldr	r3, [r7, #4]
 8108f5c:	681b      	ldr	r3, [r3, #0]
 8108f5e:	689b      	ldr	r3, [r3, #8]
 8108f60:	0f5b      	lsrs	r3, r3, #29
 8108f62:	b2db      	uxtb	r3, r3
 8108f64:	f003 0307 	and.w	r3, r3, #7
 8108f68:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8108f6a:	7bbb      	ldrb	r3, [r7, #14]
 8108f6c:	7b3a      	ldrb	r2, [r7, #12]
 8108f6e:	4911      	ldr	r1, [pc, #68]	; (8108fb4 <UARTEx_SetNbDataToProcess+0x94>)
 8108f70:	5c8a      	ldrb	r2, [r1, r2]
 8108f72:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8108f76:	7b3a      	ldrb	r2, [r7, #12]
 8108f78:	490f      	ldr	r1, [pc, #60]	; (8108fb8 <UARTEx_SetNbDataToProcess+0x98>)
 8108f7a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8108f7c:	fb93 f3f2 	sdiv	r3, r3, r2
 8108f80:	b29a      	uxth	r2, r3
 8108f82:	687b      	ldr	r3, [r7, #4]
 8108f84:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8108f88:	7bfb      	ldrb	r3, [r7, #15]
 8108f8a:	7b7a      	ldrb	r2, [r7, #13]
 8108f8c:	4909      	ldr	r1, [pc, #36]	; (8108fb4 <UARTEx_SetNbDataToProcess+0x94>)
 8108f8e:	5c8a      	ldrb	r2, [r1, r2]
 8108f90:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8108f94:	7b7a      	ldrb	r2, [r7, #13]
 8108f96:	4908      	ldr	r1, [pc, #32]	; (8108fb8 <UARTEx_SetNbDataToProcess+0x98>)
 8108f98:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8108f9a:	fb93 f3f2 	sdiv	r3, r3, r2
 8108f9e:	b29a      	uxth	r2, r3
 8108fa0:	687b      	ldr	r3, [r7, #4]
 8108fa2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8108fa6:	bf00      	nop
 8108fa8:	3714      	adds	r7, #20
 8108faa:	46bd      	mov	sp, r7
 8108fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108fb0:	4770      	bx	lr
 8108fb2:	bf00      	nop
 8108fb4:	0810e788 	.word	0x0810e788
 8108fb8:	0810e790 	.word	0x0810e790

08108fbc <__cvt>:
 8108fbc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8108fc0:	ec55 4b10 	vmov	r4, r5, d0
 8108fc4:	2d00      	cmp	r5, #0
 8108fc6:	460e      	mov	r6, r1
 8108fc8:	4619      	mov	r1, r3
 8108fca:	462b      	mov	r3, r5
 8108fcc:	bfbb      	ittet	lt
 8108fce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8108fd2:	461d      	movlt	r5, r3
 8108fd4:	2300      	movge	r3, #0
 8108fd6:	232d      	movlt	r3, #45	; 0x2d
 8108fd8:	700b      	strb	r3, [r1, #0]
 8108fda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8108fdc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8108fe0:	4691      	mov	r9, r2
 8108fe2:	f023 0820 	bic.w	r8, r3, #32
 8108fe6:	bfbc      	itt	lt
 8108fe8:	4622      	movlt	r2, r4
 8108fea:	4614      	movlt	r4, r2
 8108fec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8108ff0:	d005      	beq.n	8108ffe <__cvt+0x42>
 8108ff2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8108ff6:	d100      	bne.n	8108ffa <__cvt+0x3e>
 8108ff8:	3601      	adds	r6, #1
 8108ffa:	2102      	movs	r1, #2
 8108ffc:	e000      	b.n	8109000 <__cvt+0x44>
 8108ffe:	2103      	movs	r1, #3
 8109000:	ab03      	add	r3, sp, #12
 8109002:	9301      	str	r3, [sp, #4]
 8109004:	ab02      	add	r3, sp, #8
 8109006:	9300      	str	r3, [sp, #0]
 8109008:	ec45 4b10 	vmov	d0, r4, r5
 810900c:	4653      	mov	r3, sl
 810900e:	4632      	mov	r2, r6
 8109010:	f001 ff56 	bl	810aec0 <_dtoa_r>
 8109014:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8109018:	4607      	mov	r7, r0
 810901a:	d102      	bne.n	8109022 <__cvt+0x66>
 810901c:	f019 0f01 	tst.w	r9, #1
 8109020:	d022      	beq.n	8109068 <__cvt+0xac>
 8109022:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8109026:	eb07 0906 	add.w	r9, r7, r6
 810902a:	d110      	bne.n	810904e <__cvt+0x92>
 810902c:	783b      	ldrb	r3, [r7, #0]
 810902e:	2b30      	cmp	r3, #48	; 0x30
 8109030:	d10a      	bne.n	8109048 <__cvt+0x8c>
 8109032:	2200      	movs	r2, #0
 8109034:	2300      	movs	r3, #0
 8109036:	4620      	mov	r0, r4
 8109038:	4629      	mov	r1, r5
 810903a:	f7f7 fdcd 	bl	8100bd8 <__aeabi_dcmpeq>
 810903e:	b918      	cbnz	r0, 8109048 <__cvt+0x8c>
 8109040:	f1c6 0601 	rsb	r6, r6, #1
 8109044:	f8ca 6000 	str.w	r6, [sl]
 8109048:	f8da 3000 	ldr.w	r3, [sl]
 810904c:	4499      	add	r9, r3
 810904e:	2200      	movs	r2, #0
 8109050:	2300      	movs	r3, #0
 8109052:	4620      	mov	r0, r4
 8109054:	4629      	mov	r1, r5
 8109056:	f7f7 fdbf 	bl	8100bd8 <__aeabi_dcmpeq>
 810905a:	b108      	cbz	r0, 8109060 <__cvt+0xa4>
 810905c:	f8cd 900c 	str.w	r9, [sp, #12]
 8109060:	2230      	movs	r2, #48	; 0x30
 8109062:	9b03      	ldr	r3, [sp, #12]
 8109064:	454b      	cmp	r3, r9
 8109066:	d307      	bcc.n	8109078 <__cvt+0xbc>
 8109068:	9b03      	ldr	r3, [sp, #12]
 810906a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 810906c:	1bdb      	subs	r3, r3, r7
 810906e:	4638      	mov	r0, r7
 8109070:	6013      	str	r3, [r2, #0]
 8109072:	b004      	add	sp, #16
 8109074:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8109078:	1c59      	adds	r1, r3, #1
 810907a:	9103      	str	r1, [sp, #12]
 810907c:	701a      	strb	r2, [r3, #0]
 810907e:	e7f0      	b.n	8109062 <__cvt+0xa6>

08109080 <__exponent>:
 8109080:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8109082:	4603      	mov	r3, r0
 8109084:	2900      	cmp	r1, #0
 8109086:	bfb8      	it	lt
 8109088:	4249      	neglt	r1, r1
 810908a:	f803 2b02 	strb.w	r2, [r3], #2
 810908e:	bfb4      	ite	lt
 8109090:	222d      	movlt	r2, #45	; 0x2d
 8109092:	222b      	movge	r2, #43	; 0x2b
 8109094:	2909      	cmp	r1, #9
 8109096:	7042      	strb	r2, [r0, #1]
 8109098:	dd2a      	ble.n	81090f0 <__exponent+0x70>
 810909a:	f10d 0207 	add.w	r2, sp, #7
 810909e:	4617      	mov	r7, r2
 81090a0:	260a      	movs	r6, #10
 81090a2:	4694      	mov	ip, r2
 81090a4:	fb91 f5f6 	sdiv	r5, r1, r6
 81090a8:	fb06 1415 	mls	r4, r6, r5, r1
 81090ac:	3430      	adds	r4, #48	; 0x30
 81090ae:	f80c 4c01 	strb.w	r4, [ip, #-1]
 81090b2:	460c      	mov	r4, r1
 81090b4:	2c63      	cmp	r4, #99	; 0x63
 81090b6:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 81090ba:	4629      	mov	r1, r5
 81090bc:	dcf1      	bgt.n	81090a2 <__exponent+0x22>
 81090be:	3130      	adds	r1, #48	; 0x30
 81090c0:	f1ac 0402 	sub.w	r4, ip, #2
 81090c4:	f802 1c01 	strb.w	r1, [r2, #-1]
 81090c8:	1c41      	adds	r1, r0, #1
 81090ca:	4622      	mov	r2, r4
 81090cc:	42ba      	cmp	r2, r7
 81090ce:	d30a      	bcc.n	81090e6 <__exponent+0x66>
 81090d0:	f10d 0209 	add.w	r2, sp, #9
 81090d4:	eba2 020c 	sub.w	r2, r2, ip
 81090d8:	42bc      	cmp	r4, r7
 81090da:	bf88      	it	hi
 81090dc:	2200      	movhi	r2, #0
 81090de:	4413      	add	r3, r2
 81090e0:	1a18      	subs	r0, r3, r0
 81090e2:	b003      	add	sp, #12
 81090e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 81090e6:	f812 5b01 	ldrb.w	r5, [r2], #1
 81090ea:	f801 5f01 	strb.w	r5, [r1, #1]!
 81090ee:	e7ed      	b.n	81090cc <__exponent+0x4c>
 81090f0:	2330      	movs	r3, #48	; 0x30
 81090f2:	3130      	adds	r1, #48	; 0x30
 81090f4:	7083      	strb	r3, [r0, #2]
 81090f6:	70c1      	strb	r1, [r0, #3]
 81090f8:	1d03      	adds	r3, r0, #4
 81090fa:	e7f1      	b.n	81090e0 <__exponent+0x60>

081090fc <_printf_float>:
 81090fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109100:	ed2d 8b02 	vpush	{d8}
 8109104:	b08d      	sub	sp, #52	; 0x34
 8109106:	460c      	mov	r4, r1
 8109108:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 810910c:	4616      	mov	r6, r2
 810910e:	461f      	mov	r7, r3
 8109110:	4605      	mov	r5, r0
 8109112:	f001 fdd1 	bl	810acb8 <_localeconv_r>
 8109116:	f8d0 a000 	ldr.w	sl, [r0]
 810911a:	4650      	mov	r0, sl
 810911c:	f7f7 f930 	bl	8100380 <strlen>
 8109120:	2300      	movs	r3, #0
 8109122:	930a      	str	r3, [sp, #40]	; 0x28
 8109124:	6823      	ldr	r3, [r4, #0]
 8109126:	9305      	str	r3, [sp, #20]
 8109128:	f8d8 3000 	ldr.w	r3, [r8]
 810912c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8109130:	3307      	adds	r3, #7
 8109132:	f023 0307 	bic.w	r3, r3, #7
 8109136:	f103 0208 	add.w	r2, r3, #8
 810913a:	f8c8 2000 	str.w	r2, [r8]
 810913e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8109142:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8109146:	9307      	str	r3, [sp, #28]
 8109148:	f8cd 8018 	str.w	r8, [sp, #24]
 810914c:	ee08 0a10 	vmov	s16, r0
 8109150:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8109154:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8109158:	4b9e      	ldr	r3, [pc, #632]	; (81093d4 <_printf_float+0x2d8>)
 810915a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 810915e:	f7f7 fd6d 	bl	8100c3c <__aeabi_dcmpun>
 8109162:	bb88      	cbnz	r0, 81091c8 <_printf_float+0xcc>
 8109164:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8109168:	4b9a      	ldr	r3, [pc, #616]	; (81093d4 <_printf_float+0x2d8>)
 810916a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 810916e:	f7f7 fd47 	bl	8100c00 <__aeabi_dcmple>
 8109172:	bb48      	cbnz	r0, 81091c8 <_printf_float+0xcc>
 8109174:	2200      	movs	r2, #0
 8109176:	2300      	movs	r3, #0
 8109178:	4640      	mov	r0, r8
 810917a:	4649      	mov	r1, r9
 810917c:	f7f7 fd36 	bl	8100bec <__aeabi_dcmplt>
 8109180:	b110      	cbz	r0, 8109188 <_printf_float+0x8c>
 8109182:	232d      	movs	r3, #45	; 0x2d
 8109184:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8109188:	4a93      	ldr	r2, [pc, #588]	; (81093d8 <_printf_float+0x2dc>)
 810918a:	4b94      	ldr	r3, [pc, #592]	; (81093dc <_printf_float+0x2e0>)
 810918c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8109190:	bf94      	ite	ls
 8109192:	4690      	movls	r8, r2
 8109194:	4698      	movhi	r8, r3
 8109196:	2303      	movs	r3, #3
 8109198:	6123      	str	r3, [r4, #16]
 810919a:	9b05      	ldr	r3, [sp, #20]
 810919c:	f023 0304 	bic.w	r3, r3, #4
 81091a0:	6023      	str	r3, [r4, #0]
 81091a2:	f04f 0900 	mov.w	r9, #0
 81091a6:	9700      	str	r7, [sp, #0]
 81091a8:	4633      	mov	r3, r6
 81091aa:	aa0b      	add	r2, sp, #44	; 0x2c
 81091ac:	4621      	mov	r1, r4
 81091ae:	4628      	mov	r0, r5
 81091b0:	f000 f9da 	bl	8109568 <_printf_common>
 81091b4:	3001      	adds	r0, #1
 81091b6:	f040 8090 	bne.w	81092da <_printf_float+0x1de>
 81091ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 81091be:	b00d      	add	sp, #52	; 0x34
 81091c0:	ecbd 8b02 	vpop	{d8}
 81091c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81091c8:	4642      	mov	r2, r8
 81091ca:	464b      	mov	r3, r9
 81091cc:	4640      	mov	r0, r8
 81091ce:	4649      	mov	r1, r9
 81091d0:	f7f7 fd34 	bl	8100c3c <__aeabi_dcmpun>
 81091d4:	b140      	cbz	r0, 81091e8 <_printf_float+0xec>
 81091d6:	464b      	mov	r3, r9
 81091d8:	2b00      	cmp	r3, #0
 81091da:	bfbc      	itt	lt
 81091dc:	232d      	movlt	r3, #45	; 0x2d
 81091de:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 81091e2:	4a7f      	ldr	r2, [pc, #508]	; (81093e0 <_printf_float+0x2e4>)
 81091e4:	4b7f      	ldr	r3, [pc, #508]	; (81093e4 <_printf_float+0x2e8>)
 81091e6:	e7d1      	b.n	810918c <_printf_float+0x90>
 81091e8:	6863      	ldr	r3, [r4, #4]
 81091ea:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 81091ee:	9206      	str	r2, [sp, #24]
 81091f0:	1c5a      	adds	r2, r3, #1
 81091f2:	d13f      	bne.n	8109274 <_printf_float+0x178>
 81091f4:	2306      	movs	r3, #6
 81091f6:	6063      	str	r3, [r4, #4]
 81091f8:	9b05      	ldr	r3, [sp, #20]
 81091fa:	6861      	ldr	r1, [r4, #4]
 81091fc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8109200:	2300      	movs	r3, #0
 8109202:	9303      	str	r3, [sp, #12]
 8109204:	ab0a      	add	r3, sp, #40	; 0x28
 8109206:	e9cd b301 	strd	fp, r3, [sp, #4]
 810920a:	ab09      	add	r3, sp, #36	; 0x24
 810920c:	ec49 8b10 	vmov	d0, r8, r9
 8109210:	9300      	str	r3, [sp, #0]
 8109212:	6022      	str	r2, [r4, #0]
 8109214:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8109218:	4628      	mov	r0, r5
 810921a:	f7ff fecf 	bl	8108fbc <__cvt>
 810921e:	9b06      	ldr	r3, [sp, #24]
 8109220:	9909      	ldr	r1, [sp, #36]	; 0x24
 8109222:	2b47      	cmp	r3, #71	; 0x47
 8109224:	4680      	mov	r8, r0
 8109226:	d108      	bne.n	810923a <_printf_float+0x13e>
 8109228:	1cc8      	adds	r0, r1, #3
 810922a:	db02      	blt.n	8109232 <_printf_float+0x136>
 810922c:	6863      	ldr	r3, [r4, #4]
 810922e:	4299      	cmp	r1, r3
 8109230:	dd41      	ble.n	81092b6 <_printf_float+0x1ba>
 8109232:	f1ab 0302 	sub.w	r3, fp, #2
 8109236:	fa5f fb83 	uxtb.w	fp, r3
 810923a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 810923e:	d820      	bhi.n	8109282 <_printf_float+0x186>
 8109240:	3901      	subs	r1, #1
 8109242:	465a      	mov	r2, fp
 8109244:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8109248:	9109      	str	r1, [sp, #36]	; 0x24
 810924a:	f7ff ff19 	bl	8109080 <__exponent>
 810924e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8109250:	1813      	adds	r3, r2, r0
 8109252:	2a01      	cmp	r2, #1
 8109254:	4681      	mov	r9, r0
 8109256:	6123      	str	r3, [r4, #16]
 8109258:	dc02      	bgt.n	8109260 <_printf_float+0x164>
 810925a:	6822      	ldr	r2, [r4, #0]
 810925c:	07d2      	lsls	r2, r2, #31
 810925e:	d501      	bpl.n	8109264 <_printf_float+0x168>
 8109260:	3301      	adds	r3, #1
 8109262:	6123      	str	r3, [r4, #16]
 8109264:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8109268:	2b00      	cmp	r3, #0
 810926a:	d09c      	beq.n	81091a6 <_printf_float+0xaa>
 810926c:	232d      	movs	r3, #45	; 0x2d
 810926e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8109272:	e798      	b.n	81091a6 <_printf_float+0xaa>
 8109274:	9a06      	ldr	r2, [sp, #24]
 8109276:	2a47      	cmp	r2, #71	; 0x47
 8109278:	d1be      	bne.n	81091f8 <_printf_float+0xfc>
 810927a:	2b00      	cmp	r3, #0
 810927c:	d1bc      	bne.n	81091f8 <_printf_float+0xfc>
 810927e:	2301      	movs	r3, #1
 8109280:	e7b9      	b.n	81091f6 <_printf_float+0xfa>
 8109282:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8109286:	d118      	bne.n	81092ba <_printf_float+0x1be>
 8109288:	2900      	cmp	r1, #0
 810928a:	6863      	ldr	r3, [r4, #4]
 810928c:	dd0b      	ble.n	81092a6 <_printf_float+0x1aa>
 810928e:	6121      	str	r1, [r4, #16]
 8109290:	b913      	cbnz	r3, 8109298 <_printf_float+0x19c>
 8109292:	6822      	ldr	r2, [r4, #0]
 8109294:	07d0      	lsls	r0, r2, #31
 8109296:	d502      	bpl.n	810929e <_printf_float+0x1a2>
 8109298:	3301      	adds	r3, #1
 810929a:	440b      	add	r3, r1
 810929c:	6123      	str	r3, [r4, #16]
 810929e:	65a1      	str	r1, [r4, #88]	; 0x58
 81092a0:	f04f 0900 	mov.w	r9, #0
 81092a4:	e7de      	b.n	8109264 <_printf_float+0x168>
 81092a6:	b913      	cbnz	r3, 81092ae <_printf_float+0x1b2>
 81092a8:	6822      	ldr	r2, [r4, #0]
 81092aa:	07d2      	lsls	r2, r2, #31
 81092ac:	d501      	bpl.n	81092b2 <_printf_float+0x1b6>
 81092ae:	3302      	adds	r3, #2
 81092b0:	e7f4      	b.n	810929c <_printf_float+0x1a0>
 81092b2:	2301      	movs	r3, #1
 81092b4:	e7f2      	b.n	810929c <_printf_float+0x1a0>
 81092b6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 81092ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81092bc:	4299      	cmp	r1, r3
 81092be:	db05      	blt.n	81092cc <_printf_float+0x1d0>
 81092c0:	6823      	ldr	r3, [r4, #0]
 81092c2:	6121      	str	r1, [r4, #16]
 81092c4:	07d8      	lsls	r0, r3, #31
 81092c6:	d5ea      	bpl.n	810929e <_printf_float+0x1a2>
 81092c8:	1c4b      	adds	r3, r1, #1
 81092ca:	e7e7      	b.n	810929c <_printf_float+0x1a0>
 81092cc:	2900      	cmp	r1, #0
 81092ce:	bfd4      	ite	le
 81092d0:	f1c1 0202 	rsble	r2, r1, #2
 81092d4:	2201      	movgt	r2, #1
 81092d6:	4413      	add	r3, r2
 81092d8:	e7e0      	b.n	810929c <_printf_float+0x1a0>
 81092da:	6823      	ldr	r3, [r4, #0]
 81092dc:	055a      	lsls	r2, r3, #21
 81092de:	d407      	bmi.n	81092f0 <_printf_float+0x1f4>
 81092e0:	6923      	ldr	r3, [r4, #16]
 81092e2:	4642      	mov	r2, r8
 81092e4:	4631      	mov	r1, r6
 81092e6:	4628      	mov	r0, r5
 81092e8:	47b8      	blx	r7
 81092ea:	3001      	adds	r0, #1
 81092ec:	d12c      	bne.n	8109348 <_printf_float+0x24c>
 81092ee:	e764      	b.n	81091ba <_printf_float+0xbe>
 81092f0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 81092f4:	f240 80e0 	bls.w	81094b8 <_printf_float+0x3bc>
 81092f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 81092fc:	2200      	movs	r2, #0
 81092fe:	2300      	movs	r3, #0
 8109300:	f7f7 fc6a 	bl	8100bd8 <__aeabi_dcmpeq>
 8109304:	2800      	cmp	r0, #0
 8109306:	d034      	beq.n	8109372 <_printf_float+0x276>
 8109308:	4a37      	ldr	r2, [pc, #220]	; (81093e8 <_printf_float+0x2ec>)
 810930a:	2301      	movs	r3, #1
 810930c:	4631      	mov	r1, r6
 810930e:	4628      	mov	r0, r5
 8109310:	47b8      	blx	r7
 8109312:	3001      	adds	r0, #1
 8109314:	f43f af51 	beq.w	81091ba <_printf_float+0xbe>
 8109318:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 810931c:	429a      	cmp	r2, r3
 810931e:	db02      	blt.n	8109326 <_printf_float+0x22a>
 8109320:	6823      	ldr	r3, [r4, #0]
 8109322:	07d8      	lsls	r0, r3, #31
 8109324:	d510      	bpl.n	8109348 <_printf_float+0x24c>
 8109326:	ee18 3a10 	vmov	r3, s16
 810932a:	4652      	mov	r2, sl
 810932c:	4631      	mov	r1, r6
 810932e:	4628      	mov	r0, r5
 8109330:	47b8      	blx	r7
 8109332:	3001      	adds	r0, #1
 8109334:	f43f af41 	beq.w	81091ba <_printf_float+0xbe>
 8109338:	f04f 0800 	mov.w	r8, #0
 810933c:	f104 091a 	add.w	r9, r4, #26
 8109340:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8109342:	3b01      	subs	r3, #1
 8109344:	4543      	cmp	r3, r8
 8109346:	dc09      	bgt.n	810935c <_printf_float+0x260>
 8109348:	6823      	ldr	r3, [r4, #0]
 810934a:	079b      	lsls	r3, r3, #30
 810934c:	f100 8107 	bmi.w	810955e <_printf_float+0x462>
 8109350:	68e0      	ldr	r0, [r4, #12]
 8109352:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109354:	4298      	cmp	r0, r3
 8109356:	bfb8      	it	lt
 8109358:	4618      	movlt	r0, r3
 810935a:	e730      	b.n	81091be <_printf_float+0xc2>
 810935c:	2301      	movs	r3, #1
 810935e:	464a      	mov	r2, r9
 8109360:	4631      	mov	r1, r6
 8109362:	4628      	mov	r0, r5
 8109364:	47b8      	blx	r7
 8109366:	3001      	adds	r0, #1
 8109368:	f43f af27 	beq.w	81091ba <_printf_float+0xbe>
 810936c:	f108 0801 	add.w	r8, r8, #1
 8109370:	e7e6      	b.n	8109340 <_printf_float+0x244>
 8109372:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109374:	2b00      	cmp	r3, #0
 8109376:	dc39      	bgt.n	81093ec <_printf_float+0x2f0>
 8109378:	4a1b      	ldr	r2, [pc, #108]	; (81093e8 <_printf_float+0x2ec>)
 810937a:	2301      	movs	r3, #1
 810937c:	4631      	mov	r1, r6
 810937e:	4628      	mov	r0, r5
 8109380:	47b8      	blx	r7
 8109382:	3001      	adds	r0, #1
 8109384:	f43f af19 	beq.w	81091ba <_printf_float+0xbe>
 8109388:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 810938c:	4313      	orrs	r3, r2
 810938e:	d102      	bne.n	8109396 <_printf_float+0x29a>
 8109390:	6823      	ldr	r3, [r4, #0]
 8109392:	07d9      	lsls	r1, r3, #31
 8109394:	d5d8      	bpl.n	8109348 <_printf_float+0x24c>
 8109396:	ee18 3a10 	vmov	r3, s16
 810939a:	4652      	mov	r2, sl
 810939c:	4631      	mov	r1, r6
 810939e:	4628      	mov	r0, r5
 81093a0:	47b8      	blx	r7
 81093a2:	3001      	adds	r0, #1
 81093a4:	f43f af09 	beq.w	81091ba <_printf_float+0xbe>
 81093a8:	f04f 0900 	mov.w	r9, #0
 81093ac:	f104 0a1a 	add.w	sl, r4, #26
 81093b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 81093b2:	425b      	negs	r3, r3
 81093b4:	454b      	cmp	r3, r9
 81093b6:	dc01      	bgt.n	81093bc <_printf_float+0x2c0>
 81093b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81093ba:	e792      	b.n	81092e2 <_printf_float+0x1e6>
 81093bc:	2301      	movs	r3, #1
 81093be:	4652      	mov	r2, sl
 81093c0:	4631      	mov	r1, r6
 81093c2:	4628      	mov	r0, r5
 81093c4:	47b8      	blx	r7
 81093c6:	3001      	adds	r0, #1
 81093c8:	f43f aef7 	beq.w	81091ba <_printf_float+0xbe>
 81093cc:	f109 0901 	add.w	r9, r9, #1
 81093d0:	e7ee      	b.n	81093b0 <_printf_float+0x2b4>
 81093d2:	bf00      	nop
 81093d4:	7fefffff 	.word	0x7fefffff
 81093d8:	0810e798 	.word	0x0810e798
 81093dc:	0810e79c 	.word	0x0810e79c
 81093e0:	0810e7a0 	.word	0x0810e7a0
 81093e4:	0810e7a4 	.word	0x0810e7a4
 81093e8:	0810e7a8 	.word	0x0810e7a8
 81093ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 81093ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 81093f0:	429a      	cmp	r2, r3
 81093f2:	bfa8      	it	ge
 81093f4:	461a      	movge	r2, r3
 81093f6:	2a00      	cmp	r2, #0
 81093f8:	4691      	mov	r9, r2
 81093fa:	dc37      	bgt.n	810946c <_printf_float+0x370>
 81093fc:	f04f 0b00 	mov.w	fp, #0
 8109400:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8109404:	f104 021a 	add.w	r2, r4, #26
 8109408:	6da3      	ldr	r3, [r4, #88]	; 0x58
 810940a:	9305      	str	r3, [sp, #20]
 810940c:	eba3 0309 	sub.w	r3, r3, r9
 8109410:	455b      	cmp	r3, fp
 8109412:	dc33      	bgt.n	810947c <_printf_float+0x380>
 8109414:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8109418:	429a      	cmp	r2, r3
 810941a:	db3b      	blt.n	8109494 <_printf_float+0x398>
 810941c:	6823      	ldr	r3, [r4, #0]
 810941e:	07da      	lsls	r2, r3, #31
 8109420:	d438      	bmi.n	8109494 <_printf_float+0x398>
 8109422:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8109426:	eba2 0903 	sub.w	r9, r2, r3
 810942a:	9b05      	ldr	r3, [sp, #20]
 810942c:	1ad2      	subs	r2, r2, r3
 810942e:	4591      	cmp	r9, r2
 8109430:	bfa8      	it	ge
 8109432:	4691      	movge	r9, r2
 8109434:	f1b9 0f00 	cmp.w	r9, #0
 8109438:	dc35      	bgt.n	81094a6 <_printf_float+0x3aa>
 810943a:	f04f 0800 	mov.w	r8, #0
 810943e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8109442:	f104 0a1a 	add.w	sl, r4, #26
 8109446:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 810944a:	1a9b      	subs	r3, r3, r2
 810944c:	eba3 0309 	sub.w	r3, r3, r9
 8109450:	4543      	cmp	r3, r8
 8109452:	f77f af79 	ble.w	8109348 <_printf_float+0x24c>
 8109456:	2301      	movs	r3, #1
 8109458:	4652      	mov	r2, sl
 810945a:	4631      	mov	r1, r6
 810945c:	4628      	mov	r0, r5
 810945e:	47b8      	blx	r7
 8109460:	3001      	adds	r0, #1
 8109462:	f43f aeaa 	beq.w	81091ba <_printf_float+0xbe>
 8109466:	f108 0801 	add.w	r8, r8, #1
 810946a:	e7ec      	b.n	8109446 <_printf_float+0x34a>
 810946c:	4613      	mov	r3, r2
 810946e:	4631      	mov	r1, r6
 8109470:	4642      	mov	r2, r8
 8109472:	4628      	mov	r0, r5
 8109474:	47b8      	blx	r7
 8109476:	3001      	adds	r0, #1
 8109478:	d1c0      	bne.n	81093fc <_printf_float+0x300>
 810947a:	e69e      	b.n	81091ba <_printf_float+0xbe>
 810947c:	2301      	movs	r3, #1
 810947e:	4631      	mov	r1, r6
 8109480:	4628      	mov	r0, r5
 8109482:	9205      	str	r2, [sp, #20]
 8109484:	47b8      	blx	r7
 8109486:	3001      	adds	r0, #1
 8109488:	f43f ae97 	beq.w	81091ba <_printf_float+0xbe>
 810948c:	9a05      	ldr	r2, [sp, #20]
 810948e:	f10b 0b01 	add.w	fp, fp, #1
 8109492:	e7b9      	b.n	8109408 <_printf_float+0x30c>
 8109494:	ee18 3a10 	vmov	r3, s16
 8109498:	4652      	mov	r2, sl
 810949a:	4631      	mov	r1, r6
 810949c:	4628      	mov	r0, r5
 810949e:	47b8      	blx	r7
 81094a0:	3001      	adds	r0, #1
 81094a2:	d1be      	bne.n	8109422 <_printf_float+0x326>
 81094a4:	e689      	b.n	81091ba <_printf_float+0xbe>
 81094a6:	9a05      	ldr	r2, [sp, #20]
 81094a8:	464b      	mov	r3, r9
 81094aa:	4442      	add	r2, r8
 81094ac:	4631      	mov	r1, r6
 81094ae:	4628      	mov	r0, r5
 81094b0:	47b8      	blx	r7
 81094b2:	3001      	adds	r0, #1
 81094b4:	d1c1      	bne.n	810943a <_printf_float+0x33e>
 81094b6:	e680      	b.n	81091ba <_printf_float+0xbe>
 81094b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 81094ba:	2a01      	cmp	r2, #1
 81094bc:	dc01      	bgt.n	81094c2 <_printf_float+0x3c6>
 81094be:	07db      	lsls	r3, r3, #31
 81094c0:	d53a      	bpl.n	8109538 <_printf_float+0x43c>
 81094c2:	2301      	movs	r3, #1
 81094c4:	4642      	mov	r2, r8
 81094c6:	4631      	mov	r1, r6
 81094c8:	4628      	mov	r0, r5
 81094ca:	47b8      	blx	r7
 81094cc:	3001      	adds	r0, #1
 81094ce:	f43f ae74 	beq.w	81091ba <_printf_float+0xbe>
 81094d2:	ee18 3a10 	vmov	r3, s16
 81094d6:	4652      	mov	r2, sl
 81094d8:	4631      	mov	r1, r6
 81094da:	4628      	mov	r0, r5
 81094dc:	47b8      	blx	r7
 81094de:	3001      	adds	r0, #1
 81094e0:	f43f ae6b 	beq.w	81091ba <_printf_float+0xbe>
 81094e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 81094e8:	2200      	movs	r2, #0
 81094ea:	2300      	movs	r3, #0
 81094ec:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 81094f0:	f7f7 fb72 	bl	8100bd8 <__aeabi_dcmpeq>
 81094f4:	b9d8      	cbnz	r0, 810952e <_printf_float+0x432>
 81094f6:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 81094fa:	f108 0201 	add.w	r2, r8, #1
 81094fe:	4631      	mov	r1, r6
 8109500:	4628      	mov	r0, r5
 8109502:	47b8      	blx	r7
 8109504:	3001      	adds	r0, #1
 8109506:	d10e      	bne.n	8109526 <_printf_float+0x42a>
 8109508:	e657      	b.n	81091ba <_printf_float+0xbe>
 810950a:	2301      	movs	r3, #1
 810950c:	4652      	mov	r2, sl
 810950e:	4631      	mov	r1, r6
 8109510:	4628      	mov	r0, r5
 8109512:	47b8      	blx	r7
 8109514:	3001      	adds	r0, #1
 8109516:	f43f ae50 	beq.w	81091ba <_printf_float+0xbe>
 810951a:	f108 0801 	add.w	r8, r8, #1
 810951e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8109520:	3b01      	subs	r3, #1
 8109522:	4543      	cmp	r3, r8
 8109524:	dcf1      	bgt.n	810950a <_printf_float+0x40e>
 8109526:	464b      	mov	r3, r9
 8109528:	f104 0250 	add.w	r2, r4, #80	; 0x50
 810952c:	e6da      	b.n	81092e4 <_printf_float+0x1e8>
 810952e:	f04f 0800 	mov.w	r8, #0
 8109532:	f104 0a1a 	add.w	sl, r4, #26
 8109536:	e7f2      	b.n	810951e <_printf_float+0x422>
 8109538:	2301      	movs	r3, #1
 810953a:	4642      	mov	r2, r8
 810953c:	e7df      	b.n	81094fe <_printf_float+0x402>
 810953e:	2301      	movs	r3, #1
 8109540:	464a      	mov	r2, r9
 8109542:	4631      	mov	r1, r6
 8109544:	4628      	mov	r0, r5
 8109546:	47b8      	blx	r7
 8109548:	3001      	adds	r0, #1
 810954a:	f43f ae36 	beq.w	81091ba <_printf_float+0xbe>
 810954e:	f108 0801 	add.w	r8, r8, #1
 8109552:	68e3      	ldr	r3, [r4, #12]
 8109554:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8109556:	1a5b      	subs	r3, r3, r1
 8109558:	4543      	cmp	r3, r8
 810955a:	dcf0      	bgt.n	810953e <_printf_float+0x442>
 810955c:	e6f8      	b.n	8109350 <_printf_float+0x254>
 810955e:	f04f 0800 	mov.w	r8, #0
 8109562:	f104 0919 	add.w	r9, r4, #25
 8109566:	e7f4      	b.n	8109552 <_printf_float+0x456>

08109568 <_printf_common>:
 8109568:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810956c:	4616      	mov	r6, r2
 810956e:	4699      	mov	r9, r3
 8109570:	688a      	ldr	r2, [r1, #8]
 8109572:	690b      	ldr	r3, [r1, #16]
 8109574:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8109578:	4293      	cmp	r3, r2
 810957a:	bfb8      	it	lt
 810957c:	4613      	movlt	r3, r2
 810957e:	6033      	str	r3, [r6, #0]
 8109580:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8109584:	4607      	mov	r7, r0
 8109586:	460c      	mov	r4, r1
 8109588:	b10a      	cbz	r2, 810958e <_printf_common+0x26>
 810958a:	3301      	adds	r3, #1
 810958c:	6033      	str	r3, [r6, #0]
 810958e:	6823      	ldr	r3, [r4, #0]
 8109590:	0699      	lsls	r1, r3, #26
 8109592:	bf42      	ittt	mi
 8109594:	6833      	ldrmi	r3, [r6, #0]
 8109596:	3302      	addmi	r3, #2
 8109598:	6033      	strmi	r3, [r6, #0]
 810959a:	6825      	ldr	r5, [r4, #0]
 810959c:	f015 0506 	ands.w	r5, r5, #6
 81095a0:	d106      	bne.n	81095b0 <_printf_common+0x48>
 81095a2:	f104 0a19 	add.w	sl, r4, #25
 81095a6:	68e3      	ldr	r3, [r4, #12]
 81095a8:	6832      	ldr	r2, [r6, #0]
 81095aa:	1a9b      	subs	r3, r3, r2
 81095ac:	42ab      	cmp	r3, r5
 81095ae:	dc26      	bgt.n	81095fe <_printf_common+0x96>
 81095b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 81095b4:	1e13      	subs	r3, r2, #0
 81095b6:	6822      	ldr	r2, [r4, #0]
 81095b8:	bf18      	it	ne
 81095ba:	2301      	movne	r3, #1
 81095bc:	0692      	lsls	r2, r2, #26
 81095be:	d42b      	bmi.n	8109618 <_printf_common+0xb0>
 81095c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 81095c4:	4649      	mov	r1, r9
 81095c6:	4638      	mov	r0, r7
 81095c8:	47c0      	blx	r8
 81095ca:	3001      	adds	r0, #1
 81095cc:	d01e      	beq.n	810960c <_printf_common+0xa4>
 81095ce:	6823      	ldr	r3, [r4, #0]
 81095d0:	6922      	ldr	r2, [r4, #16]
 81095d2:	f003 0306 	and.w	r3, r3, #6
 81095d6:	2b04      	cmp	r3, #4
 81095d8:	bf02      	ittt	eq
 81095da:	68e5      	ldreq	r5, [r4, #12]
 81095dc:	6833      	ldreq	r3, [r6, #0]
 81095de:	1aed      	subeq	r5, r5, r3
 81095e0:	68a3      	ldr	r3, [r4, #8]
 81095e2:	bf0c      	ite	eq
 81095e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 81095e8:	2500      	movne	r5, #0
 81095ea:	4293      	cmp	r3, r2
 81095ec:	bfc4      	itt	gt
 81095ee:	1a9b      	subgt	r3, r3, r2
 81095f0:	18ed      	addgt	r5, r5, r3
 81095f2:	2600      	movs	r6, #0
 81095f4:	341a      	adds	r4, #26
 81095f6:	42b5      	cmp	r5, r6
 81095f8:	d11a      	bne.n	8109630 <_printf_common+0xc8>
 81095fa:	2000      	movs	r0, #0
 81095fc:	e008      	b.n	8109610 <_printf_common+0xa8>
 81095fe:	2301      	movs	r3, #1
 8109600:	4652      	mov	r2, sl
 8109602:	4649      	mov	r1, r9
 8109604:	4638      	mov	r0, r7
 8109606:	47c0      	blx	r8
 8109608:	3001      	adds	r0, #1
 810960a:	d103      	bne.n	8109614 <_printf_common+0xac>
 810960c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8109610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8109614:	3501      	adds	r5, #1
 8109616:	e7c6      	b.n	81095a6 <_printf_common+0x3e>
 8109618:	18e1      	adds	r1, r4, r3
 810961a:	1c5a      	adds	r2, r3, #1
 810961c:	2030      	movs	r0, #48	; 0x30
 810961e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8109622:	4422      	add	r2, r4
 8109624:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8109628:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 810962c:	3302      	adds	r3, #2
 810962e:	e7c7      	b.n	81095c0 <_printf_common+0x58>
 8109630:	2301      	movs	r3, #1
 8109632:	4622      	mov	r2, r4
 8109634:	4649      	mov	r1, r9
 8109636:	4638      	mov	r0, r7
 8109638:	47c0      	blx	r8
 810963a:	3001      	adds	r0, #1
 810963c:	d0e6      	beq.n	810960c <_printf_common+0xa4>
 810963e:	3601      	adds	r6, #1
 8109640:	e7d9      	b.n	81095f6 <_printf_common+0x8e>
	...

08109644 <_printf_i>:
 8109644:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8109648:	7e0f      	ldrb	r7, [r1, #24]
 810964a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 810964c:	2f78      	cmp	r7, #120	; 0x78
 810964e:	4691      	mov	r9, r2
 8109650:	4680      	mov	r8, r0
 8109652:	460c      	mov	r4, r1
 8109654:	469a      	mov	sl, r3
 8109656:	f101 0243 	add.w	r2, r1, #67	; 0x43
 810965a:	d807      	bhi.n	810966c <_printf_i+0x28>
 810965c:	2f62      	cmp	r7, #98	; 0x62
 810965e:	d80a      	bhi.n	8109676 <_printf_i+0x32>
 8109660:	2f00      	cmp	r7, #0
 8109662:	f000 80d4 	beq.w	810980e <_printf_i+0x1ca>
 8109666:	2f58      	cmp	r7, #88	; 0x58
 8109668:	f000 80c0 	beq.w	81097ec <_printf_i+0x1a8>
 810966c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8109670:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8109674:	e03a      	b.n	81096ec <_printf_i+0xa8>
 8109676:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 810967a:	2b15      	cmp	r3, #21
 810967c:	d8f6      	bhi.n	810966c <_printf_i+0x28>
 810967e:	a101      	add	r1, pc, #4	; (adr r1, 8109684 <_printf_i+0x40>)
 8109680:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8109684:	081096dd 	.word	0x081096dd
 8109688:	081096f1 	.word	0x081096f1
 810968c:	0810966d 	.word	0x0810966d
 8109690:	0810966d 	.word	0x0810966d
 8109694:	0810966d 	.word	0x0810966d
 8109698:	0810966d 	.word	0x0810966d
 810969c:	081096f1 	.word	0x081096f1
 81096a0:	0810966d 	.word	0x0810966d
 81096a4:	0810966d 	.word	0x0810966d
 81096a8:	0810966d 	.word	0x0810966d
 81096ac:	0810966d 	.word	0x0810966d
 81096b0:	081097f5 	.word	0x081097f5
 81096b4:	0810971d 	.word	0x0810971d
 81096b8:	081097af 	.word	0x081097af
 81096bc:	0810966d 	.word	0x0810966d
 81096c0:	0810966d 	.word	0x0810966d
 81096c4:	08109817 	.word	0x08109817
 81096c8:	0810966d 	.word	0x0810966d
 81096cc:	0810971d 	.word	0x0810971d
 81096d0:	0810966d 	.word	0x0810966d
 81096d4:	0810966d 	.word	0x0810966d
 81096d8:	081097b7 	.word	0x081097b7
 81096dc:	682b      	ldr	r3, [r5, #0]
 81096de:	1d1a      	adds	r2, r3, #4
 81096e0:	681b      	ldr	r3, [r3, #0]
 81096e2:	602a      	str	r2, [r5, #0]
 81096e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 81096e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 81096ec:	2301      	movs	r3, #1
 81096ee:	e09f      	b.n	8109830 <_printf_i+0x1ec>
 81096f0:	6820      	ldr	r0, [r4, #0]
 81096f2:	682b      	ldr	r3, [r5, #0]
 81096f4:	0607      	lsls	r7, r0, #24
 81096f6:	f103 0104 	add.w	r1, r3, #4
 81096fa:	6029      	str	r1, [r5, #0]
 81096fc:	d501      	bpl.n	8109702 <_printf_i+0xbe>
 81096fe:	681e      	ldr	r6, [r3, #0]
 8109700:	e003      	b.n	810970a <_printf_i+0xc6>
 8109702:	0646      	lsls	r6, r0, #25
 8109704:	d5fb      	bpl.n	81096fe <_printf_i+0xba>
 8109706:	f9b3 6000 	ldrsh.w	r6, [r3]
 810970a:	2e00      	cmp	r6, #0
 810970c:	da03      	bge.n	8109716 <_printf_i+0xd2>
 810970e:	232d      	movs	r3, #45	; 0x2d
 8109710:	4276      	negs	r6, r6
 8109712:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8109716:	485a      	ldr	r0, [pc, #360]	; (8109880 <_printf_i+0x23c>)
 8109718:	230a      	movs	r3, #10
 810971a:	e012      	b.n	8109742 <_printf_i+0xfe>
 810971c:	682b      	ldr	r3, [r5, #0]
 810971e:	6820      	ldr	r0, [r4, #0]
 8109720:	1d19      	adds	r1, r3, #4
 8109722:	6029      	str	r1, [r5, #0]
 8109724:	0605      	lsls	r5, r0, #24
 8109726:	d501      	bpl.n	810972c <_printf_i+0xe8>
 8109728:	681e      	ldr	r6, [r3, #0]
 810972a:	e002      	b.n	8109732 <_printf_i+0xee>
 810972c:	0641      	lsls	r1, r0, #25
 810972e:	d5fb      	bpl.n	8109728 <_printf_i+0xe4>
 8109730:	881e      	ldrh	r6, [r3, #0]
 8109732:	4853      	ldr	r0, [pc, #332]	; (8109880 <_printf_i+0x23c>)
 8109734:	2f6f      	cmp	r7, #111	; 0x6f
 8109736:	bf0c      	ite	eq
 8109738:	2308      	moveq	r3, #8
 810973a:	230a      	movne	r3, #10
 810973c:	2100      	movs	r1, #0
 810973e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8109742:	6865      	ldr	r5, [r4, #4]
 8109744:	60a5      	str	r5, [r4, #8]
 8109746:	2d00      	cmp	r5, #0
 8109748:	bfa2      	ittt	ge
 810974a:	6821      	ldrge	r1, [r4, #0]
 810974c:	f021 0104 	bicge.w	r1, r1, #4
 8109750:	6021      	strge	r1, [r4, #0]
 8109752:	b90e      	cbnz	r6, 8109758 <_printf_i+0x114>
 8109754:	2d00      	cmp	r5, #0
 8109756:	d04b      	beq.n	81097f0 <_printf_i+0x1ac>
 8109758:	4615      	mov	r5, r2
 810975a:	fbb6 f1f3 	udiv	r1, r6, r3
 810975e:	fb03 6711 	mls	r7, r3, r1, r6
 8109762:	5dc7      	ldrb	r7, [r0, r7]
 8109764:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8109768:	4637      	mov	r7, r6
 810976a:	42bb      	cmp	r3, r7
 810976c:	460e      	mov	r6, r1
 810976e:	d9f4      	bls.n	810975a <_printf_i+0x116>
 8109770:	2b08      	cmp	r3, #8
 8109772:	d10b      	bne.n	810978c <_printf_i+0x148>
 8109774:	6823      	ldr	r3, [r4, #0]
 8109776:	07de      	lsls	r6, r3, #31
 8109778:	d508      	bpl.n	810978c <_printf_i+0x148>
 810977a:	6923      	ldr	r3, [r4, #16]
 810977c:	6861      	ldr	r1, [r4, #4]
 810977e:	4299      	cmp	r1, r3
 8109780:	bfde      	ittt	le
 8109782:	2330      	movle	r3, #48	; 0x30
 8109784:	f805 3c01 	strble.w	r3, [r5, #-1]
 8109788:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 810978c:	1b52      	subs	r2, r2, r5
 810978e:	6122      	str	r2, [r4, #16]
 8109790:	f8cd a000 	str.w	sl, [sp]
 8109794:	464b      	mov	r3, r9
 8109796:	aa03      	add	r2, sp, #12
 8109798:	4621      	mov	r1, r4
 810979a:	4640      	mov	r0, r8
 810979c:	f7ff fee4 	bl	8109568 <_printf_common>
 81097a0:	3001      	adds	r0, #1
 81097a2:	d14a      	bne.n	810983a <_printf_i+0x1f6>
 81097a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 81097a8:	b004      	add	sp, #16
 81097aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81097ae:	6823      	ldr	r3, [r4, #0]
 81097b0:	f043 0320 	orr.w	r3, r3, #32
 81097b4:	6023      	str	r3, [r4, #0]
 81097b6:	4833      	ldr	r0, [pc, #204]	; (8109884 <_printf_i+0x240>)
 81097b8:	2778      	movs	r7, #120	; 0x78
 81097ba:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 81097be:	6823      	ldr	r3, [r4, #0]
 81097c0:	6829      	ldr	r1, [r5, #0]
 81097c2:	061f      	lsls	r7, r3, #24
 81097c4:	f851 6b04 	ldr.w	r6, [r1], #4
 81097c8:	d402      	bmi.n	81097d0 <_printf_i+0x18c>
 81097ca:	065f      	lsls	r7, r3, #25
 81097cc:	bf48      	it	mi
 81097ce:	b2b6      	uxthmi	r6, r6
 81097d0:	07df      	lsls	r7, r3, #31
 81097d2:	bf48      	it	mi
 81097d4:	f043 0320 	orrmi.w	r3, r3, #32
 81097d8:	6029      	str	r1, [r5, #0]
 81097da:	bf48      	it	mi
 81097dc:	6023      	strmi	r3, [r4, #0]
 81097de:	b91e      	cbnz	r6, 81097e8 <_printf_i+0x1a4>
 81097e0:	6823      	ldr	r3, [r4, #0]
 81097e2:	f023 0320 	bic.w	r3, r3, #32
 81097e6:	6023      	str	r3, [r4, #0]
 81097e8:	2310      	movs	r3, #16
 81097ea:	e7a7      	b.n	810973c <_printf_i+0xf8>
 81097ec:	4824      	ldr	r0, [pc, #144]	; (8109880 <_printf_i+0x23c>)
 81097ee:	e7e4      	b.n	81097ba <_printf_i+0x176>
 81097f0:	4615      	mov	r5, r2
 81097f2:	e7bd      	b.n	8109770 <_printf_i+0x12c>
 81097f4:	682b      	ldr	r3, [r5, #0]
 81097f6:	6826      	ldr	r6, [r4, #0]
 81097f8:	6961      	ldr	r1, [r4, #20]
 81097fa:	1d18      	adds	r0, r3, #4
 81097fc:	6028      	str	r0, [r5, #0]
 81097fe:	0635      	lsls	r5, r6, #24
 8109800:	681b      	ldr	r3, [r3, #0]
 8109802:	d501      	bpl.n	8109808 <_printf_i+0x1c4>
 8109804:	6019      	str	r1, [r3, #0]
 8109806:	e002      	b.n	810980e <_printf_i+0x1ca>
 8109808:	0670      	lsls	r0, r6, #25
 810980a:	d5fb      	bpl.n	8109804 <_printf_i+0x1c0>
 810980c:	8019      	strh	r1, [r3, #0]
 810980e:	2300      	movs	r3, #0
 8109810:	6123      	str	r3, [r4, #16]
 8109812:	4615      	mov	r5, r2
 8109814:	e7bc      	b.n	8109790 <_printf_i+0x14c>
 8109816:	682b      	ldr	r3, [r5, #0]
 8109818:	1d1a      	adds	r2, r3, #4
 810981a:	602a      	str	r2, [r5, #0]
 810981c:	681d      	ldr	r5, [r3, #0]
 810981e:	6862      	ldr	r2, [r4, #4]
 8109820:	2100      	movs	r1, #0
 8109822:	4628      	mov	r0, r5
 8109824:	f7f6 fd5c 	bl	81002e0 <memchr>
 8109828:	b108      	cbz	r0, 810982e <_printf_i+0x1ea>
 810982a:	1b40      	subs	r0, r0, r5
 810982c:	6060      	str	r0, [r4, #4]
 810982e:	6863      	ldr	r3, [r4, #4]
 8109830:	6123      	str	r3, [r4, #16]
 8109832:	2300      	movs	r3, #0
 8109834:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8109838:	e7aa      	b.n	8109790 <_printf_i+0x14c>
 810983a:	6923      	ldr	r3, [r4, #16]
 810983c:	462a      	mov	r2, r5
 810983e:	4649      	mov	r1, r9
 8109840:	4640      	mov	r0, r8
 8109842:	47d0      	blx	sl
 8109844:	3001      	adds	r0, #1
 8109846:	d0ad      	beq.n	81097a4 <_printf_i+0x160>
 8109848:	6823      	ldr	r3, [r4, #0]
 810984a:	079b      	lsls	r3, r3, #30
 810984c:	d413      	bmi.n	8109876 <_printf_i+0x232>
 810984e:	68e0      	ldr	r0, [r4, #12]
 8109850:	9b03      	ldr	r3, [sp, #12]
 8109852:	4298      	cmp	r0, r3
 8109854:	bfb8      	it	lt
 8109856:	4618      	movlt	r0, r3
 8109858:	e7a6      	b.n	81097a8 <_printf_i+0x164>
 810985a:	2301      	movs	r3, #1
 810985c:	4632      	mov	r2, r6
 810985e:	4649      	mov	r1, r9
 8109860:	4640      	mov	r0, r8
 8109862:	47d0      	blx	sl
 8109864:	3001      	adds	r0, #1
 8109866:	d09d      	beq.n	81097a4 <_printf_i+0x160>
 8109868:	3501      	adds	r5, #1
 810986a:	68e3      	ldr	r3, [r4, #12]
 810986c:	9903      	ldr	r1, [sp, #12]
 810986e:	1a5b      	subs	r3, r3, r1
 8109870:	42ab      	cmp	r3, r5
 8109872:	dcf2      	bgt.n	810985a <_printf_i+0x216>
 8109874:	e7eb      	b.n	810984e <_printf_i+0x20a>
 8109876:	2500      	movs	r5, #0
 8109878:	f104 0619 	add.w	r6, r4, #25
 810987c:	e7f5      	b.n	810986a <_printf_i+0x226>
 810987e:	bf00      	nop
 8109880:	0810e7aa 	.word	0x0810e7aa
 8109884:	0810e7bb 	.word	0x0810e7bb

08109888 <_scanf_float>:
 8109888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810988c:	b087      	sub	sp, #28
 810988e:	4617      	mov	r7, r2
 8109890:	9303      	str	r3, [sp, #12]
 8109892:	688b      	ldr	r3, [r1, #8]
 8109894:	1e5a      	subs	r2, r3, #1
 8109896:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 810989a:	bf83      	ittte	hi
 810989c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 81098a0:	195b      	addhi	r3, r3, r5
 81098a2:	9302      	strhi	r3, [sp, #8]
 81098a4:	2300      	movls	r3, #0
 81098a6:	bf86      	itte	hi
 81098a8:	f240 135d 	movwhi	r3, #349	; 0x15d
 81098ac:	608b      	strhi	r3, [r1, #8]
 81098ae:	9302      	strls	r3, [sp, #8]
 81098b0:	680b      	ldr	r3, [r1, #0]
 81098b2:	468b      	mov	fp, r1
 81098b4:	2500      	movs	r5, #0
 81098b6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 81098ba:	f84b 3b1c 	str.w	r3, [fp], #28
 81098be:	e9cd 5504 	strd	r5, r5, [sp, #16]
 81098c2:	4680      	mov	r8, r0
 81098c4:	460c      	mov	r4, r1
 81098c6:	465e      	mov	r6, fp
 81098c8:	46aa      	mov	sl, r5
 81098ca:	46a9      	mov	r9, r5
 81098cc:	9501      	str	r5, [sp, #4]
 81098ce:	68a2      	ldr	r2, [r4, #8]
 81098d0:	b152      	cbz	r2, 81098e8 <_scanf_float+0x60>
 81098d2:	683b      	ldr	r3, [r7, #0]
 81098d4:	781b      	ldrb	r3, [r3, #0]
 81098d6:	2b4e      	cmp	r3, #78	; 0x4e
 81098d8:	d864      	bhi.n	81099a4 <_scanf_float+0x11c>
 81098da:	2b40      	cmp	r3, #64	; 0x40
 81098dc:	d83c      	bhi.n	8109958 <_scanf_float+0xd0>
 81098de:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 81098e2:	b2c8      	uxtb	r0, r1
 81098e4:	280e      	cmp	r0, #14
 81098e6:	d93a      	bls.n	810995e <_scanf_float+0xd6>
 81098e8:	f1b9 0f00 	cmp.w	r9, #0
 81098ec:	d003      	beq.n	81098f6 <_scanf_float+0x6e>
 81098ee:	6823      	ldr	r3, [r4, #0]
 81098f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 81098f4:	6023      	str	r3, [r4, #0]
 81098f6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 81098fa:	f1ba 0f01 	cmp.w	sl, #1
 81098fe:	f200 8113 	bhi.w	8109b28 <_scanf_float+0x2a0>
 8109902:	455e      	cmp	r6, fp
 8109904:	f200 8105 	bhi.w	8109b12 <_scanf_float+0x28a>
 8109908:	2501      	movs	r5, #1
 810990a:	4628      	mov	r0, r5
 810990c:	b007      	add	sp, #28
 810990e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8109912:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8109916:	2a0d      	cmp	r2, #13
 8109918:	d8e6      	bhi.n	81098e8 <_scanf_float+0x60>
 810991a:	a101      	add	r1, pc, #4	; (adr r1, 8109920 <_scanf_float+0x98>)
 810991c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8109920:	08109a5f 	.word	0x08109a5f
 8109924:	081098e9 	.word	0x081098e9
 8109928:	081098e9 	.word	0x081098e9
 810992c:	081098e9 	.word	0x081098e9
 8109930:	08109abf 	.word	0x08109abf
 8109934:	08109a97 	.word	0x08109a97
 8109938:	081098e9 	.word	0x081098e9
 810993c:	081098e9 	.word	0x081098e9
 8109940:	08109a6d 	.word	0x08109a6d
 8109944:	081098e9 	.word	0x081098e9
 8109948:	081098e9 	.word	0x081098e9
 810994c:	081098e9 	.word	0x081098e9
 8109950:	081098e9 	.word	0x081098e9
 8109954:	08109a25 	.word	0x08109a25
 8109958:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 810995c:	e7db      	b.n	8109916 <_scanf_float+0x8e>
 810995e:	290e      	cmp	r1, #14
 8109960:	d8c2      	bhi.n	81098e8 <_scanf_float+0x60>
 8109962:	a001      	add	r0, pc, #4	; (adr r0, 8109968 <_scanf_float+0xe0>)
 8109964:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8109968:	08109a17 	.word	0x08109a17
 810996c:	081098e9 	.word	0x081098e9
 8109970:	08109a17 	.word	0x08109a17
 8109974:	08109aab 	.word	0x08109aab
 8109978:	081098e9 	.word	0x081098e9
 810997c:	081099c5 	.word	0x081099c5
 8109980:	08109a01 	.word	0x08109a01
 8109984:	08109a01 	.word	0x08109a01
 8109988:	08109a01 	.word	0x08109a01
 810998c:	08109a01 	.word	0x08109a01
 8109990:	08109a01 	.word	0x08109a01
 8109994:	08109a01 	.word	0x08109a01
 8109998:	08109a01 	.word	0x08109a01
 810999c:	08109a01 	.word	0x08109a01
 81099a0:	08109a01 	.word	0x08109a01
 81099a4:	2b6e      	cmp	r3, #110	; 0x6e
 81099a6:	d809      	bhi.n	81099bc <_scanf_float+0x134>
 81099a8:	2b60      	cmp	r3, #96	; 0x60
 81099aa:	d8b2      	bhi.n	8109912 <_scanf_float+0x8a>
 81099ac:	2b54      	cmp	r3, #84	; 0x54
 81099ae:	d077      	beq.n	8109aa0 <_scanf_float+0x218>
 81099b0:	2b59      	cmp	r3, #89	; 0x59
 81099b2:	d199      	bne.n	81098e8 <_scanf_float+0x60>
 81099b4:	2d07      	cmp	r5, #7
 81099b6:	d197      	bne.n	81098e8 <_scanf_float+0x60>
 81099b8:	2508      	movs	r5, #8
 81099ba:	e029      	b.n	8109a10 <_scanf_float+0x188>
 81099bc:	2b74      	cmp	r3, #116	; 0x74
 81099be:	d06f      	beq.n	8109aa0 <_scanf_float+0x218>
 81099c0:	2b79      	cmp	r3, #121	; 0x79
 81099c2:	e7f6      	b.n	81099b2 <_scanf_float+0x12a>
 81099c4:	6821      	ldr	r1, [r4, #0]
 81099c6:	05c8      	lsls	r0, r1, #23
 81099c8:	d51a      	bpl.n	8109a00 <_scanf_float+0x178>
 81099ca:	9b02      	ldr	r3, [sp, #8]
 81099cc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 81099d0:	6021      	str	r1, [r4, #0]
 81099d2:	f109 0901 	add.w	r9, r9, #1
 81099d6:	b11b      	cbz	r3, 81099e0 <_scanf_float+0x158>
 81099d8:	3b01      	subs	r3, #1
 81099da:	3201      	adds	r2, #1
 81099dc:	9302      	str	r3, [sp, #8]
 81099de:	60a2      	str	r2, [r4, #8]
 81099e0:	68a3      	ldr	r3, [r4, #8]
 81099e2:	3b01      	subs	r3, #1
 81099e4:	60a3      	str	r3, [r4, #8]
 81099e6:	6923      	ldr	r3, [r4, #16]
 81099e8:	3301      	adds	r3, #1
 81099ea:	6123      	str	r3, [r4, #16]
 81099ec:	687b      	ldr	r3, [r7, #4]
 81099ee:	3b01      	subs	r3, #1
 81099f0:	2b00      	cmp	r3, #0
 81099f2:	607b      	str	r3, [r7, #4]
 81099f4:	f340 8084 	ble.w	8109b00 <_scanf_float+0x278>
 81099f8:	683b      	ldr	r3, [r7, #0]
 81099fa:	3301      	adds	r3, #1
 81099fc:	603b      	str	r3, [r7, #0]
 81099fe:	e766      	b.n	81098ce <_scanf_float+0x46>
 8109a00:	eb1a 0f05 	cmn.w	sl, r5
 8109a04:	f47f af70 	bne.w	81098e8 <_scanf_float+0x60>
 8109a08:	6822      	ldr	r2, [r4, #0]
 8109a0a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8109a0e:	6022      	str	r2, [r4, #0]
 8109a10:	f806 3b01 	strb.w	r3, [r6], #1
 8109a14:	e7e4      	b.n	81099e0 <_scanf_float+0x158>
 8109a16:	6822      	ldr	r2, [r4, #0]
 8109a18:	0610      	lsls	r0, r2, #24
 8109a1a:	f57f af65 	bpl.w	81098e8 <_scanf_float+0x60>
 8109a1e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8109a22:	e7f4      	b.n	8109a0e <_scanf_float+0x186>
 8109a24:	f1ba 0f00 	cmp.w	sl, #0
 8109a28:	d10e      	bne.n	8109a48 <_scanf_float+0x1c0>
 8109a2a:	f1b9 0f00 	cmp.w	r9, #0
 8109a2e:	d10e      	bne.n	8109a4e <_scanf_float+0x1c6>
 8109a30:	6822      	ldr	r2, [r4, #0]
 8109a32:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8109a36:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8109a3a:	d108      	bne.n	8109a4e <_scanf_float+0x1c6>
 8109a3c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8109a40:	6022      	str	r2, [r4, #0]
 8109a42:	f04f 0a01 	mov.w	sl, #1
 8109a46:	e7e3      	b.n	8109a10 <_scanf_float+0x188>
 8109a48:	f1ba 0f02 	cmp.w	sl, #2
 8109a4c:	d055      	beq.n	8109afa <_scanf_float+0x272>
 8109a4e:	2d01      	cmp	r5, #1
 8109a50:	d002      	beq.n	8109a58 <_scanf_float+0x1d0>
 8109a52:	2d04      	cmp	r5, #4
 8109a54:	f47f af48 	bne.w	81098e8 <_scanf_float+0x60>
 8109a58:	3501      	adds	r5, #1
 8109a5a:	b2ed      	uxtb	r5, r5
 8109a5c:	e7d8      	b.n	8109a10 <_scanf_float+0x188>
 8109a5e:	f1ba 0f01 	cmp.w	sl, #1
 8109a62:	f47f af41 	bne.w	81098e8 <_scanf_float+0x60>
 8109a66:	f04f 0a02 	mov.w	sl, #2
 8109a6a:	e7d1      	b.n	8109a10 <_scanf_float+0x188>
 8109a6c:	b97d      	cbnz	r5, 8109a8e <_scanf_float+0x206>
 8109a6e:	f1b9 0f00 	cmp.w	r9, #0
 8109a72:	f47f af3c 	bne.w	81098ee <_scanf_float+0x66>
 8109a76:	6822      	ldr	r2, [r4, #0]
 8109a78:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8109a7c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8109a80:	f47f af39 	bne.w	81098f6 <_scanf_float+0x6e>
 8109a84:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8109a88:	6022      	str	r2, [r4, #0]
 8109a8a:	2501      	movs	r5, #1
 8109a8c:	e7c0      	b.n	8109a10 <_scanf_float+0x188>
 8109a8e:	2d03      	cmp	r5, #3
 8109a90:	d0e2      	beq.n	8109a58 <_scanf_float+0x1d0>
 8109a92:	2d05      	cmp	r5, #5
 8109a94:	e7de      	b.n	8109a54 <_scanf_float+0x1cc>
 8109a96:	2d02      	cmp	r5, #2
 8109a98:	f47f af26 	bne.w	81098e8 <_scanf_float+0x60>
 8109a9c:	2503      	movs	r5, #3
 8109a9e:	e7b7      	b.n	8109a10 <_scanf_float+0x188>
 8109aa0:	2d06      	cmp	r5, #6
 8109aa2:	f47f af21 	bne.w	81098e8 <_scanf_float+0x60>
 8109aa6:	2507      	movs	r5, #7
 8109aa8:	e7b2      	b.n	8109a10 <_scanf_float+0x188>
 8109aaa:	6822      	ldr	r2, [r4, #0]
 8109aac:	0591      	lsls	r1, r2, #22
 8109aae:	f57f af1b 	bpl.w	81098e8 <_scanf_float+0x60>
 8109ab2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8109ab6:	6022      	str	r2, [r4, #0]
 8109ab8:	f8cd 9004 	str.w	r9, [sp, #4]
 8109abc:	e7a8      	b.n	8109a10 <_scanf_float+0x188>
 8109abe:	6822      	ldr	r2, [r4, #0]
 8109ac0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8109ac4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8109ac8:	d006      	beq.n	8109ad8 <_scanf_float+0x250>
 8109aca:	0550      	lsls	r0, r2, #21
 8109acc:	f57f af0c 	bpl.w	81098e8 <_scanf_float+0x60>
 8109ad0:	f1b9 0f00 	cmp.w	r9, #0
 8109ad4:	f43f af0f 	beq.w	81098f6 <_scanf_float+0x6e>
 8109ad8:	0591      	lsls	r1, r2, #22
 8109ada:	bf58      	it	pl
 8109adc:	9901      	ldrpl	r1, [sp, #4]
 8109ade:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8109ae2:	bf58      	it	pl
 8109ae4:	eba9 0101 	subpl.w	r1, r9, r1
 8109ae8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8109aec:	bf58      	it	pl
 8109aee:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8109af2:	6022      	str	r2, [r4, #0]
 8109af4:	f04f 0900 	mov.w	r9, #0
 8109af8:	e78a      	b.n	8109a10 <_scanf_float+0x188>
 8109afa:	f04f 0a03 	mov.w	sl, #3
 8109afe:	e787      	b.n	8109a10 <_scanf_float+0x188>
 8109b00:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8109b04:	4639      	mov	r1, r7
 8109b06:	4640      	mov	r0, r8
 8109b08:	4798      	blx	r3
 8109b0a:	2800      	cmp	r0, #0
 8109b0c:	f43f aedf 	beq.w	81098ce <_scanf_float+0x46>
 8109b10:	e6ea      	b.n	81098e8 <_scanf_float+0x60>
 8109b12:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8109b16:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8109b1a:	463a      	mov	r2, r7
 8109b1c:	4640      	mov	r0, r8
 8109b1e:	4798      	blx	r3
 8109b20:	6923      	ldr	r3, [r4, #16]
 8109b22:	3b01      	subs	r3, #1
 8109b24:	6123      	str	r3, [r4, #16]
 8109b26:	e6ec      	b.n	8109902 <_scanf_float+0x7a>
 8109b28:	1e6b      	subs	r3, r5, #1
 8109b2a:	2b06      	cmp	r3, #6
 8109b2c:	d825      	bhi.n	8109b7a <_scanf_float+0x2f2>
 8109b2e:	2d02      	cmp	r5, #2
 8109b30:	d836      	bhi.n	8109ba0 <_scanf_float+0x318>
 8109b32:	455e      	cmp	r6, fp
 8109b34:	f67f aee8 	bls.w	8109908 <_scanf_float+0x80>
 8109b38:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8109b3c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8109b40:	463a      	mov	r2, r7
 8109b42:	4640      	mov	r0, r8
 8109b44:	4798      	blx	r3
 8109b46:	6923      	ldr	r3, [r4, #16]
 8109b48:	3b01      	subs	r3, #1
 8109b4a:	6123      	str	r3, [r4, #16]
 8109b4c:	e7f1      	b.n	8109b32 <_scanf_float+0x2aa>
 8109b4e:	9802      	ldr	r0, [sp, #8]
 8109b50:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8109b54:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8109b58:	9002      	str	r0, [sp, #8]
 8109b5a:	463a      	mov	r2, r7
 8109b5c:	4640      	mov	r0, r8
 8109b5e:	4798      	blx	r3
 8109b60:	6923      	ldr	r3, [r4, #16]
 8109b62:	3b01      	subs	r3, #1
 8109b64:	6123      	str	r3, [r4, #16]
 8109b66:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8109b6a:	fa5f fa8a 	uxtb.w	sl, sl
 8109b6e:	f1ba 0f02 	cmp.w	sl, #2
 8109b72:	d1ec      	bne.n	8109b4e <_scanf_float+0x2c6>
 8109b74:	3d03      	subs	r5, #3
 8109b76:	b2ed      	uxtb	r5, r5
 8109b78:	1b76      	subs	r6, r6, r5
 8109b7a:	6823      	ldr	r3, [r4, #0]
 8109b7c:	05da      	lsls	r2, r3, #23
 8109b7e:	d52f      	bpl.n	8109be0 <_scanf_float+0x358>
 8109b80:	055b      	lsls	r3, r3, #21
 8109b82:	d510      	bpl.n	8109ba6 <_scanf_float+0x31e>
 8109b84:	455e      	cmp	r6, fp
 8109b86:	f67f aebf 	bls.w	8109908 <_scanf_float+0x80>
 8109b8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8109b8e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8109b92:	463a      	mov	r2, r7
 8109b94:	4640      	mov	r0, r8
 8109b96:	4798      	blx	r3
 8109b98:	6923      	ldr	r3, [r4, #16]
 8109b9a:	3b01      	subs	r3, #1
 8109b9c:	6123      	str	r3, [r4, #16]
 8109b9e:	e7f1      	b.n	8109b84 <_scanf_float+0x2fc>
 8109ba0:	46aa      	mov	sl, r5
 8109ba2:	9602      	str	r6, [sp, #8]
 8109ba4:	e7df      	b.n	8109b66 <_scanf_float+0x2de>
 8109ba6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8109baa:	6923      	ldr	r3, [r4, #16]
 8109bac:	2965      	cmp	r1, #101	; 0x65
 8109bae:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8109bb2:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 8109bb6:	6123      	str	r3, [r4, #16]
 8109bb8:	d00c      	beq.n	8109bd4 <_scanf_float+0x34c>
 8109bba:	2945      	cmp	r1, #69	; 0x45
 8109bbc:	d00a      	beq.n	8109bd4 <_scanf_float+0x34c>
 8109bbe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8109bc2:	463a      	mov	r2, r7
 8109bc4:	4640      	mov	r0, r8
 8109bc6:	4798      	blx	r3
 8109bc8:	6923      	ldr	r3, [r4, #16]
 8109bca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8109bce:	3b01      	subs	r3, #1
 8109bd0:	1eb5      	subs	r5, r6, #2
 8109bd2:	6123      	str	r3, [r4, #16]
 8109bd4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8109bd8:	463a      	mov	r2, r7
 8109bda:	4640      	mov	r0, r8
 8109bdc:	4798      	blx	r3
 8109bde:	462e      	mov	r6, r5
 8109be0:	6825      	ldr	r5, [r4, #0]
 8109be2:	f015 0510 	ands.w	r5, r5, #16
 8109be6:	d158      	bne.n	8109c9a <_scanf_float+0x412>
 8109be8:	7035      	strb	r5, [r6, #0]
 8109bea:	6823      	ldr	r3, [r4, #0]
 8109bec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8109bf0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8109bf4:	d11c      	bne.n	8109c30 <_scanf_float+0x3a8>
 8109bf6:	9b01      	ldr	r3, [sp, #4]
 8109bf8:	454b      	cmp	r3, r9
 8109bfa:	eba3 0209 	sub.w	r2, r3, r9
 8109bfe:	d124      	bne.n	8109c4a <_scanf_float+0x3c2>
 8109c00:	2200      	movs	r2, #0
 8109c02:	4659      	mov	r1, fp
 8109c04:	4640      	mov	r0, r8
 8109c06:	f000 ff7b 	bl	810ab00 <_strtod_r>
 8109c0a:	9b03      	ldr	r3, [sp, #12]
 8109c0c:	6821      	ldr	r1, [r4, #0]
 8109c0e:	681b      	ldr	r3, [r3, #0]
 8109c10:	f011 0f02 	tst.w	r1, #2
 8109c14:	ec57 6b10 	vmov	r6, r7, d0
 8109c18:	f103 0204 	add.w	r2, r3, #4
 8109c1c:	d020      	beq.n	8109c60 <_scanf_float+0x3d8>
 8109c1e:	9903      	ldr	r1, [sp, #12]
 8109c20:	600a      	str	r2, [r1, #0]
 8109c22:	681b      	ldr	r3, [r3, #0]
 8109c24:	e9c3 6700 	strd	r6, r7, [r3]
 8109c28:	68e3      	ldr	r3, [r4, #12]
 8109c2a:	3301      	adds	r3, #1
 8109c2c:	60e3      	str	r3, [r4, #12]
 8109c2e:	e66c      	b.n	810990a <_scanf_float+0x82>
 8109c30:	9b04      	ldr	r3, [sp, #16]
 8109c32:	2b00      	cmp	r3, #0
 8109c34:	d0e4      	beq.n	8109c00 <_scanf_float+0x378>
 8109c36:	9905      	ldr	r1, [sp, #20]
 8109c38:	230a      	movs	r3, #10
 8109c3a:	462a      	mov	r2, r5
 8109c3c:	3101      	adds	r1, #1
 8109c3e:	4640      	mov	r0, r8
 8109c40:	f000 ffe6 	bl	810ac10 <_strtol_r>
 8109c44:	9b04      	ldr	r3, [sp, #16]
 8109c46:	9e05      	ldr	r6, [sp, #20]
 8109c48:	1ac2      	subs	r2, r0, r3
 8109c4a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8109c4e:	429e      	cmp	r6, r3
 8109c50:	bf28      	it	cs
 8109c52:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8109c56:	4912      	ldr	r1, [pc, #72]	; (8109ca0 <_scanf_float+0x418>)
 8109c58:	4630      	mov	r0, r6
 8109c5a:	f000 f825 	bl	8109ca8 <siprintf>
 8109c5e:	e7cf      	b.n	8109c00 <_scanf_float+0x378>
 8109c60:	f011 0f04 	tst.w	r1, #4
 8109c64:	9903      	ldr	r1, [sp, #12]
 8109c66:	600a      	str	r2, [r1, #0]
 8109c68:	d1db      	bne.n	8109c22 <_scanf_float+0x39a>
 8109c6a:	f8d3 8000 	ldr.w	r8, [r3]
 8109c6e:	ee10 2a10 	vmov	r2, s0
 8109c72:	ee10 0a10 	vmov	r0, s0
 8109c76:	463b      	mov	r3, r7
 8109c78:	4639      	mov	r1, r7
 8109c7a:	f7f6 ffdf 	bl	8100c3c <__aeabi_dcmpun>
 8109c7e:	b128      	cbz	r0, 8109c8c <_scanf_float+0x404>
 8109c80:	4808      	ldr	r0, [pc, #32]	; (8109ca4 <_scanf_float+0x41c>)
 8109c82:	f001 f871 	bl	810ad68 <nanf>
 8109c86:	ed88 0a00 	vstr	s0, [r8]
 8109c8a:	e7cd      	b.n	8109c28 <_scanf_float+0x3a0>
 8109c8c:	4630      	mov	r0, r6
 8109c8e:	4639      	mov	r1, r7
 8109c90:	f7f7 f832 	bl	8100cf8 <__aeabi_d2f>
 8109c94:	f8c8 0000 	str.w	r0, [r8]
 8109c98:	e7c6      	b.n	8109c28 <_scanf_float+0x3a0>
 8109c9a:	2500      	movs	r5, #0
 8109c9c:	e635      	b.n	810990a <_scanf_float+0x82>
 8109c9e:	bf00      	nop
 8109ca0:	0810e7cc 	.word	0x0810e7cc
 8109ca4:	0810e9dc 	.word	0x0810e9dc

08109ca8 <siprintf>:
 8109ca8:	b40e      	push	{r1, r2, r3}
 8109caa:	b500      	push	{lr}
 8109cac:	b09c      	sub	sp, #112	; 0x70
 8109cae:	ab1d      	add	r3, sp, #116	; 0x74
 8109cb0:	9002      	str	r0, [sp, #8]
 8109cb2:	9006      	str	r0, [sp, #24]
 8109cb4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8109cb8:	4809      	ldr	r0, [pc, #36]	; (8109ce0 <siprintf+0x38>)
 8109cba:	9107      	str	r1, [sp, #28]
 8109cbc:	9104      	str	r1, [sp, #16]
 8109cbe:	4909      	ldr	r1, [pc, #36]	; (8109ce4 <siprintf+0x3c>)
 8109cc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8109cc4:	9105      	str	r1, [sp, #20]
 8109cc6:	6800      	ldr	r0, [r0, #0]
 8109cc8:	9301      	str	r3, [sp, #4]
 8109cca:	a902      	add	r1, sp, #8
 8109ccc:	f002 fa9c 	bl	810c208 <_svfiprintf_r>
 8109cd0:	9b02      	ldr	r3, [sp, #8]
 8109cd2:	2200      	movs	r2, #0
 8109cd4:	701a      	strb	r2, [r3, #0]
 8109cd6:	b01c      	add	sp, #112	; 0x70
 8109cd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8109cdc:	b003      	add	sp, #12
 8109cde:	4770      	bx	lr
 8109ce0:	100001d4 	.word	0x100001d4
 8109ce4:	ffff0208 	.word	0xffff0208

08109ce8 <srand>:
 8109ce8:	b538      	push	{r3, r4, r5, lr}
 8109cea:	4b10      	ldr	r3, [pc, #64]	; (8109d2c <srand+0x44>)
 8109cec:	681d      	ldr	r5, [r3, #0]
 8109cee:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8109cf0:	4604      	mov	r4, r0
 8109cf2:	b9b3      	cbnz	r3, 8109d22 <srand+0x3a>
 8109cf4:	2018      	movs	r0, #24
 8109cf6:	f002 fb85 	bl	810c404 <malloc>
 8109cfa:	4602      	mov	r2, r0
 8109cfc:	6328      	str	r0, [r5, #48]	; 0x30
 8109cfe:	b920      	cbnz	r0, 8109d0a <srand+0x22>
 8109d00:	4b0b      	ldr	r3, [pc, #44]	; (8109d30 <srand+0x48>)
 8109d02:	480c      	ldr	r0, [pc, #48]	; (8109d34 <srand+0x4c>)
 8109d04:	2146      	movs	r1, #70	; 0x46
 8109d06:	f001 f835 	bl	810ad74 <__assert_func>
 8109d0a:	490b      	ldr	r1, [pc, #44]	; (8109d38 <srand+0x50>)
 8109d0c:	4b0b      	ldr	r3, [pc, #44]	; (8109d3c <srand+0x54>)
 8109d0e:	e9c0 1300 	strd	r1, r3, [r0]
 8109d12:	4b0b      	ldr	r3, [pc, #44]	; (8109d40 <srand+0x58>)
 8109d14:	6083      	str	r3, [r0, #8]
 8109d16:	230b      	movs	r3, #11
 8109d18:	8183      	strh	r3, [r0, #12]
 8109d1a:	2100      	movs	r1, #0
 8109d1c:	2001      	movs	r0, #1
 8109d1e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8109d22:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8109d24:	2200      	movs	r2, #0
 8109d26:	611c      	str	r4, [r3, #16]
 8109d28:	615a      	str	r2, [r3, #20]
 8109d2a:	bd38      	pop	{r3, r4, r5, pc}
 8109d2c:	100001d4 	.word	0x100001d4
 8109d30:	0810e7d1 	.word	0x0810e7d1
 8109d34:	0810e7e8 	.word	0x0810e7e8
 8109d38:	abcd330e 	.word	0xabcd330e
 8109d3c:	e66d1234 	.word	0xe66d1234
 8109d40:	0005deec 	.word	0x0005deec

08109d44 <rand>:
 8109d44:	4b16      	ldr	r3, [pc, #88]	; (8109da0 <rand+0x5c>)
 8109d46:	b510      	push	{r4, lr}
 8109d48:	681c      	ldr	r4, [r3, #0]
 8109d4a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8109d4c:	b9b3      	cbnz	r3, 8109d7c <rand+0x38>
 8109d4e:	2018      	movs	r0, #24
 8109d50:	f002 fb58 	bl	810c404 <malloc>
 8109d54:	4602      	mov	r2, r0
 8109d56:	6320      	str	r0, [r4, #48]	; 0x30
 8109d58:	b920      	cbnz	r0, 8109d64 <rand+0x20>
 8109d5a:	4b12      	ldr	r3, [pc, #72]	; (8109da4 <rand+0x60>)
 8109d5c:	4812      	ldr	r0, [pc, #72]	; (8109da8 <rand+0x64>)
 8109d5e:	2152      	movs	r1, #82	; 0x52
 8109d60:	f001 f808 	bl	810ad74 <__assert_func>
 8109d64:	4911      	ldr	r1, [pc, #68]	; (8109dac <rand+0x68>)
 8109d66:	4b12      	ldr	r3, [pc, #72]	; (8109db0 <rand+0x6c>)
 8109d68:	e9c0 1300 	strd	r1, r3, [r0]
 8109d6c:	4b11      	ldr	r3, [pc, #68]	; (8109db4 <rand+0x70>)
 8109d6e:	6083      	str	r3, [r0, #8]
 8109d70:	230b      	movs	r3, #11
 8109d72:	8183      	strh	r3, [r0, #12]
 8109d74:	2100      	movs	r1, #0
 8109d76:	2001      	movs	r0, #1
 8109d78:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8109d7c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8109d7e:	480e      	ldr	r0, [pc, #56]	; (8109db8 <rand+0x74>)
 8109d80:	690b      	ldr	r3, [r1, #16]
 8109d82:	694c      	ldr	r4, [r1, #20]
 8109d84:	4a0d      	ldr	r2, [pc, #52]	; (8109dbc <rand+0x78>)
 8109d86:	4358      	muls	r0, r3
 8109d88:	fb02 0004 	mla	r0, r2, r4, r0
 8109d8c:	fba3 3202 	umull	r3, r2, r3, r2
 8109d90:	3301      	adds	r3, #1
 8109d92:	eb40 0002 	adc.w	r0, r0, r2
 8109d96:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8109d9a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8109d9e:	bd10      	pop	{r4, pc}
 8109da0:	100001d4 	.word	0x100001d4
 8109da4:	0810e7d1 	.word	0x0810e7d1
 8109da8:	0810e7e8 	.word	0x0810e7e8
 8109dac:	abcd330e 	.word	0xabcd330e
 8109db0:	e66d1234 	.word	0xe66d1234
 8109db4:	0005deec 	.word	0x0005deec
 8109db8:	5851f42d 	.word	0x5851f42d
 8109dbc:	4c957f2d 	.word	0x4c957f2d

08109dc0 <std>:
 8109dc0:	2300      	movs	r3, #0
 8109dc2:	b510      	push	{r4, lr}
 8109dc4:	4604      	mov	r4, r0
 8109dc6:	e9c0 3300 	strd	r3, r3, [r0]
 8109dca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8109dce:	6083      	str	r3, [r0, #8]
 8109dd0:	8181      	strh	r1, [r0, #12]
 8109dd2:	6643      	str	r3, [r0, #100]	; 0x64
 8109dd4:	81c2      	strh	r2, [r0, #14]
 8109dd6:	6183      	str	r3, [r0, #24]
 8109dd8:	4619      	mov	r1, r3
 8109dda:	2208      	movs	r2, #8
 8109ddc:	305c      	adds	r0, #92	; 0x5c
 8109dde:	f000 ff49 	bl	810ac74 <memset>
 8109de2:	4b05      	ldr	r3, [pc, #20]	; (8109df8 <std+0x38>)
 8109de4:	6263      	str	r3, [r4, #36]	; 0x24
 8109de6:	4b05      	ldr	r3, [pc, #20]	; (8109dfc <std+0x3c>)
 8109de8:	62a3      	str	r3, [r4, #40]	; 0x28
 8109dea:	4b05      	ldr	r3, [pc, #20]	; (8109e00 <std+0x40>)
 8109dec:	62e3      	str	r3, [r4, #44]	; 0x2c
 8109dee:	4b05      	ldr	r3, [pc, #20]	; (8109e04 <std+0x44>)
 8109df0:	6224      	str	r4, [r4, #32]
 8109df2:	6323      	str	r3, [r4, #48]	; 0x30
 8109df4:	bd10      	pop	{r4, pc}
 8109df6:	bf00      	nop
 8109df8:	0810d047 	.word	0x0810d047
 8109dfc:	0810d069 	.word	0x0810d069
 8109e00:	0810d0a1 	.word	0x0810d0a1
 8109e04:	0810d0c5 	.word	0x0810d0c5

08109e08 <stdio_exit_handler>:
 8109e08:	4a02      	ldr	r2, [pc, #8]	; (8109e14 <stdio_exit_handler+0xc>)
 8109e0a:	4903      	ldr	r1, [pc, #12]	; (8109e18 <stdio_exit_handler+0x10>)
 8109e0c:	4803      	ldr	r0, [pc, #12]	; (8109e1c <stdio_exit_handler+0x14>)
 8109e0e:	f000 bf01 	b.w	810ac14 <_fwalk_sglue>
 8109e12:	bf00      	nop
 8109e14:	10000010 	.word	0x10000010
 8109e18:	0810c685 	.word	0x0810c685
 8109e1c:	10000188 	.word	0x10000188

08109e20 <cleanup_stdio>:
 8109e20:	6841      	ldr	r1, [r0, #4]
 8109e22:	4b0c      	ldr	r3, [pc, #48]	; (8109e54 <cleanup_stdio+0x34>)
 8109e24:	4299      	cmp	r1, r3
 8109e26:	b510      	push	{r4, lr}
 8109e28:	4604      	mov	r4, r0
 8109e2a:	d001      	beq.n	8109e30 <cleanup_stdio+0x10>
 8109e2c:	f002 fc2a 	bl	810c684 <_fflush_r>
 8109e30:	68a1      	ldr	r1, [r4, #8]
 8109e32:	4b09      	ldr	r3, [pc, #36]	; (8109e58 <cleanup_stdio+0x38>)
 8109e34:	4299      	cmp	r1, r3
 8109e36:	d002      	beq.n	8109e3e <cleanup_stdio+0x1e>
 8109e38:	4620      	mov	r0, r4
 8109e3a:	f002 fc23 	bl	810c684 <_fflush_r>
 8109e3e:	68e1      	ldr	r1, [r4, #12]
 8109e40:	4b06      	ldr	r3, [pc, #24]	; (8109e5c <cleanup_stdio+0x3c>)
 8109e42:	4299      	cmp	r1, r3
 8109e44:	d004      	beq.n	8109e50 <cleanup_stdio+0x30>
 8109e46:	4620      	mov	r0, r4
 8109e48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8109e4c:	f002 bc1a 	b.w	810c684 <_fflush_r>
 8109e50:	bd10      	pop	{r4, pc}
 8109e52:	bf00      	nop
 8109e54:	10000378 	.word	0x10000378
 8109e58:	100003e0 	.word	0x100003e0
 8109e5c:	10000448 	.word	0x10000448

08109e60 <global_stdio_init.part.0>:
 8109e60:	b510      	push	{r4, lr}
 8109e62:	4b0b      	ldr	r3, [pc, #44]	; (8109e90 <global_stdio_init.part.0+0x30>)
 8109e64:	4c0b      	ldr	r4, [pc, #44]	; (8109e94 <global_stdio_init.part.0+0x34>)
 8109e66:	4a0c      	ldr	r2, [pc, #48]	; (8109e98 <global_stdio_init.part.0+0x38>)
 8109e68:	601a      	str	r2, [r3, #0]
 8109e6a:	4620      	mov	r0, r4
 8109e6c:	2200      	movs	r2, #0
 8109e6e:	2104      	movs	r1, #4
 8109e70:	f7ff ffa6 	bl	8109dc0 <std>
 8109e74:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8109e78:	2201      	movs	r2, #1
 8109e7a:	2109      	movs	r1, #9
 8109e7c:	f7ff ffa0 	bl	8109dc0 <std>
 8109e80:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8109e84:	2202      	movs	r2, #2
 8109e86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8109e8a:	2112      	movs	r1, #18
 8109e8c:	f7ff bf98 	b.w	8109dc0 <std>
 8109e90:	100004b0 	.word	0x100004b0
 8109e94:	10000378 	.word	0x10000378
 8109e98:	08109e09 	.word	0x08109e09

08109e9c <__sfp_lock_acquire>:
 8109e9c:	4801      	ldr	r0, [pc, #4]	; (8109ea4 <__sfp_lock_acquire+0x8>)
 8109e9e:	f000 bf4b 	b.w	810ad38 <__retarget_lock_acquire_recursive>
 8109ea2:	bf00      	nop
 8109ea4:	100004b5 	.word	0x100004b5

08109ea8 <__sfp_lock_release>:
 8109ea8:	4801      	ldr	r0, [pc, #4]	; (8109eb0 <__sfp_lock_release+0x8>)
 8109eaa:	f000 bf46 	b.w	810ad3a <__retarget_lock_release_recursive>
 8109eae:	bf00      	nop
 8109eb0:	100004b5 	.word	0x100004b5

08109eb4 <__sinit>:
 8109eb4:	b510      	push	{r4, lr}
 8109eb6:	4604      	mov	r4, r0
 8109eb8:	f7ff fff0 	bl	8109e9c <__sfp_lock_acquire>
 8109ebc:	6a23      	ldr	r3, [r4, #32]
 8109ebe:	b11b      	cbz	r3, 8109ec8 <__sinit+0x14>
 8109ec0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8109ec4:	f7ff bff0 	b.w	8109ea8 <__sfp_lock_release>
 8109ec8:	4b04      	ldr	r3, [pc, #16]	; (8109edc <__sinit+0x28>)
 8109eca:	6223      	str	r3, [r4, #32]
 8109ecc:	4b04      	ldr	r3, [pc, #16]	; (8109ee0 <__sinit+0x2c>)
 8109ece:	681b      	ldr	r3, [r3, #0]
 8109ed0:	2b00      	cmp	r3, #0
 8109ed2:	d1f5      	bne.n	8109ec0 <__sinit+0xc>
 8109ed4:	f7ff ffc4 	bl	8109e60 <global_stdio_init.part.0>
 8109ed8:	e7f2      	b.n	8109ec0 <__sinit+0xc>
 8109eda:	bf00      	nop
 8109edc:	08109e21 	.word	0x08109e21
 8109ee0:	100004b0 	.word	0x100004b0

08109ee4 <sulp>:
 8109ee4:	b570      	push	{r4, r5, r6, lr}
 8109ee6:	4604      	mov	r4, r0
 8109ee8:	460d      	mov	r5, r1
 8109eea:	ec45 4b10 	vmov	d0, r4, r5
 8109eee:	4616      	mov	r6, r2
 8109ef0:	f002 ff68 	bl	810cdc4 <__ulp>
 8109ef4:	ec51 0b10 	vmov	r0, r1, d0
 8109ef8:	b17e      	cbz	r6, 8109f1a <sulp+0x36>
 8109efa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8109efe:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8109f02:	2b00      	cmp	r3, #0
 8109f04:	dd09      	ble.n	8109f1a <sulp+0x36>
 8109f06:	051b      	lsls	r3, r3, #20
 8109f08:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8109f0c:	2400      	movs	r4, #0
 8109f0e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8109f12:	4622      	mov	r2, r4
 8109f14:	462b      	mov	r3, r5
 8109f16:	f7f6 fbf7 	bl	8100708 <__aeabi_dmul>
 8109f1a:	bd70      	pop	{r4, r5, r6, pc}
 8109f1c:	0000      	movs	r0, r0
	...

08109f20 <_strtod_l>:
 8109f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109f24:	ed2d 8b02 	vpush	{d8}
 8109f28:	b09b      	sub	sp, #108	; 0x6c
 8109f2a:	4604      	mov	r4, r0
 8109f2c:	9213      	str	r2, [sp, #76]	; 0x4c
 8109f2e:	2200      	movs	r2, #0
 8109f30:	9216      	str	r2, [sp, #88]	; 0x58
 8109f32:	460d      	mov	r5, r1
 8109f34:	f04f 0800 	mov.w	r8, #0
 8109f38:	f04f 0900 	mov.w	r9, #0
 8109f3c:	460a      	mov	r2, r1
 8109f3e:	9215      	str	r2, [sp, #84]	; 0x54
 8109f40:	7811      	ldrb	r1, [r2, #0]
 8109f42:	292b      	cmp	r1, #43	; 0x2b
 8109f44:	d04c      	beq.n	8109fe0 <_strtod_l+0xc0>
 8109f46:	d83a      	bhi.n	8109fbe <_strtod_l+0x9e>
 8109f48:	290d      	cmp	r1, #13
 8109f4a:	d834      	bhi.n	8109fb6 <_strtod_l+0x96>
 8109f4c:	2908      	cmp	r1, #8
 8109f4e:	d834      	bhi.n	8109fba <_strtod_l+0x9a>
 8109f50:	2900      	cmp	r1, #0
 8109f52:	d03d      	beq.n	8109fd0 <_strtod_l+0xb0>
 8109f54:	2200      	movs	r2, #0
 8109f56:	920a      	str	r2, [sp, #40]	; 0x28
 8109f58:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8109f5a:	7832      	ldrb	r2, [r6, #0]
 8109f5c:	2a30      	cmp	r2, #48	; 0x30
 8109f5e:	f040 80b4 	bne.w	810a0ca <_strtod_l+0x1aa>
 8109f62:	7872      	ldrb	r2, [r6, #1]
 8109f64:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8109f68:	2a58      	cmp	r2, #88	; 0x58
 8109f6a:	d170      	bne.n	810a04e <_strtod_l+0x12e>
 8109f6c:	9302      	str	r3, [sp, #8]
 8109f6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8109f70:	9301      	str	r3, [sp, #4]
 8109f72:	ab16      	add	r3, sp, #88	; 0x58
 8109f74:	9300      	str	r3, [sp, #0]
 8109f76:	4a8e      	ldr	r2, [pc, #568]	; (810a1b0 <_strtod_l+0x290>)
 8109f78:	ab17      	add	r3, sp, #92	; 0x5c
 8109f7a:	a915      	add	r1, sp, #84	; 0x54
 8109f7c:	4620      	mov	r0, r4
 8109f7e:	f001 fdf9 	bl	810bb74 <__gethex>
 8109f82:	f010 070f 	ands.w	r7, r0, #15
 8109f86:	4605      	mov	r5, r0
 8109f88:	d005      	beq.n	8109f96 <_strtod_l+0x76>
 8109f8a:	2f06      	cmp	r7, #6
 8109f8c:	d12a      	bne.n	8109fe4 <_strtod_l+0xc4>
 8109f8e:	3601      	adds	r6, #1
 8109f90:	2300      	movs	r3, #0
 8109f92:	9615      	str	r6, [sp, #84]	; 0x54
 8109f94:	930a      	str	r3, [sp, #40]	; 0x28
 8109f96:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8109f98:	2b00      	cmp	r3, #0
 8109f9a:	f040 857f 	bne.w	810aa9c <_strtod_l+0xb7c>
 8109f9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8109fa0:	b1db      	cbz	r3, 8109fda <_strtod_l+0xba>
 8109fa2:	4642      	mov	r2, r8
 8109fa4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8109fa8:	ec43 2b10 	vmov	d0, r2, r3
 8109fac:	b01b      	add	sp, #108	; 0x6c
 8109fae:	ecbd 8b02 	vpop	{d8}
 8109fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8109fb6:	2920      	cmp	r1, #32
 8109fb8:	d1cc      	bne.n	8109f54 <_strtod_l+0x34>
 8109fba:	3201      	adds	r2, #1
 8109fbc:	e7bf      	b.n	8109f3e <_strtod_l+0x1e>
 8109fbe:	292d      	cmp	r1, #45	; 0x2d
 8109fc0:	d1c8      	bne.n	8109f54 <_strtod_l+0x34>
 8109fc2:	2101      	movs	r1, #1
 8109fc4:	910a      	str	r1, [sp, #40]	; 0x28
 8109fc6:	1c51      	adds	r1, r2, #1
 8109fc8:	9115      	str	r1, [sp, #84]	; 0x54
 8109fca:	7852      	ldrb	r2, [r2, #1]
 8109fcc:	2a00      	cmp	r2, #0
 8109fce:	d1c3      	bne.n	8109f58 <_strtod_l+0x38>
 8109fd0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8109fd2:	9515      	str	r5, [sp, #84]	; 0x54
 8109fd4:	2b00      	cmp	r3, #0
 8109fd6:	f040 855f 	bne.w	810aa98 <_strtod_l+0xb78>
 8109fda:	4642      	mov	r2, r8
 8109fdc:	464b      	mov	r3, r9
 8109fde:	e7e3      	b.n	8109fa8 <_strtod_l+0x88>
 8109fe0:	2100      	movs	r1, #0
 8109fe2:	e7ef      	b.n	8109fc4 <_strtod_l+0xa4>
 8109fe4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8109fe6:	b13a      	cbz	r2, 8109ff8 <_strtod_l+0xd8>
 8109fe8:	2135      	movs	r1, #53	; 0x35
 8109fea:	a818      	add	r0, sp, #96	; 0x60
 8109fec:	f002 ffe7 	bl	810cfbe <__copybits>
 8109ff0:	9916      	ldr	r1, [sp, #88]	; 0x58
 8109ff2:	4620      	mov	r0, r4
 8109ff4:	f002 fbba 	bl	810c76c <_Bfree>
 8109ff8:	3f01      	subs	r7, #1
 8109ffa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8109ffc:	2f04      	cmp	r7, #4
 8109ffe:	d806      	bhi.n	810a00e <_strtod_l+0xee>
 810a000:	e8df f007 	tbb	[pc, r7]
 810a004:	201d0314 	.word	0x201d0314
 810a008:	14          	.byte	0x14
 810a009:	00          	.byte	0x00
 810a00a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 810a00e:	05e9      	lsls	r1, r5, #23
 810a010:	bf48      	it	mi
 810a012:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 810a016:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 810a01a:	0d1b      	lsrs	r3, r3, #20
 810a01c:	051b      	lsls	r3, r3, #20
 810a01e:	2b00      	cmp	r3, #0
 810a020:	d1b9      	bne.n	8109f96 <_strtod_l+0x76>
 810a022:	f000 fe5f 	bl	810ace4 <__errno>
 810a026:	2322      	movs	r3, #34	; 0x22
 810a028:	6003      	str	r3, [r0, #0]
 810a02a:	e7b4      	b.n	8109f96 <_strtod_l+0x76>
 810a02c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 810a030:	f202 4233 	addw	r2, r2, #1075	; 0x433
 810a034:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 810a038:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 810a03c:	e7e7      	b.n	810a00e <_strtod_l+0xee>
 810a03e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 810a1b8 <_strtod_l+0x298>
 810a042:	e7e4      	b.n	810a00e <_strtod_l+0xee>
 810a044:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 810a048:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 810a04c:	e7df      	b.n	810a00e <_strtod_l+0xee>
 810a04e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810a050:	1c5a      	adds	r2, r3, #1
 810a052:	9215      	str	r2, [sp, #84]	; 0x54
 810a054:	785b      	ldrb	r3, [r3, #1]
 810a056:	2b30      	cmp	r3, #48	; 0x30
 810a058:	d0f9      	beq.n	810a04e <_strtod_l+0x12e>
 810a05a:	2b00      	cmp	r3, #0
 810a05c:	d09b      	beq.n	8109f96 <_strtod_l+0x76>
 810a05e:	2301      	movs	r3, #1
 810a060:	f04f 0a00 	mov.w	sl, #0
 810a064:	9304      	str	r3, [sp, #16]
 810a066:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810a068:	930b      	str	r3, [sp, #44]	; 0x2c
 810a06a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 810a06e:	46d3      	mov	fp, sl
 810a070:	220a      	movs	r2, #10
 810a072:	9815      	ldr	r0, [sp, #84]	; 0x54
 810a074:	7806      	ldrb	r6, [r0, #0]
 810a076:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 810a07a:	b2d9      	uxtb	r1, r3
 810a07c:	2909      	cmp	r1, #9
 810a07e:	d926      	bls.n	810a0ce <_strtod_l+0x1ae>
 810a080:	494c      	ldr	r1, [pc, #304]	; (810a1b4 <_strtod_l+0x294>)
 810a082:	2201      	movs	r2, #1
 810a084:	f000 fde4 	bl	810ac50 <strncmp>
 810a088:	2800      	cmp	r0, #0
 810a08a:	d030      	beq.n	810a0ee <_strtod_l+0x1ce>
 810a08c:	2000      	movs	r0, #0
 810a08e:	4632      	mov	r2, r6
 810a090:	9005      	str	r0, [sp, #20]
 810a092:	465e      	mov	r6, fp
 810a094:	4603      	mov	r3, r0
 810a096:	2a65      	cmp	r2, #101	; 0x65
 810a098:	d001      	beq.n	810a09e <_strtod_l+0x17e>
 810a09a:	2a45      	cmp	r2, #69	; 0x45
 810a09c:	d113      	bne.n	810a0c6 <_strtod_l+0x1a6>
 810a09e:	b91e      	cbnz	r6, 810a0a8 <_strtod_l+0x188>
 810a0a0:	9a04      	ldr	r2, [sp, #16]
 810a0a2:	4302      	orrs	r2, r0
 810a0a4:	d094      	beq.n	8109fd0 <_strtod_l+0xb0>
 810a0a6:	2600      	movs	r6, #0
 810a0a8:	9d15      	ldr	r5, [sp, #84]	; 0x54
 810a0aa:	1c6a      	adds	r2, r5, #1
 810a0ac:	9215      	str	r2, [sp, #84]	; 0x54
 810a0ae:	786a      	ldrb	r2, [r5, #1]
 810a0b0:	2a2b      	cmp	r2, #43	; 0x2b
 810a0b2:	d074      	beq.n	810a19e <_strtod_l+0x27e>
 810a0b4:	2a2d      	cmp	r2, #45	; 0x2d
 810a0b6:	d078      	beq.n	810a1aa <_strtod_l+0x28a>
 810a0b8:	f04f 0c00 	mov.w	ip, #0
 810a0bc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 810a0c0:	2909      	cmp	r1, #9
 810a0c2:	d97f      	bls.n	810a1c4 <_strtod_l+0x2a4>
 810a0c4:	9515      	str	r5, [sp, #84]	; 0x54
 810a0c6:	2700      	movs	r7, #0
 810a0c8:	e09e      	b.n	810a208 <_strtod_l+0x2e8>
 810a0ca:	2300      	movs	r3, #0
 810a0cc:	e7c8      	b.n	810a060 <_strtod_l+0x140>
 810a0ce:	f1bb 0f08 	cmp.w	fp, #8
 810a0d2:	bfd8      	it	le
 810a0d4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 810a0d6:	f100 0001 	add.w	r0, r0, #1
 810a0da:	bfda      	itte	le
 810a0dc:	fb02 3301 	mlale	r3, r2, r1, r3
 810a0e0:	9309      	strle	r3, [sp, #36]	; 0x24
 810a0e2:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 810a0e6:	f10b 0b01 	add.w	fp, fp, #1
 810a0ea:	9015      	str	r0, [sp, #84]	; 0x54
 810a0ec:	e7c1      	b.n	810a072 <_strtod_l+0x152>
 810a0ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810a0f0:	1c5a      	adds	r2, r3, #1
 810a0f2:	9215      	str	r2, [sp, #84]	; 0x54
 810a0f4:	785a      	ldrb	r2, [r3, #1]
 810a0f6:	f1bb 0f00 	cmp.w	fp, #0
 810a0fa:	d037      	beq.n	810a16c <_strtod_l+0x24c>
 810a0fc:	9005      	str	r0, [sp, #20]
 810a0fe:	465e      	mov	r6, fp
 810a100:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 810a104:	2b09      	cmp	r3, #9
 810a106:	d912      	bls.n	810a12e <_strtod_l+0x20e>
 810a108:	2301      	movs	r3, #1
 810a10a:	e7c4      	b.n	810a096 <_strtod_l+0x176>
 810a10c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810a10e:	1c5a      	adds	r2, r3, #1
 810a110:	9215      	str	r2, [sp, #84]	; 0x54
 810a112:	785a      	ldrb	r2, [r3, #1]
 810a114:	3001      	adds	r0, #1
 810a116:	2a30      	cmp	r2, #48	; 0x30
 810a118:	d0f8      	beq.n	810a10c <_strtod_l+0x1ec>
 810a11a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 810a11e:	2b08      	cmp	r3, #8
 810a120:	f200 84c1 	bhi.w	810aaa6 <_strtod_l+0xb86>
 810a124:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810a126:	9005      	str	r0, [sp, #20]
 810a128:	2000      	movs	r0, #0
 810a12a:	930b      	str	r3, [sp, #44]	; 0x2c
 810a12c:	4606      	mov	r6, r0
 810a12e:	3a30      	subs	r2, #48	; 0x30
 810a130:	f100 0301 	add.w	r3, r0, #1
 810a134:	d014      	beq.n	810a160 <_strtod_l+0x240>
 810a136:	9905      	ldr	r1, [sp, #20]
 810a138:	4419      	add	r1, r3
 810a13a:	9105      	str	r1, [sp, #20]
 810a13c:	4633      	mov	r3, r6
 810a13e:	eb00 0c06 	add.w	ip, r0, r6
 810a142:	210a      	movs	r1, #10
 810a144:	4563      	cmp	r3, ip
 810a146:	d113      	bne.n	810a170 <_strtod_l+0x250>
 810a148:	1833      	adds	r3, r6, r0
 810a14a:	2b08      	cmp	r3, #8
 810a14c:	f106 0601 	add.w	r6, r6, #1
 810a150:	4406      	add	r6, r0
 810a152:	dc1a      	bgt.n	810a18a <_strtod_l+0x26a>
 810a154:	9909      	ldr	r1, [sp, #36]	; 0x24
 810a156:	230a      	movs	r3, #10
 810a158:	fb03 2301 	mla	r3, r3, r1, r2
 810a15c:	9309      	str	r3, [sp, #36]	; 0x24
 810a15e:	2300      	movs	r3, #0
 810a160:	9a15      	ldr	r2, [sp, #84]	; 0x54
 810a162:	1c51      	adds	r1, r2, #1
 810a164:	9115      	str	r1, [sp, #84]	; 0x54
 810a166:	7852      	ldrb	r2, [r2, #1]
 810a168:	4618      	mov	r0, r3
 810a16a:	e7c9      	b.n	810a100 <_strtod_l+0x1e0>
 810a16c:	4658      	mov	r0, fp
 810a16e:	e7d2      	b.n	810a116 <_strtod_l+0x1f6>
 810a170:	2b08      	cmp	r3, #8
 810a172:	f103 0301 	add.w	r3, r3, #1
 810a176:	dc03      	bgt.n	810a180 <_strtod_l+0x260>
 810a178:	9f09      	ldr	r7, [sp, #36]	; 0x24
 810a17a:	434f      	muls	r7, r1
 810a17c:	9709      	str	r7, [sp, #36]	; 0x24
 810a17e:	e7e1      	b.n	810a144 <_strtod_l+0x224>
 810a180:	2b10      	cmp	r3, #16
 810a182:	bfd8      	it	le
 810a184:	fb01 fa0a 	mulle.w	sl, r1, sl
 810a188:	e7dc      	b.n	810a144 <_strtod_l+0x224>
 810a18a:	2e10      	cmp	r6, #16
 810a18c:	bfdc      	itt	le
 810a18e:	230a      	movle	r3, #10
 810a190:	fb03 2a0a 	mlale	sl, r3, sl, r2
 810a194:	e7e3      	b.n	810a15e <_strtod_l+0x23e>
 810a196:	2300      	movs	r3, #0
 810a198:	9305      	str	r3, [sp, #20]
 810a19a:	2301      	movs	r3, #1
 810a19c:	e780      	b.n	810a0a0 <_strtod_l+0x180>
 810a19e:	f04f 0c00 	mov.w	ip, #0
 810a1a2:	1caa      	adds	r2, r5, #2
 810a1a4:	9215      	str	r2, [sp, #84]	; 0x54
 810a1a6:	78aa      	ldrb	r2, [r5, #2]
 810a1a8:	e788      	b.n	810a0bc <_strtod_l+0x19c>
 810a1aa:	f04f 0c01 	mov.w	ip, #1
 810a1ae:	e7f8      	b.n	810a1a2 <_strtod_l+0x282>
 810a1b0:	0810e844 	.word	0x0810e844
 810a1b4:	0810e840 	.word	0x0810e840
 810a1b8:	7ff00000 	.word	0x7ff00000
 810a1bc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 810a1be:	1c51      	adds	r1, r2, #1
 810a1c0:	9115      	str	r1, [sp, #84]	; 0x54
 810a1c2:	7852      	ldrb	r2, [r2, #1]
 810a1c4:	2a30      	cmp	r2, #48	; 0x30
 810a1c6:	d0f9      	beq.n	810a1bc <_strtod_l+0x29c>
 810a1c8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 810a1cc:	2908      	cmp	r1, #8
 810a1ce:	f63f af7a 	bhi.w	810a0c6 <_strtod_l+0x1a6>
 810a1d2:	3a30      	subs	r2, #48	; 0x30
 810a1d4:	9208      	str	r2, [sp, #32]
 810a1d6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 810a1d8:	920c      	str	r2, [sp, #48]	; 0x30
 810a1da:	9a15      	ldr	r2, [sp, #84]	; 0x54
 810a1dc:	1c57      	adds	r7, r2, #1
 810a1de:	9715      	str	r7, [sp, #84]	; 0x54
 810a1e0:	7852      	ldrb	r2, [r2, #1]
 810a1e2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 810a1e6:	f1be 0f09 	cmp.w	lr, #9
 810a1ea:	d938      	bls.n	810a25e <_strtod_l+0x33e>
 810a1ec:	990c      	ldr	r1, [sp, #48]	; 0x30
 810a1ee:	1a7f      	subs	r7, r7, r1
 810a1f0:	2f08      	cmp	r7, #8
 810a1f2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 810a1f6:	dc03      	bgt.n	810a200 <_strtod_l+0x2e0>
 810a1f8:	9908      	ldr	r1, [sp, #32]
 810a1fa:	428f      	cmp	r7, r1
 810a1fc:	bfa8      	it	ge
 810a1fe:	460f      	movge	r7, r1
 810a200:	f1bc 0f00 	cmp.w	ip, #0
 810a204:	d000      	beq.n	810a208 <_strtod_l+0x2e8>
 810a206:	427f      	negs	r7, r7
 810a208:	2e00      	cmp	r6, #0
 810a20a:	d14f      	bne.n	810a2ac <_strtod_l+0x38c>
 810a20c:	9904      	ldr	r1, [sp, #16]
 810a20e:	4301      	orrs	r1, r0
 810a210:	f47f aec1 	bne.w	8109f96 <_strtod_l+0x76>
 810a214:	2b00      	cmp	r3, #0
 810a216:	f47f aedb 	bne.w	8109fd0 <_strtod_l+0xb0>
 810a21a:	2a69      	cmp	r2, #105	; 0x69
 810a21c:	d029      	beq.n	810a272 <_strtod_l+0x352>
 810a21e:	dc26      	bgt.n	810a26e <_strtod_l+0x34e>
 810a220:	2a49      	cmp	r2, #73	; 0x49
 810a222:	d026      	beq.n	810a272 <_strtod_l+0x352>
 810a224:	2a4e      	cmp	r2, #78	; 0x4e
 810a226:	f47f aed3 	bne.w	8109fd0 <_strtod_l+0xb0>
 810a22a:	499b      	ldr	r1, [pc, #620]	; (810a498 <_strtod_l+0x578>)
 810a22c:	a815      	add	r0, sp, #84	; 0x54
 810a22e:	f001 fee1 	bl	810bff4 <__match>
 810a232:	2800      	cmp	r0, #0
 810a234:	f43f aecc 	beq.w	8109fd0 <_strtod_l+0xb0>
 810a238:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810a23a:	781b      	ldrb	r3, [r3, #0]
 810a23c:	2b28      	cmp	r3, #40	; 0x28
 810a23e:	d12f      	bne.n	810a2a0 <_strtod_l+0x380>
 810a240:	4996      	ldr	r1, [pc, #600]	; (810a49c <_strtod_l+0x57c>)
 810a242:	aa18      	add	r2, sp, #96	; 0x60
 810a244:	a815      	add	r0, sp, #84	; 0x54
 810a246:	f001 fee9 	bl	810c01c <__hexnan>
 810a24a:	2805      	cmp	r0, #5
 810a24c:	d128      	bne.n	810a2a0 <_strtod_l+0x380>
 810a24e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 810a250:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 810a254:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 810a258:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 810a25c:	e69b      	b.n	8109f96 <_strtod_l+0x76>
 810a25e:	9f08      	ldr	r7, [sp, #32]
 810a260:	210a      	movs	r1, #10
 810a262:	fb01 2107 	mla	r1, r1, r7, r2
 810a266:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 810a26a:	9208      	str	r2, [sp, #32]
 810a26c:	e7b5      	b.n	810a1da <_strtod_l+0x2ba>
 810a26e:	2a6e      	cmp	r2, #110	; 0x6e
 810a270:	e7d9      	b.n	810a226 <_strtod_l+0x306>
 810a272:	498b      	ldr	r1, [pc, #556]	; (810a4a0 <_strtod_l+0x580>)
 810a274:	a815      	add	r0, sp, #84	; 0x54
 810a276:	f001 febd 	bl	810bff4 <__match>
 810a27a:	2800      	cmp	r0, #0
 810a27c:	f43f aea8 	beq.w	8109fd0 <_strtod_l+0xb0>
 810a280:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810a282:	4988      	ldr	r1, [pc, #544]	; (810a4a4 <_strtod_l+0x584>)
 810a284:	3b01      	subs	r3, #1
 810a286:	a815      	add	r0, sp, #84	; 0x54
 810a288:	9315      	str	r3, [sp, #84]	; 0x54
 810a28a:	f001 feb3 	bl	810bff4 <__match>
 810a28e:	b910      	cbnz	r0, 810a296 <_strtod_l+0x376>
 810a290:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810a292:	3301      	adds	r3, #1
 810a294:	9315      	str	r3, [sp, #84]	; 0x54
 810a296:	f8df 921c 	ldr.w	r9, [pc, #540]	; 810a4b4 <_strtod_l+0x594>
 810a29a:	f04f 0800 	mov.w	r8, #0
 810a29e:	e67a      	b.n	8109f96 <_strtod_l+0x76>
 810a2a0:	4881      	ldr	r0, [pc, #516]	; (810a4a8 <_strtod_l+0x588>)
 810a2a2:	f000 fd59 	bl	810ad58 <nan>
 810a2a6:	ec59 8b10 	vmov	r8, r9, d0
 810a2aa:	e674      	b.n	8109f96 <_strtod_l+0x76>
 810a2ac:	9b05      	ldr	r3, [sp, #20]
 810a2ae:	9809      	ldr	r0, [sp, #36]	; 0x24
 810a2b0:	1afb      	subs	r3, r7, r3
 810a2b2:	f1bb 0f00 	cmp.w	fp, #0
 810a2b6:	bf08      	it	eq
 810a2b8:	46b3      	moveq	fp, r6
 810a2ba:	2e10      	cmp	r6, #16
 810a2bc:	9308      	str	r3, [sp, #32]
 810a2be:	4635      	mov	r5, r6
 810a2c0:	bfa8      	it	ge
 810a2c2:	2510      	movge	r5, #16
 810a2c4:	f7f6 f9a6 	bl	8100614 <__aeabi_ui2d>
 810a2c8:	2e09      	cmp	r6, #9
 810a2ca:	4680      	mov	r8, r0
 810a2cc:	4689      	mov	r9, r1
 810a2ce:	dd13      	ble.n	810a2f8 <_strtod_l+0x3d8>
 810a2d0:	4b76      	ldr	r3, [pc, #472]	; (810a4ac <_strtod_l+0x58c>)
 810a2d2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 810a2d6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 810a2da:	f7f6 fa15 	bl	8100708 <__aeabi_dmul>
 810a2de:	4680      	mov	r8, r0
 810a2e0:	4650      	mov	r0, sl
 810a2e2:	4689      	mov	r9, r1
 810a2e4:	f7f6 f996 	bl	8100614 <__aeabi_ui2d>
 810a2e8:	4602      	mov	r2, r0
 810a2ea:	460b      	mov	r3, r1
 810a2ec:	4640      	mov	r0, r8
 810a2ee:	4649      	mov	r1, r9
 810a2f0:	f7f6 f854 	bl	810039c <__adddf3>
 810a2f4:	4680      	mov	r8, r0
 810a2f6:	4689      	mov	r9, r1
 810a2f8:	2e0f      	cmp	r6, #15
 810a2fa:	dc38      	bgt.n	810a36e <_strtod_l+0x44e>
 810a2fc:	9b08      	ldr	r3, [sp, #32]
 810a2fe:	2b00      	cmp	r3, #0
 810a300:	f43f ae49 	beq.w	8109f96 <_strtod_l+0x76>
 810a304:	dd24      	ble.n	810a350 <_strtod_l+0x430>
 810a306:	2b16      	cmp	r3, #22
 810a308:	dc0b      	bgt.n	810a322 <_strtod_l+0x402>
 810a30a:	4968      	ldr	r1, [pc, #416]	; (810a4ac <_strtod_l+0x58c>)
 810a30c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 810a310:	e9d1 0100 	ldrd	r0, r1, [r1]
 810a314:	4642      	mov	r2, r8
 810a316:	464b      	mov	r3, r9
 810a318:	f7f6 f9f6 	bl	8100708 <__aeabi_dmul>
 810a31c:	4680      	mov	r8, r0
 810a31e:	4689      	mov	r9, r1
 810a320:	e639      	b.n	8109f96 <_strtod_l+0x76>
 810a322:	9a08      	ldr	r2, [sp, #32]
 810a324:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 810a328:	4293      	cmp	r3, r2
 810a32a:	db20      	blt.n	810a36e <_strtod_l+0x44e>
 810a32c:	4c5f      	ldr	r4, [pc, #380]	; (810a4ac <_strtod_l+0x58c>)
 810a32e:	f1c6 060f 	rsb	r6, r6, #15
 810a332:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 810a336:	4642      	mov	r2, r8
 810a338:	464b      	mov	r3, r9
 810a33a:	e9d1 0100 	ldrd	r0, r1, [r1]
 810a33e:	f7f6 f9e3 	bl	8100708 <__aeabi_dmul>
 810a342:	9b08      	ldr	r3, [sp, #32]
 810a344:	1b9e      	subs	r6, r3, r6
 810a346:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 810a34a:	e9d4 2300 	ldrd	r2, r3, [r4]
 810a34e:	e7e3      	b.n	810a318 <_strtod_l+0x3f8>
 810a350:	9b08      	ldr	r3, [sp, #32]
 810a352:	3316      	adds	r3, #22
 810a354:	db0b      	blt.n	810a36e <_strtod_l+0x44e>
 810a356:	9b05      	ldr	r3, [sp, #20]
 810a358:	1bdf      	subs	r7, r3, r7
 810a35a:	4b54      	ldr	r3, [pc, #336]	; (810a4ac <_strtod_l+0x58c>)
 810a35c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 810a360:	e9d7 2300 	ldrd	r2, r3, [r7]
 810a364:	4640      	mov	r0, r8
 810a366:	4649      	mov	r1, r9
 810a368:	f7f6 faf8 	bl	810095c <__aeabi_ddiv>
 810a36c:	e7d6      	b.n	810a31c <_strtod_l+0x3fc>
 810a36e:	9b08      	ldr	r3, [sp, #32]
 810a370:	1b75      	subs	r5, r6, r5
 810a372:	441d      	add	r5, r3
 810a374:	2d00      	cmp	r5, #0
 810a376:	dd70      	ble.n	810a45a <_strtod_l+0x53a>
 810a378:	f015 030f 	ands.w	r3, r5, #15
 810a37c:	d00a      	beq.n	810a394 <_strtod_l+0x474>
 810a37e:	494b      	ldr	r1, [pc, #300]	; (810a4ac <_strtod_l+0x58c>)
 810a380:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 810a384:	4642      	mov	r2, r8
 810a386:	464b      	mov	r3, r9
 810a388:	e9d1 0100 	ldrd	r0, r1, [r1]
 810a38c:	f7f6 f9bc 	bl	8100708 <__aeabi_dmul>
 810a390:	4680      	mov	r8, r0
 810a392:	4689      	mov	r9, r1
 810a394:	f035 050f 	bics.w	r5, r5, #15
 810a398:	d04d      	beq.n	810a436 <_strtod_l+0x516>
 810a39a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 810a39e:	dd22      	ble.n	810a3e6 <_strtod_l+0x4c6>
 810a3a0:	2500      	movs	r5, #0
 810a3a2:	46ab      	mov	fp, r5
 810a3a4:	9509      	str	r5, [sp, #36]	; 0x24
 810a3a6:	9505      	str	r5, [sp, #20]
 810a3a8:	2322      	movs	r3, #34	; 0x22
 810a3aa:	f8df 9108 	ldr.w	r9, [pc, #264]	; 810a4b4 <_strtod_l+0x594>
 810a3ae:	6023      	str	r3, [r4, #0]
 810a3b0:	f04f 0800 	mov.w	r8, #0
 810a3b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a3b6:	2b00      	cmp	r3, #0
 810a3b8:	f43f aded 	beq.w	8109f96 <_strtod_l+0x76>
 810a3bc:	9916      	ldr	r1, [sp, #88]	; 0x58
 810a3be:	4620      	mov	r0, r4
 810a3c0:	f002 f9d4 	bl	810c76c <_Bfree>
 810a3c4:	9905      	ldr	r1, [sp, #20]
 810a3c6:	4620      	mov	r0, r4
 810a3c8:	f002 f9d0 	bl	810c76c <_Bfree>
 810a3cc:	4659      	mov	r1, fp
 810a3ce:	4620      	mov	r0, r4
 810a3d0:	f002 f9cc 	bl	810c76c <_Bfree>
 810a3d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 810a3d6:	4620      	mov	r0, r4
 810a3d8:	f002 f9c8 	bl	810c76c <_Bfree>
 810a3dc:	4629      	mov	r1, r5
 810a3de:	4620      	mov	r0, r4
 810a3e0:	f002 f9c4 	bl	810c76c <_Bfree>
 810a3e4:	e5d7      	b.n	8109f96 <_strtod_l+0x76>
 810a3e6:	4b32      	ldr	r3, [pc, #200]	; (810a4b0 <_strtod_l+0x590>)
 810a3e8:	9304      	str	r3, [sp, #16]
 810a3ea:	2300      	movs	r3, #0
 810a3ec:	112d      	asrs	r5, r5, #4
 810a3ee:	4640      	mov	r0, r8
 810a3f0:	4649      	mov	r1, r9
 810a3f2:	469a      	mov	sl, r3
 810a3f4:	2d01      	cmp	r5, #1
 810a3f6:	dc21      	bgt.n	810a43c <_strtod_l+0x51c>
 810a3f8:	b10b      	cbz	r3, 810a3fe <_strtod_l+0x4de>
 810a3fa:	4680      	mov	r8, r0
 810a3fc:	4689      	mov	r9, r1
 810a3fe:	492c      	ldr	r1, [pc, #176]	; (810a4b0 <_strtod_l+0x590>)
 810a400:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 810a404:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 810a408:	4642      	mov	r2, r8
 810a40a:	464b      	mov	r3, r9
 810a40c:	e9d1 0100 	ldrd	r0, r1, [r1]
 810a410:	f7f6 f97a 	bl	8100708 <__aeabi_dmul>
 810a414:	4b27      	ldr	r3, [pc, #156]	; (810a4b4 <_strtod_l+0x594>)
 810a416:	460a      	mov	r2, r1
 810a418:	400b      	ands	r3, r1
 810a41a:	4927      	ldr	r1, [pc, #156]	; (810a4b8 <_strtod_l+0x598>)
 810a41c:	428b      	cmp	r3, r1
 810a41e:	4680      	mov	r8, r0
 810a420:	d8be      	bhi.n	810a3a0 <_strtod_l+0x480>
 810a422:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 810a426:	428b      	cmp	r3, r1
 810a428:	bf86      	itte	hi
 810a42a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 810a4bc <_strtod_l+0x59c>
 810a42e:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 810a432:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 810a436:	2300      	movs	r3, #0
 810a438:	9304      	str	r3, [sp, #16]
 810a43a:	e07b      	b.n	810a534 <_strtod_l+0x614>
 810a43c:	07ea      	lsls	r2, r5, #31
 810a43e:	d505      	bpl.n	810a44c <_strtod_l+0x52c>
 810a440:	9b04      	ldr	r3, [sp, #16]
 810a442:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a446:	f7f6 f95f 	bl	8100708 <__aeabi_dmul>
 810a44a:	2301      	movs	r3, #1
 810a44c:	9a04      	ldr	r2, [sp, #16]
 810a44e:	3208      	adds	r2, #8
 810a450:	f10a 0a01 	add.w	sl, sl, #1
 810a454:	106d      	asrs	r5, r5, #1
 810a456:	9204      	str	r2, [sp, #16]
 810a458:	e7cc      	b.n	810a3f4 <_strtod_l+0x4d4>
 810a45a:	d0ec      	beq.n	810a436 <_strtod_l+0x516>
 810a45c:	426d      	negs	r5, r5
 810a45e:	f015 020f 	ands.w	r2, r5, #15
 810a462:	d00a      	beq.n	810a47a <_strtod_l+0x55a>
 810a464:	4b11      	ldr	r3, [pc, #68]	; (810a4ac <_strtod_l+0x58c>)
 810a466:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810a46a:	4640      	mov	r0, r8
 810a46c:	4649      	mov	r1, r9
 810a46e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a472:	f7f6 fa73 	bl	810095c <__aeabi_ddiv>
 810a476:	4680      	mov	r8, r0
 810a478:	4689      	mov	r9, r1
 810a47a:	112d      	asrs	r5, r5, #4
 810a47c:	d0db      	beq.n	810a436 <_strtod_l+0x516>
 810a47e:	2d1f      	cmp	r5, #31
 810a480:	dd1e      	ble.n	810a4c0 <_strtod_l+0x5a0>
 810a482:	2500      	movs	r5, #0
 810a484:	46ab      	mov	fp, r5
 810a486:	9509      	str	r5, [sp, #36]	; 0x24
 810a488:	9505      	str	r5, [sp, #20]
 810a48a:	2322      	movs	r3, #34	; 0x22
 810a48c:	f04f 0800 	mov.w	r8, #0
 810a490:	f04f 0900 	mov.w	r9, #0
 810a494:	6023      	str	r3, [r4, #0]
 810a496:	e78d      	b.n	810a3b4 <_strtod_l+0x494>
 810a498:	0810e7a5 	.word	0x0810e7a5
 810a49c:	0810e858 	.word	0x0810e858
 810a4a0:	0810e79d 	.word	0x0810e79d
 810a4a4:	0810e9e0 	.word	0x0810e9e0
 810a4a8:	0810e9dc 	.word	0x0810e9dc
 810a4ac:	0810eb48 	.word	0x0810eb48
 810a4b0:	0810eb20 	.word	0x0810eb20
 810a4b4:	7ff00000 	.word	0x7ff00000
 810a4b8:	7ca00000 	.word	0x7ca00000
 810a4bc:	7fefffff 	.word	0x7fefffff
 810a4c0:	f015 0310 	ands.w	r3, r5, #16
 810a4c4:	bf18      	it	ne
 810a4c6:	236a      	movne	r3, #106	; 0x6a
 810a4c8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 810a86c <_strtod_l+0x94c>
 810a4cc:	9304      	str	r3, [sp, #16]
 810a4ce:	4640      	mov	r0, r8
 810a4d0:	4649      	mov	r1, r9
 810a4d2:	2300      	movs	r3, #0
 810a4d4:	07ea      	lsls	r2, r5, #31
 810a4d6:	d504      	bpl.n	810a4e2 <_strtod_l+0x5c2>
 810a4d8:	e9da 2300 	ldrd	r2, r3, [sl]
 810a4dc:	f7f6 f914 	bl	8100708 <__aeabi_dmul>
 810a4e0:	2301      	movs	r3, #1
 810a4e2:	106d      	asrs	r5, r5, #1
 810a4e4:	f10a 0a08 	add.w	sl, sl, #8
 810a4e8:	d1f4      	bne.n	810a4d4 <_strtod_l+0x5b4>
 810a4ea:	b10b      	cbz	r3, 810a4f0 <_strtod_l+0x5d0>
 810a4ec:	4680      	mov	r8, r0
 810a4ee:	4689      	mov	r9, r1
 810a4f0:	9b04      	ldr	r3, [sp, #16]
 810a4f2:	b1bb      	cbz	r3, 810a524 <_strtod_l+0x604>
 810a4f4:	f3c9 520a 	ubfx	r2, r9, #20, #11
 810a4f8:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 810a4fc:	2b00      	cmp	r3, #0
 810a4fe:	4649      	mov	r1, r9
 810a500:	dd10      	ble.n	810a524 <_strtod_l+0x604>
 810a502:	2b1f      	cmp	r3, #31
 810a504:	f340 811e 	ble.w	810a744 <_strtod_l+0x824>
 810a508:	2b34      	cmp	r3, #52	; 0x34
 810a50a:	bfde      	ittt	le
 810a50c:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 810a510:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 810a514:	4093      	lslle	r3, r2
 810a516:	f04f 0800 	mov.w	r8, #0
 810a51a:	bfcc      	ite	gt
 810a51c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 810a520:	ea03 0901 	andle.w	r9, r3, r1
 810a524:	2200      	movs	r2, #0
 810a526:	2300      	movs	r3, #0
 810a528:	4640      	mov	r0, r8
 810a52a:	4649      	mov	r1, r9
 810a52c:	f7f6 fb54 	bl	8100bd8 <__aeabi_dcmpeq>
 810a530:	2800      	cmp	r0, #0
 810a532:	d1a6      	bne.n	810a482 <_strtod_l+0x562>
 810a534:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a536:	9300      	str	r3, [sp, #0]
 810a538:	990b      	ldr	r1, [sp, #44]	; 0x2c
 810a53a:	4633      	mov	r3, r6
 810a53c:	465a      	mov	r2, fp
 810a53e:	4620      	mov	r0, r4
 810a540:	f002 f97c 	bl	810c83c <__s2b>
 810a544:	9009      	str	r0, [sp, #36]	; 0x24
 810a546:	2800      	cmp	r0, #0
 810a548:	f43f af2a 	beq.w	810a3a0 <_strtod_l+0x480>
 810a54c:	9a08      	ldr	r2, [sp, #32]
 810a54e:	9b05      	ldr	r3, [sp, #20]
 810a550:	2a00      	cmp	r2, #0
 810a552:	eba3 0307 	sub.w	r3, r3, r7
 810a556:	bfa8      	it	ge
 810a558:	2300      	movge	r3, #0
 810a55a:	930c      	str	r3, [sp, #48]	; 0x30
 810a55c:	2500      	movs	r5, #0
 810a55e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 810a562:	9312      	str	r3, [sp, #72]	; 0x48
 810a564:	46ab      	mov	fp, r5
 810a566:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a568:	4620      	mov	r0, r4
 810a56a:	6859      	ldr	r1, [r3, #4]
 810a56c:	f002 f8be 	bl	810c6ec <_Balloc>
 810a570:	9005      	str	r0, [sp, #20]
 810a572:	2800      	cmp	r0, #0
 810a574:	f43f af18 	beq.w	810a3a8 <_strtod_l+0x488>
 810a578:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a57a:	691a      	ldr	r2, [r3, #16]
 810a57c:	3202      	adds	r2, #2
 810a57e:	f103 010c 	add.w	r1, r3, #12
 810a582:	0092      	lsls	r2, r2, #2
 810a584:	300c      	adds	r0, #12
 810a586:	f000 fbd9 	bl	810ad3c <memcpy>
 810a58a:	ec49 8b10 	vmov	d0, r8, r9
 810a58e:	aa18      	add	r2, sp, #96	; 0x60
 810a590:	a917      	add	r1, sp, #92	; 0x5c
 810a592:	4620      	mov	r0, r4
 810a594:	f002 fc86 	bl	810cea4 <__d2b>
 810a598:	ec49 8b18 	vmov	d8, r8, r9
 810a59c:	9016      	str	r0, [sp, #88]	; 0x58
 810a59e:	2800      	cmp	r0, #0
 810a5a0:	f43f af02 	beq.w	810a3a8 <_strtod_l+0x488>
 810a5a4:	2101      	movs	r1, #1
 810a5a6:	4620      	mov	r0, r4
 810a5a8:	f002 f9e0 	bl	810c96c <__i2b>
 810a5ac:	4683      	mov	fp, r0
 810a5ae:	2800      	cmp	r0, #0
 810a5b0:	f43f aefa 	beq.w	810a3a8 <_strtod_l+0x488>
 810a5b4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 810a5b6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 810a5b8:	2e00      	cmp	r6, #0
 810a5ba:	bfab      	itete	ge
 810a5bc:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 810a5be:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 810a5c0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 810a5c2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 810a5c6:	bfac      	ite	ge
 810a5c8:	eb06 0a03 	addge.w	sl, r6, r3
 810a5cc:	1b9f      	sublt	r7, r3, r6
 810a5ce:	9b04      	ldr	r3, [sp, #16]
 810a5d0:	1af6      	subs	r6, r6, r3
 810a5d2:	4416      	add	r6, r2
 810a5d4:	4ba0      	ldr	r3, [pc, #640]	; (810a858 <_strtod_l+0x938>)
 810a5d6:	3e01      	subs	r6, #1
 810a5d8:	429e      	cmp	r6, r3
 810a5da:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 810a5de:	f280 80c4 	bge.w	810a76a <_strtod_l+0x84a>
 810a5e2:	1b9b      	subs	r3, r3, r6
 810a5e4:	2b1f      	cmp	r3, #31
 810a5e6:	eba2 0203 	sub.w	r2, r2, r3
 810a5ea:	f04f 0101 	mov.w	r1, #1
 810a5ee:	f300 80b0 	bgt.w	810a752 <_strtod_l+0x832>
 810a5f2:	fa01 f303 	lsl.w	r3, r1, r3
 810a5f6:	930e      	str	r3, [sp, #56]	; 0x38
 810a5f8:	2300      	movs	r3, #0
 810a5fa:	930d      	str	r3, [sp, #52]	; 0x34
 810a5fc:	eb0a 0602 	add.w	r6, sl, r2
 810a600:	9b04      	ldr	r3, [sp, #16]
 810a602:	45b2      	cmp	sl, r6
 810a604:	4417      	add	r7, r2
 810a606:	441f      	add	r7, r3
 810a608:	4653      	mov	r3, sl
 810a60a:	bfa8      	it	ge
 810a60c:	4633      	movge	r3, r6
 810a60e:	42bb      	cmp	r3, r7
 810a610:	bfa8      	it	ge
 810a612:	463b      	movge	r3, r7
 810a614:	2b00      	cmp	r3, #0
 810a616:	bfc2      	ittt	gt
 810a618:	1af6      	subgt	r6, r6, r3
 810a61a:	1aff      	subgt	r7, r7, r3
 810a61c:	ebaa 0a03 	subgt.w	sl, sl, r3
 810a620:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 810a622:	2b00      	cmp	r3, #0
 810a624:	dd17      	ble.n	810a656 <_strtod_l+0x736>
 810a626:	4659      	mov	r1, fp
 810a628:	461a      	mov	r2, r3
 810a62a:	4620      	mov	r0, r4
 810a62c:	f002 fa5e 	bl	810caec <__pow5mult>
 810a630:	4683      	mov	fp, r0
 810a632:	2800      	cmp	r0, #0
 810a634:	f43f aeb8 	beq.w	810a3a8 <_strtod_l+0x488>
 810a638:	4601      	mov	r1, r0
 810a63a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 810a63c:	4620      	mov	r0, r4
 810a63e:	f002 f9ab 	bl	810c998 <__multiply>
 810a642:	900b      	str	r0, [sp, #44]	; 0x2c
 810a644:	2800      	cmp	r0, #0
 810a646:	f43f aeaf 	beq.w	810a3a8 <_strtod_l+0x488>
 810a64a:	9916      	ldr	r1, [sp, #88]	; 0x58
 810a64c:	4620      	mov	r0, r4
 810a64e:	f002 f88d 	bl	810c76c <_Bfree>
 810a652:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810a654:	9316      	str	r3, [sp, #88]	; 0x58
 810a656:	2e00      	cmp	r6, #0
 810a658:	f300 808c 	bgt.w	810a774 <_strtod_l+0x854>
 810a65c:	9b08      	ldr	r3, [sp, #32]
 810a65e:	2b00      	cmp	r3, #0
 810a660:	dd08      	ble.n	810a674 <_strtod_l+0x754>
 810a662:	9a12      	ldr	r2, [sp, #72]	; 0x48
 810a664:	9905      	ldr	r1, [sp, #20]
 810a666:	4620      	mov	r0, r4
 810a668:	f002 fa40 	bl	810caec <__pow5mult>
 810a66c:	9005      	str	r0, [sp, #20]
 810a66e:	2800      	cmp	r0, #0
 810a670:	f43f ae9a 	beq.w	810a3a8 <_strtod_l+0x488>
 810a674:	2f00      	cmp	r7, #0
 810a676:	dd08      	ble.n	810a68a <_strtod_l+0x76a>
 810a678:	9905      	ldr	r1, [sp, #20]
 810a67a:	463a      	mov	r2, r7
 810a67c:	4620      	mov	r0, r4
 810a67e:	f002 fa8f 	bl	810cba0 <__lshift>
 810a682:	9005      	str	r0, [sp, #20]
 810a684:	2800      	cmp	r0, #0
 810a686:	f43f ae8f 	beq.w	810a3a8 <_strtod_l+0x488>
 810a68a:	f1ba 0f00 	cmp.w	sl, #0
 810a68e:	dd08      	ble.n	810a6a2 <_strtod_l+0x782>
 810a690:	4659      	mov	r1, fp
 810a692:	4652      	mov	r2, sl
 810a694:	4620      	mov	r0, r4
 810a696:	f002 fa83 	bl	810cba0 <__lshift>
 810a69a:	4683      	mov	fp, r0
 810a69c:	2800      	cmp	r0, #0
 810a69e:	f43f ae83 	beq.w	810a3a8 <_strtod_l+0x488>
 810a6a2:	9a05      	ldr	r2, [sp, #20]
 810a6a4:	9916      	ldr	r1, [sp, #88]	; 0x58
 810a6a6:	4620      	mov	r0, r4
 810a6a8:	f002 fb02 	bl	810ccb0 <__mdiff>
 810a6ac:	4605      	mov	r5, r0
 810a6ae:	2800      	cmp	r0, #0
 810a6b0:	f43f ae7a 	beq.w	810a3a8 <_strtod_l+0x488>
 810a6b4:	68c3      	ldr	r3, [r0, #12]
 810a6b6:	930b      	str	r3, [sp, #44]	; 0x2c
 810a6b8:	2300      	movs	r3, #0
 810a6ba:	60c3      	str	r3, [r0, #12]
 810a6bc:	4659      	mov	r1, fp
 810a6be:	f002 fadb 	bl	810cc78 <__mcmp>
 810a6c2:	2800      	cmp	r0, #0
 810a6c4:	da60      	bge.n	810a788 <_strtod_l+0x868>
 810a6c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810a6c8:	ea53 0308 	orrs.w	r3, r3, r8
 810a6cc:	f040 8084 	bne.w	810a7d8 <_strtod_l+0x8b8>
 810a6d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 810a6d4:	2b00      	cmp	r3, #0
 810a6d6:	d17f      	bne.n	810a7d8 <_strtod_l+0x8b8>
 810a6d8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 810a6dc:	0d1b      	lsrs	r3, r3, #20
 810a6de:	051b      	lsls	r3, r3, #20
 810a6e0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 810a6e4:	d978      	bls.n	810a7d8 <_strtod_l+0x8b8>
 810a6e6:	696b      	ldr	r3, [r5, #20]
 810a6e8:	b913      	cbnz	r3, 810a6f0 <_strtod_l+0x7d0>
 810a6ea:	692b      	ldr	r3, [r5, #16]
 810a6ec:	2b01      	cmp	r3, #1
 810a6ee:	dd73      	ble.n	810a7d8 <_strtod_l+0x8b8>
 810a6f0:	4629      	mov	r1, r5
 810a6f2:	2201      	movs	r2, #1
 810a6f4:	4620      	mov	r0, r4
 810a6f6:	f002 fa53 	bl	810cba0 <__lshift>
 810a6fa:	4659      	mov	r1, fp
 810a6fc:	4605      	mov	r5, r0
 810a6fe:	f002 fabb 	bl	810cc78 <__mcmp>
 810a702:	2800      	cmp	r0, #0
 810a704:	dd68      	ble.n	810a7d8 <_strtod_l+0x8b8>
 810a706:	9904      	ldr	r1, [sp, #16]
 810a708:	4a54      	ldr	r2, [pc, #336]	; (810a85c <_strtod_l+0x93c>)
 810a70a:	464b      	mov	r3, r9
 810a70c:	2900      	cmp	r1, #0
 810a70e:	f000 8084 	beq.w	810a81a <_strtod_l+0x8fa>
 810a712:	ea02 0109 	and.w	r1, r2, r9
 810a716:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 810a71a:	dc7e      	bgt.n	810a81a <_strtod_l+0x8fa>
 810a71c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 810a720:	f77f aeb3 	ble.w	810a48a <_strtod_l+0x56a>
 810a724:	4b4e      	ldr	r3, [pc, #312]	; (810a860 <_strtod_l+0x940>)
 810a726:	4640      	mov	r0, r8
 810a728:	4649      	mov	r1, r9
 810a72a:	2200      	movs	r2, #0
 810a72c:	f7f5 ffec 	bl	8100708 <__aeabi_dmul>
 810a730:	4b4a      	ldr	r3, [pc, #296]	; (810a85c <_strtod_l+0x93c>)
 810a732:	400b      	ands	r3, r1
 810a734:	4680      	mov	r8, r0
 810a736:	4689      	mov	r9, r1
 810a738:	2b00      	cmp	r3, #0
 810a73a:	f47f ae3f 	bne.w	810a3bc <_strtod_l+0x49c>
 810a73e:	2322      	movs	r3, #34	; 0x22
 810a740:	6023      	str	r3, [r4, #0]
 810a742:	e63b      	b.n	810a3bc <_strtod_l+0x49c>
 810a744:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 810a748:	fa02 f303 	lsl.w	r3, r2, r3
 810a74c:	ea03 0808 	and.w	r8, r3, r8
 810a750:	e6e8      	b.n	810a524 <_strtod_l+0x604>
 810a752:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 810a756:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 810a75a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 810a75e:	36e2      	adds	r6, #226	; 0xe2
 810a760:	fa01 f306 	lsl.w	r3, r1, r6
 810a764:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 810a768:	e748      	b.n	810a5fc <_strtod_l+0x6dc>
 810a76a:	2100      	movs	r1, #0
 810a76c:	2301      	movs	r3, #1
 810a76e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 810a772:	e743      	b.n	810a5fc <_strtod_l+0x6dc>
 810a774:	9916      	ldr	r1, [sp, #88]	; 0x58
 810a776:	4632      	mov	r2, r6
 810a778:	4620      	mov	r0, r4
 810a77a:	f002 fa11 	bl	810cba0 <__lshift>
 810a77e:	9016      	str	r0, [sp, #88]	; 0x58
 810a780:	2800      	cmp	r0, #0
 810a782:	f47f af6b 	bne.w	810a65c <_strtod_l+0x73c>
 810a786:	e60f      	b.n	810a3a8 <_strtod_l+0x488>
 810a788:	46ca      	mov	sl, r9
 810a78a:	d171      	bne.n	810a870 <_strtod_l+0x950>
 810a78c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 810a78e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 810a792:	b352      	cbz	r2, 810a7ea <_strtod_l+0x8ca>
 810a794:	4a33      	ldr	r2, [pc, #204]	; (810a864 <_strtod_l+0x944>)
 810a796:	4293      	cmp	r3, r2
 810a798:	d12a      	bne.n	810a7f0 <_strtod_l+0x8d0>
 810a79a:	9b04      	ldr	r3, [sp, #16]
 810a79c:	4641      	mov	r1, r8
 810a79e:	b1fb      	cbz	r3, 810a7e0 <_strtod_l+0x8c0>
 810a7a0:	4b2e      	ldr	r3, [pc, #184]	; (810a85c <_strtod_l+0x93c>)
 810a7a2:	ea09 0303 	and.w	r3, r9, r3
 810a7a6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 810a7aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 810a7ae:	d81a      	bhi.n	810a7e6 <_strtod_l+0x8c6>
 810a7b0:	0d1b      	lsrs	r3, r3, #20
 810a7b2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 810a7b6:	fa02 f303 	lsl.w	r3, r2, r3
 810a7ba:	4299      	cmp	r1, r3
 810a7bc:	d118      	bne.n	810a7f0 <_strtod_l+0x8d0>
 810a7be:	4b2a      	ldr	r3, [pc, #168]	; (810a868 <_strtod_l+0x948>)
 810a7c0:	459a      	cmp	sl, r3
 810a7c2:	d102      	bne.n	810a7ca <_strtod_l+0x8aa>
 810a7c4:	3101      	adds	r1, #1
 810a7c6:	f43f adef 	beq.w	810a3a8 <_strtod_l+0x488>
 810a7ca:	4b24      	ldr	r3, [pc, #144]	; (810a85c <_strtod_l+0x93c>)
 810a7cc:	ea0a 0303 	and.w	r3, sl, r3
 810a7d0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 810a7d4:	f04f 0800 	mov.w	r8, #0
 810a7d8:	9b04      	ldr	r3, [sp, #16]
 810a7da:	2b00      	cmp	r3, #0
 810a7dc:	d1a2      	bne.n	810a724 <_strtod_l+0x804>
 810a7de:	e5ed      	b.n	810a3bc <_strtod_l+0x49c>
 810a7e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 810a7e4:	e7e9      	b.n	810a7ba <_strtod_l+0x89a>
 810a7e6:	4613      	mov	r3, r2
 810a7e8:	e7e7      	b.n	810a7ba <_strtod_l+0x89a>
 810a7ea:	ea53 0308 	orrs.w	r3, r3, r8
 810a7ee:	d08a      	beq.n	810a706 <_strtod_l+0x7e6>
 810a7f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 810a7f2:	b1e3      	cbz	r3, 810a82e <_strtod_l+0x90e>
 810a7f4:	ea13 0f0a 	tst.w	r3, sl
 810a7f8:	d0ee      	beq.n	810a7d8 <_strtod_l+0x8b8>
 810a7fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810a7fc:	9a04      	ldr	r2, [sp, #16]
 810a7fe:	4640      	mov	r0, r8
 810a800:	4649      	mov	r1, r9
 810a802:	b1c3      	cbz	r3, 810a836 <_strtod_l+0x916>
 810a804:	f7ff fb6e 	bl	8109ee4 <sulp>
 810a808:	4602      	mov	r2, r0
 810a80a:	460b      	mov	r3, r1
 810a80c:	ec51 0b18 	vmov	r0, r1, d8
 810a810:	f7f5 fdc4 	bl	810039c <__adddf3>
 810a814:	4680      	mov	r8, r0
 810a816:	4689      	mov	r9, r1
 810a818:	e7de      	b.n	810a7d8 <_strtod_l+0x8b8>
 810a81a:	4013      	ands	r3, r2
 810a81c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 810a820:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 810a824:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 810a828:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 810a82c:	e7d4      	b.n	810a7d8 <_strtod_l+0x8b8>
 810a82e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 810a830:	ea13 0f08 	tst.w	r3, r8
 810a834:	e7e0      	b.n	810a7f8 <_strtod_l+0x8d8>
 810a836:	f7ff fb55 	bl	8109ee4 <sulp>
 810a83a:	4602      	mov	r2, r0
 810a83c:	460b      	mov	r3, r1
 810a83e:	ec51 0b18 	vmov	r0, r1, d8
 810a842:	f7f5 fda9 	bl	8100398 <__aeabi_dsub>
 810a846:	2200      	movs	r2, #0
 810a848:	2300      	movs	r3, #0
 810a84a:	4680      	mov	r8, r0
 810a84c:	4689      	mov	r9, r1
 810a84e:	f7f6 f9c3 	bl	8100bd8 <__aeabi_dcmpeq>
 810a852:	2800      	cmp	r0, #0
 810a854:	d0c0      	beq.n	810a7d8 <_strtod_l+0x8b8>
 810a856:	e618      	b.n	810a48a <_strtod_l+0x56a>
 810a858:	fffffc02 	.word	0xfffffc02
 810a85c:	7ff00000 	.word	0x7ff00000
 810a860:	39500000 	.word	0x39500000
 810a864:	000fffff 	.word	0x000fffff
 810a868:	7fefffff 	.word	0x7fefffff
 810a86c:	0810e870 	.word	0x0810e870
 810a870:	4659      	mov	r1, fp
 810a872:	4628      	mov	r0, r5
 810a874:	f002 fb70 	bl	810cf58 <__ratio>
 810a878:	ec57 6b10 	vmov	r6, r7, d0
 810a87c:	ee10 0a10 	vmov	r0, s0
 810a880:	2200      	movs	r2, #0
 810a882:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 810a886:	4639      	mov	r1, r7
 810a888:	f7f6 f9ba 	bl	8100c00 <__aeabi_dcmple>
 810a88c:	2800      	cmp	r0, #0
 810a88e:	d071      	beq.n	810a974 <_strtod_l+0xa54>
 810a890:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810a892:	2b00      	cmp	r3, #0
 810a894:	d17c      	bne.n	810a990 <_strtod_l+0xa70>
 810a896:	f1b8 0f00 	cmp.w	r8, #0
 810a89a:	d15a      	bne.n	810a952 <_strtod_l+0xa32>
 810a89c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 810a8a0:	2b00      	cmp	r3, #0
 810a8a2:	d15d      	bne.n	810a960 <_strtod_l+0xa40>
 810a8a4:	4b90      	ldr	r3, [pc, #576]	; (810aae8 <_strtod_l+0xbc8>)
 810a8a6:	2200      	movs	r2, #0
 810a8a8:	4630      	mov	r0, r6
 810a8aa:	4639      	mov	r1, r7
 810a8ac:	f7f6 f99e 	bl	8100bec <__aeabi_dcmplt>
 810a8b0:	2800      	cmp	r0, #0
 810a8b2:	d15c      	bne.n	810a96e <_strtod_l+0xa4e>
 810a8b4:	4630      	mov	r0, r6
 810a8b6:	4639      	mov	r1, r7
 810a8b8:	4b8c      	ldr	r3, [pc, #560]	; (810aaec <_strtod_l+0xbcc>)
 810a8ba:	2200      	movs	r2, #0
 810a8bc:	f7f5 ff24 	bl	8100708 <__aeabi_dmul>
 810a8c0:	4606      	mov	r6, r0
 810a8c2:	460f      	mov	r7, r1
 810a8c4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 810a8c8:	9606      	str	r6, [sp, #24]
 810a8ca:	9307      	str	r3, [sp, #28]
 810a8cc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 810a8d0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 810a8d4:	4b86      	ldr	r3, [pc, #536]	; (810aaf0 <_strtod_l+0xbd0>)
 810a8d6:	ea0a 0303 	and.w	r3, sl, r3
 810a8da:	930d      	str	r3, [sp, #52]	; 0x34
 810a8dc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 810a8de:	4b85      	ldr	r3, [pc, #532]	; (810aaf4 <_strtod_l+0xbd4>)
 810a8e0:	429a      	cmp	r2, r3
 810a8e2:	f040 8090 	bne.w	810aa06 <_strtod_l+0xae6>
 810a8e6:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 810a8ea:	ec49 8b10 	vmov	d0, r8, r9
 810a8ee:	f002 fa69 	bl	810cdc4 <__ulp>
 810a8f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 810a8f6:	ec51 0b10 	vmov	r0, r1, d0
 810a8fa:	f7f5 ff05 	bl	8100708 <__aeabi_dmul>
 810a8fe:	4642      	mov	r2, r8
 810a900:	464b      	mov	r3, r9
 810a902:	f7f5 fd4b 	bl	810039c <__adddf3>
 810a906:	460b      	mov	r3, r1
 810a908:	4979      	ldr	r1, [pc, #484]	; (810aaf0 <_strtod_l+0xbd0>)
 810a90a:	4a7b      	ldr	r2, [pc, #492]	; (810aaf8 <_strtod_l+0xbd8>)
 810a90c:	4019      	ands	r1, r3
 810a90e:	4291      	cmp	r1, r2
 810a910:	4680      	mov	r8, r0
 810a912:	d944      	bls.n	810a99e <_strtod_l+0xa7e>
 810a914:	ee18 2a90 	vmov	r2, s17
 810a918:	4b78      	ldr	r3, [pc, #480]	; (810aafc <_strtod_l+0xbdc>)
 810a91a:	429a      	cmp	r2, r3
 810a91c:	d104      	bne.n	810a928 <_strtod_l+0xa08>
 810a91e:	ee18 3a10 	vmov	r3, s16
 810a922:	3301      	adds	r3, #1
 810a924:	f43f ad40 	beq.w	810a3a8 <_strtod_l+0x488>
 810a928:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 810aafc <_strtod_l+0xbdc>
 810a92c:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 810a930:	9916      	ldr	r1, [sp, #88]	; 0x58
 810a932:	4620      	mov	r0, r4
 810a934:	f001 ff1a 	bl	810c76c <_Bfree>
 810a938:	9905      	ldr	r1, [sp, #20]
 810a93a:	4620      	mov	r0, r4
 810a93c:	f001 ff16 	bl	810c76c <_Bfree>
 810a940:	4659      	mov	r1, fp
 810a942:	4620      	mov	r0, r4
 810a944:	f001 ff12 	bl	810c76c <_Bfree>
 810a948:	4629      	mov	r1, r5
 810a94a:	4620      	mov	r0, r4
 810a94c:	f001 ff0e 	bl	810c76c <_Bfree>
 810a950:	e609      	b.n	810a566 <_strtod_l+0x646>
 810a952:	f1b8 0f01 	cmp.w	r8, #1
 810a956:	d103      	bne.n	810a960 <_strtod_l+0xa40>
 810a958:	f1b9 0f00 	cmp.w	r9, #0
 810a95c:	f43f ad95 	beq.w	810a48a <_strtod_l+0x56a>
 810a960:	ed9f 7b55 	vldr	d7, [pc, #340]	; 810aab8 <_strtod_l+0xb98>
 810a964:	4f60      	ldr	r7, [pc, #384]	; (810aae8 <_strtod_l+0xbc8>)
 810a966:	ed8d 7b06 	vstr	d7, [sp, #24]
 810a96a:	2600      	movs	r6, #0
 810a96c:	e7ae      	b.n	810a8cc <_strtod_l+0x9ac>
 810a96e:	4f5f      	ldr	r7, [pc, #380]	; (810aaec <_strtod_l+0xbcc>)
 810a970:	2600      	movs	r6, #0
 810a972:	e7a7      	b.n	810a8c4 <_strtod_l+0x9a4>
 810a974:	4b5d      	ldr	r3, [pc, #372]	; (810aaec <_strtod_l+0xbcc>)
 810a976:	4630      	mov	r0, r6
 810a978:	4639      	mov	r1, r7
 810a97a:	2200      	movs	r2, #0
 810a97c:	f7f5 fec4 	bl	8100708 <__aeabi_dmul>
 810a980:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810a982:	4606      	mov	r6, r0
 810a984:	460f      	mov	r7, r1
 810a986:	2b00      	cmp	r3, #0
 810a988:	d09c      	beq.n	810a8c4 <_strtod_l+0x9a4>
 810a98a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 810a98e:	e79d      	b.n	810a8cc <_strtod_l+0x9ac>
 810a990:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 810aac0 <_strtod_l+0xba0>
 810a994:	ed8d 7b06 	vstr	d7, [sp, #24]
 810a998:	ec57 6b17 	vmov	r6, r7, d7
 810a99c:	e796      	b.n	810a8cc <_strtod_l+0x9ac>
 810a99e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 810a9a2:	9b04      	ldr	r3, [sp, #16]
 810a9a4:	46ca      	mov	sl, r9
 810a9a6:	2b00      	cmp	r3, #0
 810a9a8:	d1c2      	bne.n	810a930 <_strtod_l+0xa10>
 810a9aa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 810a9ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 810a9b0:	0d1b      	lsrs	r3, r3, #20
 810a9b2:	051b      	lsls	r3, r3, #20
 810a9b4:	429a      	cmp	r2, r3
 810a9b6:	d1bb      	bne.n	810a930 <_strtod_l+0xa10>
 810a9b8:	4630      	mov	r0, r6
 810a9ba:	4639      	mov	r1, r7
 810a9bc:	f7f6 fa04 	bl	8100dc8 <__aeabi_d2lz>
 810a9c0:	f7f5 fe74 	bl	81006ac <__aeabi_l2d>
 810a9c4:	4602      	mov	r2, r0
 810a9c6:	460b      	mov	r3, r1
 810a9c8:	4630      	mov	r0, r6
 810a9ca:	4639      	mov	r1, r7
 810a9cc:	f7f5 fce4 	bl	8100398 <__aeabi_dsub>
 810a9d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 810a9d2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 810a9d6:	ea43 0308 	orr.w	r3, r3, r8
 810a9da:	4313      	orrs	r3, r2
 810a9dc:	4606      	mov	r6, r0
 810a9de:	460f      	mov	r7, r1
 810a9e0:	d054      	beq.n	810aa8c <_strtod_l+0xb6c>
 810a9e2:	a339      	add	r3, pc, #228	; (adr r3, 810aac8 <_strtod_l+0xba8>)
 810a9e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a9e8:	f7f6 f900 	bl	8100bec <__aeabi_dcmplt>
 810a9ec:	2800      	cmp	r0, #0
 810a9ee:	f47f ace5 	bne.w	810a3bc <_strtod_l+0x49c>
 810a9f2:	a337      	add	r3, pc, #220	; (adr r3, 810aad0 <_strtod_l+0xbb0>)
 810a9f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a9f8:	4630      	mov	r0, r6
 810a9fa:	4639      	mov	r1, r7
 810a9fc:	f7f6 f914 	bl	8100c28 <__aeabi_dcmpgt>
 810aa00:	2800      	cmp	r0, #0
 810aa02:	d095      	beq.n	810a930 <_strtod_l+0xa10>
 810aa04:	e4da      	b.n	810a3bc <_strtod_l+0x49c>
 810aa06:	9b04      	ldr	r3, [sp, #16]
 810aa08:	b333      	cbz	r3, 810aa58 <_strtod_l+0xb38>
 810aa0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 810aa0c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 810aa10:	d822      	bhi.n	810aa58 <_strtod_l+0xb38>
 810aa12:	a331      	add	r3, pc, #196	; (adr r3, 810aad8 <_strtod_l+0xbb8>)
 810aa14:	e9d3 2300 	ldrd	r2, r3, [r3]
 810aa18:	4630      	mov	r0, r6
 810aa1a:	4639      	mov	r1, r7
 810aa1c:	f7f6 f8f0 	bl	8100c00 <__aeabi_dcmple>
 810aa20:	b1a0      	cbz	r0, 810aa4c <_strtod_l+0xb2c>
 810aa22:	4639      	mov	r1, r7
 810aa24:	4630      	mov	r0, r6
 810aa26:	f7f6 f947 	bl	8100cb8 <__aeabi_d2uiz>
 810aa2a:	2801      	cmp	r0, #1
 810aa2c:	bf38      	it	cc
 810aa2e:	2001      	movcc	r0, #1
 810aa30:	f7f5 fdf0 	bl	8100614 <__aeabi_ui2d>
 810aa34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810aa36:	4606      	mov	r6, r0
 810aa38:	460f      	mov	r7, r1
 810aa3a:	bb23      	cbnz	r3, 810aa86 <_strtod_l+0xb66>
 810aa3c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 810aa40:	9010      	str	r0, [sp, #64]	; 0x40
 810aa42:	9311      	str	r3, [sp, #68]	; 0x44
 810aa44:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 810aa48:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 810aa4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810aa4e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 810aa50:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 810aa54:	1a9b      	subs	r3, r3, r2
 810aa56:	930f      	str	r3, [sp, #60]	; 0x3c
 810aa58:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 810aa5c:	eeb0 0a48 	vmov.f32	s0, s16
 810aa60:	eef0 0a68 	vmov.f32	s1, s17
 810aa64:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 810aa68:	f002 f9ac 	bl	810cdc4 <__ulp>
 810aa6c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 810aa70:	ec53 2b10 	vmov	r2, r3, d0
 810aa74:	f7f5 fe48 	bl	8100708 <__aeabi_dmul>
 810aa78:	ec53 2b18 	vmov	r2, r3, d8
 810aa7c:	f7f5 fc8e 	bl	810039c <__adddf3>
 810aa80:	4680      	mov	r8, r0
 810aa82:	4689      	mov	r9, r1
 810aa84:	e78d      	b.n	810a9a2 <_strtod_l+0xa82>
 810aa86:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 810aa8a:	e7db      	b.n	810aa44 <_strtod_l+0xb24>
 810aa8c:	a314      	add	r3, pc, #80	; (adr r3, 810aae0 <_strtod_l+0xbc0>)
 810aa8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810aa92:	f7f6 f8ab 	bl	8100bec <__aeabi_dcmplt>
 810aa96:	e7b3      	b.n	810aa00 <_strtod_l+0xae0>
 810aa98:	2300      	movs	r3, #0
 810aa9a:	930a      	str	r3, [sp, #40]	; 0x28
 810aa9c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 810aa9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810aaa0:	6013      	str	r3, [r2, #0]
 810aaa2:	f7ff ba7c 	b.w	8109f9e <_strtod_l+0x7e>
 810aaa6:	2a65      	cmp	r2, #101	; 0x65
 810aaa8:	f43f ab75 	beq.w	810a196 <_strtod_l+0x276>
 810aaac:	2a45      	cmp	r2, #69	; 0x45
 810aaae:	f43f ab72 	beq.w	810a196 <_strtod_l+0x276>
 810aab2:	2301      	movs	r3, #1
 810aab4:	f7ff bbaa 	b.w	810a20c <_strtod_l+0x2ec>
 810aab8:	00000000 	.word	0x00000000
 810aabc:	bff00000 	.word	0xbff00000
 810aac0:	00000000 	.word	0x00000000
 810aac4:	3ff00000 	.word	0x3ff00000
 810aac8:	94a03595 	.word	0x94a03595
 810aacc:	3fdfffff 	.word	0x3fdfffff
 810aad0:	35afe535 	.word	0x35afe535
 810aad4:	3fe00000 	.word	0x3fe00000
 810aad8:	ffc00000 	.word	0xffc00000
 810aadc:	41dfffff 	.word	0x41dfffff
 810aae0:	94a03595 	.word	0x94a03595
 810aae4:	3fcfffff 	.word	0x3fcfffff
 810aae8:	3ff00000 	.word	0x3ff00000
 810aaec:	3fe00000 	.word	0x3fe00000
 810aaf0:	7ff00000 	.word	0x7ff00000
 810aaf4:	7fe00000 	.word	0x7fe00000
 810aaf8:	7c9fffff 	.word	0x7c9fffff
 810aafc:	7fefffff 	.word	0x7fefffff

0810ab00 <_strtod_r>:
 810ab00:	4b01      	ldr	r3, [pc, #4]	; (810ab08 <_strtod_r+0x8>)
 810ab02:	f7ff ba0d 	b.w	8109f20 <_strtod_l>
 810ab06:	bf00      	nop
 810ab08:	1000001c 	.word	0x1000001c

0810ab0c <_strtol_l.constprop.0>:
 810ab0c:	2b01      	cmp	r3, #1
 810ab0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810ab12:	d001      	beq.n	810ab18 <_strtol_l.constprop.0+0xc>
 810ab14:	2b24      	cmp	r3, #36	; 0x24
 810ab16:	d906      	bls.n	810ab26 <_strtol_l.constprop.0+0x1a>
 810ab18:	f000 f8e4 	bl	810ace4 <__errno>
 810ab1c:	2316      	movs	r3, #22
 810ab1e:	6003      	str	r3, [r0, #0]
 810ab20:	2000      	movs	r0, #0
 810ab22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810ab26:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 810ac0c <_strtol_l.constprop.0+0x100>
 810ab2a:	460d      	mov	r5, r1
 810ab2c:	462e      	mov	r6, r5
 810ab2e:	f815 4b01 	ldrb.w	r4, [r5], #1
 810ab32:	f81c 7004 	ldrb.w	r7, [ip, r4]
 810ab36:	f017 0708 	ands.w	r7, r7, #8
 810ab3a:	d1f7      	bne.n	810ab2c <_strtol_l.constprop.0+0x20>
 810ab3c:	2c2d      	cmp	r4, #45	; 0x2d
 810ab3e:	d132      	bne.n	810aba6 <_strtol_l.constprop.0+0x9a>
 810ab40:	782c      	ldrb	r4, [r5, #0]
 810ab42:	2701      	movs	r7, #1
 810ab44:	1cb5      	adds	r5, r6, #2
 810ab46:	2b00      	cmp	r3, #0
 810ab48:	d05b      	beq.n	810ac02 <_strtol_l.constprop.0+0xf6>
 810ab4a:	2b10      	cmp	r3, #16
 810ab4c:	d109      	bne.n	810ab62 <_strtol_l.constprop.0+0x56>
 810ab4e:	2c30      	cmp	r4, #48	; 0x30
 810ab50:	d107      	bne.n	810ab62 <_strtol_l.constprop.0+0x56>
 810ab52:	782c      	ldrb	r4, [r5, #0]
 810ab54:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 810ab58:	2c58      	cmp	r4, #88	; 0x58
 810ab5a:	d14d      	bne.n	810abf8 <_strtol_l.constprop.0+0xec>
 810ab5c:	786c      	ldrb	r4, [r5, #1]
 810ab5e:	2310      	movs	r3, #16
 810ab60:	3502      	adds	r5, #2
 810ab62:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 810ab66:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 810ab6a:	f04f 0e00 	mov.w	lr, #0
 810ab6e:	fbb8 f9f3 	udiv	r9, r8, r3
 810ab72:	4676      	mov	r6, lr
 810ab74:	fb03 8a19 	mls	sl, r3, r9, r8
 810ab78:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 810ab7c:	f1bc 0f09 	cmp.w	ip, #9
 810ab80:	d816      	bhi.n	810abb0 <_strtol_l.constprop.0+0xa4>
 810ab82:	4664      	mov	r4, ip
 810ab84:	42a3      	cmp	r3, r4
 810ab86:	dd24      	ble.n	810abd2 <_strtol_l.constprop.0+0xc6>
 810ab88:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 810ab8c:	d008      	beq.n	810aba0 <_strtol_l.constprop.0+0x94>
 810ab8e:	45b1      	cmp	r9, r6
 810ab90:	d31c      	bcc.n	810abcc <_strtol_l.constprop.0+0xc0>
 810ab92:	d101      	bne.n	810ab98 <_strtol_l.constprop.0+0x8c>
 810ab94:	45a2      	cmp	sl, r4
 810ab96:	db19      	blt.n	810abcc <_strtol_l.constprop.0+0xc0>
 810ab98:	fb06 4603 	mla	r6, r6, r3, r4
 810ab9c:	f04f 0e01 	mov.w	lr, #1
 810aba0:	f815 4b01 	ldrb.w	r4, [r5], #1
 810aba4:	e7e8      	b.n	810ab78 <_strtol_l.constprop.0+0x6c>
 810aba6:	2c2b      	cmp	r4, #43	; 0x2b
 810aba8:	bf04      	itt	eq
 810abaa:	782c      	ldrbeq	r4, [r5, #0]
 810abac:	1cb5      	addeq	r5, r6, #2
 810abae:	e7ca      	b.n	810ab46 <_strtol_l.constprop.0+0x3a>
 810abb0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 810abb4:	f1bc 0f19 	cmp.w	ip, #25
 810abb8:	d801      	bhi.n	810abbe <_strtol_l.constprop.0+0xb2>
 810abba:	3c37      	subs	r4, #55	; 0x37
 810abbc:	e7e2      	b.n	810ab84 <_strtol_l.constprop.0+0x78>
 810abbe:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 810abc2:	f1bc 0f19 	cmp.w	ip, #25
 810abc6:	d804      	bhi.n	810abd2 <_strtol_l.constprop.0+0xc6>
 810abc8:	3c57      	subs	r4, #87	; 0x57
 810abca:	e7db      	b.n	810ab84 <_strtol_l.constprop.0+0x78>
 810abcc:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 810abd0:	e7e6      	b.n	810aba0 <_strtol_l.constprop.0+0x94>
 810abd2:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 810abd6:	d105      	bne.n	810abe4 <_strtol_l.constprop.0+0xd8>
 810abd8:	2322      	movs	r3, #34	; 0x22
 810abda:	6003      	str	r3, [r0, #0]
 810abdc:	4646      	mov	r6, r8
 810abde:	b942      	cbnz	r2, 810abf2 <_strtol_l.constprop.0+0xe6>
 810abe0:	4630      	mov	r0, r6
 810abe2:	e79e      	b.n	810ab22 <_strtol_l.constprop.0+0x16>
 810abe4:	b107      	cbz	r7, 810abe8 <_strtol_l.constprop.0+0xdc>
 810abe6:	4276      	negs	r6, r6
 810abe8:	2a00      	cmp	r2, #0
 810abea:	d0f9      	beq.n	810abe0 <_strtol_l.constprop.0+0xd4>
 810abec:	f1be 0f00 	cmp.w	lr, #0
 810abf0:	d000      	beq.n	810abf4 <_strtol_l.constprop.0+0xe8>
 810abf2:	1e69      	subs	r1, r5, #1
 810abf4:	6011      	str	r1, [r2, #0]
 810abf6:	e7f3      	b.n	810abe0 <_strtol_l.constprop.0+0xd4>
 810abf8:	2430      	movs	r4, #48	; 0x30
 810abfa:	2b00      	cmp	r3, #0
 810abfc:	d1b1      	bne.n	810ab62 <_strtol_l.constprop.0+0x56>
 810abfe:	2308      	movs	r3, #8
 810ac00:	e7af      	b.n	810ab62 <_strtol_l.constprop.0+0x56>
 810ac02:	2c30      	cmp	r4, #48	; 0x30
 810ac04:	d0a5      	beq.n	810ab52 <_strtol_l.constprop.0+0x46>
 810ac06:	230a      	movs	r3, #10
 810ac08:	e7ab      	b.n	810ab62 <_strtol_l.constprop.0+0x56>
 810ac0a:	bf00      	nop
 810ac0c:	0810e8a1 	.word	0x0810e8a1

0810ac10 <_strtol_r>:
 810ac10:	f7ff bf7c 	b.w	810ab0c <_strtol_l.constprop.0>

0810ac14 <_fwalk_sglue>:
 810ac14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810ac18:	4607      	mov	r7, r0
 810ac1a:	4688      	mov	r8, r1
 810ac1c:	4614      	mov	r4, r2
 810ac1e:	2600      	movs	r6, #0
 810ac20:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 810ac24:	f1b9 0901 	subs.w	r9, r9, #1
 810ac28:	d505      	bpl.n	810ac36 <_fwalk_sglue+0x22>
 810ac2a:	6824      	ldr	r4, [r4, #0]
 810ac2c:	2c00      	cmp	r4, #0
 810ac2e:	d1f7      	bne.n	810ac20 <_fwalk_sglue+0xc>
 810ac30:	4630      	mov	r0, r6
 810ac32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810ac36:	89ab      	ldrh	r3, [r5, #12]
 810ac38:	2b01      	cmp	r3, #1
 810ac3a:	d907      	bls.n	810ac4c <_fwalk_sglue+0x38>
 810ac3c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 810ac40:	3301      	adds	r3, #1
 810ac42:	d003      	beq.n	810ac4c <_fwalk_sglue+0x38>
 810ac44:	4629      	mov	r1, r5
 810ac46:	4638      	mov	r0, r7
 810ac48:	47c0      	blx	r8
 810ac4a:	4306      	orrs	r6, r0
 810ac4c:	3568      	adds	r5, #104	; 0x68
 810ac4e:	e7e9      	b.n	810ac24 <_fwalk_sglue+0x10>

0810ac50 <strncmp>:
 810ac50:	b510      	push	{r4, lr}
 810ac52:	b16a      	cbz	r2, 810ac70 <strncmp+0x20>
 810ac54:	3901      	subs	r1, #1
 810ac56:	1884      	adds	r4, r0, r2
 810ac58:	f810 2b01 	ldrb.w	r2, [r0], #1
 810ac5c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 810ac60:	429a      	cmp	r2, r3
 810ac62:	d103      	bne.n	810ac6c <strncmp+0x1c>
 810ac64:	42a0      	cmp	r0, r4
 810ac66:	d001      	beq.n	810ac6c <strncmp+0x1c>
 810ac68:	2a00      	cmp	r2, #0
 810ac6a:	d1f5      	bne.n	810ac58 <strncmp+0x8>
 810ac6c:	1ad0      	subs	r0, r2, r3
 810ac6e:	bd10      	pop	{r4, pc}
 810ac70:	4610      	mov	r0, r2
 810ac72:	e7fc      	b.n	810ac6e <strncmp+0x1e>

0810ac74 <memset>:
 810ac74:	4402      	add	r2, r0
 810ac76:	4603      	mov	r3, r0
 810ac78:	4293      	cmp	r3, r2
 810ac7a:	d100      	bne.n	810ac7e <memset+0xa>
 810ac7c:	4770      	bx	lr
 810ac7e:	f803 1b01 	strb.w	r1, [r3], #1
 810ac82:	e7f9      	b.n	810ac78 <memset+0x4>

0810ac84 <time>:
 810ac84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 810ac86:	4b0b      	ldr	r3, [pc, #44]	; (810acb4 <time+0x30>)
 810ac88:	2200      	movs	r2, #0
 810ac8a:	4669      	mov	r1, sp
 810ac8c:	4604      	mov	r4, r0
 810ac8e:	6818      	ldr	r0, [r3, #0]
 810ac90:	f000 f816 	bl	810acc0 <_gettimeofday_r>
 810ac94:	2800      	cmp	r0, #0
 810ac96:	bfbe      	ittt	lt
 810ac98:	f04f 32ff 	movlt.w	r2, #4294967295	; 0xffffffff
 810ac9c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 810aca0:	e9cd 2300 	strdlt	r2, r3, [sp]
 810aca4:	e9dd 0100 	ldrd	r0, r1, [sp]
 810aca8:	b10c      	cbz	r4, 810acae <time+0x2a>
 810acaa:	e9c4 0100 	strd	r0, r1, [r4]
 810acae:	b004      	add	sp, #16
 810acb0:	bd10      	pop	{r4, pc}
 810acb2:	bf00      	nop
 810acb4:	100001d4 	.word	0x100001d4

0810acb8 <_localeconv_r>:
 810acb8:	4800      	ldr	r0, [pc, #0]	; (810acbc <_localeconv_r+0x4>)
 810acba:	4770      	bx	lr
 810acbc:	1000010c 	.word	0x1000010c

0810acc0 <_gettimeofday_r>:
 810acc0:	b538      	push	{r3, r4, r5, lr}
 810acc2:	4d07      	ldr	r5, [pc, #28]	; (810ace0 <_gettimeofday_r+0x20>)
 810acc4:	2300      	movs	r3, #0
 810acc6:	4604      	mov	r4, r0
 810acc8:	4608      	mov	r0, r1
 810acca:	4611      	mov	r1, r2
 810accc:	602b      	str	r3, [r5, #0]
 810acce:	f003 fd07 	bl	810e6e0 <_gettimeofday>
 810acd2:	1c43      	adds	r3, r0, #1
 810acd4:	d102      	bne.n	810acdc <_gettimeofday_r+0x1c>
 810acd6:	682b      	ldr	r3, [r5, #0]
 810acd8:	b103      	cbz	r3, 810acdc <_gettimeofday_r+0x1c>
 810acda:	6023      	str	r3, [r4, #0]
 810acdc:	bd38      	pop	{r3, r4, r5, pc}
 810acde:	bf00      	nop
 810ace0:	100004c0 	.word	0x100004c0

0810ace4 <__errno>:
 810ace4:	4b01      	ldr	r3, [pc, #4]	; (810acec <__errno+0x8>)
 810ace6:	6818      	ldr	r0, [r3, #0]
 810ace8:	4770      	bx	lr
 810acea:	bf00      	nop
 810acec:	100001d4 	.word	0x100001d4

0810acf0 <__libc_init_array>:
 810acf0:	b570      	push	{r4, r5, r6, lr}
 810acf2:	4d0d      	ldr	r5, [pc, #52]	; (810ad28 <__libc_init_array+0x38>)
 810acf4:	4c0d      	ldr	r4, [pc, #52]	; (810ad2c <__libc_init_array+0x3c>)
 810acf6:	1b64      	subs	r4, r4, r5
 810acf8:	10a4      	asrs	r4, r4, #2
 810acfa:	2600      	movs	r6, #0
 810acfc:	42a6      	cmp	r6, r4
 810acfe:	d109      	bne.n	810ad14 <__libc_init_array+0x24>
 810ad00:	4d0b      	ldr	r5, [pc, #44]	; (810ad30 <__libc_init_array+0x40>)
 810ad02:	4c0c      	ldr	r4, [pc, #48]	; (810ad34 <__libc_init_array+0x44>)
 810ad04:	f003 fcf4 	bl	810e6f0 <_init>
 810ad08:	1b64      	subs	r4, r4, r5
 810ad0a:	10a4      	asrs	r4, r4, #2
 810ad0c:	2600      	movs	r6, #0
 810ad0e:	42a6      	cmp	r6, r4
 810ad10:	d105      	bne.n	810ad1e <__libc_init_array+0x2e>
 810ad12:	bd70      	pop	{r4, r5, r6, pc}
 810ad14:	f855 3b04 	ldr.w	r3, [r5], #4
 810ad18:	4798      	blx	r3
 810ad1a:	3601      	adds	r6, #1
 810ad1c:	e7ee      	b.n	810acfc <__libc_init_array+0xc>
 810ad1e:	f855 3b04 	ldr.w	r3, [r5], #4
 810ad22:	4798      	blx	r3
 810ad24:	3601      	adds	r6, #1
 810ad26:	e7f2      	b.n	810ad0e <__libc_init_array+0x1e>
 810ad28:	0810ec58 	.word	0x0810ec58
 810ad2c:	0810ec58 	.word	0x0810ec58
 810ad30:	0810ec58 	.word	0x0810ec58
 810ad34:	0810ec5c 	.word	0x0810ec5c

0810ad38 <__retarget_lock_acquire_recursive>:
 810ad38:	4770      	bx	lr

0810ad3a <__retarget_lock_release_recursive>:
 810ad3a:	4770      	bx	lr

0810ad3c <memcpy>:
 810ad3c:	440a      	add	r2, r1
 810ad3e:	4291      	cmp	r1, r2
 810ad40:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 810ad44:	d100      	bne.n	810ad48 <memcpy+0xc>
 810ad46:	4770      	bx	lr
 810ad48:	b510      	push	{r4, lr}
 810ad4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 810ad4e:	f803 4f01 	strb.w	r4, [r3, #1]!
 810ad52:	4291      	cmp	r1, r2
 810ad54:	d1f9      	bne.n	810ad4a <memcpy+0xe>
 810ad56:	bd10      	pop	{r4, pc}

0810ad58 <nan>:
 810ad58:	ed9f 0b01 	vldr	d0, [pc, #4]	; 810ad60 <nan+0x8>
 810ad5c:	4770      	bx	lr
 810ad5e:	bf00      	nop
 810ad60:	00000000 	.word	0x00000000
 810ad64:	7ff80000 	.word	0x7ff80000

0810ad68 <nanf>:
 810ad68:	ed9f 0a01 	vldr	s0, [pc, #4]	; 810ad70 <nanf+0x8>
 810ad6c:	4770      	bx	lr
 810ad6e:	bf00      	nop
 810ad70:	7fc00000 	.word	0x7fc00000

0810ad74 <__assert_func>:
 810ad74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 810ad76:	4614      	mov	r4, r2
 810ad78:	461a      	mov	r2, r3
 810ad7a:	4b09      	ldr	r3, [pc, #36]	; (810ada0 <__assert_func+0x2c>)
 810ad7c:	681b      	ldr	r3, [r3, #0]
 810ad7e:	4605      	mov	r5, r0
 810ad80:	68d8      	ldr	r0, [r3, #12]
 810ad82:	b14c      	cbz	r4, 810ad98 <__assert_func+0x24>
 810ad84:	4b07      	ldr	r3, [pc, #28]	; (810ada4 <__assert_func+0x30>)
 810ad86:	9100      	str	r1, [sp, #0]
 810ad88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 810ad8c:	4906      	ldr	r1, [pc, #24]	; (810ada8 <__assert_func+0x34>)
 810ad8e:	462b      	mov	r3, r5
 810ad90:	f002 f99c 	bl	810d0cc <fiprintf>
 810ad94:	f002 fa58 	bl	810d248 <abort>
 810ad98:	4b04      	ldr	r3, [pc, #16]	; (810adac <__assert_func+0x38>)
 810ad9a:	461c      	mov	r4, r3
 810ad9c:	e7f3      	b.n	810ad86 <__assert_func+0x12>
 810ad9e:	bf00      	nop
 810ada0:	100001d4 	.word	0x100001d4
 810ada4:	0810e9a1 	.word	0x0810e9a1
 810ada8:	0810e9ae 	.word	0x0810e9ae
 810adac:	0810e9dc 	.word	0x0810e9dc

0810adb0 <quorem>:
 810adb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810adb4:	6903      	ldr	r3, [r0, #16]
 810adb6:	690c      	ldr	r4, [r1, #16]
 810adb8:	42a3      	cmp	r3, r4
 810adba:	4607      	mov	r7, r0
 810adbc:	db7e      	blt.n	810aebc <quorem+0x10c>
 810adbe:	3c01      	subs	r4, #1
 810adc0:	f101 0814 	add.w	r8, r1, #20
 810adc4:	f100 0514 	add.w	r5, r0, #20
 810adc8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810adcc:	9301      	str	r3, [sp, #4]
 810adce:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 810add2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810add6:	3301      	adds	r3, #1
 810add8:	429a      	cmp	r2, r3
 810adda:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 810adde:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 810ade2:	fbb2 f6f3 	udiv	r6, r2, r3
 810ade6:	d331      	bcc.n	810ae4c <quorem+0x9c>
 810ade8:	f04f 0e00 	mov.w	lr, #0
 810adec:	4640      	mov	r0, r8
 810adee:	46ac      	mov	ip, r5
 810adf0:	46f2      	mov	sl, lr
 810adf2:	f850 2b04 	ldr.w	r2, [r0], #4
 810adf6:	b293      	uxth	r3, r2
 810adf8:	fb06 e303 	mla	r3, r6, r3, lr
 810adfc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 810ae00:	0c1a      	lsrs	r2, r3, #16
 810ae02:	b29b      	uxth	r3, r3
 810ae04:	ebaa 0303 	sub.w	r3, sl, r3
 810ae08:	f8dc a000 	ldr.w	sl, [ip]
 810ae0c:	fa13 f38a 	uxtah	r3, r3, sl
 810ae10:	fb06 220e 	mla	r2, r6, lr, r2
 810ae14:	9300      	str	r3, [sp, #0]
 810ae16:	9b00      	ldr	r3, [sp, #0]
 810ae18:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 810ae1c:	b292      	uxth	r2, r2
 810ae1e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 810ae22:	eb02 4223 	add.w	r2, r2, r3, asr #16
 810ae26:	f8bd 3000 	ldrh.w	r3, [sp]
 810ae2a:	4581      	cmp	r9, r0
 810ae2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810ae30:	f84c 3b04 	str.w	r3, [ip], #4
 810ae34:	ea4f 4a22 	mov.w	sl, r2, asr #16
 810ae38:	d2db      	bcs.n	810adf2 <quorem+0x42>
 810ae3a:	f855 300b 	ldr.w	r3, [r5, fp]
 810ae3e:	b92b      	cbnz	r3, 810ae4c <quorem+0x9c>
 810ae40:	9b01      	ldr	r3, [sp, #4]
 810ae42:	3b04      	subs	r3, #4
 810ae44:	429d      	cmp	r5, r3
 810ae46:	461a      	mov	r2, r3
 810ae48:	d32c      	bcc.n	810aea4 <quorem+0xf4>
 810ae4a:	613c      	str	r4, [r7, #16]
 810ae4c:	4638      	mov	r0, r7
 810ae4e:	f001 ff13 	bl	810cc78 <__mcmp>
 810ae52:	2800      	cmp	r0, #0
 810ae54:	db22      	blt.n	810ae9c <quorem+0xec>
 810ae56:	3601      	adds	r6, #1
 810ae58:	4629      	mov	r1, r5
 810ae5a:	2000      	movs	r0, #0
 810ae5c:	f858 2b04 	ldr.w	r2, [r8], #4
 810ae60:	f8d1 c000 	ldr.w	ip, [r1]
 810ae64:	b293      	uxth	r3, r2
 810ae66:	1ac3      	subs	r3, r0, r3
 810ae68:	0c12      	lsrs	r2, r2, #16
 810ae6a:	fa13 f38c 	uxtah	r3, r3, ip
 810ae6e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 810ae72:	eb02 4223 	add.w	r2, r2, r3, asr #16
 810ae76:	b29b      	uxth	r3, r3
 810ae78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810ae7c:	45c1      	cmp	r9, r8
 810ae7e:	f841 3b04 	str.w	r3, [r1], #4
 810ae82:	ea4f 4022 	mov.w	r0, r2, asr #16
 810ae86:	d2e9      	bcs.n	810ae5c <quorem+0xac>
 810ae88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810ae8c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810ae90:	b922      	cbnz	r2, 810ae9c <quorem+0xec>
 810ae92:	3b04      	subs	r3, #4
 810ae94:	429d      	cmp	r5, r3
 810ae96:	461a      	mov	r2, r3
 810ae98:	d30a      	bcc.n	810aeb0 <quorem+0x100>
 810ae9a:	613c      	str	r4, [r7, #16]
 810ae9c:	4630      	mov	r0, r6
 810ae9e:	b003      	add	sp, #12
 810aea0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810aea4:	6812      	ldr	r2, [r2, #0]
 810aea6:	3b04      	subs	r3, #4
 810aea8:	2a00      	cmp	r2, #0
 810aeaa:	d1ce      	bne.n	810ae4a <quorem+0x9a>
 810aeac:	3c01      	subs	r4, #1
 810aeae:	e7c9      	b.n	810ae44 <quorem+0x94>
 810aeb0:	6812      	ldr	r2, [r2, #0]
 810aeb2:	3b04      	subs	r3, #4
 810aeb4:	2a00      	cmp	r2, #0
 810aeb6:	d1f0      	bne.n	810ae9a <quorem+0xea>
 810aeb8:	3c01      	subs	r4, #1
 810aeba:	e7eb      	b.n	810ae94 <quorem+0xe4>
 810aebc:	2000      	movs	r0, #0
 810aebe:	e7ee      	b.n	810ae9e <quorem+0xee>

0810aec0 <_dtoa_r>:
 810aec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810aec4:	ed2d 8b04 	vpush	{d8-d9}
 810aec8:	69c5      	ldr	r5, [r0, #28]
 810aeca:	b093      	sub	sp, #76	; 0x4c
 810aecc:	ed8d 0b02 	vstr	d0, [sp, #8]
 810aed0:	ec57 6b10 	vmov	r6, r7, d0
 810aed4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 810aed8:	9107      	str	r1, [sp, #28]
 810aeda:	4604      	mov	r4, r0
 810aedc:	920a      	str	r2, [sp, #40]	; 0x28
 810aede:	930d      	str	r3, [sp, #52]	; 0x34
 810aee0:	b975      	cbnz	r5, 810af00 <_dtoa_r+0x40>
 810aee2:	2010      	movs	r0, #16
 810aee4:	f001 fa8e 	bl	810c404 <malloc>
 810aee8:	4602      	mov	r2, r0
 810aeea:	61e0      	str	r0, [r4, #28]
 810aeec:	b920      	cbnz	r0, 810aef8 <_dtoa_r+0x38>
 810aeee:	4bae      	ldr	r3, [pc, #696]	; (810b1a8 <_dtoa_r+0x2e8>)
 810aef0:	21ef      	movs	r1, #239	; 0xef
 810aef2:	48ae      	ldr	r0, [pc, #696]	; (810b1ac <_dtoa_r+0x2ec>)
 810aef4:	f7ff ff3e 	bl	810ad74 <__assert_func>
 810aef8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 810aefc:	6005      	str	r5, [r0, #0]
 810aefe:	60c5      	str	r5, [r0, #12]
 810af00:	69e3      	ldr	r3, [r4, #28]
 810af02:	6819      	ldr	r1, [r3, #0]
 810af04:	b151      	cbz	r1, 810af1c <_dtoa_r+0x5c>
 810af06:	685a      	ldr	r2, [r3, #4]
 810af08:	604a      	str	r2, [r1, #4]
 810af0a:	2301      	movs	r3, #1
 810af0c:	4093      	lsls	r3, r2
 810af0e:	608b      	str	r3, [r1, #8]
 810af10:	4620      	mov	r0, r4
 810af12:	f001 fc2b 	bl	810c76c <_Bfree>
 810af16:	69e3      	ldr	r3, [r4, #28]
 810af18:	2200      	movs	r2, #0
 810af1a:	601a      	str	r2, [r3, #0]
 810af1c:	1e3b      	subs	r3, r7, #0
 810af1e:	bfbb      	ittet	lt
 810af20:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 810af24:	9303      	strlt	r3, [sp, #12]
 810af26:	2300      	movge	r3, #0
 810af28:	2201      	movlt	r2, #1
 810af2a:	bfac      	ite	ge
 810af2c:	f8c8 3000 	strge.w	r3, [r8]
 810af30:	f8c8 2000 	strlt.w	r2, [r8]
 810af34:	4b9e      	ldr	r3, [pc, #632]	; (810b1b0 <_dtoa_r+0x2f0>)
 810af36:	f8dd 800c 	ldr.w	r8, [sp, #12]
 810af3a:	ea33 0308 	bics.w	r3, r3, r8
 810af3e:	d11b      	bne.n	810af78 <_dtoa_r+0xb8>
 810af40:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 810af42:	f242 730f 	movw	r3, #9999	; 0x270f
 810af46:	6013      	str	r3, [r2, #0]
 810af48:	f3c8 0313 	ubfx	r3, r8, #0, #20
 810af4c:	4333      	orrs	r3, r6
 810af4e:	f000 8593 	beq.w	810ba78 <_dtoa_r+0xbb8>
 810af52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810af54:	b963      	cbnz	r3, 810af70 <_dtoa_r+0xb0>
 810af56:	4b97      	ldr	r3, [pc, #604]	; (810b1b4 <_dtoa_r+0x2f4>)
 810af58:	e027      	b.n	810afaa <_dtoa_r+0xea>
 810af5a:	4b97      	ldr	r3, [pc, #604]	; (810b1b8 <_dtoa_r+0x2f8>)
 810af5c:	9300      	str	r3, [sp, #0]
 810af5e:	3308      	adds	r3, #8
 810af60:	9a21      	ldr	r2, [sp, #132]	; 0x84
 810af62:	6013      	str	r3, [r2, #0]
 810af64:	9800      	ldr	r0, [sp, #0]
 810af66:	b013      	add	sp, #76	; 0x4c
 810af68:	ecbd 8b04 	vpop	{d8-d9}
 810af6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810af70:	4b90      	ldr	r3, [pc, #576]	; (810b1b4 <_dtoa_r+0x2f4>)
 810af72:	9300      	str	r3, [sp, #0]
 810af74:	3303      	adds	r3, #3
 810af76:	e7f3      	b.n	810af60 <_dtoa_r+0xa0>
 810af78:	ed9d 7b02 	vldr	d7, [sp, #8]
 810af7c:	2200      	movs	r2, #0
 810af7e:	ec51 0b17 	vmov	r0, r1, d7
 810af82:	eeb0 8a47 	vmov.f32	s16, s14
 810af86:	eef0 8a67 	vmov.f32	s17, s15
 810af8a:	2300      	movs	r3, #0
 810af8c:	f7f5 fe24 	bl	8100bd8 <__aeabi_dcmpeq>
 810af90:	4681      	mov	r9, r0
 810af92:	b160      	cbz	r0, 810afae <_dtoa_r+0xee>
 810af94:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 810af96:	2301      	movs	r3, #1
 810af98:	6013      	str	r3, [r2, #0]
 810af9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810af9c:	2b00      	cmp	r3, #0
 810af9e:	f000 8568 	beq.w	810ba72 <_dtoa_r+0xbb2>
 810afa2:	4b86      	ldr	r3, [pc, #536]	; (810b1bc <_dtoa_r+0x2fc>)
 810afa4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 810afa6:	6013      	str	r3, [r2, #0]
 810afa8:	3b01      	subs	r3, #1
 810afaa:	9300      	str	r3, [sp, #0]
 810afac:	e7da      	b.n	810af64 <_dtoa_r+0xa4>
 810afae:	aa10      	add	r2, sp, #64	; 0x40
 810afb0:	a911      	add	r1, sp, #68	; 0x44
 810afb2:	4620      	mov	r0, r4
 810afb4:	eeb0 0a48 	vmov.f32	s0, s16
 810afb8:	eef0 0a68 	vmov.f32	s1, s17
 810afbc:	f001 ff72 	bl	810cea4 <__d2b>
 810afc0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 810afc4:	4682      	mov	sl, r0
 810afc6:	2d00      	cmp	r5, #0
 810afc8:	d07f      	beq.n	810b0ca <_dtoa_r+0x20a>
 810afca:	ee18 3a90 	vmov	r3, s17
 810afce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810afd2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 810afd6:	ec51 0b18 	vmov	r0, r1, d8
 810afda:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 810afde:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 810afe2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 810afe6:	4619      	mov	r1, r3
 810afe8:	2200      	movs	r2, #0
 810afea:	4b75      	ldr	r3, [pc, #468]	; (810b1c0 <_dtoa_r+0x300>)
 810afec:	f7f5 f9d4 	bl	8100398 <__aeabi_dsub>
 810aff0:	a367      	add	r3, pc, #412	; (adr r3, 810b190 <_dtoa_r+0x2d0>)
 810aff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 810aff6:	f7f5 fb87 	bl	8100708 <__aeabi_dmul>
 810affa:	a367      	add	r3, pc, #412	; (adr r3, 810b198 <_dtoa_r+0x2d8>)
 810affc:	e9d3 2300 	ldrd	r2, r3, [r3]
 810b000:	f7f5 f9cc 	bl	810039c <__adddf3>
 810b004:	4606      	mov	r6, r0
 810b006:	4628      	mov	r0, r5
 810b008:	460f      	mov	r7, r1
 810b00a:	f7f5 fb13 	bl	8100634 <__aeabi_i2d>
 810b00e:	a364      	add	r3, pc, #400	; (adr r3, 810b1a0 <_dtoa_r+0x2e0>)
 810b010:	e9d3 2300 	ldrd	r2, r3, [r3]
 810b014:	f7f5 fb78 	bl	8100708 <__aeabi_dmul>
 810b018:	4602      	mov	r2, r0
 810b01a:	460b      	mov	r3, r1
 810b01c:	4630      	mov	r0, r6
 810b01e:	4639      	mov	r1, r7
 810b020:	f7f5 f9bc 	bl	810039c <__adddf3>
 810b024:	4606      	mov	r6, r0
 810b026:	460f      	mov	r7, r1
 810b028:	f7f5 fe1e 	bl	8100c68 <__aeabi_d2iz>
 810b02c:	2200      	movs	r2, #0
 810b02e:	4683      	mov	fp, r0
 810b030:	2300      	movs	r3, #0
 810b032:	4630      	mov	r0, r6
 810b034:	4639      	mov	r1, r7
 810b036:	f7f5 fdd9 	bl	8100bec <__aeabi_dcmplt>
 810b03a:	b148      	cbz	r0, 810b050 <_dtoa_r+0x190>
 810b03c:	4658      	mov	r0, fp
 810b03e:	f7f5 faf9 	bl	8100634 <__aeabi_i2d>
 810b042:	4632      	mov	r2, r6
 810b044:	463b      	mov	r3, r7
 810b046:	f7f5 fdc7 	bl	8100bd8 <__aeabi_dcmpeq>
 810b04a:	b908      	cbnz	r0, 810b050 <_dtoa_r+0x190>
 810b04c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 810b050:	f1bb 0f16 	cmp.w	fp, #22
 810b054:	d857      	bhi.n	810b106 <_dtoa_r+0x246>
 810b056:	4b5b      	ldr	r3, [pc, #364]	; (810b1c4 <_dtoa_r+0x304>)
 810b058:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 810b05c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810b060:	ec51 0b18 	vmov	r0, r1, d8
 810b064:	f7f5 fdc2 	bl	8100bec <__aeabi_dcmplt>
 810b068:	2800      	cmp	r0, #0
 810b06a:	d04e      	beq.n	810b10a <_dtoa_r+0x24a>
 810b06c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 810b070:	2300      	movs	r3, #0
 810b072:	930c      	str	r3, [sp, #48]	; 0x30
 810b074:	9b10      	ldr	r3, [sp, #64]	; 0x40
 810b076:	1b5b      	subs	r3, r3, r5
 810b078:	1e5a      	subs	r2, r3, #1
 810b07a:	bf45      	ittet	mi
 810b07c:	f1c3 0301 	rsbmi	r3, r3, #1
 810b080:	9305      	strmi	r3, [sp, #20]
 810b082:	2300      	movpl	r3, #0
 810b084:	2300      	movmi	r3, #0
 810b086:	9206      	str	r2, [sp, #24]
 810b088:	bf54      	ite	pl
 810b08a:	9305      	strpl	r3, [sp, #20]
 810b08c:	9306      	strmi	r3, [sp, #24]
 810b08e:	f1bb 0f00 	cmp.w	fp, #0
 810b092:	db3c      	blt.n	810b10e <_dtoa_r+0x24e>
 810b094:	9b06      	ldr	r3, [sp, #24]
 810b096:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 810b09a:	445b      	add	r3, fp
 810b09c:	9306      	str	r3, [sp, #24]
 810b09e:	2300      	movs	r3, #0
 810b0a0:	9308      	str	r3, [sp, #32]
 810b0a2:	9b07      	ldr	r3, [sp, #28]
 810b0a4:	2b09      	cmp	r3, #9
 810b0a6:	d868      	bhi.n	810b17a <_dtoa_r+0x2ba>
 810b0a8:	2b05      	cmp	r3, #5
 810b0aa:	bfc4      	itt	gt
 810b0ac:	3b04      	subgt	r3, #4
 810b0ae:	9307      	strgt	r3, [sp, #28]
 810b0b0:	9b07      	ldr	r3, [sp, #28]
 810b0b2:	f1a3 0302 	sub.w	r3, r3, #2
 810b0b6:	bfcc      	ite	gt
 810b0b8:	2500      	movgt	r5, #0
 810b0ba:	2501      	movle	r5, #1
 810b0bc:	2b03      	cmp	r3, #3
 810b0be:	f200 8085 	bhi.w	810b1cc <_dtoa_r+0x30c>
 810b0c2:	e8df f003 	tbb	[pc, r3]
 810b0c6:	3b2e      	.short	0x3b2e
 810b0c8:	5839      	.short	0x5839
 810b0ca:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 810b0ce:	441d      	add	r5, r3
 810b0d0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 810b0d4:	2b20      	cmp	r3, #32
 810b0d6:	bfc1      	itttt	gt
 810b0d8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 810b0dc:	fa08 f803 	lslgt.w	r8, r8, r3
 810b0e0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 810b0e4:	fa26 f303 	lsrgt.w	r3, r6, r3
 810b0e8:	bfd6      	itet	le
 810b0ea:	f1c3 0320 	rsble	r3, r3, #32
 810b0ee:	ea48 0003 	orrgt.w	r0, r8, r3
 810b0f2:	fa06 f003 	lslle.w	r0, r6, r3
 810b0f6:	f7f5 fa8d 	bl	8100614 <__aeabi_ui2d>
 810b0fa:	2201      	movs	r2, #1
 810b0fc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 810b100:	3d01      	subs	r5, #1
 810b102:	920e      	str	r2, [sp, #56]	; 0x38
 810b104:	e76f      	b.n	810afe6 <_dtoa_r+0x126>
 810b106:	2301      	movs	r3, #1
 810b108:	e7b3      	b.n	810b072 <_dtoa_r+0x1b2>
 810b10a:	900c      	str	r0, [sp, #48]	; 0x30
 810b10c:	e7b2      	b.n	810b074 <_dtoa_r+0x1b4>
 810b10e:	9b05      	ldr	r3, [sp, #20]
 810b110:	eba3 030b 	sub.w	r3, r3, fp
 810b114:	9305      	str	r3, [sp, #20]
 810b116:	f1cb 0300 	rsb	r3, fp, #0
 810b11a:	9308      	str	r3, [sp, #32]
 810b11c:	2300      	movs	r3, #0
 810b11e:	930b      	str	r3, [sp, #44]	; 0x2c
 810b120:	e7bf      	b.n	810b0a2 <_dtoa_r+0x1e2>
 810b122:	2300      	movs	r3, #0
 810b124:	9309      	str	r3, [sp, #36]	; 0x24
 810b126:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810b128:	2b00      	cmp	r3, #0
 810b12a:	dc52      	bgt.n	810b1d2 <_dtoa_r+0x312>
 810b12c:	2301      	movs	r3, #1
 810b12e:	9301      	str	r3, [sp, #4]
 810b130:	9304      	str	r3, [sp, #16]
 810b132:	461a      	mov	r2, r3
 810b134:	920a      	str	r2, [sp, #40]	; 0x28
 810b136:	e00b      	b.n	810b150 <_dtoa_r+0x290>
 810b138:	2301      	movs	r3, #1
 810b13a:	e7f3      	b.n	810b124 <_dtoa_r+0x264>
 810b13c:	2300      	movs	r3, #0
 810b13e:	9309      	str	r3, [sp, #36]	; 0x24
 810b140:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810b142:	445b      	add	r3, fp
 810b144:	9301      	str	r3, [sp, #4]
 810b146:	3301      	adds	r3, #1
 810b148:	2b01      	cmp	r3, #1
 810b14a:	9304      	str	r3, [sp, #16]
 810b14c:	bfb8      	it	lt
 810b14e:	2301      	movlt	r3, #1
 810b150:	69e0      	ldr	r0, [r4, #28]
 810b152:	2100      	movs	r1, #0
 810b154:	2204      	movs	r2, #4
 810b156:	f102 0614 	add.w	r6, r2, #20
 810b15a:	429e      	cmp	r6, r3
 810b15c:	d93d      	bls.n	810b1da <_dtoa_r+0x31a>
 810b15e:	6041      	str	r1, [r0, #4]
 810b160:	4620      	mov	r0, r4
 810b162:	f001 fac3 	bl	810c6ec <_Balloc>
 810b166:	9000      	str	r0, [sp, #0]
 810b168:	2800      	cmp	r0, #0
 810b16a:	d139      	bne.n	810b1e0 <_dtoa_r+0x320>
 810b16c:	4b16      	ldr	r3, [pc, #88]	; (810b1c8 <_dtoa_r+0x308>)
 810b16e:	4602      	mov	r2, r0
 810b170:	f240 11af 	movw	r1, #431	; 0x1af
 810b174:	e6bd      	b.n	810aef2 <_dtoa_r+0x32>
 810b176:	2301      	movs	r3, #1
 810b178:	e7e1      	b.n	810b13e <_dtoa_r+0x27e>
 810b17a:	2501      	movs	r5, #1
 810b17c:	2300      	movs	r3, #0
 810b17e:	9307      	str	r3, [sp, #28]
 810b180:	9509      	str	r5, [sp, #36]	; 0x24
 810b182:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 810b186:	9301      	str	r3, [sp, #4]
 810b188:	9304      	str	r3, [sp, #16]
 810b18a:	2200      	movs	r2, #0
 810b18c:	2312      	movs	r3, #18
 810b18e:	e7d1      	b.n	810b134 <_dtoa_r+0x274>
 810b190:	636f4361 	.word	0x636f4361
 810b194:	3fd287a7 	.word	0x3fd287a7
 810b198:	8b60c8b3 	.word	0x8b60c8b3
 810b19c:	3fc68a28 	.word	0x3fc68a28
 810b1a0:	509f79fb 	.word	0x509f79fb
 810b1a4:	3fd34413 	.word	0x3fd34413
 810b1a8:	0810e7d1 	.word	0x0810e7d1
 810b1ac:	0810e9ea 	.word	0x0810e9ea
 810b1b0:	7ff00000 	.word	0x7ff00000
 810b1b4:	0810e9e6 	.word	0x0810e9e6
 810b1b8:	0810e9dd 	.word	0x0810e9dd
 810b1bc:	0810e7a9 	.word	0x0810e7a9
 810b1c0:	3ff80000 	.word	0x3ff80000
 810b1c4:	0810eb48 	.word	0x0810eb48
 810b1c8:	0810ea42 	.word	0x0810ea42
 810b1cc:	2301      	movs	r3, #1
 810b1ce:	9309      	str	r3, [sp, #36]	; 0x24
 810b1d0:	e7d7      	b.n	810b182 <_dtoa_r+0x2c2>
 810b1d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810b1d4:	9301      	str	r3, [sp, #4]
 810b1d6:	9304      	str	r3, [sp, #16]
 810b1d8:	e7ba      	b.n	810b150 <_dtoa_r+0x290>
 810b1da:	3101      	adds	r1, #1
 810b1dc:	0052      	lsls	r2, r2, #1
 810b1de:	e7ba      	b.n	810b156 <_dtoa_r+0x296>
 810b1e0:	69e3      	ldr	r3, [r4, #28]
 810b1e2:	9a00      	ldr	r2, [sp, #0]
 810b1e4:	601a      	str	r2, [r3, #0]
 810b1e6:	9b04      	ldr	r3, [sp, #16]
 810b1e8:	2b0e      	cmp	r3, #14
 810b1ea:	f200 80a8 	bhi.w	810b33e <_dtoa_r+0x47e>
 810b1ee:	2d00      	cmp	r5, #0
 810b1f0:	f000 80a5 	beq.w	810b33e <_dtoa_r+0x47e>
 810b1f4:	f1bb 0f00 	cmp.w	fp, #0
 810b1f8:	dd38      	ble.n	810b26c <_dtoa_r+0x3ac>
 810b1fa:	4bc0      	ldr	r3, [pc, #768]	; (810b4fc <_dtoa_r+0x63c>)
 810b1fc:	f00b 020f 	and.w	r2, fp, #15
 810b200:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810b204:	f41b 7f80 	tst.w	fp, #256	; 0x100
 810b208:	e9d3 6700 	ldrd	r6, r7, [r3]
 810b20c:	ea4f 182b 	mov.w	r8, fp, asr #4
 810b210:	d019      	beq.n	810b246 <_dtoa_r+0x386>
 810b212:	4bbb      	ldr	r3, [pc, #748]	; (810b500 <_dtoa_r+0x640>)
 810b214:	ec51 0b18 	vmov	r0, r1, d8
 810b218:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 810b21c:	f7f5 fb9e 	bl	810095c <__aeabi_ddiv>
 810b220:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810b224:	f008 080f 	and.w	r8, r8, #15
 810b228:	2503      	movs	r5, #3
 810b22a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 810b500 <_dtoa_r+0x640>
 810b22e:	f1b8 0f00 	cmp.w	r8, #0
 810b232:	d10a      	bne.n	810b24a <_dtoa_r+0x38a>
 810b234:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810b238:	4632      	mov	r2, r6
 810b23a:	463b      	mov	r3, r7
 810b23c:	f7f5 fb8e 	bl	810095c <__aeabi_ddiv>
 810b240:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810b244:	e02b      	b.n	810b29e <_dtoa_r+0x3de>
 810b246:	2502      	movs	r5, #2
 810b248:	e7ef      	b.n	810b22a <_dtoa_r+0x36a>
 810b24a:	f018 0f01 	tst.w	r8, #1
 810b24e:	d008      	beq.n	810b262 <_dtoa_r+0x3a2>
 810b250:	4630      	mov	r0, r6
 810b252:	4639      	mov	r1, r7
 810b254:	e9d9 2300 	ldrd	r2, r3, [r9]
 810b258:	f7f5 fa56 	bl	8100708 <__aeabi_dmul>
 810b25c:	3501      	adds	r5, #1
 810b25e:	4606      	mov	r6, r0
 810b260:	460f      	mov	r7, r1
 810b262:	ea4f 0868 	mov.w	r8, r8, asr #1
 810b266:	f109 0908 	add.w	r9, r9, #8
 810b26a:	e7e0      	b.n	810b22e <_dtoa_r+0x36e>
 810b26c:	f000 809f 	beq.w	810b3ae <_dtoa_r+0x4ee>
 810b270:	f1cb 0600 	rsb	r6, fp, #0
 810b274:	4ba1      	ldr	r3, [pc, #644]	; (810b4fc <_dtoa_r+0x63c>)
 810b276:	4fa2      	ldr	r7, [pc, #648]	; (810b500 <_dtoa_r+0x640>)
 810b278:	f006 020f 	and.w	r2, r6, #15
 810b27c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810b280:	e9d3 2300 	ldrd	r2, r3, [r3]
 810b284:	ec51 0b18 	vmov	r0, r1, d8
 810b288:	f7f5 fa3e 	bl	8100708 <__aeabi_dmul>
 810b28c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810b290:	1136      	asrs	r6, r6, #4
 810b292:	2300      	movs	r3, #0
 810b294:	2502      	movs	r5, #2
 810b296:	2e00      	cmp	r6, #0
 810b298:	d17e      	bne.n	810b398 <_dtoa_r+0x4d8>
 810b29a:	2b00      	cmp	r3, #0
 810b29c:	d1d0      	bne.n	810b240 <_dtoa_r+0x380>
 810b29e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 810b2a0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 810b2a4:	2b00      	cmp	r3, #0
 810b2a6:	f000 8084 	beq.w	810b3b2 <_dtoa_r+0x4f2>
 810b2aa:	4b96      	ldr	r3, [pc, #600]	; (810b504 <_dtoa_r+0x644>)
 810b2ac:	2200      	movs	r2, #0
 810b2ae:	4640      	mov	r0, r8
 810b2b0:	4649      	mov	r1, r9
 810b2b2:	f7f5 fc9b 	bl	8100bec <__aeabi_dcmplt>
 810b2b6:	2800      	cmp	r0, #0
 810b2b8:	d07b      	beq.n	810b3b2 <_dtoa_r+0x4f2>
 810b2ba:	9b04      	ldr	r3, [sp, #16]
 810b2bc:	2b00      	cmp	r3, #0
 810b2be:	d078      	beq.n	810b3b2 <_dtoa_r+0x4f2>
 810b2c0:	9b01      	ldr	r3, [sp, #4]
 810b2c2:	2b00      	cmp	r3, #0
 810b2c4:	dd39      	ble.n	810b33a <_dtoa_r+0x47a>
 810b2c6:	4b90      	ldr	r3, [pc, #576]	; (810b508 <_dtoa_r+0x648>)
 810b2c8:	2200      	movs	r2, #0
 810b2ca:	4640      	mov	r0, r8
 810b2cc:	4649      	mov	r1, r9
 810b2ce:	f7f5 fa1b 	bl	8100708 <__aeabi_dmul>
 810b2d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810b2d6:	9e01      	ldr	r6, [sp, #4]
 810b2d8:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 810b2dc:	3501      	adds	r5, #1
 810b2de:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 810b2e2:	4628      	mov	r0, r5
 810b2e4:	f7f5 f9a6 	bl	8100634 <__aeabi_i2d>
 810b2e8:	4642      	mov	r2, r8
 810b2ea:	464b      	mov	r3, r9
 810b2ec:	f7f5 fa0c 	bl	8100708 <__aeabi_dmul>
 810b2f0:	4b86      	ldr	r3, [pc, #536]	; (810b50c <_dtoa_r+0x64c>)
 810b2f2:	2200      	movs	r2, #0
 810b2f4:	f7f5 f852 	bl	810039c <__adddf3>
 810b2f8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 810b2fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810b300:	9303      	str	r3, [sp, #12]
 810b302:	2e00      	cmp	r6, #0
 810b304:	d158      	bne.n	810b3b8 <_dtoa_r+0x4f8>
 810b306:	4b82      	ldr	r3, [pc, #520]	; (810b510 <_dtoa_r+0x650>)
 810b308:	2200      	movs	r2, #0
 810b30a:	4640      	mov	r0, r8
 810b30c:	4649      	mov	r1, r9
 810b30e:	f7f5 f843 	bl	8100398 <__aeabi_dsub>
 810b312:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810b316:	4680      	mov	r8, r0
 810b318:	4689      	mov	r9, r1
 810b31a:	f7f5 fc85 	bl	8100c28 <__aeabi_dcmpgt>
 810b31e:	2800      	cmp	r0, #0
 810b320:	f040 8296 	bne.w	810b850 <_dtoa_r+0x990>
 810b324:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 810b328:	4640      	mov	r0, r8
 810b32a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 810b32e:	4649      	mov	r1, r9
 810b330:	f7f5 fc5c 	bl	8100bec <__aeabi_dcmplt>
 810b334:	2800      	cmp	r0, #0
 810b336:	f040 8289 	bne.w	810b84c <_dtoa_r+0x98c>
 810b33a:	ed8d 8b02 	vstr	d8, [sp, #8]
 810b33e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 810b340:	2b00      	cmp	r3, #0
 810b342:	f2c0 814e 	blt.w	810b5e2 <_dtoa_r+0x722>
 810b346:	f1bb 0f0e 	cmp.w	fp, #14
 810b34a:	f300 814a 	bgt.w	810b5e2 <_dtoa_r+0x722>
 810b34e:	4b6b      	ldr	r3, [pc, #428]	; (810b4fc <_dtoa_r+0x63c>)
 810b350:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 810b354:	e9d3 8900 	ldrd	r8, r9, [r3]
 810b358:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810b35a:	2b00      	cmp	r3, #0
 810b35c:	f280 80dc 	bge.w	810b518 <_dtoa_r+0x658>
 810b360:	9b04      	ldr	r3, [sp, #16]
 810b362:	2b00      	cmp	r3, #0
 810b364:	f300 80d8 	bgt.w	810b518 <_dtoa_r+0x658>
 810b368:	f040 826f 	bne.w	810b84a <_dtoa_r+0x98a>
 810b36c:	4b68      	ldr	r3, [pc, #416]	; (810b510 <_dtoa_r+0x650>)
 810b36e:	2200      	movs	r2, #0
 810b370:	4640      	mov	r0, r8
 810b372:	4649      	mov	r1, r9
 810b374:	f7f5 f9c8 	bl	8100708 <__aeabi_dmul>
 810b378:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810b37c:	f7f5 fc4a 	bl	8100c14 <__aeabi_dcmpge>
 810b380:	9e04      	ldr	r6, [sp, #16]
 810b382:	4637      	mov	r7, r6
 810b384:	2800      	cmp	r0, #0
 810b386:	f040 8245 	bne.w	810b814 <_dtoa_r+0x954>
 810b38a:	9d00      	ldr	r5, [sp, #0]
 810b38c:	2331      	movs	r3, #49	; 0x31
 810b38e:	f805 3b01 	strb.w	r3, [r5], #1
 810b392:	f10b 0b01 	add.w	fp, fp, #1
 810b396:	e241      	b.n	810b81c <_dtoa_r+0x95c>
 810b398:	07f2      	lsls	r2, r6, #31
 810b39a:	d505      	bpl.n	810b3a8 <_dtoa_r+0x4e8>
 810b39c:	e9d7 2300 	ldrd	r2, r3, [r7]
 810b3a0:	f7f5 f9b2 	bl	8100708 <__aeabi_dmul>
 810b3a4:	3501      	adds	r5, #1
 810b3a6:	2301      	movs	r3, #1
 810b3a8:	1076      	asrs	r6, r6, #1
 810b3aa:	3708      	adds	r7, #8
 810b3ac:	e773      	b.n	810b296 <_dtoa_r+0x3d6>
 810b3ae:	2502      	movs	r5, #2
 810b3b0:	e775      	b.n	810b29e <_dtoa_r+0x3de>
 810b3b2:	9e04      	ldr	r6, [sp, #16]
 810b3b4:	465f      	mov	r7, fp
 810b3b6:	e792      	b.n	810b2de <_dtoa_r+0x41e>
 810b3b8:	9900      	ldr	r1, [sp, #0]
 810b3ba:	4b50      	ldr	r3, [pc, #320]	; (810b4fc <_dtoa_r+0x63c>)
 810b3bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 810b3c0:	4431      	add	r1, r6
 810b3c2:	9102      	str	r1, [sp, #8]
 810b3c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 810b3c6:	eeb0 9a47 	vmov.f32	s18, s14
 810b3ca:	eef0 9a67 	vmov.f32	s19, s15
 810b3ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 810b3d2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 810b3d6:	2900      	cmp	r1, #0
 810b3d8:	d044      	beq.n	810b464 <_dtoa_r+0x5a4>
 810b3da:	494e      	ldr	r1, [pc, #312]	; (810b514 <_dtoa_r+0x654>)
 810b3dc:	2000      	movs	r0, #0
 810b3de:	f7f5 fabd 	bl	810095c <__aeabi_ddiv>
 810b3e2:	ec53 2b19 	vmov	r2, r3, d9
 810b3e6:	f7f4 ffd7 	bl	8100398 <__aeabi_dsub>
 810b3ea:	9d00      	ldr	r5, [sp, #0]
 810b3ec:	ec41 0b19 	vmov	d9, r0, r1
 810b3f0:	4649      	mov	r1, r9
 810b3f2:	4640      	mov	r0, r8
 810b3f4:	f7f5 fc38 	bl	8100c68 <__aeabi_d2iz>
 810b3f8:	4606      	mov	r6, r0
 810b3fa:	f7f5 f91b 	bl	8100634 <__aeabi_i2d>
 810b3fe:	4602      	mov	r2, r0
 810b400:	460b      	mov	r3, r1
 810b402:	4640      	mov	r0, r8
 810b404:	4649      	mov	r1, r9
 810b406:	f7f4 ffc7 	bl	8100398 <__aeabi_dsub>
 810b40a:	3630      	adds	r6, #48	; 0x30
 810b40c:	f805 6b01 	strb.w	r6, [r5], #1
 810b410:	ec53 2b19 	vmov	r2, r3, d9
 810b414:	4680      	mov	r8, r0
 810b416:	4689      	mov	r9, r1
 810b418:	f7f5 fbe8 	bl	8100bec <__aeabi_dcmplt>
 810b41c:	2800      	cmp	r0, #0
 810b41e:	d164      	bne.n	810b4ea <_dtoa_r+0x62a>
 810b420:	4642      	mov	r2, r8
 810b422:	464b      	mov	r3, r9
 810b424:	4937      	ldr	r1, [pc, #220]	; (810b504 <_dtoa_r+0x644>)
 810b426:	2000      	movs	r0, #0
 810b428:	f7f4 ffb6 	bl	8100398 <__aeabi_dsub>
 810b42c:	ec53 2b19 	vmov	r2, r3, d9
 810b430:	f7f5 fbdc 	bl	8100bec <__aeabi_dcmplt>
 810b434:	2800      	cmp	r0, #0
 810b436:	f040 80b6 	bne.w	810b5a6 <_dtoa_r+0x6e6>
 810b43a:	9b02      	ldr	r3, [sp, #8]
 810b43c:	429d      	cmp	r5, r3
 810b43e:	f43f af7c 	beq.w	810b33a <_dtoa_r+0x47a>
 810b442:	4b31      	ldr	r3, [pc, #196]	; (810b508 <_dtoa_r+0x648>)
 810b444:	ec51 0b19 	vmov	r0, r1, d9
 810b448:	2200      	movs	r2, #0
 810b44a:	f7f5 f95d 	bl	8100708 <__aeabi_dmul>
 810b44e:	4b2e      	ldr	r3, [pc, #184]	; (810b508 <_dtoa_r+0x648>)
 810b450:	ec41 0b19 	vmov	d9, r0, r1
 810b454:	2200      	movs	r2, #0
 810b456:	4640      	mov	r0, r8
 810b458:	4649      	mov	r1, r9
 810b45a:	f7f5 f955 	bl	8100708 <__aeabi_dmul>
 810b45e:	4680      	mov	r8, r0
 810b460:	4689      	mov	r9, r1
 810b462:	e7c5      	b.n	810b3f0 <_dtoa_r+0x530>
 810b464:	ec51 0b17 	vmov	r0, r1, d7
 810b468:	f7f5 f94e 	bl	8100708 <__aeabi_dmul>
 810b46c:	9b02      	ldr	r3, [sp, #8]
 810b46e:	9d00      	ldr	r5, [sp, #0]
 810b470:	930f      	str	r3, [sp, #60]	; 0x3c
 810b472:	ec41 0b19 	vmov	d9, r0, r1
 810b476:	4649      	mov	r1, r9
 810b478:	4640      	mov	r0, r8
 810b47a:	f7f5 fbf5 	bl	8100c68 <__aeabi_d2iz>
 810b47e:	4606      	mov	r6, r0
 810b480:	f7f5 f8d8 	bl	8100634 <__aeabi_i2d>
 810b484:	3630      	adds	r6, #48	; 0x30
 810b486:	4602      	mov	r2, r0
 810b488:	460b      	mov	r3, r1
 810b48a:	4640      	mov	r0, r8
 810b48c:	4649      	mov	r1, r9
 810b48e:	f7f4 ff83 	bl	8100398 <__aeabi_dsub>
 810b492:	f805 6b01 	strb.w	r6, [r5], #1
 810b496:	9b02      	ldr	r3, [sp, #8]
 810b498:	429d      	cmp	r5, r3
 810b49a:	4680      	mov	r8, r0
 810b49c:	4689      	mov	r9, r1
 810b49e:	f04f 0200 	mov.w	r2, #0
 810b4a2:	d124      	bne.n	810b4ee <_dtoa_r+0x62e>
 810b4a4:	4b1b      	ldr	r3, [pc, #108]	; (810b514 <_dtoa_r+0x654>)
 810b4a6:	ec51 0b19 	vmov	r0, r1, d9
 810b4aa:	f7f4 ff77 	bl	810039c <__adddf3>
 810b4ae:	4602      	mov	r2, r0
 810b4b0:	460b      	mov	r3, r1
 810b4b2:	4640      	mov	r0, r8
 810b4b4:	4649      	mov	r1, r9
 810b4b6:	f7f5 fbb7 	bl	8100c28 <__aeabi_dcmpgt>
 810b4ba:	2800      	cmp	r0, #0
 810b4bc:	d173      	bne.n	810b5a6 <_dtoa_r+0x6e6>
 810b4be:	ec53 2b19 	vmov	r2, r3, d9
 810b4c2:	4914      	ldr	r1, [pc, #80]	; (810b514 <_dtoa_r+0x654>)
 810b4c4:	2000      	movs	r0, #0
 810b4c6:	f7f4 ff67 	bl	8100398 <__aeabi_dsub>
 810b4ca:	4602      	mov	r2, r0
 810b4cc:	460b      	mov	r3, r1
 810b4ce:	4640      	mov	r0, r8
 810b4d0:	4649      	mov	r1, r9
 810b4d2:	f7f5 fb8b 	bl	8100bec <__aeabi_dcmplt>
 810b4d6:	2800      	cmp	r0, #0
 810b4d8:	f43f af2f 	beq.w	810b33a <_dtoa_r+0x47a>
 810b4dc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 810b4de:	1e6b      	subs	r3, r5, #1
 810b4e0:	930f      	str	r3, [sp, #60]	; 0x3c
 810b4e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 810b4e6:	2b30      	cmp	r3, #48	; 0x30
 810b4e8:	d0f8      	beq.n	810b4dc <_dtoa_r+0x61c>
 810b4ea:	46bb      	mov	fp, r7
 810b4ec:	e04a      	b.n	810b584 <_dtoa_r+0x6c4>
 810b4ee:	4b06      	ldr	r3, [pc, #24]	; (810b508 <_dtoa_r+0x648>)
 810b4f0:	f7f5 f90a 	bl	8100708 <__aeabi_dmul>
 810b4f4:	4680      	mov	r8, r0
 810b4f6:	4689      	mov	r9, r1
 810b4f8:	e7bd      	b.n	810b476 <_dtoa_r+0x5b6>
 810b4fa:	bf00      	nop
 810b4fc:	0810eb48 	.word	0x0810eb48
 810b500:	0810eb20 	.word	0x0810eb20
 810b504:	3ff00000 	.word	0x3ff00000
 810b508:	40240000 	.word	0x40240000
 810b50c:	401c0000 	.word	0x401c0000
 810b510:	40140000 	.word	0x40140000
 810b514:	3fe00000 	.word	0x3fe00000
 810b518:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 810b51c:	9d00      	ldr	r5, [sp, #0]
 810b51e:	4642      	mov	r2, r8
 810b520:	464b      	mov	r3, r9
 810b522:	4630      	mov	r0, r6
 810b524:	4639      	mov	r1, r7
 810b526:	f7f5 fa19 	bl	810095c <__aeabi_ddiv>
 810b52a:	f7f5 fb9d 	bl	8100c68 <__aeabi_d2iz>
 810b52e:	9001      	str	r0, [sp, #4]
 810b530:	f7f5 f880 	bl	8100634 <__aeabi_i2d>
 810b534:	4642      	mov	r2, r8
 810b536:	464b      	mov	r3, r9
 810b538:	f7f5 f8e6 	bl	8100708 <__aeabi_dmul>
 810b53c:	4602      	mov	r2, r0
 810b53e:	460b      	mov	r3, r1
 810b540:	4630      	mov	r0, r6
 810b542:	4639      	mov	r1, r7
 810b544:	f7f4 ff28 	bl	8100398 <__aeabi_dsub>
 810b548:	9e01      	ldr	r6, [sp, #4]
 810b54a:	9f04      	ldr	r7, [sp, #16]
 810b54c:	3630      	adds	r6, #48	; 0x30
 810b54e:	f805 6b01 	strb.w	r6, [r5], #1
 810b552:	9e00      	ldr	r6, [sp, #0]
 810b554:	1bae      	subs	r6, r5, r6
 810b556:	42b7      	cmp	r7, r6
 810b558:	4602      	mov	r2, r0
 810b55a:	460b      	mov	r3, r1
 810b55c:	d134      	bne.n	810b5c8 <_dtoa_r+0x708>
 810b55e:	f7f4 ff1d 	bl	810039c <__adddf3>
 810b562:	4642      	mov	r2, r8
 810b564:	464b      	mov	r3, r9
 810b566:	4606      	mov	r6, r0
 810b568:	460f      	mov	r7, r1
 810b56a:	f7f5 fb5d 	bl	8100c28 <__aeabi_dcmpgt>
 810b56e:	b9c8      	cbnz	r0, 810b5a4 <_dtoa_r+0x6e4>
 810b570:	4642      	mov	r2, r8
 810b572:	464b      	mov	r3, r9
 810b574:	4630      	mov	r0, r6
 810b576:	4639      	mov	r1, r7
 810b578:	f7f5 fb2e 	bl	8100bd8 <__aeabi_dcmpeq>
 810b57c:	b110      	cbz	r0, 810b584 <_dtoa_r+0x6c4>
 810b57e:	9b01      	ldr	r3, [sp, #4]
 810b580:	07db      	lsls	r3, r3, #31
 810b582:	d40f      	bmi.n	810b5a4 <_dtoa_r+0x6e4>
 810b584:	4651      	mov	r1, sl
 810b586:	4620      	mov	r0, r4
 810b588:	f001 f8f0 	bl	810c76c <_Bfree>
 810b58c:	2300      	movs	r3, #0
 810b58e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 810b590:	702b      	strb	r3, [r5, #0]
 810b592:	f10b 0301 	add.w	r3, fp, #1
 810b596:	6013      	str	r3, [r2, #0]
 810b598:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810b59a:	2b00      	cmp	r3, #0
 810b59c:	f43f ace2 	beq.w	810af64 <_dtoa_r+0xa4>
 810b5a0:	601d      	str	r5, [r3, #0]
 810b5a2:	e4df      	b.n	810af64 <_dtoa_r+0xa4>
 810b5a4:	465f      	mov	r7, fp
 810b5a6:	462b      	mov	r3, r5
 810b5a8:	461d      	mov	r5, r3
 810b5aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810b5ae:	2a39      	cmp	r2, #57	; 0x39
 810b5b0:	d106      	bne.n	810b5c0 <_dtoa_r+0x700>
 810b5b2:	9a00      	ldr	r2, [sp, #0]
 810b5b4:	429a      	cmp	r2, r3
 810b5b6:	d1f7      	bne.n	810b5a8 <_dtoa_r+0x6e8>
 810b5b8:	9900      	ldr	r1, [sp, #0]
 810b5ba:	2230      	movs	r2, #48	; 0x30
 810b5bc:	3701      	adds	r7, #1
 810b5be:	700a      	strb	r2, [r1, #0]
 810b5c0:	781a      	ldrb	r2, [r3, #0]
 810b5c2:	3201      	adds	r2, #1
 810b5c4:	701a      	strb	r2, [r3, #0]
 810b5c6:	e790      	b.n	810b4ea <_dtoa_r+0x62a>
 810b5c8:	4ba3      	ldr	r3, [pc, #652]	; (810b858 <_dtoa_r+0x998>)
 810b5ca:	2200      	movs	r2, #0
 810b5cc:	f7f5 f89c 	bl	8100708 <__aeabi_dmul>
 810b5d0:	2200      	movs	r2, #0
 810b5d2:	2300      	movs	r3, #0
 810b5d4:	4606      	mov	r6, r0
 810b5d6:	460f      	mov	r7, r1
 810b5d8:	f7f5 fafe 	bl	8100bd8 <__aeabi_dcmpeq>
 810b5dc:	2800      	cmp	r0, #0
 810b5de:	d09e      	beq.n	810b51e <_dtoa_r+0x65e>
 810b5e0:	e7d0      	b.n	810b584 <_dtoa_r+0x6c4>
 810b5e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810b5e4:	2a00      	cmp	r2, #0
 810b5e6:	f000 80ca 	beq.w	810b77e <_dtoa_r+0x8be>
 810b5ea:	9a07      	ldr	r2, [sp, #28]
 810b5ec:	2a01      	cmp	r2, #1
 810b5ee:	f300 80ad 	bgt.w	810b74c <_dtoa_r+0x88c>
 810b5f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 810b5f4:	2a00      	cmp	r2, #0
 810b5f6:	f000 80a5 	beq.w	810b744 <_dtoa_r+0x884>
 810b5fa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 810b5fe:	9e08      	ldr	r6, [sp, #32]
 810b600:	9d05      	ldr	r5, [sp, #20]
 810b602:	9a05      	ldr	r2, [sp, #20]
 810b604:	441a      	add	r2, r3
 810b606:	9205      	str	r2, [sp, #20]
 810b608:	9a06      	ldr	r2, [sp, #24]
 810b60a:	2101      	movs	r1, #1
 810b60c:	441a      	add	r2, r3
 810b60e:	4620      	mov	r0, r4
 810b610:	9206      	str	r2, [sp, #24]
 810b612:	f001 f9ab 	bl	810c96c <__i2b>
 810b616:	4607      	mov	r7, r0
 810b618:	b165      	cbz	r5, 810b634 <_dtoa_r+0x774>
 810b61a:	9b06      	ldr	r3, [sp, #24]
 810b61c:	2b00      	cmp	r3, #0
 810b61e:	dd09      	ble.n	810b634 <_dtoa_r+0x774>
 810b620:	42ab      	cmp	r3, r5
 810b622:	9a05      	ldr	r2, [sp, #20]
 810b624:	bfa8      	it	ge
 810b626:	462b      	movge	r3, r5
 810b628:	1ad2      	subs	r2, r2, r3
 810b62a:	9205      	str	r2, [sp, #20]
 810b62c:	9a06      	ldr	r2, [sp, #24]
 810b62e:	1aed      	subs	r5, r5, r3
 810b630:	1ad3      	subs	r3, r2, r3
 810b632:	9306      	str	r3, [sp, #24]
 810b634:	9b08      	ldr	r3, [sp, #32]
 810b636:	b1f3      	cbz	r3, 810b676 <_dtoa_r+0x7b6>
 810b638:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810b63a:	2b00      	cmp	r3, #0
 810b63c:	f000 80a3 	beq.w	810b786 <_dtoa_r+0x8c6>
 810b640:	2e00      	cmp	r6, #0
 810b642:	dd10      	ble.n	810b666 <_dtoa_r+0x7a6>
 810b644:	4639      	mov	r1, r7
 810b646:	4632      	mov	r2, r6
 810b648:	4620      	mov	r0, r4
 810b64a:	f001 fa4f 	bl	810caec <__pow5mult>
 810b64e:	4652      	mov	r2, sl
 810b650:	4601      	mov	r1, r0
 810b652:	4607      	mov	r7, r0
 810b654:	4620      	mov	r0, r4
 810b656:	f001 f99f 	bl	810c998 <__multiply>
 810b65a:	4651      	mov	r1, sl
 810b65c:	4680      	mov	r8, r0
 810b65e:	4620      	mov	r0, r4
 810b660:	f001 f884 	bl	810c76c <_Bfree>
 810b664:	46c2      	mov	sl, r8
 810b666:	9b08      	ldr	r3, [sp, #32]
 810b668:	1b9a      	subs	r2, r3, r6
 810b66a:	d004      	beq.n	810b676 <_dtoa_r+0x7b6>
 810b66c:	4651      	mov	r1, sl
 810b66e:	4620      	mov	r0, r4
 810b670:	f001 fa3c 	bl	810caec <__pow5mult>
 810b674:	4682      	mov	sl, r0
 810b676:	2101      	movs	r1, #1
 810b678:	4620      	mov	r0, r4
 810b67a:	f001 f977 	bl	810c96c <__i2b>
 810b67e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810b680:	2b00      	cmp	r3, #0
 810b682:	4606      	mov	r6, r0
 810b684:	f340 8081 	ble.w	810b78a <_dtoa_r+0x8ca>
 810b688:	461a      	mov	r2, r3
 810b68a:	4601      	mov	r1, r0
 810b68c:	4620      	mov	r0, r4
 810b68e:	f001 fa2d 	bl	810caec <__pow5mult>
 810b692:	9b07      	ldr	r3, [sp, #28]
 810b694:	2b01      	cmp	r3, #1
 810b696:	4606      	mov	r6, r0
 810b698:	dd7a      	ble.n	810b790 <_dtoa_r+0x8d0>
 810b69a:	f04f 0800 	mov.w	r8, #0
 810b69e:	6933      	ldr	r3, [r6, #16]
 810b6a0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 810b6a4:	6918      	ldr	r0, [r3, #16]
 810b6a6:	f001 f913 	bl	810c8d0 <__hi0bits>
 810b6aa:	f1c0 0020 	rsb	r0, r0, #32
 810b6ae:	9b06      	ldr	r3, [sp, #24]
 810b6b0:	4418      	add	r0, r3
 810b6b2:	f010 001f 	ands.w	r0, r0, #31
 810b6b6:	f000 8094 	beq.w	810b7e2 <_dtoa_r+0x922>
 810b6ba:	f1c0 0320 	rsb	r3, r0, #32
 810b6be:	2b04      	cmp	r3, #4
 810b6c0:	f340 8085 	ble.w	810b7ce <_dtoa_r+0x90e>
 810b6c4:	9b05      	ldr	r3, [sp, #20]
 810b6c6:	f1c0 001c 	rsb	r0, r0, #28
 810b6ca:	4403      	add	r3, r0
 810b6cc:	9305      	str	r3, [sp, #20]
 810b6ce:	9b06      	ldr	r3, [sp, #24]
 810b6d0:	4403      	add	r3, r0
 810b6d2:	4405      	add	r5, r0
 810b6d4:	9306      	str	r3, [sp, #24]
 810b6d6:	9b05      	ldr	r3, [sp, #20]
 810b6d8:	2b00      	cmp	r3, #0
 810b6da:	dd05      	ble.n	810b6e8 <_dtoa_r+0x828>
 810b6dc:	4651      	mov	r1, sl
 810b6de:	461a      	mov	r2, r3
 810b6e0:	4620      	mov	r0, r4
 810b6e2:	f001 fa5d 	bl	810cba0 <__lshift>
 810b6e6:	4682      	mov	sl, r0
 810b6e8:	9b06      	ldr	r3, [sp, #24]
 810b6ea:	2b00      	cmp	r3, #0
 810b6ec:	dd05      	ble.n	810b6fa <_dtoa_r+0x83a>
 810b6ee:	4631      	mov	r1, r6
 810b6f0:	461a      	mov	r2, r3
 810b6f2:	4620      	mov	r0, r4
 810b6f4:	f001 fa54 	bl	810cba0 <__lshift>
 810b6f8:	4606      	mov	r6, r0
 810b6fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 810b6fc:	2b00      	cmp	r3, #0
 810b6fe:	d072      	beq.n	810b7e6 <_dtoa_r+0x926>
 810b700:	4631      	mov	r1, r6
 810b702:	4650      	mov	r0, sl
 810b704:	f001 fab8 	bl	810cc78 <__mcmp>
 810b708:	2800      	cmp	r0, #0
 810b70a:	da6c      	bge.n	810b7e6 <_dtoa_r+0x926>
 810b70c:	2300      	movs	r3, #0
 810b70e:	4651      	mov	r1, sl
 810b710:	220a      	movs	r2, #10
 810b712:	4620      	mov	r0, r4
 810b714:	f001 f84c 	bl	810c7b0 <__multadd>
 810b718:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810b71a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 810b71e:	4682      	mov	sl, r0
 810b720:	2b00      	cmp	r3, #0
 810b722:	f000 81b0 	beq.w	810ba86 <_dtoa_r+0xbc6>
 810b726:	2300      	movs	r3, #0
 810b728:	4639      	mov	r1, r7
 810b72a:	220a      	movs	r2, #10
 810b72c:	4620      	mov	r0, r4
 810b72e:	f001 f83f 	bl	810c7b0 <__multadd>
 810b732:	9b01      	ldr	r3, [sp, #4]
 810b734:	2b00      	cmp	r3, #0
 810b736:	4607      	mov	r7, r0
 810b738:	f300 8096 	bgt.w	810b868 <_dtoa_r+0x9a8>
 810b73c:	9b07      	ldr	r3, [sp, #28]
 810b73e:	2b02      	cmp	r3, #2
 810b740:	dc59      	bgt.n	810b7f6 <_dtoa_r+0x936>
 810b742:	e091      	b.n	810b868 <_dtoa_r+0x9a8>
 810b744:	9b10      	ldr	r3, [sp, #64]	; 0x40
 810b746:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 810b74a:	e758      	b.n	810b5fe <_dtoa_r+0x73e>
 810b74c:	9b04      	ldr	r3, [sp, #16]
 810b74e:	1e5e      	subs	r6, r3, #1
 810b750:	9b08      	ldr	r3, [sp, #32]
 810b752:	42b3      	cmp	r3, r6
 810b754:	bfbf      	itttt	lt
 810b756:	9b08      	ldrlt	r3, [sp, #32]
 810b758:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 810b75a:	9608      	strlt	r6, [sp, #32]
 810b75c:	1af3      	sublt	r3, r6, r3
 810b75e:	bfb4      	ite	lt
 810b760:	18d2      	addlt	r2, r2, r3
 810b762:	1b9e      	subge	r6, r3, r6
 810b764:	9b04      	ldr	r3, [sp, #16]
 810b766:	bfbc      	itt	lt
 810b768:	920b      	strlt	r2, [sp, #44]	; 0x2c
 810b76a:	2600      	movlt	r6, #0
 810b76c:	2b00      	cmp	r3, #0
 810b76e:	bfb7      	itett	lt
 810b770:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 810b774:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 810b778:	1a9d      	sublt	r5, r3, r2
 810b77a:	2300      	movlt	r3, #0
 810b77c:	e741      	b.n	810b602 <_dtoa_r+0x742>
 810b77e:	9e08      	ldr	r6, [sp, #32]
 810b780:	9d05      	ldr	r5, [sp, #20]
 810b782:	9f09      	ldr	r7, [sp, #36]	; 0x24
 810b784:	e748      	b.n	810b618 <_dtoa_r+0x758>
 810b786:	9a08      	ldr	r2, [sp, #32]
 810b788:	e770      	b.n	810b66c <_dtoa_r+0x7ac>
 810b78a:	9b07      	ldr	r3, [sp, #28]
 810b78c:	2b01      	cmp	r3, #1
 810b78e:	dc19      	bgt.n	810b7c4 <_dtoa_r+0x904>
 810b790:	9b02      	ldr	r3, [sp, #8]
 810b792:	b9bb      	cbnz	r3, 810b7c4 <_dtoa_r+0x904>
 810b794:	9b03      	ldr	r3, [sp, #12]
 810b796:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810b79a:	b99b      	cbnz	r3, 810b7c4 <_dtoa_r+0x904>
 810b79c:	9b03      	ldr	r3, [sp, #12]
 810b79e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 810b7a2:	0d1b      	lsrs	r3, r3, #20
 810b7a4:	051b      	lsls	r3, r3, #20
 810b7a6:	b183      	cbz	r3, 810b7ca <_dtoa_r+0x90a>
 810b7a8:	9b05      	ldr	r3, [sp, #20]
 810b7aa:	3301      	adds	r3, #1
 810b7ac:	9305      	str	r3, [sp, #20]
 810b7ae:	9b06      	ldr	r3, [sp, #24]
 810b7b0:	3301      	adds	r3, #1
 810b7b2:	9306      	str	r3, [sp, #24]
 810b7b4:	f04f 0801 	mov.w	r8, #1
 810b7b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810b7ba:	2b00      	cmp	r3, #0
 810b7bc:	f47f af6f 	bne.w	810b69e <_dtoa_r+0x7de>
 810b7c0:	2001      	movs	r0, #1
 810b7c2:	e774      	b.n	810b6ae <_dtoa_r+0x7ee>
 810b7c4:	f04f 0800 	mov.w	r8, #0
 810b7c8:	e7f6      	b.n	810b7b8 <_dtoa_r+0x8f8>
 810b7ca:	4698      	mov	r8, r3
 810b7cc:	e7f4      	b.n	810b7b8 <_dtoa_r+0x8f8>
 810b7ce:	d082      	beq.n	810b6d6 <_dtoa_r+0x816>
 810b7d0:	9a05      	ldr	r2, [sp, #20]
 810b7d2:	331c      	adds	r3, #28
 810b7d4:	441a      	add	r2, r3
 810b7d6:	9205      	str	r2, [sp, #20]
 810b7d8:	9a06      	ldr	r2, [sp, #24]
 810b7da:	441a      	add	r2, r3
 810b7dc:	441d      	add	r5, r3
 810b7de:	9206      	str	r2, [sp, #24]
 810b7e0:	e779      	b.n	810b6d6 <_dtoa_r+0x816>
 810b7e2:	4603      	mov	r3, r0
 810b7e4:	e7f4      	b.n	810b7d0 <_dtoa_r+0x910>
 810b7e6:	9b04      	ldr	r3, [sp, #16]
 810b7e8:	2b00      	cmp	r3, #0
 810b7ea:	dc37      	bgt.n	810b85c <_dtoa_r+0x99c>
 810b7ec:	9b07      	ldr	r3, [sp, #28]
 810b7ee:	2b02      	cmp	r3, #2
 810b7f0:	dd34      	ble.n	810b85c <_dtoa_r+0x99c>
 810b7f2:	9b04      	ldr	r3, [sp, #16]
 810b7f4:	9301      	str	r3, [sp, #4]
 810b7f6:	9b01      	ldr	r3, [sp, #4]
 810b7f8:	b963      	cbnz	r3, 810b814 <_dtoa_r+0x954>
 810b7fa:	4631      	mov	r1, r6
 810b7fc:	2205      	movs	r2, #5
 810b7fe:	4620      	mov	r0, r4
 810b800:	f000 ffd6 	bl	810c7b0 <__multadd>
 810b804:	4601      	mov	r1, r0
 810b806:	4606      	mov	r6, r0
 810b808:	4650      	mov	r0, sl
 810b80a:	f001 fa35 	bl	810cc78 <__mcmp>
 810b80e:	2800      	cmp	r0, #0
 810b810:	f73f adbb 	bgt.w	810b38a <_dtoa_r+0x4ca>
 810b814:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810b816:	9d00      	ldr	r5, [sp, #0]
 810b818:	ea6f 0b03 	mvn.w	fp, r3
 810b81c:	f04f 0800 	mov.w	r8, #0
 810b820:	4631      	mov	r1, r6
 810b822:	4620      	mov	r0, r4
 810b824:	f000 ffa2 	bl	810c76c <_Bfree>
 810b828:	2f00      	cmp	r7, #0
 810b82a:	f43f aeab 	beq.w	810b584 <_dtoa_r+0x6c4>
 810b82e:	f1b8 0f00 	cmp.w	r8, #0
 810b832:	d005      	beq.n	810b840 <_dtoa_r+0x980>
 810b834:	45b8      	cmp	r8, r7
 810b836:	d003      	beq.n	810b840 <_dtoa_r+0x980>
 810b838:	4641      	mov	r1, r8
 810b83a:	4620      	mov	r0, r4
 810b83c:	f000 ff96 	bl	810c76c <_Bfree>
 810b840:	4639      	mov	r1, r7
 810b842:	4620      	mov	r0, r4
 810b844:	f000 ff92 	bl	810c76c <_Bfree>
 810b848:	e69c      	b.n	810b584 <_dtoa_r+0x6c4>
 810b84a:	2600      	movs	r6, #0
 810b84c:	4637      	mov	r7, r6
 810b84e:	e7e1      	b.n	810b814 <_dtoa_r+0x954>
 810b850:	46bb      	mov	fp, r7
 810b852:	4637      	mov	r7, r6
 810b854:	e599      	b.n	810b38a <_dtoa_r+0x4ca>
 810b856:	bf00      	nop
 810b858:	40240000 	.word	0x40240000
 810b85c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810b85e:	2b00      	cmp	r3, #0
 810b860:	f000 80c8 	beq.w	810b9f4 <_dtoa_r+0xb34>
 810b864:	9b04      	ldr	r3, [sp, #16]
 810b866:	9301      	str	r3, [sp, #4]
 810b868:	2d00      	cmp	r5, #0
 810b86a:	dd05      	ble.n	810b878 <_dtoa_r+0x9b8>
 810b86c:	4639      	mov	r1, r7
 810b86e:	462a      	mov	r2, r5
 810b870:	4620      	mov	r0, r4
 810b872:	f001 f995 	bl	810cba0 <__lshift>
 810b876:	4607      	mov	r7, r0
 810b878:	f1b8 0f00 	cmp.w	r8, #0
 810b87c:	d05b      	beq.n	810b936 <_dtoa_r+0xa76>
 810b87e:	6879      	ldr	r1, [r7, #4]
 810b880:	4620      	mov	r0, r4
 810b882:	f000 ff33 	bl	810c6ec <_Balloc>
 810b886:	4605      	mov	r5, r0
 810b888:	b928      	cbnz	r0, 810b896 <_dtoa_r+0x9d6>
 810b88a:	4b83      	ldr	r3, [pc, #524]	; (810ba98 <_dtoa_r+0xbd8>)
 810b88c:	4602      	mov	r2, r0
 810b88e:	f240 21ef 	movw	r1, #751	; 0x2ef
 810b892:	f7ff bb2e 	b.w	810aef2 <_dtoa_r+0x32>
 810b896:	693a      	ldr	r2, [r7, #16]
 810b898:	3202      	adds	r2, #2
 810b89a:	0092      	lsls	r2, r2, #2
 810b89c:	f107 010c 	add.w	r1, r7, #12
 810b8a0:	300c      	adds	r0, #12
 810b8a2:	f7ff fa4b 	bl	810ad3c <memcpy>
 810b8a6:	2201      	movs	r2, #1
 810b8a8:	4629      	mov	r1, r5
 810b8aa:	4620      	mov	r0, r4
 810b8ac:	f001 f978 	bl	810cba0 <__lshift>
 810b8b0:	9b00      	ldr	r3, [sp, #0]
 810b8b2:	3301      	adds	r3, #1
 810b8b4:	9304      	str	r3, [sp, #16]
 810b8b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 810b8ba:	4413      	add	r3, r2
 810b8bc:	9308      	str	r3, [sp, #32]
 810b8be:	9b02      	ldr	r3, [sp, #8]
 810b8c0:	f003 0301 	and.w	r3, r3, #1
 810b8c4:	46b8      	mov	r8, r7
 810b8c6:	9306      	str	r3, [sp, #24]
 810b8c8:	4607      	mov	r7, r0
 810b8ca:	9b04      	ldr	r3, [sp, #16]
 810b8cc:	4631      	mov	r1, r6
 810b8ce:	3b01      	subs	r3, #1
 810b8d0:	4650      	mov	r0, sl
 810b8d2:	9301      	str	r3, [sp, #4]
 810b8d4:	f7ff fa6c 	bl	810adb0 <quorem>
 810b8d8:	4641      	mov	r1, r8
 810b8da:	9002      	str	r0, [sp, #8]
 810b8dc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 810b8e0:	4650      	mov	r0, sl
 810b8e2:	f001 f9c9 	bl	810cc78 <__mcmp>
 810b8e6:	463a      	mov	r2, r7
 810b8e8:	9005      	str	r0, [sp, #20]
 810b8ea:	4631      	mov	r1, r6
 810b8ec:	4620      	mov	r0, r4
 810b8ee:	f001 f9df 	bl	810ccb0 <__mdiff>
 810b8f2:	68c2      	ldr	r2, [r0, #12]
 810b8f4:	4605      	mov	r5, r0
 810b8f6:	bb02      	cbnz	r2, 810b93a <_dtoa_r+0xa7a>
 810b8f8:	4601      	mov	r1, r0
 810b8fa:	4650      	mov	r0, sl
 810b8fc:	f001 f9bc 	bl	810cc78 <__mcmp>
 810b900:	4602      	mov	r2, r0
 810b902:	4629      	mov	r1, r5
 810b904:	4620      	mov	r0, r4
 810b906:	9209      	str	r2, [sp, #36]	; 0x24
 810b908:	f000 ff30 	bl	810c76c <_Bfree>
 810b90c:	9b07      	ldr	r3, [sp, #28]
 810b90e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810b910:	9d04      	ldr	r5, [sp, #16]
 810b912:	ea43 0102 	orr.w	r1, r3, r2
 810b916:	9b06      	ldr	r3, [sp, #24]
 810b918:	4319      	orrs	r1, r3
 810b91a:	d110      	bne.n	810b93e <_dtoa_r+0xa7e>
 810b91c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 810b920:	d029      	beq.n	810b976 <_dtoa_r+0xab6>
 810b922:	9b05      	ldr	r3, [sp, #20]
 810b924:	2b00      	cmp	r3, #0
 810b926:	dd02      	ble.n	810b92e <_dtoa_r+0xa6e>
 810b928:	9b02      	ldr	r3, [sp, #8]
 810b92a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 810b92e:	9b01      	ldr	r3, [sp, #4]
 810b930:	f883 9000 	strb.w	r9, [r3]
 810b934:	e774      	b.n	810b820 <_dtoa_r+0x960>
 810b936:	4638      	mov	r0, r7
 810b938:	e7ba      	b.n	810b8b0 <_dtoa_r+0x9f0>
 810b93a:	2201      	movs	r2, #1
 810b93c:	e7e1      	b.n	810b902 <_dtoa_r+0xa42>
 810b93e:	9b05      	ldr	r3, [sp, #20]
 810b940:	2b00      	cmp	r3, #0
 810b942:	db04      	blt.n	810b94e <_dtoa_r+0xa8e>
 810b944:	9907      	ldr	r1, [sp, #28]
 810b946:	430b      	orrs	r3, r1
 810b948:	9906      	ldr	r1, [sp, #24]
 810b94a:	430b      	orrs	r3, r1
 810b94c:	d120      	bne.n	810b990 <_dtoa_r+0xad0>
 810b94e:	2a00      	cmp	r2, #0
 810b950:	dded      	ble.n	810b92e <_dtoa_r+0xa6e>
 810b952:	4651      	mov	r1, sl
 810b954:	2201      	movs	r2, #1
 810b956:	4620      	mov	r0, r4
 810b958:	f001 f922 	bl	810cba0 <__lshift>
 810b95c:	4631      	mov	r1, r6
 810b95e:	4682      	mov	sl, r0
 810b960:	f001 f98a 	bl	810cc78 <__mcmp>
 810b964:	2800      	cmp	r0, #0
 810b966:	dc03      	bgt.n	810b970 <_dtoa_r+0xab0>
 810b968:	d1e1      	bne.n	810b92e <_dtoa_r+0xa6e>
 810b96a:	f019 0f01 	tst.w	r9, #1
 810b96e:	d0de      	beq.n	810b92e <_dtoa_r+0xa6e>
 810b970:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 810b974:	d1d8      	bne.n	810b928 <_dtoa_r+0xa68>
 810b976:	9a01      	ldr	r2, [sp, #4]
 810b978:	2339      	movs	r3, #57	; 0x39
 810b97a:	7013      	strb	r3, [r2, #0]
 810b97c:	462b      	mov	r3, r5
 810b97e:	461d      	mov	r5, r3
 810b980:	3b01      	subs	r3, #1
 810b982:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 810b986:	2a39      	cmp	r2, #57	; 0x39
 810b988:	d06c      	beq.n	810ba64 <_dtoa_r+0xba4>
 810b98a:	3201      	adds	r2, #1
 810b98c:	701a      	strb	r2, [r3, #0]
 810b98e:	e747      	b.n	810b820 <_dtoa_r+0x960>
 810b990:	2a00      	cmp	r2, #0
 810b992:	dd07      	ble.n	810b9a4 <_dtoa_r+0xae4>
 810b994:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 810b998:	d0ed      	beq.n	810b976 <_dtoa_r+0xab6>
 810b99a:	9a01      	ldr	r2, [sp, #4]
 810b99c:	f109 0301 	add.w	r3, r9, #1
 810b9a0:	7013      	strb	r3, [r2, #0]
 810b9a2:	e73d      	b.n	810b820 <_dtoa_r+0x960>
 810b9a4:	9b04      	ldr	r3, [sp, #16]
 810b9a6:	9a08      	ldr	r2, [sp, #32]
 810b9a8:	f803 9c01 	strb.w	r9, [r3, #-1]
 810b9ac:	4293      	cmp	r3, r2
 810b9ae:	d043      	beq.n	810ba38 <_dtoa_r+0xb78>
 810b9b0:	4651      	mov	r1, sl
 810b9b2:	2300      	movs	r3, #0
 810b9b4:	220a      	movs	r2, #10
 810b9b6:	4620      	mov	r0, r4
 810b9b8:	f000 fefa 	bl	810c7b0 <__multadd>
 810b9bc:	45b8      	cmp	r8, r7
 810b9be:	4682      	mov	sl, r0
 810b9c0:	f04f 0300 	mov.w	r3, #0
 810b9c4:	f04f 020a 	mov.w	r2, #10
 810b9c8:	4641      	mov	r1, r8
 810b9ca:	4620      	mov	r0, r4
 810b9cc:	d107      	bne.n	810b9de <_dtoa_r+0xb1e>
 810b9ce:	f000 feef 	bl	810c7b0 <__multadd>
 810b9d2:	4680      	mov	r8, r0
 810b9d4:	4607      	mov	r7, r0
 810b9d6:	9b04      	ldr	r3, [sp, #16]
 810b9d8:	3301      	adds	r3, #1
 810b9da:	9304      	str	r3, [sp, #16]
 810b9dc:	e775      	b.n	810b8ca <_dtoa_r+0xa0a>
 810b9de:	f000 fee7 	bl	810c7b0 <__multadd>
 810b9e2:	4639      	mov	r1, r7
 810b9e4:	4680      	mov	r8, r0
 810b9e6:	2300      	movs	r3, #0
 810b9e8:	220a      	movs	r2, #10
 810b9ea:	4620      	mov	r0, r4
 810b9ec:	f000 fee0 	bl	810c7b0 <__multadd>
 810b9f0:	4607      	mov	r7, r0
 810b9f2:	e7f0      	b.n	810b9d6 <_dtoa_r+0xb16>
 810b9f4:	9b04      	ldr	r3, [sp, #16]
 810b9f6:	9301      	str	r3, [sp, #4]
 810b9f8:	9d00      	ldr	r5, [sp, #0]
 810b9fa:	4631      	mov	r1, r6
 810b9fc:	4650      	mov	r0, sl
 810b9fe:	f7ff f9d7 	bl	810adb0 <quorem>
 810ba02:	f100 0930 	add.w	r9, r0, #48	; 0x30
 810ba06:	9b00      	ldr	r3, [sp, #0]
 810ba08:	f805 9b01 	strb.w	r9, [r5], #1
 810ba0c:	1aea      	subs	r2, r5, r3
 810ba0e:	9b01      	ldr	r3, [sp, #4]
 810ba10:	4293      	cmp	r3, r2
 810ba12:	dd07      	ble.n	810ba24 <_dtoa_r+0xb64>
 810ba14:	4651      	mov	r1, sl
 810ba16:	2300      	movs	r3, #0
 810ba18:	220a      	movs	r2, #10
 810ba1a:	4620      	mov	r0, r4
 810ba1c:	f000 fec8 	bl	810c7b0 <__multadd>
 810ba20:	4682      	mov	sl, r0
 810ba22:	e7ea      	b.n	810b9fa <_dtoa_r+0xb3a>
 810ba24:	9b01      	ldr	r3, [sp, #4]
 810ba26:	2b00      	cmp	r3, #0
 810ba28:	bfc8      	it	gt
 810ba2a:	461d      	movgt	r5, r3
 810ba2c:	9b00      	ldr	r3, [sp, #0]
 810ba2e:	bfd8      	it	le
 810ba30:	2501      	movle	r5, #1
 810ba32:	441d      	add	r5, r3
 810ba34:	f04f 0800 	mov.w	r8, #0
 810ba38:	4651      	mov	r1, sl
 810ba3a:	2201      	movs	r2, #1
 810ba3c:	4620      	mov	r0, r4
 810ba3e:	f001 f8af 	bl	810cba0 <__lshift>
 810ba42:	4631      	mov	r1, r6
 810ba44:	4682      	mov	sl, r0
 810ba46:	f001 f917 	bl	810cc78 <__mcmp>
 810ba4a:	2800      	cmp	r0, #0
 810ba4c:	dc96      	bgt.n	810b97c <_dtoa_r+0xabc>
 810ba4e:	d102      	bne.n	810ba56 <_dtoa_r+0xb96>
 810ba50:	f019 0f01 	tst.w	r9, #1
 810ba54:	d192      	bne.n	810b97c <_dtoa_r+0xabc>
 810ba56:	462b      	mov	r3, r5
 810ba58:	461d      	mov	r5, r3
 810ba5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810ba5e:	2a30      	cmp	r2, #48	; 0x30
 810ba60:	d0fa      	beq.n	810ba58 <_dtoa_r+0xb98>
 810ba62:	e6dd      	b.n	810b820 <_dtoa_r+0x960>
 810ba64:	9a00      	ldr	r2, [sp, #0]
 810ba66:	429a      	cmp	r2, r3
 810ba68:	d189      	bne.n	810b97e <_dtoa_r+0xabe>
 810ba6a:	f10b 0b01 	add.w	fp, fp, #1
 810ba6e:	2331      	movs	r3, #49	; 0x31
 810ba70:	e796      	b.n	810b9a0 <_dtoa_r+0xae0>
 810ba72:	4b0a      	ldr	r3, [pc, #40]	; (810ba9c <_dtoa_r+0xbdc>)
 810ba74:	f7ff ba99 	b.w	810afaa <_dtoa_r+0xea>
 810ba78:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810ba7a:	2b00      	cmp	r3, #0
 810ba7c:	f47f aa6d 	bne.w	810af5a <_dtoa_r+0x9a>
 810ba80:	4b07      	ldr	r3, [pc, #28]	; (810baa0 <_dtoa_r+0xbe0>)
 810ba82:	f7ff ba92 	b.w	810afaa <_dtoa_r+0xea>
 810ba86:	9b01      	ldr	r3, [sp, #4]
 810ba88:	2b00      	cmp	r3, #0
 810ba8a:	dcb5      	bgt.n	810b9f8 <_dtoa_r+0xb38>
 810ba8c:	9b07      	ldr	r3, [sp, #28]
 810ba8e:	2b02      	cmp	r3, #2
 810ba90:	f73f aeb1 	bgt.w	810b7f6 <_dtoa_r+0x936>
 810ba94:	e7b0      	b.n	810b9f8 <_dtoa_r+0xb38>
 810ba96:	bf00      	nop
 810ba98:	0810ea42 	.word	0x0810ea42
 810ba9c:	0810e7a8 	.word	0x0810e7a8
 810baa0:	0810e9dd 	.word	0x0810e9dd

0810baa4 <rshift>:
 810baa4:	6903      	ldr	r3, [r0, #16]
 810baa6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 810baaa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810baae:	ea4f 1261 	mov.w	r2, r1, asr #5
 810bab2:	f100 0414 	add.w	r4, r0, #20
 810bab6:	dd45      	ble.n	810bb44 <rshift+0xa0>
 810bab8:	f011 011f 	ands.w	r1, r1, #31
 810babc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 810bac0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 810bac4:	d10c      	bne.n	810bae0 <rshift+0x3c>
 810bac6:	f100 0710 	add.w	r7, r0, #16
 810baca:	4629      	mov	r1, r5
 810bacc:	42b1      	cmp	r1, r6
 810bace:	d334      	bcc.n	810bb3a <rshift+0x96>
 810bad0:	1a9b      	subs	r3, r3, r2
 810bad2:	009b      	lsls	r3, r3, #2
 810bad4:	1eea      	subs	r2, r5, #3
 810bad6:	4296      	cmp	r6, r2
 810bad8:	bf38      	it	cc
 810bada:	2300      	movcc	r3, #0
 810badc:	4423      	add	r3, r4
 810bade:	e015      	b.n	810bb0c <rshift+0x68>
 810bae0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 810bae4:	f1c1 0820 	rsb	r8, r1, #32
 810bae8:	40cf      	lsrs	r7, r1
 810baea:	f105 0e04 	add.w	lr, r5, #4
 810baee:	46a1      	mov	r9, r4
 810baf0:	4576      	cmp	r6, lr
 810baf2:	46f4      	mov	ip, lr
 810baf4:	d815      	bhi.n	810bb22 <rshift+0x7e>
 810baf6:	1a9a      	subs	r2, r3, r2
 810baf8:	0092      	lsls	r2, r2, #2
 810bafa:	3a04      	subs	r2, #4
 810bafc:	3501      	adds	r5, #1
 810bafe:	42ae      	cmp	r6, r5
 810bb00:	bf38      	it	cc
 810bb02:	2200      	movcc	r2, #0
 810bb04:	18a3      	adds	r3, r4, r2
 810bb06:	50a7      	str	r7, [r4, r2]
 810bb08:	b107      	cbz	r7, 810bb0c <rshift+0x68>
 810bb0a:	3304      	adds	r3, #4
 810bb0c:	1b1a      	subs	r2, r3, r4
 810bb0e:	42a3      	cmp	r3, r4
 810bb10:	ea4f 02a2 	mov.w	r2, r2, asr #2
 810bb14:	bf08      	it	eq
 810bb16:	2300      	moveq	r3, #0
 810bb18:	6102      	str	r2, [r0, #16]
 810bb1a:	bf08      	it	eq
 810bb1c:	6143      	streq	r3, [r0, #20]
 810bb1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810bb22:	f8dc c000 	ldr.w	ip, [ip]
 810bb26:	fa0c fc08 	lsl.w	ip, ip, r8
 810bb2a:	ea4c 0707 	orr.w	r7, ip, r7
 810bb2e:	f849 7b04 	str.w	r7, [r9], #4
 810bb32:	f85e 7b04 	ldr.w	r7, [lr], #4
 810bb36:	40cf      	lsrs	r7, r1
 810bb38:	e7da      	b.n	810baf0 <rshift+0x4c>
 810bb3a:	f851 cb04 	ldr.w	ip, [r1], #4
 810bb3e:	f847 cf04 	str.w	ip, [r7, #4]!
 810bb42:	e7c3      	b.n	810bacc <rshift+0x28>
 810bb44:	4623      	mov	r3, r4
 810bb46:	e7e1      	b.n	810bb0c <rshift+0x68>

0810bb48 <__hexdig_fun>:
 810bb48:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 810bb4c:	2b09      	cmp	r3, #9
 810bb4e:	d802      	bhi.n	810bb56 <__hexdig_fun+0xe>
 810bb50:	3820      	subs	r0, #32
 810bb52:	b2c0      	uxtb	r0, r0
 810bb54:	4770      	bx	lr
 810bb56:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 810bb5a:	2b05      	cmp	r3, #5
 810bb5c:	d801      	bhi.n	810bb62 <__hexdig_fun+0x1a>
 810bb5e:	3847      	subs	r0, #71	; 0x47
 810bb60:	e7f7      	b.n	810bb52 <__hexdig_fun+0xa>
 810bb62:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 810bb66:	2b05      	cmp	r3, #5
 810bb68:	d801      	bhi.n	810bb6e <__hexdig_fun+0x26>
 810bb6a:	3827      	subs	r0, #39	; 0x27
 810bb6c:	e7f1      	b.n	810bb52 <__hexdig_fun+0xa>
 810bb6e:	2000      	movs	r0, #0
 810bb70:	4770      	bx	lr
	...

0810bb74 <__gethex>:
 810bb74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810bb78:	4617      	mov	r7, r2
 810bb7a:	680a      	ldr	r2, [r1, #0]
 810bb7c:	b085      	sub	sp, #20
 810bb7e:	f102 0b02 	add.w	fp, r2, #2
 810bb82:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 810bb86:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 810bb8a:	4681      	mov	r9, r0
 810bb8c:	468a      	mov	sl, r1
 810bb8e:	9302      	str	r3, [sp, #8]
 810bb90:	32fe      	adds	r2, #254	; 0xfe
 810bb92:	eb02 030b 	add.w	r3, r2, fp
 810bb96:	46d8      	mov	r8, fp
 810bb98:	f81b 0b01 	ldrb.w	r0, [fp], #1
 810bb9c:	9301      	str	r3, [sp, #4]
 810bb9e:	2830      	cmp	r0, #48	; 0x30
 810bba0:	d0f7      	beq.n	810bb92 <__gethex+0x1e>
 810bba2:	f7ff ffd1 	bl	810bb48 <__hexdig_fun>
 810bba6:	4604      	mov	r4, r0
 810bba8:	2800      	cmp	r0, #0
 810bbaa:	d138      	bne.n	810bc1e <__gethex+0xaa>
 810bbac:	49a7      	ldr	r1, [pc, #668]	; (810be4c <__gethex+0x2d8>)
 810bbae:	2201      	movs	r2, #1
 810bbb0:	4640      	mov	r0, r8
 810bbb2:	f7ff f84d 	bl	810ac50 <strncmp>
 810bbb6:	4606      	mov	r6, r0
 810bbb8:	2800      	cmp	r0, #0
 810bbba:	d169      	bne.n	810bc90 <__gethex+0x11c>
 810bbbc:	f898 0001 	ldrb.w	r0, [r8, #1]
 810bbc0:	465d      	mov	r5, fp
 810bbc2:	f7ff ffc1 	bl	810bb48 <__hexdig_fun>
 810bbc6:	2800      	cmp	r0, #0
 810bbc8:	d064      	beq.n	810bc94 <__gethex+0x120>
 810bbca:	465a      	mov	r2, fp
 810bbcc:	7810      	ldrb	r0, [r2, #0]
 810bbce:	2830      	cmp	r0, #48	; 0x30
 810bbd0:	4690      	mov	r8, r2
 810bbd2:	f102 0201 	add.w	r2, r2, #1
 810bbd6:	d0f9      	beq.n	810bbcc <__gethex+0x58>
 810bbd8:	f7ff ffb6 	bl	810bb48 <__hexdig_fun>
 810bbdc:	2301      	movs	r3, #1
 810bbde:	fab0 f480 	clz	r4, r0
 810bbe2:	0964      	lsrs	r4, r4, #5
 810bbe4:	465e      	mov	r6, fp
 810bbe6:	9301      	str	r3, [sp, #4]
 810bbe8:	4642      	mov	r2, r8
 810bbea:	4615      	mov	r5, r2
 810bbec:	3201      	adds	r2, #1
 810bbee:	7828      	ldrb	r0, [r5, #0]
 810bbf0:	f7ff ffaa 	bl	810bb48 <__hexdig_fun>
 810bbf4:	2800      	cmp	r0, #0
 810bbf6:	d1f8      	bne.n	810bbea <__gethex+0x76>
 810bbf8:	4994      	ldr	r1, [pc, #592]	; (810be4c <__gethex+0x2d8>)
 810bbfa:	2201      	movs	r2, #1
 810bbfc:	4628      	mov	r0, r5
 810bbfe:	f7ff f827 	bl	810ac50 <strncmp>
 810bc02:	b978      	cbnz	r0, 810bc24 <__gethex+0xb0>
 810bc04:	b946      	cbnz	r6, 810bc18 <__gethex+0xa4>
 810bc06:	1c6e      	adds	r6, r5, #1
 810bc08:	4632      	mov	r2, r6
 810bc0a:	4615      	mov	r5, r2
 810bc0c:	3201      	adds	r2, #1
 810bc0e:	7828      	ldrb	r0, [r5, #0]
 810bc10:	f7ff ff9a 	bl	810bb48 <__hexdig_fun>
 810bc14:	2800      	cmp	r0, #0
 810bc16:	d1f8      	bne.n	810bc0a <__gethex+0x96>
 810bc18:	1b73      	subs	r3, r6, r5
 810bc1a:	009e      	lsls	r6, r3, #2
 810bc1c:	e004      	b.n	810bc28 <__gethex+0xb4>
 810bc1e:	2400      	movs	r4, #0
 810bc20:	4626      	mov	r6, r4
 810bc22:	e7e1      	b.n	810bbe8 <__gethex+0x74>
 810bc24:	2e00      	cmp	r6, #0
 810bc26:	d1f7      	bne.n	810bc18 <__gethex+0xa4>
 810bc28:	782b      	ldrb	r3, [r5, #0]
 810bc2a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 810bc2e:	2b50      	cmp	r3, #80	; 0x50
 810bc30:	d13d      	bne.n	810bcae <__gethex+0x13a>
 810bc32:	786b      	ldrb	r3, [r5, #1]
 810bc34:	2b2b      	cmp	r3, #43	; 0x2b
 810bc36:	d02f      	beq.n	810bc98 <__gethex+0x124>
 810bc38:	2b2d      	cmp	r3, #45	; 0x2d
 810bc3a:	d031      	beq.n	810bca0 <__gethex+0x12c>
 810bc3c:	1c69      	adds	r1, r5, #1
 810bc3e:	f04f 0b00 	mov.w	fp, #0
 810bc42:	7808      	ldrb	r0, [r1, #0]
 810bc44:	f7ff ff80 	bl	810bb48 <__hexdig_fun>
 810bc48:	1e42      	subs	r2, r0, #1
 810bc4a:	b2d2      	uxtb	r2, r2
 810bc4c:	2a18      	cmp	r2, #24
 810bc4e:	d82e      	bhi.n	810bcae <__gethex+0x13a>
 810bc50:	f1a0 0210 	sub.w	r2, r0, #16
 810bc54:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 810bc58:	f7ff ff76 	bl	810bb48 <__hexdig_fun>
 810bc5c:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 810bc60:	fa5f fc8c 	uxtb.w	ip, ip
 810bc64:	f1bc 0f18 	cmp.w	ip, #24
 810bc68:	d91d      	bls.n	810bca6 <__gethex+0x132>
 810bc6a:	f1bb 0f00 	cmp.w	fp, #0
 810bc6e:	d000      	beq.n	810bc72 <__gethex+0xfe>
 810bc70:	4252      	negs	r2, r2
 810bc72:	4416      	add	r6, r2
 810bc74:	f8ca 1000 	str.w	r1, [sl]
 810bc78:	b1dc      	cbz	r4, 810bcb2 <__gethex+0x13e>
 810bc7a:	9b01      	ldr	r3, [sp, #4]
 810bc7c:	2b00      	cmp	r3, #0
 810bc7e:	bf14      	ite	ne
 810bc80:	f04f 0800 	movne.w	r8, #0
 810bc84:	f04f 0806 	moveq.w	r8, #6
 810bc88:	4640      	mov	r0, r8
 810bc8a:	b005      	add	sp, #20
 810bc8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810bc90:	4645      	mov	r5, r8
 810bc92:	4626      	mov	r6, r4
 810bc94:	2401      	movs	r4, #1
 810bc96:	e7c7      	b.n	810bc28 <__gethex+0xb4>
 810bc98:	f04f 0b00 	mov.w	fp, #0
 810bc9c:	1ca9      	adds	r1, r5, #2
 810bc9e:	e7d0      	b.n	810bc42 <__gethex+0xce>
 810bca0:	f04f 0b01 	mov.w	fp, #1
 810bca4:	e7fa      	b.n	810bc9c <__gethex+0x128>
 810bca6:	230a      	movs	r3, #10
 810bca8:	fb03 0002 	mla	r0, r3, r2, r0
 810bcac:	e7d0      	b.n	810bc50 <__gethex+0xdc>
 810bcae:	4629      	mov	r1, r5
 810bcb0:	e7e0      	b.n	810bc74 <__gethex+0x100>
 810bcb2:	eba5 0308 	sub.w	r3, r5, r8
 810bcb6:	3b01      	subs	r3, #1
 810bcb8:	4621      	mov	r1, r4
 810bcba:	2b07      	cmp	r3, #7
 810bcbc:	dc0a      	bgt.n	810bcd4 <__gethex+0x160>
 810bcbe:	4648      	mov	r0, r9
 810bcc0:	f000 fd14 	bl	810c6ec <_Balloc>
 810bcc4:	4604      	mov	r4, r0
 810bcc6:	b940      	cbnz	r0, 810bcda <__gethex+0x166>
 810bcc8:	4b61      	ldr	r3, [pc, #388]	; (810be50 <__gethex+0x2dc>)
 810bcca:	4602      	mov	r2, r0
 810bccc:	21e4      	movs	r1, #228	; 0xe4
 810bcce:	4861      	ldr	r0, [pc, #388]	; (810be54 <__gethex+0x2e0>)
 810bcd0:	f7ff f850 	bl	810ad74 <__assert_func>
 810bcd4:	3101      	adds	r1, #1
 810bcd6:	105b      	asrs	r3, r3, #1
 810bcd8:	e7ef      	b.n	810bcba <__gethex+0x146>
 810bcda:	f100 0a14 	add.w	sl, r0, #20
 810bcde:	2300      	movs	r3, #0
 810bce0:	495a      	ldr	r1, [pc, #360]	; (810be4c <__gethex+0x2d8>)
 810bce2:	f8cd a004 	str.w	sl, [sp, #4]
 810bce6:	469b      	mov	fp, r3
 810bce8:	45a8      	cmp	r8, r5
 810bcea:	d342      	bcc.n	810bd72 <__gethex+0x1fe>
 810bcec:	9801      	ldr	r0, [sp, #4]
 810bcee:	f840 bb04 	str.w	fp, [r0], #4
 810bcf2:	eba0 000a 	sub.w	r0, r0, sl
 810bcf6:	1080      	asrs	r0, r0, #2
 810bcf8:	6120      	str	r0, [r4, #16]
 810bcfa:	ea4f 1840 	mov.w	r8, r0, lsl #5
 810bcfe:	4658      	mov	r0, fp
 810bd00:	f000 fde6 	bl	810c8d0 <__hi0bits>
 810bd04:	683d      	ldr	r5, [r7, #0]
 810bd06:	eba8 0000 	sub.w	r0, r8, r0
 810bd0a:	42a8      	cmp	r0, r5
 810bd0c:	dd59      	ble.n	810bdc2 <__gethex+0x24e>
 810bd0e:	eba0 0805 	sub.w	r8, r0, r5
 810bd12:	4641      	mov	r1, r8
 810bd14:	4620      	mov	r0, r4
 810bd16:	f001 f975 	bl	810d004 <__any_on>
 810bd1a:	4683      	mov	fp, r0
 810bd1c:	b1b8      	cbz	r0, 810bd4e <__gethex+0x1da>
 810bd1e:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 810bd22:	1159      	asrs	r1, r3, #5
 810bd24:	f003 021f 	and.w	r2, r3, #31
 810bd28:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 810bd2c:	f04f 0b01 	mov.w	fp, #1
 810bd30:	fa0b f202 	lsl.w	r2, fp, r2
 810bd34:	420a      	tst	r2, r1
 810bd36:	d00a      	beq.n	810bd4e <__gethex+0x1da>
 810bd38:	455b      	cmp	r3, fp
 810bd3a:	dd06      	ble.n	810bd4a <__gethex+0x1d6>
 810bd3c:	f1a8 0102 	sub.w	r1, r8, #2
 810bd40:	4620      	mov	r0, r4
 810bd42:	f001 f95f 	bl	810d004 <__any_on>
 810bd46:	2800      	cmp	r0, #0
 810bd48:	d138      	bne.n	810bdbc <__gethex+0x248>
 810bd4a:	f04f 0b02 	mov.w	fp, #2
 810bd4e:	4641      	mov	r1, r8
 810bd50:	4620      	mov	r0, r4
 810bd52:	f7ff fea7 	bl	810baa4 <rshift>
 810bd56:	4446      	add	r6, r8
 810bd58:	68bb      	ldr	r3, [r7, #8]
 810bd5a:	42b3      	cmp	r3, r6
 810bd5c:	da41      	bge.n	810bde2 <__gethex+0x26e>
 810bd5e:	4621      	mov	r1, r4
 810bd60:	4648      	mov	r0, r9
 810bd62:	f000 fd03 	bl	810c76c <_Bfree>
 810bd66:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 810bd68:	2300      	movs	r3, #0
 810bd6a:	6013      	str	r3, [r2, #0]
 810bd6c:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 810bd70:	e78a      	b.n	810bc88 <__gethex+0x114>
 810bd72:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 810bd76:	2a2e      	cmp	r2, #46	; 0x2e
 810bd78:	d014      	beq.n	810bda4 <__gethex+0x230>
 810bd7a:	2b20      	cmp	r3, #32
 810bd7c:	d106      	bne.n	810bd8c <__gethex+0x218>
 810bd7e:	9b01      	ldr	r3, [sp, #4]
 810bd80:	f843 bb04 	str.w	fp, [r3], #4
 810bd84:	f04f 0b00 	mov.w	fp, #0
 810bd88:	9301      	str	r3, [sp, #4]
 810bd8a:	465b      	mov	r3, fp
 810bd8c:	7828      	ldrb	r0, [r5, #0]
 810bd8e:	9303      	str	r3, [sp, #12]
 810bd90:	f7ff feda 	bl	810bb48 <__hexdig_fun>
 810bd94:	9b03      	ldr	r3, [sp, #12]
 810bd96:	f000 000f 	and.w	r0, r0, #15
 810bd9a:	4098      	lsls	r0, r3
 810bd9c:	ea4b 0b00 	orr.w	fp, fp, r0
 810bda0:	3304      	adds	r3, #4
 810bda2:	e7a1      	b.n	810bce8 <__gethex+0x174>
 810bda4:	45a8      	cmp	r8, r5
 810bda6:	d8e8      	bhi.n	810bd7a <__gethex+0x206>
 810bda8:	2201      	movs	r2, #1
 810bdaa:	4628      	mov	r0, r5
 810bdac:	9303      	str	r3, [sp, #12]
 810bdae:	f7fe ff4f 	bl	810ac50 <strncmp>
 810bdb2:	4926      	ldr	r1, [pc, #152]	; (810be4c <__gethex+0x2d8>)
 810bdb4:	9b03      	ldr	r3, [sp, #12]
 810bdb6:	2800      	cmp	r0, #0
 810bdb8:	d1df      	bne.n	810bd7a <__gethex+0x206>
 810bdba:	e795      	b.n	810bce8 <__gethex+0x174>
 810bdbc:	f04f 0b03 	mov.w	fp, #3
 810bdc0:	e7c5      	b.n	810bd4e <__gethex+0x1da>
 810bdc2:	da0b      	bge.n	810bddc <__gethex+0x268>
 810bdc4:	eba5 0800 	sub.w	r8, r5, r0
 810bdc8:	4621      	mov	r1, r4
 810bdca:	4642      	mov	r2, r8
 810bdcc:	4648      	mov	r0, r9
 810bdce:	f000 fee7 	bl	810cba0 <__lshift>
 810bdd2:	eba6 0608 	sub.w	r6, r6, r8
 810bdd6:	4604      	mov	r4, r0
 810bdd8:	f100 0a14 	add.w	sl, r0, #20
 810bddc:	f04f 0b00 	mov.w	fp, #0
 810bde0:	e7ba      	b.n	810bd58 <__gethex+0x1e4>
 810bde2:	687b      	ldr	r3, [r7, #4]
 810bde4:	42b3      	cmp	r3, r6
 810bde6:	dd73      	ble.n	810bed0 <__gethex+0x35c>
 810bde8:	1b9e      	subs	r6, r3, r6
 810bdea:	42b5      	cmp	r5, r6
 810bdec:	dc34      	bgt.n	810be58 <__gethex+0x2e4>
 810bdee:	68fb      	ldr	r3, [r7, #12]
 810bdf0:	2b02      	cmp	r3, #2
 810bdf2:	d023      	beq.n	810be3c <__gethex+0x2c8>
 810bdf4:	2b03      	cmp	r3, #3
 810bdf6:	d025      	beq.n	810be44 <__gethex+0x2d0>
 810bdf8:	2b01      	cmp	r3, #1
 810bdfa:	d115      	bne.n	810be28 <__gethex+0x2b4>
 810bdfc:	42b5      	cmp	r5, r6
 810bdfe:	d113      	bne.n	810be28 <__gethex+0x2b4>
 810be00:	2d01      	cmp	r5, #1
 810be02:	d10b      	bne.n	810be1c <__gethex+0x2a8>
 810be04:	9a02      	ldr	r2, [sp, #8]
 810be06:	687b      	ldr	r3, [r7, #4]
 810be08:	6013      	str	r3, [r2, #0]
 810be0a:	2301      	movs	r3, #1
 810be0c:	6123      	str	r3, [r4, #16]
 810be0e:	f8ca 3000 	str.w	r3, [sl]
 810be12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 810be14:	f04f 0862 	mov.w	r8, #98	; 0x62
 810be18:	601c      	str	r4, [r3, #0]
 810be1a:	e735      	b.n	810bc88 <__gethex+0x114>
 810be1c:	1e69      	subs	r1, r5, #1
 810be1e:	4620      	mov	r0, r4
 810be20:	f001 f8f0 	bl	810d004 <__any_on>
 810be24:	2800      	cmp	r0, #0
 810be26:	d1ed      	bne.n	810be04 <__gethex+0x290>
 810be28:	4621      	mov	r1, r4
 810be2a:	4648      	mov	r0, r9
 810be2c:	f000 fc9e 	bl	810c76c <_Bfree>
 810be30:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 810be32:	2300      	movs	r3, #0
 810be34:	6013      	str	r3, [r2, #0]
 810be36:	f04f 0850 	mov.w	r8, #80	; 0x50
 810be3a:	e725      	b.n	810bc88 <__gethex+0x114>
 810be3c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810be3e:	2b00      	cmp	r3, #0
 810be40:	d1f2      	bne.n	810be28 <__gethex+0x2b4>
 810be42:	e7df      	b.n	810be04 <__gethex+0x290>
 810be44:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810be46:	2b00      	cmp	r3, #0
 810be48:	d1dc      	bne.n	810be04 <__gethex+0x290>
 810be4a:	e7ed      	b.n	810be28 <__gethex+0x2b4>
 810be4c:	0810e840 	.word	0x0810e840
 810be50:	0810ea42 	.word	0x0810ea42
 810be54:	0810ea53 	.word	0x0810ea53
 810be58:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 810be5c:	f1bb 0f00 	cmp.w	fp, #0
 810be60:	d133      	bne.n	810beca <__gethex+0x356>
 810be62:	f1b8 0f00 	cmp.w	r8, #0
 810be66:	d004      	beq.n	810be72 <__gethex+0x2fe>
 810be68:	4641      	mov	r1, r8
 810be6a:	4620      	mov	r0, r4
 810be6c:	f001 f8ca 	bl	810d004 <__any_on>
 810be70:	4683      	mov	fp, r0
 810be72:	ea4f 1268 	mov.w	r2, r8, asr #5
 810be76:	2301      	movs	r3, #1
 810be78:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 810be7c:	f008 081f 	and.w	r8, r8, #31
 810be80:	fa03 f308 	lsl.w	r3, r3, r8
 810be84:	4213      	tst	r3, r2
 810be86:	4631      	mov	r1, r6
 810be88:	4620      	mov	r0, r4
 810be8a:	bf18      	it	ne
 810be8c:	f04b 0b02 	orrne.w	fp, fp, #2
 810be90:	1bad      	subs	r5, r5, r6
 810be92:	f7ff fe07 	bl	810baa4 <rshift>
 810be96:	687e      	ldr	r6, [r7, #4]
 810be98:	f04f 0802 	mov.w	r8, #2
 810be9c:	f1bb 0f00 	cmp.w	fp, #0
 810bea0:	d04a      	beq.n	810bf38 <__gethex+0x3c4>
 810bea2:	68fb      	ldr	r3, [r7, #12]
 810bea4:	2b02      	cmp	r3, #2
 810bea6:	d016      	beq.n	810bed6 <__gethex+0x362>
 810bea8:	2b03      	cmp	r3, #3
 810beaa:	d018      	beq.n	810bede <__gethex+0x36a>
 810beac:	2b01      	cmp	r3, #1
 810beae:	d109      	bne.n	810bec4 <__gethex+0x350>
 810beb0:	f01b 0f02 	tst.w	fp, #2
 810beb4:	d006      	beq.n	810bec4 <__gethex+0x350>
 810beb6:	f8da 3000 	ldr.w	r3, [sl]
 810beba:	ea4b 0b03 	orr.w	fp, fp, r3
 810bebe:	f01b 0f01 	tst.w	fp, #1
 810bec2:	d10f      	bne.n	810bee4 <__gethex+0x370>
 810bec4:	f048 0810 	orr.w	r8, r8, #16
 810bec8:	e036      	b.n	810bf38 <__gethex+0x3c4>
 810beca:	f04f 0b01 	mov.w	fp, #1
 810bece:	e7d0      	b.n	810be72 <__gethex+0x2fe>
 810bed0:	f04f 0801 	mov.w	r8, #1
 810bed4:	e7e2      	b.n	810be9c <__gethex+0x328>
 810bed6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810bed8:	f1c3 0301 	rsb	r3, r3, #1
 810bedc:	930f      	str	r3, [sp, #60]	; 0x3c
 810bede:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810bee0:	2b00      	cmp	r3, #0
 810bee2:	d0ef      	beq.n	810bec4 <__gethex+0x350>
 810bee4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 810bee8:	f104 0214 	add.w	r2, r4, #20
 810beec:	ea4f 038b 	mov.w	r3, fp, lsl #2
 810bef0:	9301      	str	r3, [sp, #4]
 810bef2:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 810bef6:	2300      	movs	r3, #0
 810bef8:	4694      	mov	ip, r2
 810befa:	f852 1b04 	ldr.w	r1, [r2], #4
 810befe:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 810bf02:	d01e      	beq.n	810bf42 <__gethex+0x3ce>
 810bf04:	3101      	adds	r1, #1
 810bf06:	f8cc 1000 	str.w	r1, [ip]
 810bf0a:	f1b8 0f02 	cmp.w	r8, #2
 810bf0e:	f104 0214 	add.w	r2, r4, #20
 810bf12:	d13d      	bne.n	810bf90 <__gethex+0x41c>
 810bf14:	683b      	ldr	r3, [r7, #0]
 810bf16:	3b01      	subs	r3, #1
 810bf18:	42ab      	cmp	r3, r5
 810bf1a:	d10b      	bne.n	810bf34 <__gethex+0x3c0>
 810bf1c:	1169      	asrs	r1, r5, #5
 810bf1e:	2301      	movs	r3, #1
 810bf20:	f005 051f 	and.w	r5, r5, #31
 810bf24:	fa03 f505 	lsl.w	r5, r3, r5
 810bf28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 810bf2c:	421d      	tst	r5, r3
 810bf2e:	bf18      	it	ne
 810bf30:	f04f 0801 	movne.w	r8, #1
 810bf34:	f048 0820 	orr.w	r8, r8, #32
 810bf38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 810bf3a:	601c      	str	r4, [r3, #0]
 810bf3c:	9b02      	ldr	r3, [sp, #8]
 810bf3e:	601e      	str	r6, [r3, #0]
 810bf40:	e6a2      	b.n	810bc88 <__gethex+0x114>
 810bf42:	4290      	cmp	r0, r2
 810bf44:	f842 3c04 	str.w	r3, [r2, #-4]
 810bf48:	d8d6      	bhi.n	810bef8 <__gethex+0x384>
 810bf4a:	68a2      	ldr	r2, [r4, #8]
 810bf4c:	4593      	cmp	fp, r2
 810bf4e:	db17      	blt.n	810bf80 <__gethex+0x40c>
 810bf50:	6861      	ldr	r1, [r4, #4]
 810bf52:	4648      	mov	r0, r9
 810bf54:	3101      	adds	r1, #1
 810bf56:	f000 fbc9 	bl	810c6ec <_Balloc>
 810bf5a:	4682      	mov	sl, r0
 810bf5c:	b918      	cbnz	r0, 810bf66 <__gethex+0x3f2>
 810bf5e:	4b1b      	ldr	r3, [pc, #108]	; (810bfcc <__gethex+0x458>)
 810bf60:	4602      	mov	r2, r0
 810bf62:	2184      	movs	r1, #132	; 0x84
 810bf64:	e6b3      	b.n	810bcce <__gethex+0x15a>
 810bf66:	6922      	ldr	r2, [r4, #16]
 810bf68:	3202      	adds	r2, #2
 810bf6a:	f104 010c 	add.w	r1, r4, #12
 810bf6e:	0092      	lsls	r2, r2, #2
 810bf70:	300c      	adds	r0, #12
 810bf72:	f7fe fee3 	bl	810ad3c <memcpy>
 810bf76:	4621      	mov	r1, r4
 810bf78:	4648      	mov	r0, r9
 810bf7a:	f000 fbf7 	bl	810c76c <_Bfree>
 810bf7e:	4654      	mov	r4, sl
 810bf80:	6922      	ldr	r2, [r4, #16]
 810bf82:	1c51      	adds	r1, r2, #1
 810bf84:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 810bf88:	6121      	str	r1, [r4, #16]
 810bf8a:	2101      	movs	r1, #1
 810bf8c:	6151      	str	r1, [r2, #20]
 810bf8e:	e7bc      	b.n	810bf0a <__gethex+0x396>
 810bf90:	6921      	ldr	r1, [r4, #16]
 810bf92:	4559      	cmp	r1, fp
 810bf94:	dd0b      	ble.n	810bfae <__gethex+0x43a>
 810bf96:	2101      	movs	r1, #1
 810bf98:	4620      	mov	r0, r4
 810bf9a:	f7ff fd83 	bl	810baa4 <rshift>
 810bf9e:	68bb      	ldr	r3, [r7, #8]
 810bfa0:	3601      	adds	r6, #1
 810bfa2:	42b3      	cmp	r3, r6
 810bfa4:	f6ff aedb 	blt.w	810bd5e <__gethex+0x1ea>
 810bfa8:	f04f 0801 	mov.w	r8, #1
 810bfac:	e7c2      	b.n	810bf34 <__gethex+0x3c0>
 810bfae:	f015 051f 	ands.w	r5, r5, #31
 810bfb2:	d0f9      	beq.n	810bfa8 <__gethex+0x434>
 810bfb4:	9b01      	ldr	r3, [sp, #4]
 810bfb6:	441a      	add	r2, r3
 810bfb8:	f1c5 0520 	rsb	r5, r5, #32
 810bfbc:	f852 0c04 	ldr.w	r0, [r2, #-4]
 810bfc0:	f000 fc86 	bl	810c8d0 <__hi0bits>
 810bfc4:	42a8      	cmp	r0, r5
 810bfc6:	dbe6      	blt.n	810bf96 <__gethex+0x422>
 810bfc8:	e7ee      	b.n	810bfa8 <__gethex+0x434>
 810bfca:	bf00      	nop
 810bfcc:	0810ea42 	.word	0x0810ea42

0810bfd0 <L_shift>:
 810bfd0:	f1c2 0208 	rsb	r2, r2, #8
 810bfd4:	0092      	lsls	r2, r2, #2
 810bfd6:	b570      	push	{r4, r5, r6, lr}
 810bfd8:	f1c2 0620 	rsb	r6, r2, #32
 810bfdc:	6843      	ldr	r3, [r0, #4]
 810bfde:	6804      	ldr	r4, [r0, #0]
 810bfe0:	fa03 f506 	lsl.w	r5, r3, r6
 810bfe4:	432c      	orrs	r4, r5
 810bfe6:	40d3      	lsrs	r3, r2
 810bfe8:	6004      	str	r4, [r0, #0]
 810bfea:	f840 3f04 	str.w	r3, [r0, #4]!
 810bfee:	4288      	cmp	r0, r1
 810bff0:	d3f4      	bcc.n	810bfdc <L_shift+0xc>
 810bff2:	bd70      	pop	{r4, r5, r6, pc}

0810bff4 <__match>:
 810bff4:	b530      	push	{r4, r5, lr}
 810bff6:	6803      	ldr	r3, [r0, #0]
 810bff8:	3301      	adds	r3, #1
 810bffa:	f811 4b01 	ldrb.w	r4, [r1], #1
 810bffe:	b914      	cbnz	r4, 810c006 <__match+0x12>
 810c000:	6003      	str	r3, [r0, #0]
 810c002:	2001      	movs	r0, #1
 810c004:	bd30      	pop	{r4, r5, pc}
 810c006:	f813 2b01 	ldrb.w	r2, [r3], #1
 810c00a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 810c00e:	2d19      	cmp	r5, #25
 810c010:	bf98      	it	ls
 810c012:	3220      	addls	r2, #32
 810c014:	42a2      	cmp	r2, r4
 810c016:	d0f0      	beq.n	810bffa <__match+0x6>
 810c018:	2000      	movs	r0, #0
 810c01a:	e7f3      	b.n	810c004 <__match+0x10>

0810c01c <__hexnan>:
 810c01c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c020:	680b      	ldr	r3, [r1, #0]
 810c022:	6801      	ldr	r1, [r0, #0]
 810c024:	115e      	asrs	r6, r3, #5
 810c026:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 810c02a:	f013 031f 	ands.w	r3, r3, #31
 810c02e:	b087      	sub	sp, #28
 810c030:	bf18      	it	ne
 810c032:	3604      	addne	r6, #4
 810c034:	2500      	movs	r5, #0
 810c036:	1f37      	subs	r7, r6, #4
 810c038:	4682      	mov	sl, r0
 810c03a:	4690      	mov	r8, r2
 810c03c:	9301      	str	r3, [sp, #4]
 810c03e:	f846 5c04 	str.w	r5, [r6, #-4]
 810c042:	46b9      	mov	r9, r7
 810c044:	463c      	mov	r4, r7
 810c046:	9502      	str	r5, [sp, #8]
 810c048:	46ab      	mov	fp, r5
 810c04a:	784a      	ldrb	r2, [r1, #1]
 810c04c:	1c4b      	adds	r3, r1, #1
 810c04e:	9303      	str	r3, [sp, #12]
 810c050:	b342      	cbz	r2, 810c0a4 <__hexnan+0x88>
 810c052:	4610      	mov	r0, r2
 810c054:	9105      	str	r1, [sp, #20]
 810c056:	9204      	str	r2, [sp, #16]
 810c058:	f7ff fd76 	bl	810bb48 <__hexdig_fun>
 810c05c:	2800      	cmp	r0, #0
 810c05e:	d14f      	bne.n	810c100 <__hexnan+0xe4>
 810c060:	9a04      	ldr	r2, [sp, #16]
 810c062:	9905      	ldr	r1, [sp, #20]
 810c064:	2a20      	cmp	r2, #32
 810c066:	d818      	bhi.n	810c09a <__hexnan+0x7e>
 810c068:	9b02      	ldr	r3, [sp, #8]
 810c06a:	459b      	cmp	fp, r3
 810c06c:	dd13      	ble.n	810c096 <__hexnan+0x7a>
 810c06e:	454c      	cmp	r4, r9
 810c070:	d206      	bcs.n	810c080 <__hexnan+0x64>
 810c072:	2d07      	cmp	r5, #7
 810c074:	dc04      	bgt.n	810c080 <__hexnan+0x64>
 810c076:	462a      	mov	r2, r5
 810c078:	4649      	mov	r1, r9
 810c07a:	4620      	mov	r0, r4
 810c07c:	f7ff ffa8 	bl	810bfd0 <L_shift>
 810c080:	4544      	cmp	r4, r8
 810c082:	d950      	bls.n	810c126 <__hexnan+0x10a>
 810c084:	2300      	movs	r3, #0
 810c086:	f1a4 0904 	sub.w	r9, r4, #4
 810c08a:	f844 3c04 	str.w	r3, [r4, #-4]
 810c08e:	f8cd b008 	str.w	fp, [sp, #8]
 810c092:	464c      	mov	r4, r9
 810c094:	461d      	mov	r5, r3
 810c096:	9903      	ldr	r1, [sp, #12]
 810c098:	e7d7      	b.n	810c04a <__hexnan+0x2e>
 810c09a:	2a29      	cmp	r2, #41	; 0x29
 810c09c:	d155      	bne.n	810c14a <__hexnan+0x12e>
 810c09e:	3102      	adds	r1, #2
 810c0a0:	f8ca 1000 	str.w	r1, [sl]
 810c0a4:	f1bb 0f00 	cmp.w	fp, #0
 810c0a8:	d04f      	beq.n	810c14a <__hexnan+0x12e>
 810c0aa:	454c      	cmp	r4, r9
 810c0ac:	d206      	bcs.n	810c0bc <__hexnan+0xa0>
 810c0ae:	2d07      	cmp	r5, #7
 810c0b0:	dc04      	bgt.n	810c0bc <__hexnan+0xa0>
 810c0b2:	462a      	mov	r2, r5
 810c0b4:	4649      	mov	r1, r9
 810c0b6:	4620      	mov	r0, r4
 810c0b8:	f7ff ff8a 	bl	810bfd0 <L_shift>
 810c0bc:	4544      	cmp	r4, r8
 810c0be:	d934      	bls.n	810c12a <__hexnan+0x10e>
 810c0c0:	f1a8 0204 	sub.w	r2, r8, #4
 810c0c4:	4623      	mov	r3, r4
 810c0c6:	f853 1b04 	ldr.w	r1, [r3], #4
 810c0ca:	f842 1f04 	str.w	r1, [r2, #4]!
 810c0ce:	429f      	cmp	r7, r3
 810c0d0:	d2f9      	bcs.n	810c0c6 <__hexnan+0xaa>
 810c0d2:	1b3b      	subs	r3, r7, r4
 810c0d4:	f023 0303 	bic.w	r3, r3, #3
 810c0d8:	3304      	adds	r3, #4
 810c0da:	3e03      	subs	r6, #3
 810c0dc:	3401      	adds	r4, #1
 810c0de:	42a6      	cmp	r6, r4
 810c0e0:	bf38      	it	cc
 810c0e2:	2304      	movcc	r3, #4
 810c0e4:	4443      	add	r3, r8
 810c0e6:	2200      	movs	r2, #0
 810c0e8:	f843 2b04 	str.w	r2, [r3], #4
 810c0ec:	429f      	cmp	r7, r3
 810c0ee:	d2fb      	bcs.n	810c0e8 <__hexnan+0xcc>
 810c0f0:	683b      	ldr	r3, [r7, #0]
 810c0f2:	b91b      	cbnz	r3, 810c0fc <__hexnan+0xe0>
 810c0f4:	4547      	cmp	r7, r8
 810c0f6:	d126      	bne.n	810c146 <__hexnan+0x12a>
 810c0f8:	2301      	movs	r3, #1
 810c0fa:	603b      	str	r3, [r7, #0]
 810c0fc:	2005      	movs	r0, #5
 810c0fe:	e025      	b.n	810c14c <__hexnan+0x130>
 810c100:	3501      	adds	r5, #1
 810c102:	2d08      	cmp	r5, #8
 810c104:	f10b 0b01 	add.w	fp, fp, #1
 810c108:	dd06      	ble.n	810c118 <__hexnan+0xfc>
 810c10a:	4544      	cmp	r4, r8
 810c10c:	d9c3      	bls.n	810c096 <__hexnan+0x7a>
 810c10e:	2300      	movs	r3, #0
 810c110:	f844 3c04 	str.w	r3, [r4, #-4]
 810c114:	2501      	movs	r5, #1
 810c116:	3c04      	subs	r4, #4
 810c118:	6822      	ldr	r2, [r4, #0]
 810c11a:	f000 000f 	and.w	r0, r0, #15
 810c11e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 810c122:	6020      	str	r0, [r4, #0]
 810c124:	e7b7      	b.n	810c096 <__hexnan+0x7a>
 810c126:	2508      	movs	r5, #8
 810c128:	e7b5      	b.n	810c096 <__hexnan+0x7a>
 810c12a:	9b01      	ldr	r3, [sp, #4]
 810c12c:	2b00      	cmp	r3, #0
 810c12e:	d0df      	beq.n	810c0f0 <__hexnan+0xd4>
 810c130:	f1c3 0320 	rsb	r3, r3, #32
 810c134:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 810c138:	40da      	lsrs	r2, r3
 810c13a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 810c13e:	4013      	ands	r3, r2
 810c140:	f846 3c04 	str.w	r3, [r6, #-4]
 810c144:	e7d4      	b.n	810c0f0 <__hexnan+0xd4>
 810c146:	3f04      	subs	r7, #4
 810c148:	e7d2      	b.n	810c0f0 <__hexnan+0xd4>
 810c14a:	2004      	movs	r0, #4
 810c14c:	b007      	add	sp, #28
 810c14e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810c152 <__ssputs_r>:
 810c152:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810c156:	688e      	ldr	r6, [r1, #8]
 810c158:	461f      	mov	r7, r3
 810c15a:	42be      	cmp	r6, r7
 810c15c:	680b      	ldr	r3, [r1, #0]
 810c15e:	4682      	mov	sl, r0
 810c160:	460c      	mov	r4, r1
 810c162:	4690      	mov	r8, r2
 810c164:	d82c      	bhi.n	810c1c0 <__ssputs_r+0x6e>
 810c166:	898a      	ldrh	r2, [r1, #12]
 810c168:	f412 6f90 	tst.w	r2, #1152	; 0x480
 810c16c:	d026      	beq.n	810c1bc <__ssputs_r+0x6a>
 810c16e:	6965      	ldr	r5, [r4, #20]
 810c170:	6909      	ldr	r1, [r1, #16]
 810c172:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 810c176:	eba3 0901 	sub.w	r9, r3, r1
 810c17a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 810c17e:	1c7b      	adds	r3, r7, #1
 810c180:	444b      	add	r3, r9
 810c182:	106d      	asrs	r5, r5, #1
 810c184:	429d      	cmp	r5, r3
 810c186:	bf38      	it	cc
 810c188:	461d      	movcc	r5, r3
 810c18a:	0553      	lsls	r3, r2, #21
 810c18c:	d527      	bpl.n	810c1de <__ssputs_r+0x8c>
 810c18e:	4629      	mov	r1, r5
 810c190:	f000 f960 	bl	810c454 <_malloc_r>
 810c194:	4606      	mov	r6, r0
 810c196:	b360      	cbz	r0, 810c1f2 <__ssputs_r+0xa0>
 810c198:	6921      	ldr	r1, [r4, #16]
 810c19a:	464a      	mov	r2, r9
 810c19c:	f7fe fdce 	bl	810ad3c <memcpy>
 810c1a0:	89a3      	ldrh	r3, [r4, #12]
 810c1a2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 810c1a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810c1aa:	81a3      	strh	r3, [r4, #12]
 810c1ac:	6126      	str	r6, [r4, #16]
 810c1ae:	6165      	str	r5, [r4, #20]
 810c1b0:	444e      	add	r6, r9
 810c1b2:	eba5 0509 	sub.w	r5, r5, r9
 810c1b6:	6026      	str	r6, [r4, #0]
 810c1b8:	60a5      	str	r5, [r4, #8]
 810c1ba:	463e      	mov	r6, r7
 810c1bc:	42be      	cmp	r6, r7
 810c1be:	d900      	bls.n	810c1c2 <__ssputs_r+0x70>
 810c1c0:	463e      	mov	r6, r7
 810c1c2:	6820      	ldr	r0, [r4, #0]
 810c1c4:	4632      	mov	r2, r6
 810c1c6:	4641      	mov	r1, r8
 810c1c8:	f000 ffce 	bl	810d168 <memmove>
 810c1cc:	68a3      	ldr	r3, [r4, #8]
 810c1ce:	1b9b      	subs	r3, r3, r6
 810c1d0:	60a3      	str	r3, [r4, #8]
 810c1d2:	6823      	ldr	r3, [r4, #0]
 810c1d4:	4433      	add	r3, r6
 810c1d6:	6023      	str	r3, [r4, #0]
 810c1d8:	2000      	movs	r0, #0
 810c1da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810c1de:	462a      	mov	r2, r5
 810c1e0:	f000 ff86 	bl	810d0f0 <_realloc_r>
 810c1e4:	4606      	mov	r6, r0
 810c1e6:	2800      	cmp	r0, #0
 810c1e8:	d1e0      	bne.n	810c1ac <__ssputs_r+0x5a>
 810c1ea:	6921      	ldr	r1, [r4, #16]
 810c1ec:	4650      	mov	r0, sl
 810c1ee:	f001 f849 	bl	810d284 <_free_r>
 810c1f2:	230c      	movs	r3, #12
 810c1f4:	f8ca 3000 	str.w	r3, [sl]
 810c1f8:	89a3      	ldrh	r3, [r4, #12]
 810c1fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810c1fe:	81a3      	strh	r3, [r4, #12]
 810c200:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 810c204:	e7e9      	b.n	810c1da <__ssputs_r+0x88>
	...

0810c208 <_svfiprintf_r>:
 810c208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c20c:	4698      	mov	r8, r3
 810c20e:	898b      	ldrh	r3, [r1, #12]
 810c210:	061b      	lsls	r3, r3, #24
 810c212:	b09d      	sub	sp, #116	; 0x74
 810c214:	4607      	mov	r7, r0
 810c216:	460d      	mov	r5, r1
 810c218:	4614      	mov	r4, r2
 810c21a:	d50e      	bpl.n	810c23a <_svfiprintf_r+0x32>
 810c21c:	690b      	ldr	r3, [r1, #16]
 810c21e:	b963      	cbnz	r3, 810c23a <_svfiprintf_r+0x32>
 810c220:	2140      	movs	r1, #64	; 0x40
 810c222:	f000 f917 	bl	810c454 <_malloc_r>
 810c226:	6028      	str	r0, [r5, #0]
 810c228:	6128      	str	r0, [r5, #16]
 810c22a:	b920      	cbnz	r0, 810c236 <_svfiprintf_r+0x2e>
 810c22c:	230c      	movs	r3, #12
 810c22e:	603b      	str	r3, [r7, #0]
 810c230:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 810c234:	e0d0      	b.n	810c3d8 <_svfiprintf_r+0x1d0>
 810c236:	2340      	movs	r3, #64	; 0x40
 810c238:	616b      	str	r3, [r5, #20]
 810c23a:	2300      	movs	r3, #0
 810c23c:	9309      	str	r3, [sp, #36]	; 0x24
 810c23e:	2320      	movs	r3, #32
 810c240:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 810c244:	f8cd 800c 	str.w	r8, [sp, #12]
 810c248:	2330      	movs	r3, #48	; 0x30
 810c24a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 810c3f0 <_svfiprintf_r+0x1e8>
 810c24e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810c252:	f04f 0901 	mov.w	r9, #1
 810c256:	4623      	mov	r3, r4
 810c258:	469a      	mov	sl, r3
 810c25a:	f813 2b01 	ldrb.w	r2, [r3], #1
 810c25e:	b10a      	cbz	r2, 810c264 <_svfiprintf_r+0x5c>
 810c260:	2a25      	cmp	r2, #37	; 0x25
 810c262:	d1f9      	bne.n	810c258 <_svfiprintf_r+0x50>
 810c264:	ebba 0b04 	subs.w	fp, sl, r4
 810c268:	d00b      	beq.n	810c282 <_svfiprintf_r+0x7a>
 810c26a:	465b      	mov	r3, fp
 810c26c:	4622      	mov	r2, r4
 810c26e:	4629      	mov	r1, r5
 810c270:	4638      	mov	r0, r7
 810c272:	f7ff ff6e 	bl	810c152 <__ssputs_r>
 810c276:	3001      	adds	r0, #1
 810c278:	f000 80a9 	beq.w	810c3ce <_svfiprintf_r+0x1c6>
 810c27c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810c27e:	445a      	add	r2, fp
 810c280:	9209      	str	r2, [sp, #36]	; 0x24
 810c282:	f89a 3000 	ldrb.w	r3, [sl]
 810c286:	2b00      	cmp	r3, #0
 810c288:	f000 80a1 	beq.w	810c3ce <_svfiprintf_r+0x1c6>
 810c28c:	2300      	movs	r3, #0
 810c28e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 810c292:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810c296:	f10a 0a01 	add.w	sl, sl, #1
 810c29a:	9304      	str	r3, [sp, #16]
 810c29c:	9307      	str	r3, [sp, #28]
 810c29e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810c2a2:	931a      	str	r3, [sp, #104]	; 0x68
 810c2a4:	4654      	mov	r4, sl
 810c2a6:	2205      	movs	r2, #5
 810c2a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 810c2ac:	4850      	ldr	r0, [pc, #320]	; (810c3f0 <_svfiprintf_r+0x1e8>)
 810c2ae:	f7f4 f817 	bl	81002e0 <memchr>
 810c2b2:	9a04      	ldr	r2, [sp, #16]
 810c2b4:	b9d8      	cbnz	r0, 810c2ee <_svfiprintf_r+0xe6>
 810c2b6:	06d0      	lsls	r0, r2, #27
 810c2b8:	bf44      	itt	mi
 810c2ba:	2320      	movmi	r3, #32
 810c2bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810c2c0:	0711      	lsls	r1, r2, #28
 810c2c2:	bf44      	itt	mi
 810c2c4:	232b      	movmi	r3, #43	; 0x2b
 810c2c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810c2ca:	f89a 3000 	ldrb.w	r3, [sl]
 810c2ce:	2b2a      	cmp	r3, #42	; 0x2a
 810c2d0:	d015      	beq.n	810c2fe <_svfiprintf_r+0xf6>
 810c2d2:	9a07      	ldr	r2, [sp, #28]
 810c2d4:	4654      	mov	r4, sl
 810c2d6:	2000      	movs	r0, #0
 810c2d8:	f04f 0c0a 	mov.w	ip, #10
 810c2dc:	4621      	mov	r1, r4
 810c2de:	f811 3b01 	ldrb.w	r3, [r1], #1
 810c2e2:	3b30      	subs	r3, #48	; 0x30
 810c2e4:	2b09      	cmp	r3, #9
 810c2e6:	d94d      	bls.n	810c384 <_svfiprintf_r+0x17c>
 810c2e8:	b1b0      	cbz	r0, 810c318 <_svfiprintf_r+0x110>
 810c2ea:	9207      	str	r2, [sp, #28]
 810c2ec:	e014      	b.n	810c318 <_svfiprintf_r+0x110>
 810c2ee:	eba0 0308 	sub.w	r3, r0, r8
 810c2f2:	fa09 f303 	lsl.w	r3, r9, r3
 810c2f6:	4313      	orrs	r3, r2
 810c2f8:	9304      	str	r3, [sp, #16]
 810c2fa:	46a2      	mov	sl, r4
 810c2fc:	e7d2      	b.n	810c2a4 <_svfiprintf_r+0x9c>
 810c2fe:	9b03      	ldr	r3, [sp, #12]
 810c300:	1d19      	adds	r1, r3, #4
 810c302:	681b      	ldr	r3, [r3, #0]
 810c304:	9103      	str	r1, [sp, #12]
 810c306:	2b00      	cmp	r3, #0
 810c308:	bfbb      	ittet	lt
 810c30a:	425b      	neglt	r3, r3
 810c30c:	f042 0202 	orrlt.w	r2, r2, #2
 810c310:	9307      	strge	r3, [sp, #28]
 810c312:	9307      	strlt	r3, [sp, #28]
 810c314:	bfb8      	it	lt
 810c316:	9204      	strlt	r2, [sp, #16]
 810c318:	7823      	ldrb	r3, [r4, #0]
 810c31a:	2b2e      	cmp	r3, #46	; 0x2e
 810c31c:	d10c      	bne.n	810c338 <_svfiprintf_r+0x130>
 810c31e:	7863      	ldrb	r3, [r4, #1]
 810c320:	2b2a      	cmp	r3, #42	; 0x2a
 810c322:	d134      	bne.n	810c38e <_svfiprintf_r+0x186>
 810c324:	9b03      	ldr	r3, [sp, #12]
 810c326:	1d1a      	adds	r2, r3, #4
 810c328:	681b      	ldr	r3, [r3, #0]
 810c32a:	9203      	str	r2, [sp, #12]
 810c32c:	2b00      	cmp	r3, #0
 810c32e:	bfb8      	it	lt
 810c330:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 810c334:	3402      	adds	r4, #2
 810c336:	9305      	str	r3, [sp, #20]
 810c338:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 810c400 <_svfiprintf_r+0x1f8>
 810c33c:	7821      	ldrb	r1, [r4, #0]
 810c33e:	2203      	movs	r2, #3
 810c340:	4650      	mov	r0, sl
 810c342:	f7f3 ffcd 	bl	81002e0 <memchr>
 810c346:	b138      	cbz	r0, 810c358 <_svfiprintf_r+0x150>
 810c348:	9b04      	ldr	r3, [sp, #16]
 810c34a:	eba0 000a 	sub.w	r0, r0, sl
 810c34e:	2240      	movs	r2, #64	; 0x40
 810c350:	4082      	lsls	r2, r0
 810c352:	4313      	orrs	r3, r2
 810c354:	3401      	adds	r4, #1
 810c356:	9304      	str	r3, [sp, #16]
 810c358:	f814 1b01 	ldrb.w	r1, [r4], #1
 810c35c:	4825      	ldr	r0, [pc, #148]	; (810c3f4 <_svfiprintf_r+0x1ec>)
 810c35e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810c362:	2206      	movs	r2, #6
 810c364:	f7f3 ffbc 	bl	81002e0 <memchr>
 810c368:	2800      	cmp	r0, #0
 810c36a:	d038      	beq.n	810c3de <_svfiprintf_r+0x1d6>
 810c36c:	4b22      	ldr	r3, [pc, #136]	; (810c3f8 <_svfiprintf_r+0x1f0>)
 810c36e:	bb1b      	cbnz	r3, 810c3b8 <_svfiprintf_r+0x1b0>
 810c370:	9b03      	ldr	r3, [sp, #12]
 810c372:	3307      	adds	r3, #7
 810c374:	f023 0307 	bic.w	r3, r3, #7
 810c378:	3308      	adds	r3, #8
 810c37a:	9303      	str	r3, [sp, #12]
 810c37c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810c37e:	4433      	add	r3, r6
 810c380:	9309      	str	r3, [sp, #36]	; 0x24
 810c382:	e768      	b.n	810c256 <_svfiprintf_r+0x4e>
 810c384:	fb0c 3202 	mla	r2, ip, r2, r3
 810c388:	460c      	mov	r4, r1
 810c38a:	2001      	movs	r0, #1
 810c38c:	e7a6      	b.n	810c2dc <_svfiprintf_r+0xd4>
 810c38e:	2300      	movs	r3, #0
 810c390:	3401      	adds	r4, #1
 810c392:	9305      	str	r3, [sp, #20]
 810c394:	4619      	mov	r1, r3
 810c396:	f04f 0c0a 	mov.w	ip, #10
 810c39a:	4620      	mov	r0, r4
 810c39c:	f810 2b01 	ldrb.w	r2, [r0], #1
 810c3a0:	3a30      	subs	r2, #48	; 0x30
 810c3a2:	2a09      	cmp	r2, #9
 810c3a4:	d903      	bls.n	810c3ae <_svfiprintf_r+0x1a6>
 810c3a6:	2b00      	cmp	r3, #0
 810c3a8:	d0c6      	beq.n	810c338 <_svfiprintf_r+0x130>
 810c3aa:	9105      	str	r1, [sp, #20]
 810c3ac:	e7c4      	b.n	810c338 <_svfiprintf_r+0x130>
 810c3ae:	fb0c 2101 	mla	r1, ip, r1, r2
 810c3b2:	4604      	mov	r4, r0
 810c3b4:	2301      	movs	r3, #1
 810c3b6:	e7f0      	b.n	810c39a <_svfiprintf_r+0x192>
 810c3b8:	ab03      	add	r3, sp, #12
 810c3ba:	9300      	str	r3, [sp, #0]
 810c3bc:	462a      	mov	r2, r5
 810c3be:	4b0f      	ldr	r3, [pc, #60]	; (810c3fc <_svfiprintf_r+0x1f4>)
 810c3c0:	a904      	add	r1, sp, #16
 810c3c2:	4638      	mov	r0, r7
 810c3c4:	f7fc fe9a 	bl	81090fc <_printf_float>
 810c3c8:	1c42      	adds	r2, r0, #1
 810c3ca:	4606      	mov	r6, r0
 810c3cc:	d1d6      	bne.n	810c37c <_svfiprintf_r+0x174>
 810c3ce:	89ab      	ldrh	r3, [r5, #12]
 810c3d0:	065b      	lsls	r3, r3, #25
 810c3d2:	f53f af2d 	bmi.w	810c230 <_svfiprintf_r+0x28>
 810c3d6:	9809      	ldr	r0, [sp, #36]	; 0x24
 810c3d8:	b01d      	add	sp, #116	; 0x74
 810c3da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c3de:	ab03      	add	r3, sp, #12
 810c3e0:	9300      	str	r3, [sp, #0]
 810c3e2:	462a      	mov	r2, r5
 810c3e4:	4b05      	ldr	r3, [pc, #20]	; (810c3fc <_svfiprintf_r+0x1f4>)
 810c3e6:	a904      	add	r1, sp, #16
 810c3e8:	4638      	mov	r0, r7
 810c3ea:	f7fd f92b 	bl	8109644 <_printf_i>
 810c3ee:	e7eb      	b.n	810c3c8 <_svfiprintf_r+0x1c0>
 810c3f0:	0810eab3 	.word	0x0810eab3
 810c3f4:	0810eabd 	.word	0x0810eabd
 810c3f8:	081090fd 	.word	0x081090fd
 810c3fc:	0810c153 	.word	0x0810c153
 810c400:	0810eab9 	.word	0x0810eab9

0810c404 <malloc>:
 810c404:	4b02      	ldr	r3, [pc, #8]	; (810c410 <malloc+0xc>)
 810c406:	4601      	mov	r1, r0
 810c408:	6818      	ldr	r0, [r3, #0]
 810c40a:	f000 b823 	b.w	810c454 <_malloc_r>
 810c40e:	bf00      	nop
 810c410:	100001d4 	.word	0x100001d4

0810c414 <sbrk_aligned>:
 810c414:	b570      	push	{r4, r5, r6, lr}
 810c416:	4e0e      	ldr	r6, [pc, #56]	; (810c450 <sbrk_aligned+0x3c>)
 810c418:	460c      	mov	r4, r1
 810c41a:	6831      	ldr	r1, [r6, #0]
 810c41c:	4605      	mov	r5, r0
 810c41e:	b911      	cbnz	r1, 810c426 <sbrk_aligned+0x12>
 810c420:	f000 fef0 	bl	810d204 <_sbrk_r>
 810c424:	6030      	str	r0, [r6, #0]
 810c426:	4621      	mov	r1, r4
 810c428:	4628      	mov	r0, r5
 810c42a:	f000 feeb 	bl	810d204 <_sbrk_r>
 810c42e:	1c43      	adds	r3, r0, #1
 810c430:	d00a      	beq.n	810c448 <sbrk_aligned+0x34>
 810c432:	1cc4      	adds	r4, r0, #3
 810c434:	f024 0403 	bic.w	r4, r4, #3
 810c438:	42a0      	cmp	r0, r4
 810c43a:	d007      	beq.n	810c44c <sbrk_aligned+0x38>
 810c43c:	1a21      	subs	r1, r4, r0
 810c43e:	4628      	mov	r0, r5
 810c440:	f000 fee0 	bl	810d204 <_sbrk_r>
 810c444:	3001      	adds	r0, #1
 810c446:	d101      	bne.n	810c44c <sbrk_aligned+0x38>
 810c448:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 810c44c:	4620      	mov	r0, r4
 810c44e:	bd70      	pop	{r4, r5, r6, pc}
 810c450:	100004bc 	.word	0x100004bc

0810c454 <_malloc_r>:
 810c454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810c458:	1ccd      	adds	r5, r1, #3
 810c45a:	f025 0503 	bic.w	r5, r5, #3
 810c45e:	3508      	adds	r5, #8
 810c460:	2d0c      	cmp	r5, #12
 810c462:	bf38      	it	cc
 810c464:	250c      	movcc	r5, #12
 810c466:	2d00      	cmp	r5, #0
 810c468:	4607      	mov	r7, r0
 810c46a:	db01      	blt.n	810c470 <_malloc_r+0x1c>
 810c46c:	42a9      	cmp	r1, r5
 810c46e:	d905      	bls.n	810c47c <_malloc_r+0x28>
 810c470:	230c      	movs	r3, #12
 810c472:	603b      	str	r3, [r7, #0]
 810c474:	2600      	movs	r6, #0
 810c476:	4630      	mov	r0, r6
 810c478:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810c47c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 810c550 <_malloc_r+0xfc>
 810c480:	f000 f928 	bl	810c6d4 <__malloc_lock>
 810c484:	f8d8 3000 	ldr.w	r3, [r8]
 810c488:	461c      	mov	r4, r3
 810c48a:	bb5c      	cbnz	r4, 810c4e4 <_malloc_r+0x90>
 810c48c:	4629      	mov	r1, r5
 810c48e:	4638      	mov	r0, r7
 810c490:	f7ff ffc0 	bl	810c414 <sbrk_aligned>
 810c494:	1c43      	adds	r3, r0, #1
 810c496:	4604      	mov	r4, r0
 810c498:	d155      	bne.n	810c546 <_malloc_r+0xf2>
 810c49a:	f8d8 4000 	ldr.w	r4, [r8]
 810c49e:	4626      	mov	r6, r4
 810c4a0:	2e00      	cmp	r6, #0
 810c4a2:	d145      	bne.n	810c530 <_malloc_r+0xdc>
 810c4a4:	2c00      	cmp	r4, #0
 810c4a6:	d048      	beq.n	810c53a <_malloc_r+0xe6>
 810c4a8:	6823      	ldr	r3, [r4, #0]
 810c4aa:	4631      	mov	r1, r6
 810c4ac:	4638      	mov	r0, r7
 810c4ae:	eb04 0903 	add.w	r9, r4, r3
 810c4b2:	f000 fea7 	bl	810d204 <_sbrk_r>
 810c4b6:	4581      	cmp	r9, r0
 810c4b8:	d13f      	bne.n	810c53a <_malloc_r+0xe6>
 810c4ba:	6821      	ldr	r1, [r4, #0]
 810c4bc:	1a6d      	subs	r5, r5, r1
 810c4be:	4629      	mov	r1, r5
 810c4c0:	4638      	mov	r0, r7
 810c4c2:	f7ff ffa7 	bl	810c414 <sbrk_aligned>
 810c4c6:	3001      	adds	r0, #1
 810c4c8:	d037      	beq.n	810c53a <_malloc_r+0xe6>
 810c4ca:	6823      	ldr	r3, [r4, #0]
 810c4cc:	442b      	add	r3, r5
 810c4ce:	6023      	str	r3, [r4, #0]
 810c4d0:	f8d8 3000 	ldr.w	r3, [r8]
 810c4d4:	2b00      	cmp	r3, #0
 810c4d6:	d038      	beq.n	810c54a <_malloc_r+0xf6>
 810c4d8:	685a      	ldr	r2, [r3, #4]
 810c4da:	42a2      	cmp	r2, r4
 810c4dc:	d12b      	bne.n	810c536 <_malloc_r+0xe2>
 810c4de:	2200      	movs	r2, #0
 810c4e0:	605a      	str	r2, [r3, #4]
 810c4e2:	e00f      	b.n	810c504 <_malloc_r+0xb0>
 810c4e4:	6822      	ldr	r2, [r4, #0]
 810c4e6:	1b52      	subs	r2, r2, r5
 810c4e8:	d41f      	bmi.n	810c52a <_malloc_r+0xd6>
 810c4ea:	2a0b      	cmp	r2, #11
 810c4ec:	d917      	bls.n	810c51e <_malloc_r+0xca>
 810c4ee:	1961      	adds	r1, r4, r5
 810c4f0:	42a3      	cmp	r3, r4
 810c4f2:	6025      	str	r5, [r4, #0]
 810c4f4:	bf18      	it	ne
 810c4f6:	6059      	strne	r1, [r3, #4]
 810c4f8:	6863      	ldr	r3, [r4, #4]
 810c4fa:	bf08      	it	eq
 810c4fc:	f8c8 1000 	streq.w	r1, [r8]
 810c500:	5162      	str	r2, [r4, r5]
 810c502:	604b      	str	r3, [r1, #4]
 810c504:	4638      	mov	r0, r7
 810c506:	f104 060b 	add.w	r6, r4, #11
 810c50a:	f000 f8e9 	bl	810c6e0 <__malloc_unlock>
 810c50e:	f026 0607 	bic.w	r6, r6, #7
 810c512:	1d23      	adds	r3, r4, #4
 810c514:	1af2      	subs	r2, r6, r3
 810c516:	d0ae      	beq.n	810c476 <_malloc_r+0x22>
 810c518:	1b9b      	subs	r3, r3, r6
 810c51a:	50a3      	str	r3, [r4, r2]
 810c51c:	e7ab      	b.n	810c476 <_malloc_r+0x22>
 810c51e:	42a3      	cmp	r3, r4
 810c520:	6862      	ldr	r2, [r4, #4]
 810c522:	d1dd      	bne.n	810c4e0 <_malloc_r+0x8c>
 810c524:	f8c8 2000 	str.w	r2, [r8]
 810c528:	e7ec      	b.n	810c504 <_malloc_r+0xb0>
 810c52a:	4623      	mov	r3, r4
 810c52c:	6864      	ldr	r4, [r4, #4]
 810c52e:	e7ac      	b.n	810c48a <_malloc_r+0x36>
 810c530:	4634      	mov	r4, r6
 810c532:	6876      	ldr	r6, [r6, #4]
 810c534:	e7b4      	b.n	810c4a0 <_malloc_r+0x4c>
 810c536:	4613      	mov	r3, r2
 810c538:	e7cc      	b.n	810c4d4 <_malloc_r+0x80>
 810c53a:	230c      	movs	r3, #12
 810c53c:	603b      	str	r3, [r7, #0]
 810c53e:	4638      	mov	r0, r7
 810c540:	f000 f8ce 	bl	810c6e0 <__malloc_unlock>
 810c544:	e797      	b.n	810c476 <_malloc_r+0x22>
 810c546:	6025      	str	r5, [r4, #0]
 810c548:	e7dc      	b.n	810c504 <_malloc_r+0xb0>
 810c54a:	605b      	str	r3, [r3, #4]
 810c54c:	deff      	udf	#255	; 0xff
 810c54e:	bf00      	nop
 810c550:	100004b8 	.word	0x100004b8

0810c554 <__ascii_mbtowc>:
 810c554:	b082      	sub	sp, #8
 810c556:	b901      	cbnz	r1, 810c55a <__ascii_mbtowc+0x6>
 810c558:	a901      	add	r1, sp, #4
 810c55a:	b142      	cbz	r2, 810c56e <__ascii_mbtowc+0x1a>
 810c55c:	b14b      	cbz	r3, 810c572 <__ascii_mbtowc+0x1e>
 810c55e:	7813      	ldrb	r3, [r2, #0]
 810c560:	600b      	str	r3, [r1, #0]
 810c562:	7812      	ldrb	r2, [r2, #0]
 810c564:	1e10      	subs	r0, r2, #0
 810c566:	bf18      	it	ne
 810c568:	2001      	movne	r0, #1
 810c56a:	b002      	add	sp, #8
 810c56c:	4770      	bx	lr
 810c56e:	4610      	mov	r0, r2
 810c570:	e7fb      	b.n	810c56a <__ascii_mbtowc+0x16>
 810c572:	f06f 0001 	mvn.w	r0, #1
 810c576:	e7f8      	b.n	810c56a <__ascii_mbtowc+0x16>

0810c578 <__sflush_r>:
 810c578:	898a      	ldrh	r2, [r1, #12]
 810c57a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810c57e:	4605      	mov	r5, r0
 810c580:	0710      	lsls	r0, r2, #28
 810c582:	460c      	mov	r4, r1
 810c584:	d458      	bmi.n	810c638 <__sflush_r+0xc0>
 810c586:	684b      	ldr	r3, [r1, #4]
 810c588:	2b00      	cmp	r3, #0
 810c58a:	dc05      	bgt.n	810c598 <__sflush_r+0x20>
 810c58c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 810c58e:	2b00      	cmp	r3, #0
 810c590:	dc02      	bgt.n	810c598 <__sflush_r+0x20>
 810c592:	2000      	movs	r0, #0
 810c594:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810c598:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 810c59a:	2e00      	cmp	r6, #0
 810c59c:	d0f9      	beq.n	810c592 <__sflush_r+0x1a>
 810c59e:	2300      	movs	r3, #0
 810c5a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 810c5a4:	682f      	ldr	r7, [r5, #0]
 810c5a6:	6a21      	ldr	r1, [r4, #32]
 810c5a8:	602b      	str	r3, [r5, #0]
 810c5aa:	d032      	beq.n	810c612 <__sflush_r+0x9a>
 810c5ac:	6d60      	ldr	r0, [r4, #84]	; 0x54
 810c5ae:	89a3      	ldrh	r3, [r4, #12]
 810c5b0:	075a      	lsls	r2, r3, #29
 810c5b2:	d505      	bpl.n	810c5c0 <__sflush_r+0x48>
 810c5b4:	6863      	ldr	r3, [r4, #4]
 810c5b6:	1ac0      	subs	r0, r0, r3
 810c5b8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 810c5ba:	b10b      	cbz	r3, 810c5c0 <__sflush_r+0x48>
 810c5bc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 810c5be:	1ac0      	subs	r0, r0, r3
 810c5c0:	2300      	movs	r3, #0
 810c5c2:	4602      	mov	r2, r0
 810c5c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 810c5c6:	6a21      	ldr	r1, [r4, #32]
 810c5c8:	4628      	mov	r0, r5
 810c5ca:	47b0      	blx	r6
 810c5cc:	1c43      	adds	r3, r0, #1
 810c5ce:	89a3      	ldrh	r3, [r4, #12]
 810c5d0:	d106      	bne.n	810c5e0 <__sflush_r+0x68>
 810c5d2:	6829      	ldr	r1, [r5, #0]
 810c5d4:	291d      	cmp	r1, #29
 810c5d6:	d82b      	bhi.n	810c630 <__sflush_r+0xb8>
 810c5d8:	4a29      	ldr	r2, [pc, #164]	; (810c680 <__sflush_r+0x108>)
 810c5da:	410a      	asrs	r2, r1
 810c5dc:	07d6      	lsls	r6, r2, #31
 810c5de:	d427      	bmi.n	810c630 <__sflush_r+0xb8>
 810c5e0:	2200      	movs	r2, #0
 810c5e2:	6062      	str	r2, [r4, #4]
 810c5e4:	04d9      	lsls	r1, r3, #19
 810c5e6:	6922      	ldr	r2, [r4, #16]
 810c5e8:	6022      	str	r2, [r4, #0]
 810c5ea:	d504      	bpl.n	810c5f6 <__sflush_r+0x7e>
 810c5ec:	1c42      	adds	r2, r0, #1
 810c5ee:	d101      	bne.n	810c5f4 <__sflush_r+0x7c>
 810c5f0:	682b      	ldr	r3, [r5, #0]
 810c5f2:	b903      	cbnz	r3, 810c5f6 <__sflush_r+0x7e>
 810c5f4:	6560      	str	r0, [r4, #84]	; 0x54
 810c5f6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 810c5f8:	602f      	str	r7, [r5, #0]
 810c5fa:	2900      	cmp	r1, #0
 810c5fc:	d0c9      	beq.n	810c592 <__sflush_r+0x1a>
 810c5fe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 810c602:	4299      	cmp	r1, r3
 810c604:	d002      	beq.n	810c60c <__sflush_r+0x94>
 810c606:	4628      	mov	r0, r5
 810c608:	f000 fe3c 	bl	810d284 <_free_r>
 810c60c:	2000      	movs	r0, #0
 810c60e:	6360      	str	r0, [r4, #52]	; 0x34
 810c610:	e7c0      	b.n	810c594 <__sflush_r+0x1c>
 810c612:	2301      	movs	r3, #1
 810c614:	4628      	mov	r0, r5
 810c616:	47b0      	blx	r6
 810c618:	1c41      	adds	r1, r0, #1
 810c61a:	d1c8      	bne.n	810c5ae <__sflush_r+0x36>
 810c61c:	682b      	ldr	r3, [r5, #0]
 810c61e:	2b00      	cmp	r3, #0
 810c620:	d0c5      	beq.n	810c5ae <__sflush_r+0x36>
 810c622:	2b1d      	cmp	r3, #29
 810c624:	d001      	beq.n	810c62a <__sflush_r+0xb2>
 810c626:	2b16      	cmp	r3, #22
 810c628:	d101      	bne.n	810c62e <__sflush_r+0xb6>
 810c62a:	602f      	str	r7, [r5, #0]
 810c62c:	e7b1      	b.n	810c592 <__sflush_r+0x1a>
 810c62e:	89a3      	ldrh	r3, [r4, #12]
 810c630:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810c634:	81a3      	strh	r3, [r4, #12]
 810c636:	e7ad      	b.n	810c594 <__sflush_r+0x1c>
 810c638:	690f      	ldr	r7, [r1, #16]
 810c63a:	2f00      	cmp	r7, #0
 810c63c:	d0a9      	beq.n	810c592 <__sflush_r+0x1a>
 810c63e:	0793      	lsls	r3, r2, #30
 810c640:	680e      	ldr	r6, [r1, #0]
 810c642:	bf08      	it	eq
 810c644:	694b      	ldreq	r3, [r1, #20]
 810c646:	600f      	str	r7, [r1, #0]
 810c648:	bf18      	it	ne
 810c64a:	2300      	movne	r3, #0
 810c64c:	eba6 0807 	sub.w	r8, r6, r7
 810c650:	608b      	str	r3, [r1, #8]
 810c652:	f1b8 0f00 	cmp.w	r8, #0
 810c656:	dd9c      	ble.n	810c592 <__sflush_r+0x1a>
 810c658:	6a21      	ldr	r1, [r4, #32]
 810c65a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 810c65c:	4643      	mov	r3, r8
 810c65e:	463a      	mov	r2, r7
 810c660:	4628      	mov	r0, r5
 810c662:	47b0      	blx	r6
 810c664:	2800      	cmp	r0, #0
 810c666:	dc06      	bgt.n	810c676 <__sflush_r+0xfe>
 810c668:	89a3      	ldrh	r3, [r4, #12]
 810c66a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810c66e:	81a3      	strh	r3, [r4, #12]
 810c670:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 810c674:	e78e      	b.n	810c594 <__sflush_r+0x1c>
 810c676:	4407      	add	r7, r0
 810c678:	eba8 0800 	sub.w	r8, r8, r0
 810c67c:	e7e9      	b.n	810c652 <__sflush_r+0xda>
 810c67e:	bf00      	nop
 810c680:	dfbffffe 	.word	0xdfbffffe

0810c684 <_fflush_r>:
 810c684:	b538      	push	{r3, r4, r5, lr}
 810c686:	690b      	ldr	r3, [r1, #16]
 810c688:	4605      	mov	r5, r0
 810c68a:	460c      	mov	r4, r1
 810c68c:	b913      	cbnz	r3, 810c694 <_fflush_r+0x10>
 810c68e:	2500      	movs	r5, #0
 810c690:	4628      	mov	r0, r5
 810c692:	bd38      	pop	{r3, r4, r5, pc}
 810c694:	b118      	cbz	r0, 810c69e <_fflush_r+0x1a>
 810c696:	6a03      	ldr	r3, [r0, #32]
 810c698:	b90b      	cbnz	r3, 810c69e <_fflush_r+0x1a>
 810c69a:	f7fd fc0b 	bl	8109eb4 <__sinit>
 810c69e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810c6a2:	2b00      	cmp	r3, #0
 810c6a4:	d0f3      	beq.n	810c68e <_fflush_r+0xa>
 810c6a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 810c6a8:	07d0      	lsls	r0, r2, #31
 810c6aa:	d404      	bmi.n	810c6b6 <_fflush_r+0x32>
 810c6ac:	0599      	lsls	r1, r3, #22
 810c6ae:	d402      	bmi.n	810c6b6 <_fflush_r+0x32>
 810c6b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810c6b2:	f7fe fb41 	bl	810ad38 <__retarget_lock_acquire_recursive>
 810c6b6:	4628      	mov	r0, r5
 810c6b8:	4621      	mov	r1, r4
 810c6ba:	f7ff ff5d 	bl	810c578 <__sflush_r>
 810c6be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 810c6c0:	07da      	lsls	r2, r3, #31
 810c6c2:	4605      	mov	r5, r0
 810c6c4:	d4e4      	bmi.n	810c690 <_fflush_r+0xc>
 810c6c6:	89a3      	ldrh	r3, [r4, #12]
 810c6c8:	059b      	lsls	r3, r3, #22
 810c6ca:	d4e1      	bmi.n	810c690 <_fflush_r+0xc>
 810c6cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810c6ce:	f7fe fb34 	bl	810ad3a <__retarget_lock_release_recursive>
 810c6d2:	e7dd      	b.n	810c690 <_fflush_r+0xc>

0810c6d4 <__malloc_lock>:
 810c6d4:	4801      	ldr	r0, [pc, #4]	; (810c6dc <__malloc_lock+0x8>)
 810c6d6:	f7fe bb2f 	b.w	810ad38 <__retarget_lock_acquire_recursive>
 810c6da:	bf00      	nop
 810c6dc:	100004b4 	.word	0x100004b4

0810c6e0 <__malloc_unlock>:
 810c6e0:	4801      	ldr	r0, [pc, #4]	; (810c6e8 <__malloc_unlock+0x8>)
 810c6e2:	f7fe bb2a 	b.w	810ad3a <__retarget_lock_release_recursive>
 810c6e6:	bf00      	nop
 810c6e8:	100004b4 	.word	0x100004b4

0810c6ec <_Balloc>:
 810c6ec:	b570      	push	{r4, r5, r6, lr}
 810c6ee:	69c6      	ldr	r6, [r0, #28]
 810c6f0:	4604      	mov	r4, r0
 810c6f2:	460d      	mov	r5, r1
 810c6f4:	b976      	cbnz	r6, 810c714 <_Balloc+0x28>
 810c6f6:	2010      	movs	r0, #16
 810c6f8:	f7ff fe84 	bl	810c404 <malloc>
 810c6fc:	4602      	mov	r2, r0
 810c6fe:	61e0      	str	r0, [r4, #28]
 810c700:	b920      	cbnz	r0, 810c70c <_Balloc+0x20>
 810c702:	4b18      	ldr	r3, [pc, #96]	; (810c764 <_Balloc+0x78>)
 810c704:	4818      	ldr	r0, [pc, #96]	; (810c768 <_Balloc+0x7c>)
 810c706:	216b      	movs	r1, #107	; 0x6b
 810c708:	f7fe fb34 	bl	810ad74 <__assert_func>
 810c70c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810c710:	6006      	str	r6, [r0, #0]
 810c712:	60c6      	str	r6, [r0, #12]
 810c714:	69e6      	ldr	r6, [r4, #28]
 810c716:	68f3      	ldr	r3, [r6, #12]
 810c718:	b183      	cbz	r3, 810c73c <_Balloc+0x50>
 810c71a:	69e3      	ldr	r3, [r4, #28]
 810c71c:	68db      	ldr	r3, [r3, #12]
 810c71e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 810c722:	b9b8      	cbnz	r0, 810c754 <_Balloc+0x68>
 810c724:	2101      	movs	r1, #1
 810c726:	fa01 f605 	lsl.w	r6, r1, r5
 810c72a:	1d72      	adds	r2, r6, #5
 810c72c:	0092      	lsls	r2, r2, #2
 810c72e:	4620      	mov	r0, r4
 810c730:	f000 fd91 	bl	810d256 <_calloc_r>
 810c734:	b160      	cbz	r0, 810c750 <_Balloc+0x64>
 810c736:	e9c0 5601 	strd	r5, r6, [r0, #4]
 810c73a:	e00e      	b.n	810c75a <_Balloc+0x6e>
 810c73c:	2221      	movs	r2, #33	; 0x21
 810c73e:	2104      	movs	r1, #4
 810c740:	4620      	mov	r0, r4
 810c742:	f000 fd88 	bl	810d256 <_calloc_r>
 810c746:	69e3      	ldr	r3, [r4, #28]
 810c748:	60f0      	str	r0, [r6, #12]
 810c74a:	68db      	ldr	r3, [r3, #12]
 810c74c:	2b00      	cmp	r3, #0
 810c74e:	d1e4      	bne.n	810c71a <_Balloc+0x2e>
 810c750:	2000      	movs	r0, #0
 810c752:	bd70      	pop	{r4, r5, r6, pc}
 810c754:	6802      	ldr	r2, [r0, #0]
 810c756:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 810c75a:	2300      	movs	r3, #0
 810c75c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 810c760:	e7f7      	b.n	810c752 <_Balloc+0x66>
 810c762:	bf00      	nop
 810c764:	0810e7d1 	.word	0x0810e7d1
 810c768:	0810eac4 	.word	0x0810eac4

0810c76c <_Bfree>:
 810c76c:	b570      	push	{r4, r5, r6, lr}
 810c76e:	69c6      	ldr	r6, [r0, #28]
 810c770:	4605      	mov	r5, r0
 810c772:	460c      	mov	r4, r1
 810c774:	b976      	cbnz	r6, 810c794 <_Bfree+0x28>
 810c776:	2010      	movs	r0, #16
 810c778:	f7ff fe44 	bl	810c404 <malloc>
 810c77c:	4602      	mov	r2, r0
 810c77e:	61e8      	str	r0, [r5, #28]
 810c780:	b920      	cbnz	r0, 810c78c <_Bfree+0x20>
 810c782:	4b09      	ldr	r3, [pc, #36]	; (810c7a8 <_Bfree+0x3c>)
 810c784:	4809      	ldr	r0, [pc, #36]	; (810c7ac <_Bfree+0x40>)
 810c786:	218f      	movs	r1, #143	; 0x8f
 810c788:	f7fe faf4 	bl	810ad74 <__assert_func>
 810c78c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810c790:	6006      	str	r6, [r0, #0]
 810c792:	60c6      	str	r6, [r0, #12]
 810c794:	b13c      	cbz	r4, 810c7a6 <_Bfree+0x3a>
 810c796:	69eb      	ldr	r3, [r5, #28]
 810c798:	6862      	ldr	r2, [r4, #4]
 810c79a:	68db      	ldr	r3, [r3, #12]
 810c79c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 810c7a0:	6021      	str	r1, [r4, #0]
 810c7a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 810c7a6:	bd70      	pop	{r4, r5, r6, pc}
 810c7a8:	0810e7d1 	.word	0x0810e7d1
 810c7ac:	0810eac4 	.word	0x0810eac4

0810c7b0 <__multadd>:
 810c7b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810c7b4:	690d      	ldr	r5, [r1, #16]
 810c7b6:	4607      	mov	r7, r0
 810c7b8:	460c      	mov	r4, r1
 810c7ba:	461e      	mov	r6, r3
 810c7bc:	f101 0c14 	add.w	ip, r1, #20
 810c7c0:	2000      	movs	r0, #0
 810c7c2:	f8dc 3000 	ldr.w	r3, [ip]
 810c7c6:	b299      	uxth	r1, r3
 810c7c8:	fb02 6101 	mla	r1, r2, r1, r6
 810c7cc:	0c1e      	lsrs	r6, r3, #16
 810c7ce:	0c0b      	lsrs	r3, r1, #16
 810c7d0:	fb02 3306 	mla	r3, r2, r6, r3
 810c7d4:	b289      	uxth	r1, r1
 810c7d6:	3001      	adds	r0, #1
 810c7d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 810c7dc:	4285      	cmp	r5, r0
 810c7de:	f84c 1b04 	str.w	r1, [ip], #4
 810c7e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 810c7e6:	dcec      	bgt.n	810c7c2 <__multadd+0x12>
 810c7e8:	b30e      	cbz	r6, 810c82e <__multadd+0x7e>
 810c7ea:	68a3      	ldr	r3, [r4, #8]
 810c7ec:	42ab      	cmp	r3, r5
 810c7ee:	dc19      	bgt.n	810c824 <__multadd+0x74>
 810c7f0:	6861      	ldr	r1, [r4, #4]
 810c7f2:	4638      	mov	r0, r7
 810c7f4:	3101      	adds	r1, #1
 810c7f6:	f7ff ff79 	bl	810c6ec <_Balloc>
 810c7fa:	4680      	mov	r8, r0
 810c7fc:	b928      	cbnz	r0, 810c80a <__multadd+0x5a>
 810c7fe:	4602      	mov	r2, r0
 810c800:	4b0c      	ldr	r3, [pc, #48]	; (810c834 <__multadd+0x84>)
 810c802:	480d      	ldr	r0, [pc, #52]	; (810c838 <__multadd+0x88>)
 810c804:	21ba      	movs	r1, #186	; 0xba
 810c806:	f7fe fab5 	bl	810ad74 <__assert_func>
 810c80a:	6922      	ldr	r2, [r4, #16]
 810c80c:	3202      	adds	r2, #2
 810c80e:	f104 010c 	add.w	r1, r4, #12
 810c812:	0092      	lsls	r2, r2, #2
 810c814:	300c      	adds	r0, #12
 810c816:	f7fe fa91 	bl	810ad3c <memcpy>
 810c81a:	4621      	mov	r1, r4
 810c81c:	4638      	mov	r0, r7
 810c81e:	f7ff ffa5 	bl	810c76c <_Bfree>
 810c822:	4644      	mov	r4, r8
 810c824:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 810c828:	3501      	adds	r5, #1
 810c82a:	615e      	str	r6, [r3, #20]
 810c82c:	6125      	str	r5, [r4, #16]
 810c82e:	4620      	mov	r0, r4
 810c830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810c834:	0810ea42 	.word	0x0810ea42
 810c838:	0810eac4 	.word	0x0810eac4

0810c83c <__s2b>:
 810c83c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810c840:	460c      	mov	r4, r1
 810c842:	4615      	mov	r5, r2
 810c844:	461f      	mov	r7, r3
 810c846:	2209      	movs	r2, #9
 810c848:	3308      	adds	r3, #8
 810c84a:	4606      	mov	r6, r0
 810c84c:	fb93 f3f2 	sdiv	r3, r3, r2
 810c850:	2100      	movs	r1, #0
 810c852:	2201      	movs	r2, #1
 810c854:	429a      	cmp	r2, r3
 810c856:	db09      	blt.n	810c86c <__s2b+0x30>
 810c858:	4630      	mov	r0, r6
 810c85a:	f7ff ff47 	bl	810c6ec <_Balloc>
 810c85e:	b940      	cbnz	r0, 810c872 <__s2b+0x36>
 810c860:	4602      	mov	r2, r0
 810c862:	4b19      	ldr	r3, [pc, #100]	; (810c8c8 <__s2b+0x8c>)
 810c864:	4819      	ldr	r0, [pc, #100]	; (810c8cc <__s2b+0x90>)
 810c866:	21d3      	movs	r1, #211	; 0xd3
 810c868:	f7fe fa84 	bl	810ad74 <__assert_func>
 810c86c:	0052      	lsls	r2, r2, #1
 810c86e:	3101      	adds	r1, #1
 810c870:	e7f0      	b.n	810c854 <__s2b+0x18>
 810c872:	9b08      	ldr	r3, [sp, #32]
 810c874:	6143      	str	r3, [r0, #20]
 810c876:	2d09      	cmp	r5, #9
 810c878:	f04f 0301 	mov.w	r3, #1
 810c87c:	6103      	str	r3, [r0, #16]
 810c87e:	dd16      	ble.n	810c8ae <__s2b+0x72>
 810c880:	f104 0909 	add.w	r9, r4, #9
 810c884:	46c8      	mov	r8, r9
 810c886:	442c      	add	r4, r5
 810c888:	f818 3b01 	ldrb.w	r3, [r8], #1
 810c88c:	4601      	mov	r1, r0
 810c88e:	3b30      	subs	r3, #48	; 0x30
 810c890:	220a      	movs	r2, #10
 810c892:	4630      	mov	r0, r6
 810c894:	f7ff ff8c 	bl	810c7b0 <__multadd>
 810c898:	45a0      	cmp	r8, r4
 810c89a:	d1f5      	bne.n	810c888 <__s2b+0x4c>
 810c89c:	f1a5 0408 	sub.w	r4, r5, #8
 810c8a0:	444c      	add	r4, r9
 810c8a2:	1b2d      	subs	r5, r5, r4
 810c8a4:	1963      	adds	r3, r4, r5
 810c8a6:	42bb      	cmp	r3, r7
 810c8a8:	db04      	blt.n	810c8b4 <__s2b+0x78>
 810c8aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810c8ae:	340a      	adds	r4, #10
 810c8b0:	2509      	movs	r5, #9
 810c8b2:	e7f6      	b.n	810c8a2 <__s2b+0x66>
 810c8b4:	f814 3b01 	ldrb.w	r3, [r4], #1
 810c8b8:	4601      	mov	r1, r0
 810c8ba:	3b30      	subs	r3, #48	; 0x30
 810c8bc:	220a      	movs	r2, #10
 810c8be:	4630      	mov	r0, r6
 810c8c0:	f7ff ff76 	bl	810c7b0 <__multadd>
 810c8c4:	e7ee      	b.n	810c8a4 <__s2b+0x68>
 810c8c6:	bf00      	nop
 810c8c8:	0810ea42 	.word	0x0810ea42
 810c8cc:	0810eac4 	.word	0x0810eac4

0810c8d0 <__hi0bits>:
 810c8d0:	0c03      	lsrs	r3, r0, #16
 810c8d2:	041b      	lsls	r3, r3, #16
 810c8d4:	b9d3      	cbnz	r3, 810c90c <__hi0bits+0x3c>
 810c8d6:	0400      	lsls	r0, r0, #16
 810c8d8:	2310      	movs	r3, #16
 810c8da:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 810c8de:	bf04      	itt	eq
 810c8e0:	0200      	lsleq	r0, r0, #8
 810c8e2:	3308      	addeq	r3, #8
 810c8e4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 810c8e8:	bf04      	itt	eq
 810c8ea:	0100      	lsleq	r0, r0, #4
 810c8ec:	3304      	addeq	r3, #4
 810c8ee:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 810c8f2:	bf04      	itt	eq
 810c8f4:	0080      	lsleq	r0, r0, #2
 810c8f6:	3302      	addeq	r3, #2
 810c8f8:	2800      	cmp	r0, #0
 810c8fa:	db05      	blt.n	810c908 <__hi0bits+0x38>
 810c8fc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 810c900:	f103 0301 	add.w	r3, r3, #1
 810c904:	bf08      	it	eq
 810c906:	2320      	moveq	r3, #32
 810c908:	4618      	mov	r0, r3
 810c90a:	4770      	bx	lr
 810c90c:	2300      	movs	r3, #0
 810c90e:	e7e4      	b.n	810c8da <__hi0bits+0xa>

0810c910 <__lo0bits>:
 810c910:	6803      	ldr	r3, [r0, #0]
 810c912:	f013 0207 	ands.w	r2, r3, #7
 810c916:	d00c      	beq.n	810c932 <__lo0bits+0x22>
 810c918:	07d9      	lsls	r1, r3, #31
 810c91a:	d422      	bmi.n	810c962 <__lo0bits+0x52>
 810c91c:	079a      	lsls	r2, r3, #30
 810c91e:	bf49      	itett	mi
 810c920:	085b      	lsrmi	r3, r3, #1
 810c922:	089b      	lsrpl	r3, r3, #2
 810c924:	6003      	strmi	r3, [r0, #0]
 810c926:	2201      	movmi	r2, #1
 810c928:	bf5c      	itt	pl
 810c92a:	6003      	strpl	r3, [r0, #0]
 810c92c:	2202      	movpl	r2, #2
 810c92e:	4610      	mov	r0, r2
 810c930:	4770      	bx	lr
 810c932:	b299      	uxth	r1, r3
 810c934:	b909      	cbnz	r1, 810c93a <__lo0bits+0x2a>
 810c936:	0c1b      	lsrs	r3, r3, #16
 810c938:	2210      	movs	r2, #16
 810c93a:	b2d9      	uxtb	r1, r3
 810c93c:	b909      	cbnz	r1, 810c942 <__lo0bits+0x32>
 810c93e:	3208      	adds	r2, #8
 810c940:	0a1b      	lsrs	r3, r3, #8
 810c942:	0719      	lsls	r1, r3, #28
 810c944:	bf04      	itt	eq
 810c946:	091b      	lsreq	r3, r3, #4
 810c948:	3204      	addeq	r2, #4
 810c94a:	0799      	lsls	r1, r3, #30
 810c94c:	bf04      	itt	eq
 810c94e:	089b      	lsreq	r3, r3, #2
 810c950:	3202      	addeq	r2, #2
 810c952:	07d9      	lsls	r1, r3, #31
 810c954:	d403      	bmi.n	810c95e <__lo0bits+0x4e>
 810c956:	085b      	lsrs	r3, r3, #1
 810c958:	f102 0201 	add.w	r2, r2, #1
 810c95c:	d003      	beq.n	810c966 <__lo0bits+0x56>
 810c95e:	6003      	str	r3, [r0, #0]
 810c960:	e7e5      	b.n	810c92e <__lo0bits+0x1e>
 810c962:	2200      	movs	r2, #0
 810c964:	e7e3      	b.n	810c92e <__lo0bits+0x1e>
 810c966:	2220      	movs	r2, #32
 810c968:	e7e1      	b.n	810c92e <__lo0bits+0x1e>
	...

0810c96c <__i2b>:
 810c96c:	b510      	push	{r4, lr}
 810c96e:	460c      	mov	r4, r1
 810c970:	2101      	movs	r1, #1
 810c972:	f7ff febb 	bl	810c6ec <_Balloc>
 810c976:	4602      	mov	r2, r0
 810c978:	b928      	cbnz	r0, 810c986 <__i2b+0x1a>
 810c97a:	4b05      	ldr	r3, [pc, #20]	; (810c990 <__i2b+0x24>)
 810c97c:	4805      	ldr	r0, [pc, #20]	; (810c994 <__i2b+0x28>)
 810c97e:	f240 1145 	movw	r1, #325	; 0x145
 810c982:	f7fe f9f7 	bl	810ad74 <__assert_func>
 810c986:	2301      	movs	r3, #1
 810c988:	6144      	str	r4, [r0, #20]
 810c98a:	6103      	str	r3, [r0, #16]
 810c98c:	bd10      	pop	{r4, pc}
 810c98e:	bf00      	nop
 810c990:	0810ea42 	.word	0x0810ea42
 810c994:	0810eac4 	.word	0x0810eac4

0810c998 <__multiply>:
 810c998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c99c:	4691      	mov	r9, r2
 810c99e:	690a      	ldr	r2, [r1, #16]
 810c9a0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 810c9a4:	429a      	cmp	r2, r3
 810c9a6:	bfb8      	it	lt
 810c9a8:	460b      	movlt	r3, r1
 810c9aa:	460c      	mov	r4, r1
 810c9ac:	bfbc      	itt	lt
 810c9ae:	464c      	movlt	r4, r9
 810c9b0:	4699      	movlt	r9, r3
 810c9b2:	6927      	ldr	r7, [r4, #16]
 810c9b4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 810c9b8:	68a3      	ldr	r3, [r4, #8]
 810c9ba:	6861      	ldr	r1, [r4, #4]
 810c9bc:	eb07 060a 	add.w	r6, r7, sl
 810c9c0:	42b3      	cmp	r3, r6
 810c9c2:	b085      	sub	sp, #20
 810c9c4:	bfb8      	it	lt
 810c9c6:	3101      	addlt	r1, #1
 810c9c8:	f7ff fe90 	bl	810c6ec <_Balloc>
 810c9cc:	b930      	cbnz	r0, 810c9dc <__multiply+0x44>
 810c9ce:	4602      	mov	r2, r0
 810c9d0:	4b44      	ldr	r3, [pc, #272]	; (810cae4 <__multiply+0x14c>)
 810c9d2:	4845      	ldr	r0, [pc, #276]	; (810cae8 <__multiply+0x150>)
 810c9d4:	f44f 71b1 	mov.w	r1, #354	; 0x162
 810c9d8:	f7fe f9cc 	bl	810ad74 <__assert_func>
 810c9dc:	f100 0514 	add.w	r5, r0, #20
 810c9e0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 810c9e4:	462b      	mov	r3, r5
 810c9e6:	2200      	movs	r2, #0
 810c9e8:	4543      	cmp	r3, r8
 810c9ea:	d321      	bcc.n	810ca30 <__multiply+0x98>
 810c9ec:	f104 0314 	add.w	r3, r4, #20
 810c9f0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 810c9f4:	f109 0314 	add.w	r3, r9, #20
 810c9f8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 810c9fc:	9202      	str	r2, [sp, #8]
 810c9fe:	1b3a      	subs	r2, r7, r4
 810ca00:	3a15      	subs	r2, #21
 810ca02:	f022 0203 	bic.w	r2, r2, #3
 810ca06:	3204      	adds	r2, #4
 810ca08:	f104 0115 	add.w	r1, r4, #21
 810ca0c:	428f      	cmp	r7, r1
 810ca0e:	bf38      	it	cc
 810ca10:	2204      	movcc	r2, #4
 810ca12:	9201      	str	r2, [sp, #4]
 810ca14:	9a02      	ldr	r2, [sp, #8]
 810ca16:	9303      	str	r3, [sp, #12]
 810ca18:	429a      	cmp	r2, r3
 810ca1a:	d80c      	bhi.n	810ca36 <__multiply+0x9e>
 810ca1c:	2e00      	cmp	r6, #0
 810ca1e:	dd03      	ble.n	810ca28 <__multiply+0x90>
 810ca20:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 810ca24:	2b00      	cmp	r3, #0
 810ca26:	d05b      	beq.n	810cae0 <__multiply+0x148>
 810ca28:	6106      	str	r6, [r0, #16]
 810ca2a:	b005      	add	sp, #20
 810ca2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810ca30:	f843 2b04 	str.w	r2, [r3], #4
 810ca34:	e7d8      	b.n	810c9e8 <__multiply+0x50>
 810ca36:	f8b3 a000 	ldrh.w	sl, [r3]
 810ca3a:	f1ba 0f00 	cmp.w	sl, #0
 810ca3e:	d024      	beq.n	810ca8a <__multiply+0xf2>
 810ca40:	f104 0e14 	add.w	lr, r4, #20
 810ca44:	46a9      	mov	r9, r5
 810ca46:	f04f 0c00 	mov.w	ip, #0
 810ca4a:	f85e 2b04 	ldr.w	r2, [lr], #4
 810ca4e:	f8d9 1000 	ldr.w	r1, [r9]
 810ca52:	fa1f fb82 	uxth.w	fp, r2
 810ca56:	b289      	uxth	r1, r1
 810ca58:	fb0a 110b 	mla	r1, sl, fp, r1
 810ca5c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 810ca60:	f8d9 2000 	ldr.w	r2, [r9]
 810ca64:	4461      	add	r1, ip
 810ca66:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 810ca6a:	fb0a c20b 	mla	r2, sl, fp, ip
 810ca6e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 810ca72:	b289      	uxth	r1, r1
 810ca74:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 810ca78:	4577      	cmp	r7, lr
 810ca7a:	f849 1b04 	str.w	r1, [r9], #4
 810ca7e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 810ca82:	d8e2      	bhi.n	810ca4a <__multiply+0xb2>
 810ca84:	9a01      	ldr	r2, [sp, #4]
 810ca86:	f845 c002 	str.w	ip, [r5, r2]
 810ca8a:	9a03      	ldr	r2, [sp, #12]
 810ca8c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 810ca90:	3304      	adds	r3, #4
 810ca92:	f1b9 0f00 	cmp.w	r9, #0
 810ca96:	d021      	beq.n	810cadc <__multiply+0x144>
 810ca98:	6829      	ldr	r1, [r5, #0]
 810ca9a:	f104 0c14 	add.w	ip, r4, #20
 810ca9e:	46ae      	mov	lr, r5
 810caa0:	f04f 0a00 	mov.w	sl, #0
 810caa4:	f8bc b000 	ldrh.w	fp, [ip]
 810caa8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 810caac:	fb09 220b 	mla	r2, r9, fp, r2
 810cab0:	4452      	add	r2, sl
 810cab2:	b289      	uxth	r1, r1
 810cab4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 810cab8:	f84e 1b04 	str.w	r1, [lr], #4
 810cabc:	f85c 1b04 	ldr.w	r1, [ip], #4
 810cac0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 810cac4:	f8be 1000 	ldrh.w	r1, [lr]
 810cac8:	fb09 110a 	mla	r1, r9, sl, r1
 810cacc:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 810cad0:	4567      	cmp	r7, ip
 810cad2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 810cad6:	d8e5      	bhi.n	810caa4 <__multiply+0x10c>
 810cad8:	9a01      	ldr	r2, [sp, #4]
 810cada:	50a9      	str	r1, [r5, r2]
 810cadc:	3504      	adds	r5, #4
 810cade:	e799      	b.n	810ca14 <__multiply+0x7c>
 810cae0:	3e01      	subs	r6, #1
 810cae2:	e79b      	b.n	810ca1c <__multiply+0x84>
 810cae4:	0810ea42 	.word	0x0810ea42
 810cae8:	0810eac4 	.word	0x0810eac4

0810caec <__pow5mult>:
 810caec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810caf0:	4615      	mov	r5, r2
 810caf2:	f012 0203 	ands.w	r2, r2, #3
 810caf6:	4606      	mov	r6, r0
 810caf8:	460f      	mov	r7, r1
 810cafa:	d007      	beq.n	810cb0c <__pow5mult+0x20>
 810cafc:	4c25      	ldr	r4, [pc, #148]	; (810cb94 <__pow5mult+0xa8>)
 810cafe:	3a01      	subs	r2, #1
 810cb00:	2300      	movs	r3, #0
 810cb02:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 810cb06:	f7ff fe53 	bl	810c7b0 <__multadd>
 810cb0a:	4607      	mov	r7, r0
 810cb0c:	10ad      	asrs	r5, r5, #2
 810cb0e:	d03d      	beq.n	810cb8c <__pow5mult+0xa0>
 810cb10:	69f4      	ldr	r4, [r6, #28]
 810cb12:	b97c      	cbnz	r4, 810cb34 <__pow5mult+0x48>
 810cb14:	2010      	movs	r0, #16
 810cb16:	f7ff fc75 	bl	810c404 <malloc>
 810cb1a:	4602      	mov	r2, r0
 810cb1c:	61f0      	str	r0, [r6, #28]
 810cb1e:	b928      	cbnz	r0, 810cb2c <__pow5mult+0x40>
 810cb20:	4b1d      	ldr	r3, [pc, #116]	; (810cb98 <__pow5mult+0xac>)
 810cb22:	481e      	ldr	r0, [pc, #120]	; (810cb9c <__pow5mult+0xb0>)
 810cb24:	f240 11b3 	movw	r1, #435	; 0x1b3
 810cb28:	f7fe f924 	bl	810ad74 <__assert_func>
 810cb2c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 810cb30:	6004      	str	r4, [r0, #0]
 810cb32:	60c4      	str	r4, [r0, #12]
 810cb34:	f8d6 801c 	ldr.w	r8, [r6, #28]
 810cb38:	f8d8 4008 	ldr.w	r4, [r8, #8]
 810cb3c:	b94c      	cbnz	r4, 810cb52 <__pow5mult+0x66>
 810cb3e:	f240 2171 	movw	r1, #625	; 0x271
 810cb42:	4630      	mov	r0, r6
 810cb44:	f7ff ff12 	bl	810c96c <__i2b>
 810cb48:	2300      	movs	r3, #0
 810cb4a:	f8c8 0008 	str.w	r0, [r8, #8]
 810cb4e:	4604      	mov	r4, r0
 810cb50:	6003      	str	r3, [r0, #0]
 810cb52:	f04f 0900 	mov.w	r9, #0
 810cb56:	07eb      	lsls	r3, r5, #31
 810cb58:	d50a      	bpl.n	810cb70 <__pow5mult+0x84>
 810cb5a:	4639      	mov	r1, r7
 810cb5c:	4622      	mov	r2, r4
 810cb5e:	4630      	mov	r0, r6
 810cb60:	f7ff ff1a 	bl	810c998 <__multiply>
 810cb64:	4639      	mov	r1, r7
 810cb66:	4680      	mov	r8, r0
 810cb68:	4630      	mov	r0, r6
 810cb6a:	f7ff fdff 	bl	810c76c <_Bfree>
 810cb6e:	4647      	mov	r7, r8
 810cb70:	106d      	asrs	r5, r5, #1
 810cb72:	d00b      	beq.n	810cb8c <__pow5mult+0xa0>
 810cb74:	6820      	ldr	r0, [r4, #0]
 810cb76:	b938      	cbnz	r0, 810cb88 <__pow5mult+0x9c>
 810cb78:	4622      	mov	r2, r4
 810cb7a:	4621      	mov	r1, r4
 810cb7c:	4630      	mov	r0, r6
 810cb7e:	f7ff ff0b 	bl	810c998 <__multiply>
 810cb82:	6020      	str	r0, [r4, #0]
 810cb84:	f8c0 9000 	str.w	r9, [r0]
 810cb88:	4604      	mov	r4, r0
 810cb8a:	e7e4      	b.n	810cb56 <__pow5mult+0x6a>
 810cb8c:	4638      	mov	r0, r7
 810cb8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810cb92:	bf00      	nop
 810cb94:	0810ec10 	.word	0x0810ec10
 810cb98:	0810e7d1 	.word	0x0810e7d1
 810cb9c:	0810eac4 	.word	0x0810eac4

0810cba0 <__lshift>:
 810cba0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810cba4:	460c      	mov	r4, r1
 810cba6:	6849      	ldr	r1, [r1, #4]
 810cba8:	6923      	ldr	r3, [r4, #16]
 810cbaa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 810cbae:	68a3      	ldr	r3, [r4, #8]
 810cbb0:	4607      	mov	r7, r0
 810cbb2:	4691      	mov	r9, r2
 810cbb4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 810cbb8:	f108 0601 	add.w	r6, r8, #1
 810cbbc:	42b3      	cmp	r3, r6
 810cbbe:	db0b      	blt.n	810cbd8 <__lshift+0x38>
 810cbc0:	4638      	mov	r0, r7
 810cbc2:	f7ff fd93 	bl	810c6ec <_Balloc>
 810cbc6:	4605      	mov	r5, r0
 810cbc8:	b948      	cbnz	r0, 810cbde <__lshift+0x3e>
 810cbca:	4602      	mov	r2, r0
 810cbcc:	4b28      	ldr	r3, [pc, #160]	; (810cc70 <__lshift+0xd0>)
 810cbce:	4829      	ldr	r0, [pc, #164]	; (810cc74 <__lshift+0xd4>)
 810cbd0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 810cbd4:	f7fe f8ce 	bl	810ad74 <__assert_func>
 810cbd8:	3101      	adds	r1, #1
 810cbda:	005b      	lsls	r3, r3, #1
 810cbdc:	e7ee      	b.n	810cbbc <__lshift+0x1c>
 810cbde:	2300      	movs	r3, #0
 810cbe0:	f100 0114 	add.w	r1, r0, #20
 810cbe4:	f100 0210 	add.w	r2, r0, #16
 810cbe8:	4618      	mov	r0, r3
 810cbea:	4553      	cmp	r3, sl
 810cbec:	db33      	blt.n	810cc56 <__lshift+0xb6>
 810cbee:	6920      	ldr	r0, [r4, #16]
 810cbf0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 810cbf4:	f104 0314 	add.w	r3, r4, #20
 810cbf8:	f019 091f 	ands.w	r9, r9, #31
 810cbfc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 810cc00:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 810cc04:	d02b      	beq.n	810cc5e <__lshift+0xbe>
 810cc06:	f1c9 0e20 	rsb	lr, r9, #32
 810cc0a:	468a      	mov	sl, r1
 810cc0c:	2200      	movs	r2, #0
 810cc0e:	6818      	ldr	r0, [r3, #0]
 810cc10:	fa00 f009 	lsl.w	r0, r0, r9
 810cc14:	4310      	orrs	r0, r2
 810cc16:	f84a 0b04 	str.w	r0, [sl], #4
 810cc1a:	f853 2b04 	ldr.w	r2, [r3], #4
 810cc1e:	459c      	cmp	ip, r3
 810cc20:	fa22 f20e 	lsr.w	r2, r2, lr
 810cc24:	d8f3      	bhi.n	810cc0e <__lshift+0x6e>
 810cc26:	ebac 0304 	sub.w	r3, ip, r4
 810cc2a:	3b15      	subs	r3, #21
 810cc2c:	f023 0303 	bic.w	r3, r3, #3
 810cc30:	3304      	adds	r3, #4
 810cc32:	f104 0015 	add.w	r0, r4, #21
 810cc36:	4584      	cmp	ip, r0
 810cc38:	bf38      	it	cc
 810cc3a:	2304      	movcc	r3, #4
 810cc3c:	50ca      	str	r2, [r1, r3]
 810cc3e:	b10a      	cbz	r2, 810cc44 <__lshift+0xa4>
 810cc40:	f108 0602 	add.w	r6, r8, #2
 810cc44:	3e01      	subs	r6, #1
 810cc46:	4638      	mov	r0, r7
 810cc48:	612e      	str	r6, [r5, #16]
 810cc4a:	4621      	mov	r1, r4
 810cc4c:	f7ff fd8e 	bl	810c76c <_Bfree>
 810cc50:	4628      	mov	r0, r5
 810cc52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810cc56:	f842 0f04 	str.w	r0, [r2, #4]!
 810cc5a:	3301      	adds	r3, #1
 810cc5c:	e7c5      	b.n	810cbea <__lshift+0x4a>
 810cc5e:	3904      	subs	r1, #4
 810cc60:	f853 2b04 	ldr.w	r2, [r3], #4
 810cc64:	f841 2f04 	str.w	r2, [r1, #4]!
 810cc68:	459c      	cmp	ip, r3
 810cc6a:	d8f9      	bhi.n	810cc60 <__lshift+0xc0>
 810cc6c:	e7ea      	b.n	810cc44 <__lshift+0xa4>
 810cc6e:	bf00      	nop
 810cc70:	0810ea42 	.word	0x0810ea42
 810cc74:	0810eac4 	.word	0x0810eac4

0810cc78 <__mcmp>:
 810cc78:	b530      	push	{r4, r5, lr}
 810cc7a:	6902      	ldr	r2, [r0, #16]
 810cc7c:	690c      	ldr	r4, [r1, #16]
 810cc7e:	1b12      	subs	r2, r2, r4
 810cc80:	d10e      	bne.n	810cca0 <__mcmp+0x28>
 810cc82:	f100 0314 	add.w	r3, r0, #20
 810cc86:	3114      	adds	r1, #20
 810cc88:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 810cc8c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 810cc90:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 810cc94:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 810cc98:	42a5      	cmp	r5, r4
 810cc9a:	d003      	beq.n	810cca4 <__mcmp+0x2c>
 810cc9c:	d305      	bcc.n	810ccaa <__mcmp+0x32>
 810cc9e:	2201      	movs	r2, #1
 810cca0:	4610      	mov	r0, r2
 810cca2:	bd30      	pop	{r4, r5, pc}
 810cca4:	4283      	cmp	r3, r0
 810cca6:	d3f3      	bcc.n	810cc90 <__mcmp+0x18>
 810cca8:	e7fa      	b.n	810cca0 <__mcmp+0x28>
 810ccaa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 810ccae:	e7f7      	b.n	810cca0 <__mcmp+0x28>

0810ccb0 <__mdiff>:
 810ccb0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810ccb4:	460c      	mov	r4, r1
 810ccb6:	4606      	mov	r6, r0
 810ccb8:	4611      	mov	r1, r2
 810ccba:	4620      	mov	r0, r4
 810ccbc:	4690      	mov	r8, r2
 810ccbe:	f7ff ffdb 	bl	810cc78 <__mcmp>
 810ccc2:	1e05      	subs	r5, r0, #0
 810ccc4:	d110      	bne.n	810cce8 <__mdiff+0x38>
 810ccc6:	4629      	mov	r1, r5
 810ccc8:	4630      	mov	r0, r6
 810ccca:	f7ff fd0f 	bl	810c6ec <_Balloc>
 810ccce:	b930      	cbnz	r0, 810ccde <__mdiff+0x2e>
 810ccd0:	4b3a      	ldr	r3, [pc, #232]	; (810cdbc <__mdiff+0x10c>)
 810ccd2:	4602      	mov	r2, r0
 810ccd4:	f240 2137 	movw	r1, #567	; 0x237
 810ccd8:	4839      	ldr	r0, [pc, #228]	; (810cdc0 <__mdiff+0x110>)
 810ccda:	f7fe f84b 	bl	810ad74 <__assert_func>
 810ccde:	2301      	movs	r3, #1
 810cce0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 810cce4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810cce8:	bfa4      	itt	ge
 810ccea:	4643      	movge	r3, r8
 810ccec:	46a0      	movge	r8, r4
 810ccee:	4630      	mov	r0, r6
 810ccf0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 810ccf4:	bfa6      	itte	ge
 810ccf6:	461c      	movge	r4, r3
 810ccf8:	2500      	movge	r5, #0
 810ccfa:	2501      	movlt	r5, #1
 810ccfc:	f7ff fcf6 	bl	810c6ec <_Balloc>
 810cd00:	b920      	cbnz	r0, 810cd0c <__mdiff+0x5c>
 810cd02:	4b2e      	ldr	r3, [pc, #184]	; (810cdbc <__mdiff+0x10c>)
 810cd04:	4602      	mov	r2, r0
 810cd06:	f240 2145 	movw	r1, #581	; 0x245
 810cd0a:	e7e5      	b.n	810ccd8 <__mdiff+0x28>
 810cd0c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 810cd10:	6926      	ldr	r6, [r4, #16]
 810cd12:	60c5      	str	r5, [r0, #12]
 810cd14:	f104 0914 	add.w	r9, r4, #20
 810cd18:	f108 0514 	add.w	r5, r8, #20
 810cd1c:	f100 0e14 	add.w	lr, r0, #20
 810cd20:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 810cd24:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 810cd28:	f108 0210 	add.w	r2, r8, #16
 810cd2c:	46f2      	mov	sl, lr
 810cd2e:	2100      	movs	r1, #0
 810cd30:	f859 3b04 	ldr.w	r3, [r9], #4
 810cd34:	f852 bf04 	ldr.w	fp, [r2, #4]!
 810cd38:	fa11 f88b 	uxtah	r8, r1, fp
 810cd3c:	b299      	uxth	r1, r3
 810cd3e:	0c1b      	lsrs	r3, r3, #16
 810cd40:	eba8 0801 	sub.w	r8, r8, r1
 810cd44:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 810cd48:	eb03 4328 	add.w	r3, r3, r8, asr #16
 810cd4c:	fa1f f888 	uxth.w	r8, r8
 810cd50:	1419      	asrs	r1, r3, #16
 810cd52:	454e      	cmp	r6, r9
 810cd54:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 810cd58:	f84a 3b04 	str.w	r3, [sl], #4
 810cd5c:	d8e8      	bhi.n	810cd30 <__mdiff+0x80>
 810cd5e:	1b33      	subs	r3, r6, r4
 810cd60:	3b15      	subs	r3, #21
 810cd62:	f023 0303 	bic.w	r3, r3, #3
 810cd66:	3304      	adds	r3, #4
 810cd68:	3415      	adds	r4, #21
 810cd6a:	42a6      	cmp	r6, r4
 810cd6c:	bf38      	it	cc
 810cd6e:	2304      	movcc	r3, #4
 810cd70:	441d      	add	r5, r3
 810cd72:	4473      	add	r3, lr
 810cd74:	469e      	mov	lr, r3
 810cd76:	462e      	mov	r6, r5
 810cd78:	4566      	cmp	r6, ip
 810cd7a:	d30e      	bcc.n	810cd9a <__mdiff+0xea>
 810cd7c:	f10c 0203 	add.w	r2, ip, #3
 810cd80:	1b52      	subs	r2, r2, r5
 810cd82:	f022 0203 	bic.w	r2, r2, #3
 810cd86:	3d03      	subs	r5, #3
 810cd88:	45ac      	cmp	ip, r5
 810cd8a:	bf38      	it	cc
 810cd8c:	2200      	movcc	r2, #0
 810cd8e:	4413      	add	r3, r2
 810cd90:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 810cd94:	b17a      	cbz	r2, 810cdb6 <__mdiff+0x106>
 810cd96:	6107      	str	r7, [r0, #16]
 810cd98:	e7a4      	b.n	810cce4 <__mdiff+0x34>
 810cd9a:	f856 8b04 	ldr.w	r8, [r6], #4
 810cd9e:	fa11 f288 	uxtah	r2, r1, r8
 810cda2:	1414      	asrs	r4, r2, #16
 810cda4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 810cda8:	b292      	uxth	r2, r2
 810cdaa:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 810cdae:	f84e 2b04 	str.w	r2, [lr], #4
 810cdb2:	1421      	asrs	r1, r4, #16
 810cdb4:	e7e0      	b.n	810cd78 <__mdiff+0xc8>
 810cdb6:	3f01      	subs	r7, #1
 810cdb8:	e7ea      	b.n	810cd90 <__mdiff+0xe0>
 810cdba:	bf00      	nop
 810cdbc:	0810ea42 	.word	0x0810ea42
 810cdc0:	0810eac4 	.word	0x0810eac4

0810cdc4 <__ulp>:
 810cdc4:	b082      	sub	sp, #8
 810cdc6:	ed8d 0b00 	vstr	d0, [sp]
 810cdca:	9a01      	ldr	r2, [sp, #4]
 810cdcc:	4b0f      	ldr	r3, [pc, #60]	; (810ce0c <__ulp+0x48>)
 810cdce:	4013      	ands	r3, r2
 810cdd0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 810cdd4:	2b00      	cmp	r3, #0
 810cdd6:	dc08      	bgt.n	810cdea <__ulp+0x26>
 810cdd8:	425b      	negs	r3, r3
 810cdda:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 810cdde:	ea4f 5223 	mov.w	r2, r3, asr #20
 810cde2:	da04      	bge.n	810cdee <__ulp+0x2a>
 810cde4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 810cde8:	4113      	asrs	r3, r2
 810cdea:	2200      	movs	r2, #0
 810cdec:	e008      	b.n	810ce00 <__ulp+0x3c>
 810cdee:	f1a2 0314 	sub.w	r3, r2, #20
 810cdf2:	2b1e      	cmp	r3, #30
 810cdf4:	bfda      	itte	le
 810cdf6:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 810cdfa:	40da      	lsrle	r2, r3
 810cdfc:	2201      	movgt	r2, #1
 810cdfe:	2300      	movs	r3, #0
 810ce00:	4619      	mov	r1, r3
 810ce02:	4610      	mov	r0, r2
 810ce04:	ec41 0b10 	vmov	d0, r0, r1
 810ce08:	b002      	add	sp, #8
 810ce0a:	4770      	bx	lr
 810ce0c:	7ff00000 	.word	0x7ff00000

0810ce10 <__b2d>:
 810ce10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810ce14:	6906      	ldr	r6, [r0, #16]
 810ce16:	f100 0814 	add.w	r8, r0, #20
 810ce1a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 810ce1e:	1f37      	subs	r7, r6, #4
 810ce20:	f856 2c04 	ldr.w	r2, [r6, #-4]
 810ce24:	4610      	mov	r0, r2
 810ce26:	f7ff fd53 	bl	810c8d0 <__hi0bits>
 810ce2a:	f1c0 0320 	rsb	r3, r0, #32
 810ce2e:	280a      	cmp	r0, #10
 810ce30:	600b      	str	r3, [r1, #0]
 810ce32:	491b      	ldr	r1, [pc, #108]	; (810cea0 <__b2d+0x90>)
 810ce34:	dc15      	bgt.n	810ce62 <__b2d+0x52>
 810ce36:	f1c0 0c0b 	rsb	ip, r0, #11
 810ce3a:	fa22 f30c 	lsr.w	r3, r2, ip
 810ce3e:	45b8      	cmp	r8, r7
 810ce40:	ea43 0501 	orr.w	r5, r3, r1
 810ce44:	bf34      	ite	cc
 810ce46:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 810ce4a:	2300      	movcs	r3, #0
 810ce4c:	3015      	adds	r0, #21
 810ce4e:	fa02 f000 	lsl.w	r0, r2, r0
 810ce52:	fa23 f30c 	lsr.w	r3, r3, ip
 810ce56:	4303      	orrs	r3, r0
 810ce58:	461c      	mov	r4, r3
 810ce5a:	ec45 4b10 	vmov	d0, r4, r5
 810ce5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810ce62:	45b8      	cmp	r8, r7
 810ce64:	bf3a      	itte	cc
 810ce66:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 810ce6a:	f1a6 0708 	subcc.w	r7, r6, #8
 810ce6e:	2300      	movcs	r3, #0
 810ce70:	380b      	subs	r0, #11
 810ce72:	d012      	beq.n	810ce9a <__b2d+0x8a>
 810ce74:	f1c0 0120 	rsb	r1, r0, #32
 810ce78:	fa23 f401 	lsr.w	r4, r3, r1
 810ce7c:	4082      	lsls	r2, r0
 810ce7e:	4322      	orrs	r2, r4
 810ce80:	4547      	cmp	r7, r8
 810ce82:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 810ce86:	bf8c      	ite	hi
 810ce88:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 810ce8c:	2200      	movls	r2, #0
 810ce8e:	4083      	lsls	r3, r0
 810ce90:	40ca      	lsrs	r2, r1
 810ce92:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 810ce96:	4313      	orrs	r3, r2
 810ce98:	e7de      	b.n	810ce58 <__b2d+0x48>
 810ce9a:	ea42 0501 	orr.w	r5, r2, r1
 810ce9e:	e7db      	b.n	810ce58 <__b2d+0x48>
 810cea0:	3ff00000 	.word	0x3ff00000

0810cea4 <__d2b>:
 810cea4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 810cea8:	460f      	mov	r7, r1
 810ceaa:	2101      	movs	r1, #1
 810ceac:	ec59 8b10 	vmov	r8, r9, d0
 810ceb0:	4616      	mov	r6, r2
 810ceb2:	f7ff fc1b 	bl	810c6ec <_Balloc>
 810ceb6:	4604      	mov	r4, r0
 810ceb8:	b930      	cbnz	r0, 810cec8 <__d2b+0x24>
 810ceba:	4602      	mov	r2, r0
 810cebc:	4b24      	ldr	r3, [pc, #144]	; (810cf50 <__d2b+0xac>)
 810cebe:	4825      	ldr	r0, [pc, #148]	; (810cf54 <__d2b+0xb0>)
 810cec0:	f240 310f 	movw	r1, #783	; 0x30f
 810cec4:	f7fd ff56 	bl	810ad74 <__assert_func>
 810cec8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 810cecc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 810ced0:	bb2d      	cbnz	r5, 810cf1e <__d2b+0x7a>
 810ced2:	9301      	str	r3, [sp, #4]
 810ced4:	f1b8 0300 	subs.w	r3, r8, #0
 810ced8:	d026      	beq.n	810cf28 <__d2b+0x84>
 810ceda:	4668      	mov	r0, sp
 810cedc:	9300      	str	r3, [sp, #0]
 810cede:	f7ff fd17 	bl	810c910 <__lo0bits>
 810cee2:	e9dd 1200 	ldrd	r1, r2, [sp]
 810cee6:	b1e8      	cbz	r0, 810cf24 <__d2b+0x80>
 810cee8:	f1c0 0320 	rsb	r3, r0, #32
 810ceec:	fa02 f303 	lsl.w	r3, r2, r3
 810cef0:	430b      	orrs	r3, r1
 810cef2:	40c2      	lsrs	r2, r0
 810cef4:	6163      	str	r3, [r4, #20]
 810cef6:	9201      	str	r2, [sp, #4]
 810cef8:	9b01      	ldr	r3, [sp, #4]
 810cefa:	61a3      	str	r3, [r4, #24]
 810cefc:	2b00      	cmp	r3, #0
 810cefe:	bf14      	ite	ne
 810cf00:	2202      	movne	r2, #2
 810cf02:	2201      	moveq	r2, #1
 810cf04:	6122      	str	r2, [r4, #16]
 810cf06:	b1bd      	cbz	r5, 810cf38 <__d2b+0x94>
 810cf08:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 810cf0c:	4405      	add	r5, r0
 810cf0e:	603d      	str	r5, [r7, #0]
 810cf10:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 810cf14:	6030      	str	r0, [r6, #0]
 810cf16:	4620      	mov	r0, r4
 810cf18:	b003      	add	sp, #12
 810cf1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810cf1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 810cf22:	e7d6      	b.n	810ced2 <__d2b+0x2e>
 810cf24:	6161      	str	r1, [r4, #20]
 810cf26:	e7e7      	b.n	810cef8 <__d2b+0x54>
 810cf28:	a801      	add	r0, sp, #4
 810cf2a:	f7ff fcf1 	bl	810c910 <__lo0bits>
 810cf2e:	9b01      	ldr	r3, [sp, #4]
 810cf30:	6163      	str	r3, [r4, #20]
 810cf32:	3020      	adds	r0, #32
 810cf34:	2201      	movs	r2, #1
 810cf36:	e7e5      	b.n	810cf04 <__d2b+0x60>
 810cf38:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 810cf3c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 810cf40:	6038      	str	r0, [r7, #0]
 810cf42:	6918      	ldr	r0, [r3, #16]
 810cf44:	f7ff fcc4 	bl	810c8d0 <__hi0bits>
 810cf48:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 810cf4c:	e7e2      	b.n	810cf14 <__d2b+0x70>
 810cf4e:	bf00      	nop
 810cf50:	0810ea42 	.word	0x0810ea42
 810cf54:	0810eac4 	.word	0x0810eac4

0810cf58 <__ratio>:
 810cf58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810cf5c:	4688      	mov	r8, r1
 810cf5e:	4669      	mov	r1, sp
 810cf60:	4681      	mov	r9, r0
 810cf62:	f7ff ff55 	bl	810ce10 <__b2d>
 810cf66:	a901      	add	r1, sp, #4
 810cf68:	4640      	mov	r0, r8
 810cf6a:	ec55 4b10 	vmov	r4, r5, d0
 810cf6e:	f7ff ff4f 	bl	810ce10 <__b2d>
 810cf72:	f8d9 3010 	ldr.w	r3, [r9, #16]
 810cf76:	f8d8 2010 	ldr.w	r2, [r8, #16]
 810cf7a:	eba3 0c02 	sub.w	ip, r3, r2
 810cf7e:	e9dd 3200 	ldrd	r3, r2, [sp]
 810cf82:	1a9b      	subs	r3, r3, r2
 810cf84:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 810cf88:	ec51 0b10 	vmov	r0, r1, d0
 810cf8c:	2b00      	cmp	r3, #0
 810cf8e:	bfd6      	itet	le
 810cf90:	460a      	movle	r2, r1
 810cf92:	462a      	movgt	r2, r5
 810cf94:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 810cf98:	468b      	mov	fp, r1
 810cf9a:	462f      	mov	r7, r5
 810cf9c:	bfd4      	ite	le
 810cf9e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 810cfa2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 810cfa6:	4620      	mov	r0, r4
 810cfa8:	ee10 2a10 	vmov	r2, s0
 810cfac:	465b      	mov	r3, fp
 810cfae:	4639      	mov	r1, r7
 810cfb0:	f7f3 fcd4 	bl	810095c <__aeabi_ddiv>
 810cfb4:	ec41 0b10 	vmov	d0, r0, r1
 810cfb8:	b003      	add	sp, #12
 810cfba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810cfbe <__copybits>:
 810cfbe:	3901      	subs	r1, #1
 810cfc0:	b570      	push	{r4, r5, r6, lr}
 810cfc2:	1149      	asrs	r1, r1, #5
 810cfc4:	6914      	ldr	r4, [r2, #16]
 810cfc6:	3101      	adds	r1, #1
 810cfc8:	f102 0314 	add.w	r3, r2, #20
 810cfcc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 810cfd0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 810cfd4:	1f05      	subs	r5, r0, #4
 810cfd6:	42a3      	cmp	r3, r4
 810cfd8:	d30c      	bcc.n	810cff4 <__copybits+0x36>
 810cfda:	1aa3      	subs	r3, r4, r2
 810cfdc:	3b11      	subs	r3, #17
 810cfde:	f023 0303 	bic.w	r3, r3, #3
 810cfe2:	3211      	adds	r2, #17
 810cfe4:	42a2      	cmp	r2, r4
 810cfe6:	bf88      	it	hi
 810cfe8:	2300      	movhi	r3, #0
 810cfea:	4418      	add	r0, r3
 810cfec:	2300      	movs	r3, #0
 810cfee:	4288      	cmp	r0, r1
 810cff0:	d305      	bcc.n	810cffe <__copybits+0x40>
 810cff2:	bd70      	pop	{r4, r5, r6, pc}
 810cff4:	f853 6b04 	ldr.w	r6, [r3], #4
 810cff8:	f845 6f04 	str.w	r6, [r5, #4]!
 810cffc:	e7eb      	b.n	810cfd6 <__copybits+0x18>
 810cffe:	f840 3b04 	str.w	r3, [r0], #4
 810d002:	e7f4      	b.n	810cfee <__copybits+0x30>

0810d004 <__any_on>:
 810d004:	f100 0214 	add.w	r2, r0, #20
 810d008:	6900      	ldr	r0, [r0, #16]
 810d00a:	114b      	asrs	r3, r1, #5
 810d00c:	4298      	cmp	r0, r3
 810d00e:	b510      	push	{r4, lr}
 810d010:	db11      	blt.n	810d036 <__any_on+0x32>
 810d012:	dd0a      	ble.n	810d02a <__any_on+0x26>
 810d014:	f011 011f 	ands.w	r1, r1, #31
 810d018:	d007      	beq.n	810d02a <__any_on+0x26>
 810d01a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 810d01e:	fa24 f001 	lsr.w	r0, r4, r1
 810d022:	fa00 f101 	lsl.w	r1, r0, r1
 810d026:	428c      	cmp	r4, r1
 810d028:	d10b      	bne.n	810d042 <__any_on+0x3e>
 810d02a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 810d02e:	4293      	cmp	r3, r2
 810d030:	d803      	bhi.n	810d03a <__any_on+0x36>
 810d032:	2000      	movs	r0, #0
 810d034:	bd10      	pop	{r4, pc}
 810d036:	4603      	mov	r3, r0
 810d038:	e7f7      	b.n	810d02a <__any_on+0x26>
 810d03a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 810d03e:	2900      	cmp	r1, #0
 810d040:	d0f5      	beq.n	810d02e <__any_on+0x2a>
 810d042:	2001      	movs	r0, #1
 810d044:	e7f6      	b.n	810d034 <__any_on+0x30>

0810d046 <__sread>:
 810d046:	b510      	push	{r4, lr}
 810d048:	460c      	mov	r4, r1
 810d04a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810d04e:	f000 f8c7 	bl	810d1e0 <_read_r>
 810d052:	2800      	cmp	r0, #0
 810d054:	bfab      	itete	ge
 810d056:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 810d058:	89a3      	ldrhlt	r3, [r4, #12]
 810d05a:	181b      	addge	r3, r3, r0
 810d05c:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 810d060:	bfac      	ite	ge
 810d062:	6563      	strge	r3, [r4, #84]	; 0x54
 810d064:	81a3      	strhlt	r3, [r4, #12]
 810d066:	bd10      	pop	{r4, pc}

0810d068 <__swrite>:
 810d068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810d06c:	461f      	mov	r7, r3
 810d06e:	898b      	ldrh	r3, [r1, #12]
 810d070:	05db      	lsls	r3, r3, #23
 810d072:	4605      	mov	r5, r0
 810d074:	460c      	mov	r4, r1
 810d076:	4616      	mov	r6, r2
 810d078:	d505      	bpl.n	810d086 <__swrite+0x1e>
 810d07a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810d07e:	2302      	movs	r3, #2
 810d080:	2200      	movs	r2, #0
 810d082:	f000 f89b 	bl	810d1bc <_lseek_r>
 810d086:	89a3      	ldrh	r3, [r4, #12]
 810d088:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810d08c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 810d090:	81a3      	strh	r3, [r4, #12]
 810d092:	4632      	mov	r2, r6
 810d094:	463b      	mov	r3, r7
 810d096:	4628      	mov	r0, r5
 810d098:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810d09c:	f000 b8c2 	b.w	810d224 <_write_r>

0810d0a0 <__sseek>:
 810d0a0:	b510      	push	{r4, lr}
 810d0a2:	460c      	mov	r4, r1
 810d0a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810d0a8:	f000 f888 	bl	810d1bc <_lseek_r>
 810d0ac:	1c43      	adds	r3, r0, #1
 810d0ae:	89a3      	ldrh	r3, [r4, #12]
 810d0b0:	bf15      	itete	ne
 810d0b2:	6560      	strne	r0, [r4, #84]	; 0x54
 810d0b4:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 810d0b8:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 810d0bc:	81a3      	strheq	r3, [r4, #12]
 810d0be:	bf18      	it	ne
 810d0c0:	81a3      	strhne	r3, [r4, #12]
 810d0c2:	bd10      	pop	{r4, pc}

0810d0c4 <__sclose>:
 810d0c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810d0c8:	f000 b868 	b.w	810d19c <_close_r>

0810d0cc <fiprintf>:
 810d0cc:	b40e      	push	{r1, r2, r3}
 810d0ce:	b503      	push	{r0, r1, lr}
 810d0d0:	4601      	mov	r1, r0
 810d0d2:	ab03      	add	r3, sp, #12
 810d0d4:	4805      	ldr	r0, [pc, #20]	; (810d0ec <fiprintf+0x20>)
 810d0d6:	f853 2b04 	ldr.w	r2, [r3], #4
 810d0da:	6800      	ldr	r0, [r0, #0]
 810d0dc:	9301      	str	r3, [sp, #4]
 810d0de:	f000 f947 	bl	810d370 <_vfiprintf_r>
 810d0e2:	b002      	add	sp, #8
 810d0e4:	f85d eb04 	ldr.w	lr, [sp], #4
 810d0e8:	b003      	add	sp, #12
 810d0ea:	4770      	bx	lr
 810d0ec:	100001d4 	.word	0x100001d4

0810d0f0 <_realloc_r>:
 810d0f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810d0f4:	4680      	mov	r8, r0
 810d0f6:	4614      	mov	r4, r2
 810d0f8:	460e      	mov	r6, r1
 810d0fa:	b921      	cbnz	r1, 810d106 <_realloc_r+0x16>
 810d0fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810d100:	4611      	mov	r1, r2
 810d102:	f7ff b9a7 	b.w	810c454 <_malloc_r>
 810d106:	b92a      	cbnz	r2, 810d114 <_realloc_r+0x24>
 810d108:	f000 f8bc 	bl	810d284 <_free_r>
 810d10c:	4625      	mov	r5, r4
 810d10e:	4628      	mov	r0, r5
 810d110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810d114:	f000 fa46 	bl	810d5a4 <_malloc_usable_size_r>
 810d118:	4284      	cmp	r4, r0
 810d11a:	4607      	mov	r7, r0
 810d11c:	d802      	bhi.n	810d124 <_realloc_r+0x34>
 810d11e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 810d122:	d812      	bhi.n	810d14a <_realloc_r+0x5a>
 810d124:	4621      	mov	r1, r4
 810d126:	4640      	mov	r0, r8
 810d128:	f7ff f994 	bl	810c454 <_malloc_r>
 810d12c:	4605      	mov	r5, r0
 810d12e:	2800      	cmp	r0, #0
 810d130:	d0ed      	beq.n	810d10e <_realloc_r+0x1e>
 810d132:	42bc      	cmp	r4, r7
 810d134:	4622      	mov	r2, r4
 810d136:	4631      	mov	r1, r6
 810d138:	bf28      	it	cs
 810d13a:	463a      	movcs	r2, r7
 810d13c:	f7fd fdfe 	bl	810ad3c <memcpy>
 810d140:	4631      	mov	r1, r6
 810d142:	4640      	mov	r0, r8
 810d144:	f000 f89e 	bl	810d284 <_free_r>
 810d148:	e7e1      	b.n	810d10e <_realloc_r+0x1e>
 810d14a:	4635      	mov	r5, r6
 810d14c:	e7df      	b.n	810d10e <_realloc_r+0x1e>

0810d14e <__ascii_wctomb>:
 810d14e:	b149      	cbz	r1, 810d164 <__ascii_wctomb+0x16>
 810d150:	2aff      	cmp	r2, #255	; 0xff
 810d152:	bf85      	ittet	hi
 810d154:	238a      	movhi	r3, #138	; 0x8a
 810d156:	6003      	strhi	r3, [r0, #0]
 810d158:	700a      	strbls	r2, [r1, #0]
 810d15a:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 810d15e:	bf98      	it	ls
 810d160:	2001      	movls	r0, #1
 810d162:	4770      	bx	lr
 810d164:	4608      	mov	r0, r1
 810d166:	4770      	bx	lr

0810d168 <memmove>:
 810d168:	4288      	cmp	r0, r1
 810d16a:	b510      	push	{r4, lr}
 810d16c:	eb01 0402 	add.w	r4, r1, r2
 810d170:	d902      	bls.n	810d178 <memmove+0x10>
 810d172:	4284      	cmp	r4, r0
 810d174:	4623      	mov	r3, r4
 810d176:	d807      	bhi.n	810d188 <memmove+0x20>
 810d178:	1e43      	subs	r3, r0, #1
 810d17a:	42a1      	cmp	r1, r4
 810d17c:	d008      	beq.n	810d190 <memmove+0x28>
 810d17e:	f811 2b01 	ldrb.w	r2, [r1], #1
 810d182:	f803 2f01 	strb.w	r2, [r3, #1]!
 810d186:	e7f8      	b.n	810d17a <memmove+0x12>
 810d188:	4402      	add	r2, r0
 810d18a:	4601      	mov	r1, r0
 810d18c:	428a      	cmp	r2, r1
 810d18e:	d100      	bne.n	810d192 <memmove+0x2a>
 810d190:	bd10      	pop	{r4, pc}
 810d192:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 810d196:	f802 4d01 	strb.w	r4, [r2, #-1]!
 810d19a:	e7f7      	b.n	810d18c <memmove+0x24>

0810d19c <_close_r>:
 810d19c:	b538      	push	{r3, r4, r5, lr}
 810d19e:	4d06      	ldr	r5, [pc, #24]	; (810d1b8 <_close_r+0x1c>)
 810d1a0:	2300      	movs	r3, #0
 810d1a2:	4604      	mov	r4, r0
 810d1a4:	4608      	mov	r0, r1
 810d1a6:	602b      	str	r3, [r5, #0]
 810d1a8:	f7f5 f80f 	bl	81021ca <_close>
 810d1ac:	1c43      	adds	r3, r0, #1
 810d1ae:	d102      	bne.n	810d1b6 <_close_r+0x1a>
 810d1b0:	682b      	ldr	r3, [r5, #0]
 810d1b2:	b103      	cbz	r3, 810d1b6 <_close_r+0x1a>
 810d1b4:	6023      	str	r3, [r4, #0]
 810d1b6:	bd38      	pop	{r3, r4, r5, pc}
 810d1b8:	100004c0 	.word	0x100004c0

0810d1bc <_lseek_r>:
 810d1bc:	b538      	push	{r3, r4, r5, lr}
 810d1be:	4d07      	ldr	r5, [pc, #28]	; (810d1dc <_lseek_r+0x20>)
 810d1c0:	4604      	mov	r4, r0
 810d1c2:	4608      	mov	r0, r1
 810d1c4:	4611      	mov	r1, r2
 810d1c6:	2200      	movs	r2, #0
 810d1c8:	602a      	str	r2, [r5, #0]
 810d1ca:	461a      	mov	r2, r3
 810d1cc:	f7f5 f824 	bl	8102218 <_lseek>
 810d1d0:	1c43      	adds	r3, r0, #1
 810d1d2:	d102      	bne.n	810d1da <_lseek_r+0x1e>
 810d1d4:	682b      	ldr	r3, [r5, #0]
 810d1d6:	b103      	cbz	r3, 810d1da <_lseek_r+0x1e>
 810d1d8:	6023      	str	r3, [r4, #0]
 810d1da:	bd38      	pop	{r3, r4, r5, pc}
 810d1dc:	100004c0 	.word	0x100004c0

0810d1e0 <_read_r>:
 810d1e0:	b538      	push	{r3, r4, r5, lr}
 810d1e2:	4d07      	ldr	r5, [pc, #28]	; (810d200 <_read_r+0x20>)
 810d1e4:	4604      	mov	r4, r0
 810d1e6:	4608      	mov	r0, r1
 810d1e8:	4611      	mov	r1, r2
 810d1ea:	2200      	movs	r2, #0
 810d1ec:	602a      	str	r2, [r5, #0]
 810d1ee:	461a      	mov	r2, r3
 810d1f0:	f7f4 ffb0 	bl	8102154 <_read>
 810d1f4:	1c43      	adds	r3, r0, #1
 810d1f6:	d102      	bne.n	810d1fe <_read_r+0x1e>
 810d1f8:	682b      	ldr	r3, [r5, #0]
 810d1fa:	b103      	cbz	r3, 810d1fe <_read_r+0x1e>
 810d1fc:	6023      	str	r3, [r4, #0]
 810d1fe:	bd38      	pop	{r3, r4, r5, pc}
 810d200:	100004c0 	.word	0x100004c0

0810d204 <_sbrk_r>:
 810d204:	b538      	push	{r3, r4, r5, lr}
 810d206:	4d06      	ldr	r5, [pc, #24]	; (810d220 <_sbrk_r+0x1c>)
 810d208:	2300      	movs	r3, #0
 810d20a:	4604      	mov	r4, r0
 810d20c:	4608      	mov	r0, r1
 810d20e:	602b      	str	r3, [r5, #0]
 810d210:	f7f5 f810 	bl	8102234 <_sbrk>
 810d214:	1c43      	adds	r3, r0, #1
 810d216:	d102      	bne.n	810d21e <_sbrk_r+0x1a>
 810d218:	682b      	ldr	r3, [r5, #0]
 810d21a:	b103      	cbz	r3, 810d21e <_sbrk_r+0x1a>
 810d21c:	6023      	str	r3, [r4, #0]
 810d21e:	bd38      	pop	{r3, r4, r5, pc}
 810d220:	100004c0 	.word	0x100004c0

0810d224 <_write_r>:
 810d224:	b538      	push	{r3, r4, r5, lr}
 810d226:	4d07      	ldr	r5, [pc, #28]	; (810d244 <_write_r+0x20>)
 810d228:	4604      	mov	r4, r0
 810d22a:	4608      	mov	r0, r1
 810d22c:	4611      	mov	r1, r2
 810d22e:	2200      	movs	r2, #0
 810d230:	602a      	str	r2, [r5, #0]
 810d232:	461a      	mov	r2, r3
 810d234:	f7f4 ffad 	bl	8102192 <_write>
 810d238:	1c43      	adds	r3, r0, #1
 810d23a:	d102      	bne.n	810d242 <_write_r+0x1e>
 810d23c:	682b      	ldr	r3, [r5, #0]
 810d23e:	b103      	cbz	r3, 810d242 <_write_r+0x1e>
 810d240:	6023      	str	r3, [r4, #0]
 810d242:	bd38      	pop	{r3, r4, r5, pc}
 810d244:	100004c0 	.word	0x100004c0

0810d248 <abort>:
 810d248:	b508      	push	{r3, lr}
 810d24a:	2006      	movs	r0, #6
 810d24c:	f000 faf4 	bl	810d838 <raise>
 810d250:	2001      	movs	r0, #1
 810d252:	f7f4 ff75 	bl	8102140 <_exit>

0810d256 <_calloc_r>:
 810d256:	b537      	push	{r0, r1, r2, r4, r5, lr}
 810d258:	fba1 2402 	umull	r2, r4, r1, r2
 810d25c:	b94c      	cbnz	r4, 810d272 <_calloc_r+0x1c>
 810d25e:	4611      	mov	r1, r2
 810d260:	9201      	str	r2, [sp, #4]
 810d262:	f7ff f8f7 	bl	810c454 <_malloc_r>
 810d266:	9a01      	ldr	r2, [sp, #4]
 810d268:	4605      	mov	r5, r0
 810d26a:	b930      	cbnz	r0, 810d27a <_calloc_r+0x24>
 810d26c:	4628      	mov	r0, r5
 810d26e:	b003      	add	sp, #12
 810d270:	bd30      	pop	{r4, r5, pc}
 810d272:	220c      	movs	r2, #12
 810d274:	6002      	str	r2, [r0, #0]
 810d276:	2500      	movs	r5, #0
 810d278:	e7f8      	b.n	810d26c <_calloc_r+0x16>
 810d27a:	4621      	mov	r1, r4
 810d27c:	f7fd fcfa 	bl	810ac74 <memset>
 810d280:	e7f4      	b.n	810d26c <_calloc_r+0x16>
	...

0810d284 <_free_r>:
 810d284:	b537      	push	{r0, r1, r2, r4, r5, lr}
 810d286:	2900      	cmp	r1, #0
 810d288:	d044      	beq.n	810d314 <_free_r+0x90>
 810d28a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810d28e:	9001      	str	r0, [sp, #4]
 810d290:	2b00      	cmp	r3, #0
 810d292:	f1a1 0404 	sub.w	r4, r1, #4
 810d296:	bfb8      	it	lt
 810d298:	18e4      	addlt	r4, r4, r3
 810d29a:	f7ff fa1b 	bl	810c6d4 <__malloc_lock>
 810d29e:	4a1e      	ldr	r2, [pc, #120]	; (810d318 <_free_r+0x94>)
 810d2a0:	9801      	ldr	r0, [sp, #4]
 810d2a2:	6813      	ldr	r3, [r2, #0]
 810d2a4:	b933      	cbnz	r3, 810d2b4 <_free_r+0x30>
 810d2a6:	6063      	str	r3, [r4, #4]
 810d2a8:	6014      	str	r4, [r2, #0]
 810d2aa:	b003      	add	sp, #12
 810d2ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 810d2b0:	f7ff ba16 	b.w	810c6e0 <__malloc_unlock>
 810d2b4:	42a3      	cmp	r3, r4
 810d2b6:	d908      	bls.n	810d2ca <_free_r+0x46>
 810d2b8:	6825      	ldr	r5, [r4, #0]
 810d2ba:	1961      	adds	r1, r4, r5
 810d2bc:	428b      	cmp	r3, r1
 810d2be:	bf01      	itttt	eq
 810d2c0:	6819      	ldreq	r1, [r3, #0]
 810d2c2:	685b      	ldreq	r3, [r3, #4]
 810d2c4:	1949      	addeq	r1, r1, r5
 810d2c6:	6021      	streq	r1, [r4, #0]
 810d2c8:	e7ed      	b.n	810d2a6 <_free_r+0x22>
 810d2ca:	461a      	mov	r2, r3
 810d2cc:	685b      	ldr	r3, [r3, #4]
 810d2ce:	b10b      	cbz	r3, 810d2d4 <_free_r+0x50>
 810d2d0:	42a3      	cmp	r3, r4
 810d2d2:	d9fa      	bls.n	810d2ca <_free_r+0x46>
 810d2d4:	6811      	ldr	r1, [r2, #0]
 810d2d6:	1855      	adds	r5, r2, r1
 810d2d8:	42a5      	cmp	r5, r4
 810d2da:	d10b      	bne.n	810d2f4 <_free_r+0x70>
 810d2dc:	6824      	ldr	r4, [r4, #0]
 810d2de:	4421      	add	r1, r4
 810d2e0:	1854      	adds	r4, r2, r1
 810d2e2:	42a3      	cmp	r3, r4
 810d2e4:	6011      	str	r1, [r2, #0]
 810d2e6:	d1e0      	bne.n	810d2aa <_free_r+0x26>
 810d2e8:	681c      	ldr	r4, [r3, #0]
 810d2ea:	685b      	ldr	r3, [r3, #4]
 810d2ec:	6053      	str	r3, [r2, #4]
 810d2ee:	440c      	add	r4, r1
 810d2f0:	6014      	str	r4, [r2, #0]
 810d2f2:	e7da      	b.n	810d2aa <_free_r+0x26>
 810d2f4:	d902      	bls.n	810d2fc <_free_r+0x78>
 810d2f6:	230c      	movs	r3, #12
 810d2f8:	6003      	str	r3, [r0, #0]
 810d2fa:	e7d6      	b.n	810d2aa <_free_r+0x26>
 810d2fc:	6825      	ldr	r5, [r4, #0]
 810d2fe:	1961      	adds	r1, r4, r5
 810d300:	428b      	cmp	r3, r1
 810d302:	bf04      	itt	eq
 810d304:	6819      	ldreq	r1, [r3, #0]
 810d306:	685b      	ldreq	r3, [r3, #4]
 810d308:	6063      	str	r3, [r4, #4]
 810d30a:	bf04      	itt	eq
 810d30c:	1949      	addeq	r1, r1, r5
 810d30e:	6021      	streq	r1, [r4, #0]
 810d310:	6054      	str	r4, [r2, #4]
 810d312:	e7ca      	b.n	810d2aa <_free_r+0x26>
 810d314:	b003      	add	sp, #12
 810d316:	bd30      	pop	{r4, r5, pc}
 810d318:	100004b8 	.word	0x100004b8

0810d31c <__sfputc_r>:
 810d31c:	6893      	ldr	r3, [r2, #8]
 810d31e:	3b01      	subs	r3, #1
 810d320:	2b00      	cmp	r3, #0
 810d322:	b410      	push	{r4}
 810d324:	6093      	str	r3, [r2, #8]
 810d326:	da08      	bge.n	810d33a <__sfputc_r+0x1e>
 810d328:	6994      	ldr	r4, [r2, #24]
 810d32a:	42a3      	cmp	r3, r4
 810d32c:	db01      	blt.n	810d332 <__sfputc_r+0x16>
 810d32e:	290a      	cmp	r1, #10
 810d330:	d103      	bne.n	810d33a <__sfputc_r+0x1e>
 810d332:	f85d 4b04 	ldr.w	r4, [sp], #4
 810d336:	f000 b93d 	b.w	810d5b4 <__swbuf_r>
 810d33a:	6813      	ldr	r3, [r2, #0]
 810d33c:	1c58      	adds	r0, r3, #1
 810d33e:	6010      	str	r0, [r2, #0]
 810d340:	7019      	strb	r1, [r3, #0]
 810d342:	4608      	mov	r0, r1
 810d344:	f85d 4b04 	ldr.w	r4, [sp], #4
 810d348:	4770      	bx	lr

0810d34a <__sfputs_r>:
 810d34a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810d34c:	4606      	mov	r6, r0
 810d34e:	460f      	mov	r7, r1
 810d350:	4614      	mov	r4, r2
 810d352:	18d5      	adds	r5, r2, r3
 810d354:	42ac      	cmp	r4, r5
 810d356:	d101      	bne.n	810d35c <__sfputs_r+0x12>
 810d358:	2000      	movs	r0, #0
 810d35a:	e007      	b.n	810d36c <__sfputs_r+0x22>
 810d35c:	f814 1b01 	ldrb.w	r1, [r4], #1
 810d360:	463a      	mov	r2, r7
 810d362:	4630      	mov	r0, r6
 810d364:	f7ff ffda 	bl	810d31c <__sfputc_r>
 810d368:	1c43      	adds	r3, r0, #1
 810d36a:	d1f3      	bne.n	810d354 <__sfputs_r+0xa>
 810d36c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0810d370 <_vfiprintf_r>:
 810d370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810d374:	460d      	mov	r5, r1
 810d376:	b09d      	sub	sp, #116	; 0x74
 810d378:	4614      	mov	r4, r2
 810d37a:	4698      	mov	r8, r3
 810d37c:	4606      	mov	r6, r0
 810d37e:	b118      	cbz	r0, 810d388 <_vfiprintf_r+0x18>
 810d380:	6a03      	ldr	r3, [r0, #32]
 810d382:	b90b      	cbnz	r3, 810d388 <_vfiprintf_r+0x18>
 810d384:	f7fc fd96 	bl	8109eb4 <__sinit>
 810d388:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810d38a:	07d9      	lsls	r1, r3, #31
 810d38c:	d405      	bmi.n	810d39a <_vfiprintf_r+0x2a>
 810d38e:	89ab      	ldrh	r3, [r5, #12]
 810d390:	059a      	lsls	r2, r3, #22
 810d392:	d402      	bmi.n	810d39a <_vfiprintf_r+0x2a>
 810d394:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810d396:	f7fd fccf 	bl	810ad38 <__retarget_lock_acquire_recursive>
 810d39a:	89ab      	ldrh	r3, [r5, #12]
 810d39c:	071b      	lsls	r3, r3, #28
 810d39e:	d501      	bpl.n	810d3a4 <_vfiprintf_r+0x34>
 810d3a0:	692b      	ldr	r3, [r5, #16]
 810d3a2:	b99b      	cbnz	r3, 810d3cc <_vfiprintf_r+0x5c>
 810d3a4:	4629      	mov	r1, r5
 810d3a6:	4630      	mov	r0, r6
 810d3a8:	f000 f942 	bl	810d630 <__swsetup_r>
 810d3ac:	b170      	cbz	r0, 810d3cc <_vfiprintf_r+0x5c>
 810d3ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810d3b0:	07dc      	lsls	r4, r3, #31
 810d3b2:	d504      	bpl.n	810d3be <_vfiprintf_r+0x4e>
 810d3b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 810d3b8:	b01d      	add	sp, #116	; 0x74
 810d3ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810d3be:	89ab      	ldrh	r3, [r5, #12]
 810d3c0:	0598      	lsls	r0, r3, #22
 810d3c2:	d4f7      	bmi.n	810d3b4 <_vfiprintf_r+0x44>
 810d3c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810d3c6:	f7fd fcb8 	bl	810ad3a <__retarget_lock_release_recursive>
 810d3ca:	e7f3      	b.n	810d3b4 <_vfiprintf_r+0x44>
 810d3cc:	2300      	movs	r3, #0
 810d3ce:	9309      	str	r3, [sp, #36]	; 0x24
 810d3d0:	2320      	movs	r3, #32
 810d3d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 810d3d6:	f8cd 800c 	str.w	r8, [sp, #12]
 810d3da:	2330      	movs	r3, #48	; 0x30
 810d3dc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 810d590 <_vfiprintf_r+0x220>
 810d3e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810d3e4:	f04f 0901 	mov.w	r9, #1
 810d3e8:	4623      	mov	r3, r4
 810d3ea:	469a      	mov	sl, r3
 810d3ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 810d3f0:	b10a      	cbz	r2, 810d3f6 <_vfiprintf_r+0x86>
 810d3f2:	2a25      	cmp	r2, #37	; 0x25
 810d3f4:	d1f9      	bne.n	810d3ea <_vfiprintf_r+0x7a>
 810d3f6:	ebba 0b04 	subs.w	fp, sl, r4
 810d3fa:	d00b      	beq.n	810d414 <_vfiprintf_r+0xa4>
 810d3fc:	465b      	mov	r3, fp
 810d3fe:	4622      	mov	r2, r4
 810d400:	4629      	mov	r1, r5
 810d402:	4630      	mov	r0, r6
 810d404:	f7ff ffa1 	bl	810d34a <__sfputs_r>
 810d408:	3001      	adds	r0, #1
 810d40a:	f000 80a9 	beq.w	810d560 <_vfiprintf_r+0x1f0>
 810d40e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810d410:	445a      	add	r2, fp
 810d412:	9209      	str	r2, [sp, #36]	; 0x24
 810d414:	f89a 3000 	ldrb.w	r3, [sl]
 810d418:	2b00      	cmp	r3, #0
 810d41a:	f000 80a1 	beq.w	810d560 <_vfiprintf_r+0x1f0>
 810d41e:	2300      	movs	r3, #0
 810d420:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 810d424:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810d428:	f10a 0a01 	add.w	sl, sl, #1
 810d42c:	9304      	str	r3, [sp, #16]
 810d42e:	9307      	str	r3, [sp, #28]
 810d430:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810d434:	931a      	str	r3, [sp, #104]	; 0x68
 810d436:	4654      	mov	r4, sl
 810d438:	2205      	movs	r2, #5
 810d43a:	f814 1b01 	ldrb.w	r1, [r4], #1
 810d43e:	4854      	ldr	r0, [pc, #336]	; (810d590 <_vfiprintf_r+0x220>)
 810d440:	f7f2 ff4e 	bl	81002e0 <memchr>
 810d444:	9a04      	ldr	r2, [sp, #16]
 810d446:	b9d8      	cbnz	r0, 810d480 <_vfiprintf_r+0x110>
 810d448:	06d1      	lsls	r1, r2, #27
 810d44a:	bf44      	itt	mi
 810d44c:	2320      	movmi	r3, #32
 810d44e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810d452:	0713      	lsls	r3, r2, #28
 810d454:	bf44      	itt	mi
 810d456:	232b      	movmi	r3, #43	; 0x2b
 810d458:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810d45c:	f89a 3000 	ldrb.w	r3, [sl]
 810d460:	2b2a      	cmp	r3, #42	; 0x2a
 810d462:	d015      	beq.n	810d490 <_vfiprintf_r+0x120>
 810d464:	9a07      	ldr	r2, [sp, #28]
 810d466:	4654      	mov	r4, sl
 810d468:	2000      	movs	r0, #0
 810d46a:	f04f 0c0a 	mov.w	ip, #10
 810d46e:	4621      	mov	r1, r4
 810d470:	f811 3b01 	ldrb.w	r3, [r1], #1
 810d474:	3b30      	subs	r3, #48	; 0x30
 810d476:	2b09      	cmp	r3, #9
 810d478:	d94d      	bls.n	810d516 <_vfiprintf_r+0x1a6>
 810d47a:	b1b0      	cbz	r0, 810d4aa <_vfiprintf_r+0x13a>
 810d47c:	9207      	str	r2, [sp, #28]
 810d47e:	e014      	b.n	810d4aa <_vfiprintf_r+0x13a>
 810d480:	eba0 0308 	sub.w	r3, r0, r8
 810d484:	fa09 f303 	lsl.w	r3, r9, r3
 810d488:	4313      	orrs	r3, r2
 810d48a:	9304      	str	r3, [sp, #16]
 810d48c:	46a2      	mov	sl, r4
 810d48e:	e7d2      	b.n	810d436 <_vfiprintf_r+0xc6>
 810d490:	9b03      	ldr	r3, [sp, #12]
 810d492:	1d19      	adds	r1, r3, #4
 810d494:	681b      	ldr	r3, [r3, #0]
 810d496:	9103      	str	r1, [sp, #12]
 810d498:	2b00      	cmp	r3, #0
 810d49a:	bfbb      	ittet	lt
 810d49c:	425b      	neglt	r3, r3
 810d49e:	f042 0202 	orrlt.w	r2, r2, #2
 810d4a2:	9307      	strge	r3, [sp, #28]
 810d4a4:	9307      	strlt	r3, [sp, #28]
 810d4a6:	bfb8      	it	lt
 810d4a8:	9204      	strlt	r2, [sp, #16]
 810d4aa:	7823      	ldrb	r3, [r4, #0]
 810d4ac:	2b2e      	cmp	r3, #46	; 0x2e
 810d4ae:	d10c      	bne.n	810d4ca <_vfiprintf_r+0x15a>
 810d4b0:	7863      	ldrb	r3, [r4, #1]
 810d4b2:	2b2a      	cmp	r3, #42	; 0x2a
 810d4b4:	d134      	bne.n	810d520 <_vfiprintf_r+0x1b0>
 810d4b6:	9b03      	ldr	r3, [sp, #12]
 810d4b8:	1d1a      	adds	r2, r3, #4
 810d4ba:	681b      	ldr	r3, [r3, #0]
 810d4bc:	9203      	str	r2, [sp, #12]
 810d4be:	2b00      	cmp	r3, #0
 810d4c0:	bfb8      	it	lt
 810d4c2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 810d4c6:	3402      	adds	r4, #2
 810d4c8:	9305      	str	r3, [sp, #20]
 810d4ca:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 810d5a0 <_vfiprintf_r+0x230>
 810d4ce:	7821      	ldrb	r1, [r4, #0]
 810d4d0:	2203      	movs	r2, #3
 810d4d2:	4650      	mov	r0, sl
 810d4d4:	f7f2 ff04 	bl	81002e0 <memchr>
 810d4d8:	b138      	cbz	r0, 810d4ea <_vfiprintf_r+0x17a>
 810d4da:	9b04      	ldr	r3, [sp, #16]
 810d4dc:	eba0 000a 	sub.w	r0, r0, sl
 810d4e0:	2240      	movs	r2, #64	; 0x40
 810d4e2:	4082      	lsls	r2, r0
 810d4e4:	4313      	orrs	r3, r2
 810d4e6:	3401      	adds	r4, #1
 810d4e8:	9304      	str	r3, [sp, #16]
 810d4ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 810d4ee:	4829      	ldr	r0, [pc, #164]	; (810d594 <_vfiprintf_r+0x224>)
 810d4f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810d4f4:	2206      	movs	r2, #6
 810d4f6:	f7f2 fef3 	bl	81002e0 <memchr>
 810d4fa:	2800      	cmp	r0, #0
 810d4fc:	d03f      	beq.n	810d57e <_vfiprintf_r+0x20e>
 810d4fe:	4b26      	ldr	r3, [pc, #152]	; (810d598 <_vfiprintf_r+0x228>)
 810d500:	bb1b      	cbnz	r3, 810d54a <_vfiprintf_r+0x1da>
 810d502:	9b03      	ldr	r3, [sp, #12]
 810d504:	3307      	adds	r3, #7
 810d506:	f023 0307 	bic.w	r3, r3, #7
 810d50a:	3308      	adds	r3, #8
 810d50c:	9303      	str	r3, [sp, #12]
 810d50e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810d510:	443b      	add	r3, r7
 810d512:	9309      	str	r3, [sp, #36]	; 0x24
 810d514:	e768      	b.n	810d3e8 <_vfiprintf_r+0x78>
 810d516:	fb0c 3202 	mla	r2, ip, r2, r3
 810d51a:	460c      	mov	r4, r1
 810d51c:	2001      	movs	r0, #1
 810d51e:	e7a6      	b.n	810d46e <_vfiprintf_r+0xfe>
 810d520:	2300      	movs	r3, #0
 810d522:	3401      	adds	r4, #1
 810d524:	9305      	str	r3, [sp, #20]
 810d526:	4619      	mov	r1, r3
 810d528:	f04f 0c0a 	mov.w	ip, #10
 810d52c:	4620      	mov	r0, r4
 810d52e:	f810 2b01 	ldrb.w	r2, [r0], #1
 810d532:	3a30      	subs	r2, #48	; 0x30
 810d534:	2a09      	cmp	r2, #9
 810d536:	d903      	bls.n	810d540 <_vfiprintf_r+0x1d0>
 810d538:	2b00      	cmp	r3, #0
 810d53a:	d0c6      	beq.n	810d4ca <_vfiprintf_r+0x15a>
 810d53c:	9105      	str	r1, [sp, #20]
 810d53e:	e7c4      	b.n	810d4ca <_vfiprintf_r+0x15a>
 810d540:	fb0c 2101 	mla	r1, ip, r1, r2
 810d544:	4604      	mov	r4, r0
 810d546:	2301      	movs	r3, #1
 810d548:	e7f0      	b.n	810d52c <_vfiprintf_r+0x1bc>
 810d54a:	ab03      	add	r3, sp, #12
 810d54c:	9300      	str	r3, [sp, #0]
 810d54e:	462a      	mov	r2, r5
 810d550:	4b12      	ldr	r3, [pc, #72]	; (810d59c <_vfiprintf_r+0x22c>)
 810d552:	a904      	add	r1, sp, #16
 810d554:	4630      	mov	r0, r6
 810d556:	f7fb fdd1 	bl	81090fc <_printf_float>
 810d55a:	4607      	mov	r7, r0
 810d55c:	1c78      	adds	r0, r7, #1
 810d55e:	d1d6      	bne.n	810d50e <_vfiprintf_r+0x19e>
 810d560:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810d562:	07d9      	lsls	r1, r3, #31
 810d564:	d405      	bmi.n	810d572 <_vfiprintf_r+0x202>
 810d566:	89ab      	ldrh	r3, [r5, #12]
 810d568:	059a      	lsls	r2, r3, #22
 810d56a:	d402      	bmi.n	810d572 <_vfiprintf_r+0x202>
 810d56c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810d56e:	f7fd fbe4 	bl	810ad3a <__retarget_lock_release_recursive>
 810d572:	89ab      	ldrh	r3, [r5, #12]
 810d574:	065b      	lsls	r3, r3, #25
 810d576:	f53f af1d 	bmi.w	810d3b4 <_vfiprintf_r+0x44>
 810d57a:	9809      	ldr	r0, [sp, #36]	; 0x24
 810d57c:	e71c      	b.n	810d3b8 <_vfiprintf_r+0x48>
 810d57e:	ab03      	add	r3, sp, #12
 810d580:	9300      	str	r3, [sp, #0]
 810d582:	462a      	mov	r2, r5
 810d584:	4b05      	ldr	r3, [pc, #20]	; (810d59c <_vfiprintf_r+0x22c>)
 810d586:	a904      	add	r1, sp, #16
 810d588:	4630      	mov	r0, r6
 810d58a:	f7fc f85b 	bl	8109644 <_printf_i>
 810d58e:	e7e4      	b.n	810d55a <_vfiprintf_r+0x1ea>
 810d590:	0810eab3 	.word	0x0810eab3
 810d594:	0810eabd 	.word	0x0810eabd
 810d598:	081090fd 	.word	0x081090fd
 810d59c:	0810d34b 	.word	0x0810d34b
 810d5a0:	0810eab9 	.word	0x0810eab9

0810d5a4 <_malloc_usable_size_r>:
 810d5a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810d5a8:	1f18      	subs	r0, r3, #4
 810d5aa:	2b00      	cmp	r3, #0
 810d5ac:	bfbc      	itt	lt
 810d5ae:	580b      	ldrlt	r3, [r1, r0]
 810d5b0:	18c0      	addlt	r0, r0, r3
 810d5b2:	4770      	bx	lr

0810d5b4 <__swbuf_r>:
 810d5b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810d5b6:	460e      	mov	r6, r1
 810d5b8:	4614      	mov	r4, r2
 810d5ba:	4605      	mov	r5, r0
 810d5bc:	b118      	cbz	r0, 810d5c6 <__swbuf_r+0x12>
 810d5be:	6a03      	ldr	r3, [r0, #32]
 810d5c0:	b90b      	cbnz	r3, 810d5c6 <__swbuf_r+0x12>
 810d5c2:	f7fc fc77 	bl	8109eb4 <__sinit>
 810d5c6:	69a3      	ldr	r3, [r4, #24]
 810d5c8:	60a3      	str	r3, [r4, #8]
 810d5ca:	89a3      	ldrh	r3, [r4, #12]
 810d5cc:	071a      	lsls	r2, r3, #28
 810d5ce:	d525      	bpl.n	810d61c <__swbuf_r+0x68>
 810d5d0:	6923      	ldr	r3, [r4, #16]
 810d5d2:	b31b      	cbz	r3, 810d61c <__swbuf_r+0x68>
 810d5d4:	6823      	ldr	r3, [r4, #0]
 810d5d6:	6922      	ldr	r2, [r4, #16]
 810d5d8:	1a98      	subs	r0, r3, r2
 810d5da:	6963      	ldr	r3, [r4, #20]
 810d5dc:	b2f6      	uxtb	r6, r6
 810d5de:	4283      	cmp	r3, r0
 810d5e0:	4637      	mov	r7, r6
 810d5e2:	dc04      	bgt.n	810d5ee <__swbuf_r+0x3a>
 810d5e4:	4621      	mov	r1, r4
 810d5e6:	4628      	mov	r0, r5
 810d5e8:	f7ff f84c 	bl	810c684 <_fflush_r>
 810d5ec:	b9e0      	cbnz	r0, 810d628 <__swbuf_r+0x74>
 810d5ee:	68a3      	ldr	r3, [r4, #8]
 810d5f0:	3b01      	subs	r3, #1
 810d5f2:	60a3      	str	r3, [r4, #8]
 810d5f4:	6823      	ldr	r3, [r4, #0]
 810d5f6:	1c5a      	adds	r2, r3, #1
 810d5f8:	6022      	str	r2, [r4, #0]
 810d5fa:	701e      	strb	r6, [r3, #0]
 810d5fc:	6962      	ldr	r2, [r4, #20]
 810d5fe:	1c43      	adds	r3, r0, #1
 810d600:	429a      	cmp	r2, r3
 810d602:	d004      	beq.n	810d60e <__swbuf_r+0x5a>
 810d604:	89a3      	ldrh	r3, [r4, #12]
 810d606:	07db      	lsls	r3, r3, #31
 810d608:	d506      	bpl.n	810d618 <__swbuf_r+0x64>
 810d60a:	2e0a      	cmp	r6, #10
 810d60c:	d104      	bne.n	810d618 <__swbuf_r+0x64>
 810d60e:	4621      	mov	r1, r4
 810d610:	4628      	mov	r0, r5
 810d612:	f7ff f837 	bl	810c684 <_fflush_r>
 810d616:	b938      	cbnz	r0, 810d628 <__swbuf_r+0x74>
 810d618:	4638      	mov	r0, r7
 810d61a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810d61c:	4621      	mov	r1, r4
 810d61e:	4628      	mov	r0, r5
 810d620:	f000 f806 	bl	810d630 <__swsetup_r>
 810d624:	2800      	cmp	r0, #0
 810d626:	d0d5      	beq.n	810d5d4 <__swbuf_r+0x20>
 810d628:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 810d62c:	e7f4      	b.n	810d618 <__swbuf_r+0x64>
	...

0810d630 <__swsetup_r>:
 810d630:	b538      	push	{r3, r4, r5, lr}
 810d632:	4b2a      	ldr	r3, [pc, #168]	; (810d6dc <__swsetup_r+0xac>)
 810d634:	4605      	mov	r5, r0
 810d636:	6818      	ldr	r0, [r3, #0]
 810d638:	460c      	mov	r4, r1
 810d63a:	b118      	cbz	r0, 810d644 <__swsetup_r+0x14>
 810d63c:	6a03      	ldr	r3, [r0, #32]
 810d63e:	b90b      	cbnz	r3, 810d644 <__swsetup_r+0x14>
 810d640:	f7fc fc38 	bl	8109eb4 <__sinit>
 810d644:	89a3      	ldrh	r3, [r4, #12]
 810d646:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 810d64a:	0718      	lsls	r0, r3, #28
 810d64c:	d422      	bmi.n	810d694 <__swsetup_r+0x64>
 810d64e:	06d9      	lsls	r1, r3, #27
 810d650:	d407      	bmi.n	810d662 <__swsetup_r+0x32>
 810d652:	2309      	movs	r3, #9
 810d654:	602b      	str	r3, [r5, #0]
 810d656:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 810d65a:	81a3      	strh	r3, [r4, #12]
 810d65c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 810d660:	e034      	b.n	810d6cc <__swsetup_r+0x9c>
 810d662:	0758      	lsls	r0, r3, #29
 810d664:	d512      	bpl.n	810d68c <__swsetup_r+0x5c>
 810d666:	6b61      	ldr	r1, [r4, #52]	; 0x34
 810d668:	b141      	cbz	r1, 810d67c <__swsetup_r+0x4c>
 810d66a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 810d66e:	4299      	cmp	r1, r3
 810d670:	d002      	beq.n	810d678 <__swsetup_r+0x48>
 810d672:	4628      	mov	r0, r5
 810d674:	f7ff fe06 	bl	810d284 <_free_r>
 810d678:	2300      	movs	r3, #0
 810d67a:	6363      	str	r3, [r4, #52]	; 0x34
 810d67c:	89a3      	ldrh	r3, [r4, #12]
 810d67e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 810d682:	81a3      	strh	r3, [r4, #12]
 810d684:	2300      	movs	r3, #0
 810d686:	6063      	str	r3, [r4, #4]
 810d688:	6923      	ldr	r3, [r4, #16]
 810d68a:	6023      	str	r3, [r4, #0]
 810d68c:	89a3      	ldrh	r3, [r4, #12]
 810d68e:	f043 0308 	orr.w	r3, r3, #8
 810d692:	81a3      	strh	r3, [r4, #12]
 810d694:	6923      	ldr	r3, [r4, #16]
 810d696:	b94b      	cbnz	r3, 810d6ac <__swsetup_r+0x7c>
 810d698:	89a3      	ldrh	r3, [r4, #12]
 810d69a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 810d69e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 810d6a2:	d003      	beq.n	810d6ac <__swsetup_r+0x7c>
 810d6a4:	4621      	mov	r1, r4
 810d6a6:	4628      	mov	r0, r5
 810d6a8:	f000 f840 	bl	810d72c <__smakebuf_r>
 810d6ac:	89a0      	ldrh	r0, [r4, #12]
 810d6ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 810d6b2:	f010 0301 	ands.w	r3, r0, #1
 810d6b6:	d00a      	beq.n	810d6ce <__swsetup_r+0x9e>
 810d6b8:	2300      	movs	r3, #0
 810d6ba:	60a3      	str	r3, [r4, #8]
 810d6bc:	6963      	ldr	r3, [r4, #20]
 810d6be:	425b      	negs	r3, r3
 810d6c0:	61a3      	str	r3, [r4, #24]
 810d6c2:	6923      	ldr	r3, [r4, #16]
 810d6c4:	b943      	cbnz	r3, 810d6d8 <__swsetup_r+0xa8>
 810d6c6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 810d6ca:	d1c4      	bne.n	810d656 <__swsetup_r+0x26>
 810d6cc:	bd38      	pop	{r3, r4, r5, pc}
 810d6ce:	0781      	lsls	r1, r0, #30
 810d6d0:	bf58      	it	pl
 810d6d2:	6963      	ldrpl	r3, [r4, #20]
 810d6d4:	60a3      	str	r3, [r4, #8]
 810d6d6:	e7f4      	b.n	810d6c2 <__swsetup_r+0x92>
 810d6d8:	2000      	movs	r0, #0
 810d6da:	e7f7      	b.n	810d6cc <__swsetup_r+0x9c>
 810d6dc:	100001d4 	.word	0x100001d4

0810d6e0 <__swhatbuf_r>:
 810d6e0:	b570      	push	{r4, r5, r6, lr}
 810d6e2:	460c      	mov	r4, r1
 810d6e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810d6e8:	2900      	cmp	r1, #0
 810d6ea:	b096      	sub	sp, #88	; 0x58
 810d6ec:	4615      	mov	r5, r2
 810d6ee:	461e      	mov	r6, r3
 810d6f0:	da0d      	bge.n	810d70e <__swhatbuf_r+0x2e>
 810d6f2:	89a3      	ldrh	r3, [r4, #12]
 810d6f4:	f013 0f80 	tst.w	r3, #128	; 0x80
 810d6f8:	f04f 0100 	mov.w	r1, #0
 810d6fc:	bf0c      	ite	eq
 810d6fe:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 810d702:	2340      	movne	r3, #64	; 0x40
 810d704:	2000      	movs	r0, #0
 810d706:	6031      	str	r1, [r6, #0]
 810d708:	602b      	str	r3, [r5, #0]
 810d70a:	b016      	add	sp, #88	; 0x58
 810d70c:	bd70      	pop	{r4, r5, r6, pc}
 810d70e:	466a      	mov	r2, sp
 810d710:	f000 f848 	bl	810d7a4 <_fstat_r>
 810d714:	2800      	cmp	r0, #0
 810d716:	dbec      	blt.n	810d6f2 <__swhatbuf_r+0x12>
 810d718:	9901      	ldr	r1, [sp, #4]
 810d71a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 810d71e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 810d722:	4259      	negs	r1, r3
 810d724:	4159      	adcs	r1, r3
 810d726:	f44f 6380 	mov.w	r3, #1024	; 0x400
 810d72a:	e7eb      	b.n	810d704 <__swhatbuf_r+0x24>

0810d72c <__smakebuf_r>:
 810d72c:	898b      	ldrh	r3, [r1, #12]
 810d72e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 810d730:	079d      	lsls	r5, r3, #30
 810d732:	4606      	mov	r6, r0
 810d734:	460c      	mov	r4, r1
 810d736:	d507      	bpl.n	810d748 <__smakebuf_r+0x1c>
 810d738:	f104 0347 	add.w	r3, r4, #71	; 0x47
 810d73c:	6023      	str	r3, [r4, #0]
 810d73e:	6123      	str	r3, [r4, #16]
 810d740:	2301      	movs	r3, #1
 810d742:	6163      	str	r3, [r4, #20]
 810d744:	b002      	add	sp, #8
 810d746:	bd70      	pop	{r4, r5, r6, pc}
 810d748:	ab01      	add	r3, sp, #4
 810d74a:	466a      	mov	r2, sp
 810d74c:	f7ff ffc8 	bl	810d6e0 <__swhatbuf_r>
 810d750:	9900      	ldr	r1, [sp, #0]
 810d752:	4605      	mov	r5, r0
 810d754:	4630      	mov	r0, r6
 810d756:	f7fe fe7d 	bl	810c454 <_malloc_r>
 810d75a:	b948      	cbnz	r0, 810d770 <__smakebuf_r+0x44>
 810d75c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810d760:	059a      	lsls	r2, r3, #22
 810d762:	d4ef      	bmi.n	810d744 <__smakebuf_r+0x18>
 810d764:	f023 0303 	bic.w	r3, r3, #3
 810d768:	f043 0302 	orr.w	r3, r3, #2
 810d76c:	81a3      	strh	r3, [r4, #12]
 810d76e:	e7e3      	b.n	810d738 <__smakebuf_r+0xc>
 810d770:	89a3      	ldrh	r3, [r4, #12]
 810d772:	6020      	str	r0, [r4, #0]
 810d774:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810d778:	81a3      	strh	r3, [r4, #12]
 810d77a:	9b00      	ldr	r3, [sp, #0]
 810d77c:	6163      	str	r3, [r4, #20]
 810d77e:	9b01      	ldr	r3, [sp, #4]
 810d780:	6120      	str	r0, [r4, #16]
 810d782:	b15b      	cbz	r3, 810d79c <__smakebuf_r+0x70>
 810d784:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810d788:	4630      	mov	r0, r6
 810d78a:	f000 f81d 	bl	810d7c8 <_isatty_r>
 810d78e:	b128      	cbz	r0, 810d79c <__smakebuf_r+0x70>
 810d790:	89a3      	ldrh	r3, [r4, #12]
 810d792:	f023 0303 	bic.w	r3, r3, #3
 810d796:	f043 0301 	orr.w	r3, r3, #1
 810d79a:	81a3      	strh	r3, [r4, #12]
 810d79c:	89a3      	ldrh	r3, [r4, #12]
 810d79e:	431d      	orrs	r5, r3
 810d7a0:	81a5      	strh	r5, [r4, #12]
 810d7a2:	e7cf      	b.n	810d744 <__smakebuf_r+0x18>

0810d7a4 <_fstat_r>:
 810d7a4:	b538      	push	{r3, r4, r5, lr}
 810d7a6:	4d07      	ldr	r5, [pc, #28]	; (810d7c4 <_fstat_r+0x20>)
 810d7a8:	2300      	movs	r3, #0
 810d7aa:	4604      	mov	r4, r0
 810d7ac:	4608      	mov	r0, r1
 810d7ae:	4611      	mov	r1, r2
 810d7b0:	602b      	str	r3, [r5, #0]
 810d7b2:	f7f4 fd16 	bl	81021e2 <_fstat>
 810d7b6:	1c43      	adds	r3, r0, #1
 810d7b8:	d102      	bne.n	810d7c0 <_fstat_r+0x1c>
 810d7ba:	682b      	ldr	r3, [r5, #0]
 810d7bc:	b103      	cbz	r3, 810d7c0 <_fstat_r+0x1c>
 810d7be:	6023      	str	r3, [r4, #0]
 810d7c0:	bd38      	pop	{r3, r4, r5, pc}
 810d7c2:	bf00      	nop
 810d7c4:	100004c0 	.word	0x100004c0

0810d7c8 <_isatty_r>:
 810d7c8:	b538      	push	{r3, r4, r5, lr}
 810d7ca:	4d06      	ldr	r5, [pc, #24]	; (810d7e4 <_isatty_r+0x1c>)
 810d7cc:	2300      	movs	r3, #0
 810d7ce:	4604      	mov	r4, r0
 810d7d0:	4608      	mov	r0, r1
 810d7d2:	602b      	str	r3, [r5, #0]
 810d7d4:	f7f4 fd15 	bl	8102202 <_isatty>
 810d7d8:	1c43      	adds	r3, r0, #1
 810d7da:	d102      	bne.n	810d7e2 <_isatty_r+0x1a>
 810d7dc:	682b      	ldr	r3, [r5, #0]
 810d7de:	b103      	cbz	r3, 810d7e2 <_isatty_r+0x1a>
 810d7e0:	6023      	str	r3, [r4, #0]
 810d7e2:	bd38      	pop	{r3, r4, r5, pc}
 810d7e4:	100004c0 	.word	0x100004c0

0810d7e8 <_raise_r>:
 810d7e8:	291f      	cmp	r1, #31
 810d7ea:	b538      	push	{r3, r4, r5, lr}
 810d7ec:	4604      	mov	r4, r0
 810d7ee:	460d      	mov	r5, r1
 810d7f0:	d904      	bls.n	810d7fc <_raise_r+0x14>
 810d7f2:	2316      	movs	r3, #22
 810d7f4:	6003      	str	r3, [r0, #0]
 810d7f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 810d7fa:	bd38      	pop	{r3, r4, r5, pc}
 810d7fc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 810d7fe:	b112      	cbz	r2, 810d806 <_raise_r+0x1e>
 810d800:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 810d804:	b94b      	cbnz	r3, 810d81a <_raise_r+0x32>
 810d806:	4620      	mov	r0, r4
 810d808:	f000 f830 	bl	810d86c <_getpid_r>
 810d80c:	462a      	mov	r2, r5
 810d80e:	4601      	mov	r1, r0
 810d810:	4620      	mov	r0, r4
 810d812:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810d816:	f000 b817 	b.w	810d848 <_kill_r>
 810d81a:	2b01      	cmp	r3, #1
 810d81c:	d00a      	beq.n	810d834 <_raise_r+0x4c>
 810d81e:	1c59      	adds	r1, r3, #1
 810d820:	d103      	bne.n	810d82a <_raise_r+0x42>
 810d822:	2316      	movs	r3, #22
 810d824:	6003      	str	r3, [r0, #0]
 810d826:	2001      	movs	r0, #1
 810d828:	e7e7      	b.n	810d7fa <_raise_r+0x12>
 810d82a:	2400      	movs	r4, #0
 810d82c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 810d830:	4628      	mov	r0, r5
 810d832:	4798      	blx	r3
 810d834:	2000      	movs	r0, #0
 810d836:	e7e0      	b.n	810d7fa <_raise_r+0x12>

0810d838 <raise>:
 810d838:	4b02      	ldr	r3, [pc, #8]	; (810d844 <raise+0xc>)
 810d83a:	4601      	mov	r1, r0
 810d83c:	6818      	ldr	r0, [r3, #0]
 810d83e:	f7ff bfd3 	b.w	810d7e8 <_raise_r>
 810d842:	bf00      	nop
 810d844:	100001d4 	.word	0x100001d4

0810d848 <_kill_r>:
 810d848:	b538      	push	{r3, r4, r5, lr}
 810d84a:	4d07      	ldr	r5, [pc, #28]	; (810d868 <_kill_r+0x20>)
 810d84c:	2300      	movs	r3, #0
 810d84e:	4604      	mov	r4, r0
 810d850:	4608      	mov	r0, r1
 810d852:	4611      	mov	r1, r2
 810d854:	602b      	str	r3, [r5, #0]
 810d856:	f7f4 fc63 	bl	8102120 <_kill>
 810d85a:	1c43      	adds	r3, r0, #1
 810d85c:	d102      	bne.n	810d864 <_kill_r+0x1c>
 810d85e:	682b      	ldr	r3, [r5, #0]
 810d860:	b103      	cbz	r3, 810d864 <_kill_r+0x1c>
 810d862:	6023      	str	r3, [r4, #0]
 810d864:	bd38      	pop	{r3, r4, r5, pc}
 810d866:	bf00      	nop
 810d868:	100004c0 	.word	0x100004c0

0810d86c <_getpid_r>:
 810d86c:	f7f4 bc50 	b.w	8102110 <_getpid>

0810d870 <pow>:
 810d870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810d872:	ed2d 8b02 	vpush	{d8}
 810d876:	eeb0 8a40 	vmov.f32	s16, s0
 810d87a:	eef0 8a60 	vmov.f32	s17, s1
 810d87e:	ec55 4b11 	vmov	r4, r5, d1
 810d882:	f000 f871 	bl	810d968 <__ieee754_pow>
 810d886:	4622      	mov	r2, r4
 810d888:	462b      	mov	r3, r5
 810d88a:	4620      	mov	r0, r4
 810d88c:	4629      	mov	r1, r5
 810d88e:	ec57 6b10 	vmov	r6, r7, d0
 810d892:	f7f3 f9d3 	bl	8100c3c <__aeabi_dcmpun>
 810d896:	2800      	cmp	r0, #0
 810d898:	d13b      	bne.n	810d912 <pow+0xa2>
 810d89a:	ec51 0b18 	vmov	r0, r1, d8
 810d89e:	2200      	movs	r2, #0
 810d8a0:	2300      	movs	r3, #0
 810d8a2:	f7f3 f999 	bl	8100bd8 <__aeabi_dcmpeq>
 810d8a6:	b1b8      	cbz	r0, 810d8d8 <pow+0x68>
 810d8a8:	2200      	movs	r2, #0
 810d8aa:	2300      	movs	r3, #0
 810d8ac:	4620      	mov	r0, r4
 810d8ae:	4629      	mov	r1, r5
 810d8b0:	f7f3 f992 	bl	8100bd8 <__aeabi_dcmpeq>
 810d8b4:	2800      	cmp	r0, #0
 810d8b6:	d146      	bne.n	810d946 <pow+0xd6>
 810d8b8:	ec45 4b10 	vmov	d0, r4, r5
 810d8bc:	f000 f848 	bl	810d950 <finite>
 810d8c0:	b338      	cbz	r0, 810d912 <pow+0xa2>
 810d8c2:	2200      	movs	r2, #0
 810d8c4:	2300      	movs	r3, #0
 810d8c6:	4620      	mov	r0, r4
 810d8c8:	4629      	mov	r1, r5
 810d8ca:	f7f3 f98f 	bl	8100bec <__aeabi_dcmplt>
 810d8ce:	b300      	cbz	r0, 810d912 <pow+0xa2>
 810d8d0:	f7fd fa08 	bl	810ace4 <__errno>
 810d8d4:	2322      	movs	r3, #34	; 0x22
 810d8d6:	e01b      	b.n	810d910 <pow+0xa0>
 810d8d8:	ec47 6b10 	vmov	d0, r6, r7
 810d8dc:	f000 f838 	bl	810d950 <finite>
 810d8e0:	b9e0      	cbnz	r0, 810d91c <pow+0xac>
 810d8e2:	eeb0 0a48 	vmov.f32	s0, s16
 810d8e6:	eef0 0a68 	vmov.f32	s1, s17
 810d8ea:	f000 f831 	bl	810d950 <finite>
 810d8ee:	b1a8      	cbz	r0, 810d91c <pow+0xac>
 810d8f0:	ec45 4b10 	vmov	d0, r4, r5
 810d8f4:	f000 f82c 	bl	810d950 <finite>
 810d8f8:	b180      	cbz	r0, 810d91c <pow+0xac>
 810d8fa:	4632      	mov	r2, r6
 810d8fc:	463b      	mov	r3, r7
 810d8fe:	4630      	mov	r0, r6
 810d900:	4639      	mov	r1, r7
 810d902:	f7f3 f99b 	bl	8100c3c <__aeabi_dcmpun>
 810d906:	2800      	cmp	r0, #0
 810d908:	d0e2      	beq.n	810d8d0 <pow+0x60>
 810d90a:	f7fd f9eb 	bl	810ace4 <__errno>
 810d90e:	2321      	movs	r3, #33	; 0x21
 810d910:	6003      	str	r3, [r0, #0]
 810d912:	ecbd 8b02 	vpop	{d8}
 810d916:	ec47 6b10 	vmov	d0, r6, r7
 810d91a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810d91c:	2200      	movs	r2, #0
 810d91e:	2300      	movs	r3, #0
 810d920:	4630      	mov	r0, r6
 810d922:	4639      	mov	r1, r7
 810d924:	f7f3 f958 	bl	8100bd8 <__aeabi_dcmpeq>
 810d928:	2800      	cmp	r0, #0
 810d92a:	d0f2      	beq.n	810d912 <pow+0xa2>
 810d92c:	eeb0 0a48 	vmov.f32	s0, s16
 810d930:	eef0 0a68 	vmov.f32	s1, s17
 810d934:	f000 f80c 	bl	810d950 <finite>
 810d938:	2800      	cmp	r0, #0
 810d93a:	d0ea      	beq.n	810d912 <pow+0xa2>
 810d93c:	ec45 4b10 	vmov	d0, r4, r5
 810d940:	f000 f806 	bl	810d950 <finite>
 810d944:	e7c3      	b.n	810d8ce <pow+0x5e>
 810d946:	4f01      	ldr	r7, [pc, #4]	; (810d94c <pow+0xdc>)
 810d948:	2600      	movs	r6, #0
 810d94a:	e7e2      	b.n	810d912 <pow+0xa2>
 810d94c:	3ff00000 	.word	0x3ff00000

0810d950 <finite>:
 810d950:	b082      	sub	sp, #8
 810d952:	ed8d 0b00 	vstr	d0, [sp]
 810d956:	9801      	ldr	r0, [sp, #4]
 810d958:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 810d95c:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 810d960:	0fc0      	lsrs	r0, r0, #31
 810d962:	b002      	add	sp, #8
 810d964:	4770      	bx	lr
	...

0810d968 <__ieee754_pow>:
 810d968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810d96c:	ed2d 8b06 	vpush	{d8-d10}
 810d970:	b089      	sub	sp, #36	; 0x24
 810d972:	ed8d 1b00 	vstr	d1, [sp]
 810d976:	e9dd 2900 	ldrd	r2, r9, [sp]
 810d97a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 810d97e:	ea58 0102 	orrs.w	r1, r8, r2
 810d982:	ec57 6b10 	vmov	r6, r7, d0
 810d986:	d115      	bne.n	810d9b4 <__ieee754_pow+0x4c>
 810d988:	19b3      	adds	r3, r6, r6
 810d98a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 810d98e:	4152      	adcs	r2, r2
 810d990:	4299      	cmp	r1, r3
 810d992:	4b89      	ldr	r3, [pc, #548]	; (810dbb8 <__ieee754_pow+0x250>)
 810d994:	4193      	sbcs	r3, r2
 810d996:	f080 84d1 	bcs.w	810e33c <__ieee754_pow+0x9d4>
 810d99a:	e9dd 2300 	ldrd	r2, r3, [sp]
 810d99e:	4630      	mov	r0, r6
 810d9a0:	4639      	mov	r1, r7
 810d9a2:	f7f2 fcfb 	bl	810039c <__adddf3>
 810d9a6:	ec41 0b10 	vmov	d0, r0, r1
 810d9aa:	b009      	add	sp, #36	; 0x24
 810d9ac:	ecbd 8b06 	vpop	{d8-d10}
 810d9b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810d9b4:	4b81      	ldr	r3, [pc, #516]	; (810dbbc <__ieee754_pow+0x254>)
 810d9b6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 810d9ba:	429c      	cmp	r4, r3
 810d9bc:	ee10 aa10 	vmov	sl, s0
 810d9c0:	463d      	mov	r5, r7
 810d9c2:	dc06      	bgt.n	810d9d2 <__ieee754_pow+0x6a>
 810d9c4:	d101      	bne.n	810d9ca <__ieee754_pow+0x62>
 810d9c6:	2e00      	cmp	r6, #0
 810d9c8:	d1e7      	bne.n	810d99a <__ieee754_pow+0x32>
 810d9ca:	4598      	cmp	r8, r3
 810d9cc:	dc01      	bgt.n	810d9d2 <__ieee754_pow+0x6a>
 810d9ce:	d10f      	bne.n	810d9f0 <__ieee754_pow+0x88>
 810d9d0:	b172      	cbz	r2, 810d9f0 <__ieee754_pow+0x88>
 810d9d2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 810d9d6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 810d9da:	ea55 050a 	orrs.w	r5, r5, sl
 810d9de:	d1dc      	bne.n	810d99a <__ieee754_pow+0x32>
 810d9e0:	e9dd 3200 	ldrd	r3, r2, [sp]
 810d9e4:	18db      	adds	r3, r3, r3
 810d9e6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 810d9ea:	4152      	adcs	r2, r2
 810d9ec:	429d      	cmp	r5, r3
 810d9ee:	e7d0      	b.n	810d992 <__ieee754_pow+0x2a>
 810d9f0:	2d00      	cmp	r5, #0
 810d9f2:	da3b      	bge.n	810da6c <__ieee754_pow+0x104>
 810d9f4:	4b72      	ldr	r3, [pc, #456]	; (810dbc0 <__ieee754_pow+0x258>)
 810d9f6:	4598      	cmp	r8, r3
 810d9f8:	dc51      	bgt.n	810da9e <__ieee754_pow+0x136>
 810d9fa:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 810d9fe:	4598      	cmp	r8, r3
 810da00:	f340 84ab 	ble.w	810e35a <__ieee754_pow+0x9f2>
 810da04:	ea4f 5328 	mov.w	r3, r8, asr #20
 810da08:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 810da0c:	2b14      	cmp	r3, #20
 810da0e:	dd0f      	ble.n	810da30 <__ieee754_pow+0xc8>
 810da10:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 810da14:	fa22 f103 	lsr.w	r1, r2, r3
 810da18:	fa01 f303 	lsl.w	r3, r1, r3
 810da1c:	4293      	cmp	r3, r2
 810da1e:	f040 849c 	bne.w	810e35a <__ieee754_pow+0x9f2>
 810da22:	f001 0101 	and.w	r1, r1, #1
 810da26:	f1c1 0302 	rsb	r3, r1, #2
 810da2a:	9304      	str	r3, [sp, #16]
 810da2c:	b182      	cbz	r2, 810da50 <__ieee754_pow+0xe8>
 810da2e:	e05f      	b.n	810daf0 <__ieee754_pow+0x188>
 810da30:	2a00      	cmp	r2, #0
 810da32:	d15b      	bne.n	810daec <__ieee754_pow+0x184>
 810da34:	f1c3 0314 	rsb	r3, r3, #20
 810da38:	fa48 f103 	asr.w	r1, r8, r3
 810da3c:	fa01 f303 	lsl.w	r3, r1, r3
 810da40:	4543      	cmp	r3, r8
 810da42:	f040 8487 	bne.w	810e354 <__ieee754_pow+0x9ec>
 810da46:	f001 0101 	and.w	r1, r1, #1
 810da4a:	f1c1 0302 	rsb	r3, r1, #2
 810da4e:	9304      	str	r3, [sp, #16]
 810da50:	4b5c      	ldr	r3, [pc, #368]	; (810dbc4 <__ieee754_pow+0x25c>)
 810da52:	4598      	cmp	r8, r3
 810da54:	d132      	bne.n	810dabc <__ieee754_pow+0x154>
 810da56:	f1b9 0f00 	cmp.w	r9, #0
 810da5a:	f280 8477 	bge.w	810e34c <__ieee754_pow+0x9e4>
 810da5e:	4959      	ldr	r1, [pc, #356]	; (810dbc4 <__ieee754_pow+0x25c>)
 810da60:	4632      	mov	r2, r6
 810da62:	463b      	mov	r3, r7
 810da64:	2000      	movs	r0, #0
 810da66:	f7f2 ff79 	bl	810095c <__aeabi_ddiv>
 810da6a:	e79c      	b.n	810d9a6 <__ieee754_pow+0x3e>
 810da6c:	2300      	movs	r3, #0
 810da6e:	9304      	str	r3, [sp, #16]
 810da70:	2a00      	cmp	r2, #0
 810da72:	d13d      	bne.n	810daf0 <__ieee754_pow+0x188>
 810da74:	4b51      	ldr	r3, [pc, #324]	; (810dbbc <__ieee754_pow+0x254>)
 810da76:	4598      	cmp	r8, r3
 810da78:	d1ea      	bne.n	810da50 <__ieee754_pow+0xe8>
 810da7a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 810da7e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 810da82:	ea53 030a 	orrs.w	r3, r3, sl
 810da86:	f000 8459 	beq.w	810e33c <__ieee754_pow+0x9d4>
 810da8a:	4b4f      	ldr	r3, [pc, #316]	; (810dbc8 <__ieee754_pow+0x260>)
 810da8c:	429c      	cmp	r4, r3
 810da8e:	dd08      	ble.n	810daa2 <__ieee754_pow+0x13a>
 810da90:	f1b9 0f00 	cmp.w	r9, #0
 810da94:	f2c0 8456 	blt.w	810e344 <__ieee754_pow+0x9dc>
 810da98:	e9dd 0100 	ldrd	r0, r1, [sp]
 810da9c:	e783      	b.n	810d9a6 <__ieee754_pow+0x3e>
 810da9e:	2302      	movs	r3, #2
 810daa0:	e7e5      	b.n	810da6e <__ieee754_pow+0x106>
 810daa2:	f1b9 0f00 	cmp.w	r9, #0
 810daa6:	f04f 0000 	mov.w	r0, #0
 810daaa:	f04f 0100 	mov.w	r1, #0
 810daae:	f6bf af7a 	bge.w	810d9a6 <__ieee754_pow+0x3e>
 810dab2:	e9dd 0300 	ldrd	r0, r3, [sp]
 810dab6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 810daba:	e774      	b.n	810d9a6 <__ieee754_pow+0x3e>
 810dabc:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 810dac0:	d106      	bne.n	810dad0 <__ieee754_pow+0x168>
 810dac2:	4632      	mov	r2, r6
 810dac4:	463b      	mov	r3, r7
 810dac6:	4630      	mov	r0, r6
 810dac8:	4639      	mov	r1, r7
 810daca:	f7f2 fe1d 	bl	8100708 <__aeabi_dmul>
 810dace:	e76a      	b.n	810d9a6 <__ieee754_pow+0x3e>
 810dad0:	4b3e      	ldr	r3, [pc, #248]	; (810dbcc <__ieee754_pow+0x264>)
 810dad2:	4599      	cmp	r9, r3
 810dad4:	d10c      	bne.n	810daf0 <__ieee754_pow+0x188>
 810dad6:	2d00      	cmp	r5, #0
 810dad8:	db0a      	blt.n	810daf0 <__ieee754_pow+0x188>
 810dada:	ec47 6b10 	vmov	d0, r6, r7
 810dade:	b009      	add	sp, #36	; 0x24
 810dae0:	ecbd 8b06 	vpop	{d8-d10}
 810dae4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810dae8:	f000 bd20 	b.w	810e52c <__ieee754_sqrt>
 810daec:	2300      	movs	r3, #0
 810daee:	9304      	str	r3, [sp, #16]
 810daf0:	ec47 6b10 	vmov	d0, r6, r7
 810daf4:	f000 fc92 	bl	810e41c <fabs>
 810daf8:	ec51 0b10 	vmov	r0, r1, d0
 810dafc:	f1ba 0f00 	cmp.w	sl, #0
 810db00:	d129      	bne.n	810db56 <__ieee754_pow+0x1ee>
 810db02:	b124      	cbz	r4, 810db0e <__ieee754_pow+0x1a6>
 810db04:	4b2f      	ldr	r3, [pc, #188]	; (810dbc4 <__ieee754_pow+0x25c>)
 810db06:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 810db0a:	429a      	cmp	r2, r3
 810db0c:	d123      	bne.n	810db56 <__ieee754_pow+0x1ee>
 810db0e:	f1b9 0f00 	cmp.w	r9, #0
 810db12:	da05      	bge.n	810db20 <__ieee754_pow+0x1b8>
 810db14:	4602      	mov	r2, r0
 810db16:	460b      	mov	r3, r1
 810db18:	2000      	movs	r0, #0
 810db1a:	492a      	ldr	r1, [pc, #168]	; (810dbc4 <__ieee754_pow+0x25c>)
 810db1c:	f7f2 ff1e 	bl	810095c <__aeabi_ddiv>
 810db20:	2d00      	cmp	r5, #0
 810db22:	f6bf af40 	bge.w	810d9a6 <__ieee754_pow+0x3e>
 810db26:	9b04      	ldr	r3, [sp, #16]
 810db28:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 810db2c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 810db30:	431c      	orrs	r4, r3
 810db32:	d108      	bne.n	810db46 <__ieee754_pow+0x1de>
 810db34:	4602      	mov	r2, r0
 810db36:	460b      	mov	r3, r1
 810db38:	4610      	mov	r0, r2
 810db3a:	4619      	mov	r1, r3
 810db3c:	f7f2 fc2c 	bl	8100398 <__aeabi_dsub>
 810db40:	4602      	mov	r2, r0
 810db42:	460b      	mov	r3, r1
 810db44:	e78f      	b.n	810da66 <__ieee754_pow+0xfe>
 810db46:	9b04      	ldr	r3, [sp, #16]
 810db48:	2b01      	cmp	r3, #1
 810db4a:	f47f af2c 	bne.w	810d9a6 <__ieee754_pow+0x3e>
 810db4e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 810db52:	4619      	mov	r1, r3
 810db54:	e727      	b.n	810d9a6 <__ieee754_pow+0x3e>
 810db56:	0feb      	lsrs	r3, r5, #31
 810db58:	3b01      	subs	r3, #1
 810db5a:	9306      	str	r3, [sp, #24]
 810db5c:	9a06      	ldr	r2, [sp, #24]
 810db5e:	9b04      	ldr	r3, [sp, #16]
 810db60:	4313      	orrs	r3, r2
 810db62:	d102      	bne.n	810db6a <__ieee754_pow+0x202>
 810db64:	4632      	mov	r2, r6
 810db66:	463b      	mov	r3, r7
 810db68:	e7e6      	b.n	810db38 <__ieee754_pow+0x1d0>
 810db6a:	4b19      	ldr	r3, [pc, #100]	; (810dbd0 <__ieee754_pow+0x268>)
 810db6c:	4598      	cmp	r8, r3
 810db6e:	f340 80fb 	ble.w	810dd68 <__ieee754_pow+0x400>
 810db72:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 810db76:	4598      	cmp	r8, r3
 810db78:	4b13      	ldr	r3, [pc, #76]	; (810dbc8 <__ieee754_pow+0x260>)
 810db7a:	dd0c      	ble.n	810db96 <__ieee754_pow+0x22e>
 810db7c:	429c      	cmp	r4, r3
 810db7e:	dc0f      	bgt.n	810dba0 <__ieee754_pow+0x238>
 810db80:	f1b9 0f00 	cmp.w	r9, #0
 810db84:	da0f      	bge.n	810dba6 <__ieee754_pow+0x23e>
 810db86:	2000      	movs	r0, #0
 810db88:	b009      	add	sp, #36	; 0x24
 810db8a:	ecbd 8b06 	vpop	{d8-d10}
 810db8e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810db92:	f000 bc3a 	b.w	810e40a <__math_oflow>
 810db96:	429c      	cmp	r4, r3
 810db98:	dbf2      	blt.n	810db80 <__ieee754_pow+0x218>
 810db9a:	4b0a      	ldr	r3, [pc, #40]	; (810dbc4 <__ieee754_pow+0x25c>)
 810db9c:	429c      	cmp	r4, r3
 810db9e:	dd19      	ble.n	810dbd4 <__ieee754_pow+0x26c>
 810dba0:	f1b9 0f00 	cmp.w	r9, #0
 810dba4:	dcef      	bgt.n	810db86 <__ieee754_pow+0x21e>
 810dba6:	2000      	movs	r0, #0
 810dba8:	b009      	add	sp, #36	; 0x24
 810dbaa:	ecbd 8b06 	vpop	{d8-d10}
 810dbae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810dbb2:	f000 bc21 	b.w	810e3f8 <__math_uflow>
 810dbb6:	bf00      	nop
 810dbb8:	fff00000 	.word	0xfff00000
 810dbbc:	7ff00000 	.word	0x7ff00000
 810dbc0:	433fffff 	.word	0x433fffff
 810dbc4:	3ff00000 	.word	0x3ff00000
 810dbc8:	3fefffff 	.word	0x3fefffff
 810dbcc:	3fe00000 	.word	0x3fe00000
 810dbd0:	41e00000 	.word	0x41e00000
 810dbd4:	4b60      	ldr	r3, [pc, #384]	; (810dd58 <__ieee754_pow+0x3f0>)
 810dbd6:	2200      	movs	r2, #0
 810dbd8:	f7f2 fbde 	bl	8100398 <__aeabi_dsub>
 810dbdc:	a354      	add	r3, pc, #336	; (adr r3, 810dd30 <__ieee754_pow+0x3c8>)
 810dbde:	e9d3 2300 	ldrd	r2, r3, [r3]
 810dbe2:	4604      	mov	r4, r0
 810dbe4:	460d      	mov	r5, r1
 810dbe6:	f7f2 fd8f 	bl	8100708 <__aeabi_dmul>
 810dbea:	a353      	add	r3, pc, #332	; (adr r3, 810dd38 <__ieee754_pow+0x3d0>)
 810dbec:	e9d3 2300 	ldrd	r2, r3, [r3]
 810dbf0:	4606      	mov	r6, r0
 810dbf2:	460f      	mov	r7, r1
 810dbf4:	4620      	mov	r0, r4
 810dbf6:	4629      	mov	r1, r5
 810dbf8:	f7f2 fd86 	bl	8100708 <__aeabi_dmul>
 810dbfc:	4b57      	ldr	r3, [pc, #348]	; (810dd5c <__ieee754_pow+0x3f4>)
 810dbfe:	4682      	mov	sl, r0
 810dc00:	468b      	mov	fp, r1
 810dc02:	2200      	movs	r2, #0
 810dc04:	4620      	mov	r0, r4
 810dc06:	4629      	mov	r1, r5
 810dc08:	f7f2 fd7e 	bl	8100708 <__aeabi_dmul>
 810dc0c:	4602      	mov	r2, r0
 810dc0e:	460b      	mov	r3, r1
 810dc10:	a14b      	add	r1, pc, #300	; (adr r1, 810dd40 <__ieee754_pow+0x3d8>)
 810dc12:	e9d1 0100 	ldrd	r0, r1, [r1]
 810dc16:	f7f2 fbbf 	bl	8100398 <__aeabi_dsub>
 810dc1a:	4622      	mov	r2, r4
 810dc1c:	462b      	mov	r3, r5
 810dc1e:	f7f2 fd73 	bl	8100708 <__aeabi_dmul>
 810dc22:	4602      	mov	r2, r0
 810dc24:	460b      	mov	r3, r1
 810dc26:	2000      	movs	r0, #0
 810dc28:	494d      	ldr	r1, [pc, #308]	; (810dd60 <__ieee754_pow+0x3f8>)
 810dc2a:	f7f2 fbb5 	bl	8100398 <__aeabi_dsub>
 810dc2e:	4622      	mov	r2, r4
 810dc30:	4680      	mov	r8, r0
 810dc32:	4689      	mov	r9, r1
 810dc34:	462b      	mov	r3, r5
 810dc36:	4620      	mov	r0, r4
 810dc38:	4629      	mov	r1, r5
 810dc3a:	f7f2 fd65 	bl	8100708 <__aeabi_dmul>
 810dc3e:	4602      	mov	r2, r0
 810dc40:	460b      	mov	r3, r1
 810dc42:	4640      	mov	r0, r8
 810dc44:	4649      	mov	r1, r9
 810dc46:	f7f2 fd5f 	bl	8100708 <__aeabi_dmul>
 810dc4a:	a33f      	add	r3, pc, #252	; (adr r3, 810dd48 <__ieee754_pow+0x3e0>)
 810dc4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810dc50:	f7f2 fd5a 	bl	8100708 <__aeabi_dmul>
 810dc54:	4602      	mov	r2, r0
 810dc56:	460b      	mov	r3, r1
 810dc58:	4650      	mov	r0, sl
 810dc5a:	4659      	mov	r1, fp
 810dc5c:	f7f2 fb9c 	bl	8100398 <__aeabi_dsub>
 810dc60:	4602      	mov	r2, r0
 810dc62:	460b      	mov	r3, r1
 810dc64:	4680      	mov	r8, r0
 810dc66:	4689      	mov	r9, r1
 810dc68:	4630      	mov	r0, r6
 810dc6a:	4639      	mov	r1, r7
 810dc6c:	f7f2 fb96 	bl	810039c <__adddf3>
 810dc70:	2000      	movs	r0, #0
 810dc72:	4632      	mov	r2, r6
 810dc74:	463b      	mov	r3, r7
 810dc76:	4604      	mov	r4, r0
 810dc78:	460d      	mov	r5, r1
 810dc7a:	f7f2 fb8d 	bl	8100398 <__aeabi_dsub>
 810dc7e:	4602      	mov	r2, r0
 810dc80:	460b      	mov	r3, r1
 810dc82:	4640      	mov	r0, r8
 810dc84:	4649      	mov	r1, r9
 810dc86:	f7f2 fb87 	bl	8100398 <__aeabi_dsub>
 810dc8a:	9b04      	ldr	r3, [sp, #16]
 810dc8c:	9a06      	ldr	r2, [sp, #24]
 810dc8e:	3b01      	subs	r3, #1
 810dc90:	4313      	orrs	r3, r2
 810dc92:	4682      	mov	sl, r0
 810dc94:	468b      	mov	fp, r1
 810dc96:	f040 81e7 	bne.w	810e068 <__ieee754_pow+0x700>
 810dc9a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 810dd50 <__ieee754_pow+0x3e8>
 810dc9e:	eeb0 8a47 	vmov.f32	s16, s14
 810dca2:	eef0 8a67 	vmov.f32	s17, s15
 810dca6:	e9dd 6700 	ldrd	r6, r7, [sp]
 810dcaa:	2600      	movs	r6, #0
 810dcac:	4632      	mov	r2, r6
 810dcae:	463b      	mov	r3, r7
 810dcb0:	e9dd 0100 	ldrd	r0, r1, [sp]
 810dcb4:	f7f2 fb70 	bl	8100398 <__aeabi_dsub>
 810dcb8:	4622      	mov	r2, r4
 810dcba:	462b      	mov	r3, r5
 810dcbc:	f7f2 fd24 	bl	8100708 <__aeabi_dmul>
 810dcc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 810dcc4:	4680      	mov	r8, r0
 810dcc6:	4689      	mov	r9, r1
 810dcc8:	4650      	mov	r0, sl
 810dcca:	4659      	mov	r1, fp
 810dccc:	f7f2 fd1c 	bl	8100708 <__aeabi_dmul>
 810dcd0:	4602      	mov	r2, r0
 810dcd2:	460b      	mov	r3, r1
 810dcd4:	4640      	mov	r0, r8
 810dcd6:	4649      	mov	r1, r9
 810dcd8:	f7f2 fb60 	bl	810039c <__adddf3>
 810dcdc:	4632      	mov	r2, r6
 810dcde:	463b      	mov	r3, r7
 810dce0:	4680      	mov	r8, r0
 810dce2:	4689      	mov	r9, r1
 810dce4:	4620      	mov	r0, r4
 810dce6:	4629      	mov	r1, r5
 810dce8:	f7f2 fd0e 	bl	8100708 <__aeabi_dmul>
 810dcec:	460b      	mov	r3, r1
 810dcee:	4604      	mov	r4, r0
 810dcf0:	460d      	mov	r5, r1
 810dcf2:	4602      	mov	r2, r0
 810dcf4:	4649      	mov	r1, r9
 810dcf6:	4640      	mov	r0, r8
 810dcf8:	f7f2 fb50 	bl	810039c <__adddf3>
 810dcfc:	4b19      	ldr	r3, [pc, #100]	; (810dd64 <__ieee754_pow+0x3fc>)
 810dcfe:	4299      	cmp	r1, r3
 810dd00:	ec45 4b19 	vmov	d9, r4, r5
 810dd04:	4606      	mov	r6, r0
 810dd06:	460f      	mov	r7, r1
 810dd08:	468b      	mov	fp, r1
 810dd0a:	f340 82f0 	ble.w	810e2ee <__ieee754_pow+0x986>
 810dd0e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 810dd12:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 810dd16:	4303      	orrs	r3, r0
 810dd18:	f000 81e4 	beq.w	810e0e4 <__ieee754_pow+0x77c>
 810dd1c:	ec51 0b18 	vmov	r0, r1, d8
 810dd20:	2200      	movs	r2, #0
 810dd22:	2300      	movs	r3, #0
 810dd24:	f7f2 ff62 	bl	8100bec <__aeabi_dcmplt>
 810dd28:	3800      	subs	r0, #0
 810dd2a:	bf18      	it	ne
 810dd2c:	2001      	movne	r0, #1
 810dd2e:	e72b      	b.n	810db88 <__ieee754_pow+0x220>
 810dd30:	60000000 	.word	0x60000000
 810dd34:	3ff71547 	.word	0x3ff71547
 810dd38:	f85ddf44 	.word	0xf85ddf44
 810dd3c:	3e54ae0b 	.word	0x3e54ae0b
 810dd40:	55555555 	.word	0x55555555
 810dd44:	3fd55555 	.word	0x3fd55555
 810dd48:	652b82fe 	.word	0x652b82fe
 810dd4c:	3ff71547 	.word	0x3ff71547
 810dd50:	00000000 	.word	0x00000000
 810dd54:	bff00000 	.word	0xbff00000
 810dd58:	3ff00000 	.word	0x3ff00000
 810dd5c:	3fd00000 	.word	0x3fd00000
 810dd60:	3fe00000 	.word	0x3fe00000
 810dd64:	408fffff 	.word	0x408fffff
 810dd68:	4bd5      	ldr	r3, [pc, #852]	; (810e0c0 <__ieee754_pow+0x758>)
 810dd6a:	402b      	ands	r3, r5
 810dd6c:	2200      	movs	r2, #0
 810dd6e:	b92b      	cbnz	r3, 810dd7c <__ieee754_pow+0x414>
 810dd70:	4bd4      	ldr	r3, [pc, #848]	; (810e0c4 <__ieee754_pow+0x75c>)
 810dd72:	f7f2 fcc9 	bl	8100708 <__aeabi_dmul>
 810dd76:	f06f 0234 	mvn.w	r2, #52	; 0x34
 810dd7a:	460c      	mov	r4, r1
 810dd7c:	1523      	asrs	r3, r4, #20
 810dd7e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 810dd82:	4413      	add	r3, r2
 810dd84:	9305      	str	r3, [sp, #20]
 810dd86:	4bd0      	ldr	r3, [pc, #832]	; (810e0c8 <__ieee754_pow+0x760>)
 810dd88:	f3c4 0413 	ubfx	r4, r4, #0, #20
 810dd8c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 810dd90:	429c      	cmp	r4, r3
 810dd92:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 810dd96:	dd08      	ble.n	810ddaa <__ieee754_pow+0x442>
 810dd98:	4bcc      	ldr	r3, [pc, #816]	; (810e0cc <__ieee754_pow+0x764>)
 810dd9a:	429c      	cmp	r4, r3
 810dd9c:	f340 8162 	ble.w	810e064 <__ieee754_pow+0x6fc>
 810dda0:	9b05      	ldr	r3, [sp, #20]
 810dda2:	3301      	adds	r3, #1
 810dda4:	9305      	str	r3, [sp, #20]
 810dda6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 810ddaa:	2400      	movs	r4, #0
 810ddac:	00e3      	lsls	r3, r4, #3
 810ddae:	9307      	str	r3, [sp, #28]
 810ddb0:	4bc7      	ldr	r3, [pc, #796]	; (810e0d0 <__ieee754_pow+0x768>)
 810ddb2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 810ddb6:	ed93 7b00 	vldr	d7, [r3]
 810ddba:	4629      	mov	r1, r5
 810ddbc:	ec53 2b17 	vmov	r2, r3, d7
 810ddc0:	eeb0 9a47 	vmov.f32	s18, s14
 810ddc4:	eef0 9a67 	vmov.f32	s19, s15
 810ddc8:	4682      	mov	sl, r0
 810ddca:	f7f2 fae5 	bl	8100398 <__aeabi_dsub>
 810ddce:	4652      	mov	r2, sl
 810ddd0:	4606      	mov	r6, r0
 810ddd2:	460f      	mov	r7, r1
 810ddd4:	462b      	mov	r3, r5
 810ddd6:	ec51 0b19 	vmov	r0, r1, d9
 810ddda:	f7f2 fadf 	bl	810039c <__adddf3>
 810ddde:	4602      	mov	r2, r0
 810dde0:	460b      	mov	r3, r1
 810dde2:	2000      	movs	r0, #0
 810dde4:	49bb      	ldr	r1, [pc, #748]	; (810e0d4 <__ieee754_pow+0x76c>)
 810dde6:	f7f2 fdb9 	bl	810095c <__aeabi_ddiv>
 810ddea:	ec41 0b1a 	vmov	d10, r0, r1
 810ddee:	4602      	mov	r2, r0
 810ddf0:	460b      	mov	r3, r1
 810ddf2:	4630      	mov	r0, r6
 810ddf4:	4639      	mov	r1, r7
 810ddf6:	f7f2 fc87 	bl	8100708 <__aeabi_dmul>
 810ddfa:	2300      	movs	r3, #0
 810ddfc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810de00:	9302      	str	r3, [sp, #8]
 810de02:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 810de06:	46ab      	mov	fp, r5
 810de08:	106d      	asrs	r5, r5, #1
 810de0a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 810de0e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 810de12:	ec41 0b18 	vmov	d8, r0, r1
 810de16:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 810de1a:	2200      	movs	r2, #0
 810de1c:	4640      	mov	r0, r8
 810de1e:	4649      	mov	r1, r9
 810de20:	4614      	mov	r4, r2
 810de22:	461d      	mov	r5, r3
 810de24:	f7f2 fc70 	bl	8100708 <__aeabi_dmul>
 810de28:	4602      	mov	r2, r0
 810de2a:	460b      	mov	r3, r1
 810de2c:	4630      	mov	r0, r6
 810de2e:	4639      	mov	r1, r7
 810de30:	f7f2 fab2 	bl	8100398 <__aeabi_dsub>
 810de34:	ec53 2b19 	vmov	r2, r3, d9
 810de38:	4606      	mov	r6, r0
 810de3a:	460f      	mov	r7, r1
 810de3c:	4620      	mov	r0, r4
 810de3e:	4629      	mov	r1, r5
 810de40:	f7f2 faaa 	bl	8100398 <__aeabi_dsub>
 810de44:	4602      	mov	r2, r0
 810de46:	460b      	mov	r3, r1
 810de48:	4650      	mov	r0, sl
 810de4a:	4659      	mov	r1, fp
 810de4c:	f7f2 faa4 	bl	8100398 <__aeabi_dsub>
 810de50:	4642      	mov	r2, r8
 810de52:	464b      	mov	r3, r9
 810de54:	f7f2 fc58 	bl	8100708 <__aeabi_dmul>
 810de58:	4602      	mov	r2, r0
 810de5a:	460b      	mov	r3, r1
 810de5c:	4630      	mov	r0, r6
 810de5e:	4639      	mov	r1, r7
 810de60:	f7f2 fa9a 	bl	8100398 <__aeabi_dsub>
 810de64:	ec53 2b1a 	vmov	r2, r3, d10
 810de68:	f7f2 fc4e 	bl	8100708 <__aeabi_dmul>
 810de6c:	ec53 2b18 	vmov	r2, r3, d8
 810de70:	ec41 0b19 	vmov	d9, r0, r1
 810de74:	ec51 0b18 	vmov	r0, r1, d8
 810de78:	f7f2 fc46 	bl	8100708 <__aeabi_dmul>
 810de7c:	a37c      	add	r3, pc, #496	; (adr r3, 810e070 <__ieee754_pow+0x708>)
 810de7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810de82:	4604      	mov	r4, r0
 810de84:	460d      	mov	r5, r1
 810de86:	f7f2 fc3f 	bl	8100708 <__aeabi_dmul>
 810de8a:	a37b      	add	r3, pc, #492	; (adr r3, 810e078 <__ieee754_pow+0x710>)
 810de8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810de90:	f7f2 fa84 	bl	810039c <__adddf3>
 810de94:	4622      	mov	r2, r4
 810de96:	462b      	mov	r3, r5
 810de98:	f7f2 fc36 	bl	8100708 <__aeabi_dmul>
 810de9c:	a378      	add	r3, pc, #480	; (adr r3, 810e080 <__ieee754_pow+0x718>)
 810de9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810dea2:	f7f2 fa7b 	bl	810039c <__adddf3>
 810dea6:	4622      	mov	r2, r4
 810dea8:	462b      	mov	r3, r5
 810deaa:	f7f2 fc2d 	bl	8100708 <__aeabi_dmul>
 810deae:	a376      	add	r3, pc, #472	; (adr r3, 810e088 <__ieee754_pow+0x720>)
 810deb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 810deb4:	f7f2 fa72 	bl	810039c <__adddf3>
 810deb8:	4622      	mov	r2, r4
 810deba:	462b      	mov	r3, r5
 810debc:	f7f2 fc24 	bl	8100708 <__aeabi_dmul>
 810dec0:	a373      	add	r3, pc, #460	; (adr r3, 810e090 <__ieee754_pow+0x728>)
 810dec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 810dec6:	f7f2 fa69 	bl	810039c <__adddf3>
 810deca:	4622      	mov	r2, r4
 810decc:	462b      	mov	r3, r5
 810dece:	f7f2 fc1b 	bl	8100708 <__aeabi_dmul>
 810ded2:	a371      	add	r3, pc, #452	; (adr r3, 810e098 <__ieee754_pow+0x730>)
 810ded4:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ded8:	f7f2 fa60 	bl	810039c <__adddf3>
 810dedc:	4622      	mov	r2, r4
 810dede:	4606      	mov	r6, r0
 810dee0:	460f      	mov	r7, r1
 810dee2:	462b      	mov	r3, r5
 810dee4:	4620      	mov	r0, r4
 810dee6:	4629      	mov	r1, r5
 810dee8:	f7f2 fc0e 	bl	8100708 <__aeabi_dmul>
 810deec:	4602      	mov	r2, r0
 810deee:	460b      	mov	r3, r1
 810def0:	4630      	mov	r0, r6
 810def2:	4639      	mov	r1, r7
 810def4:	f7f2 fc08 	bl	8100708 <__aeabi_dmul>
 810def8:	4642      	mov	r2, r8
 810defa:	4604      	mov	r4, r0
 810defc:	460d      	mov	r5, r1
 810defe:	464b      	mov	r3, r9
 810df00:	ec51 0b18 	vmov	r0, r1, d8
 810df04:	f7f2 fa4a 	bl	810039c <__adddf3>
 810df08:	ec53 2b19 	vmov	r2, r3, d9
 810df0c:	f7f2 fbfc 	bl	8100708 <__aeabi_dmul>
 810df10:	4622      	mov	r2, r4
 810df12:	462b      	mov	r3, r5
 810df14:	f7f2 fa42 	bl	810039c <__adddf3>
 810df18:	4642      	mov	r2, r8
 810df1a:	4682      	mov	sl, r0
 810df1c:	468b      	mov	fp, r1
 810df1e:	464b      	mov	r3, r9
 810df20:	4640      	mov	r0, r8
 810df22:	4649      	mov	r1, r9
 810df24:	f7f2 fbf0 	bl	8100708 <__aeabi_dmul>
 810df28:	4b6b      	ldr	r3, [pc, #428]	; (810e0d8 <__ieee754_pow+0x770>)
 810df2a:	2200      	movs	r2, #0
 810df2c:	4606      	mov	r6, r0
 810df2e:	460f      	mov	r7, r1
 810df30:	f7f2 fa34 	bl	810039c <__adddf3>
 810df34:	4652      	mov	r2, sl
 810df36:	465b      	mov	r3, fp
 810df38:	f7f2 fa30 	bl	810039c <__adddf3>
 810df3c:	2000      	movs	r0, #0
 810df3e:	4604      	mov	r4, r0
 810df40:	460d      	mov	r5, r1
 810df42:	4602      	mov	r2, r0
 810df44:	460b      	mov	r3, r1
 810df46:	4640      	mov	r0, r8
 810df48:	4649      	mov	r1, r9
 810df4a:	f7f2 fbdd 	bl	8100708 <__aeabi_dmul>
 810df4e:	4b62      	ldr	r3, [pc, #392]	; (810e0d8 <__ieee754_pow+0x770>)
 810df50:	4680      	mov	r8, r0
 810df52:	4689      	mov	r9, r1
 810df54:	2200      	movs	r2, #0
 810df56:	4620      	mov	r0, r4
 810df58:	4629      	mov	r1, r5
 810df5a:	f7f2 fa1d 	bl	8100398 <__aeabi_dsub>
 810df5e:	4632      	mov	r2, r6
 810df60:	463b      	mov	r3, r7
 810df62:	f7f2 fa19 	bl	8100398 <__aeabi_dsub>
 810df66:	4602      	mov	r2, r0
 810df68:	460b      	mov	r3, r1
 810df6a:	4650      	mov	r0, sl
 810df6c:	4659      	mov	r1, fp
 810df6e:	f7f2 fa13 	bl	8100398 <__aeabi_dsub>
 810df72:	ec53 2b18 	vmov	r2, r3, d8
 810df76:	f7f2 fbc7 	bl	8100708 <__aeabi_dmul>
 810df7a:	4622      	mov	r2, r4
 810df7c:	4606      	mov	r6, r0
 810df7e:	460f      	mov	r7, r1
 810df80:	462b      	mov	r3, r5
 810df82:	ec51 0b19 	vmov	r0, r1, d9
 810df86:	f7f2 fbbf 	bl	8100708 <__aeabi_dmul>
 810df8a:	4602      	mov	r2, r0
 810df8c:	460b      	mov	r3, r1
 810df8e:	4630      	mov	r0, r6
 810df90:	4639      	mov	r1, r7
 810df92:	f7f2 fa03 	bl	810039c <__adddf3>
 810df96:	4606      	mov	r6, r0
 810df98:	460f      	mov	r7, r1
 810df9a:	4602      	mov	r2, r0
 810df9c:	460b      	mov	r3, r1
 810df9e:	4640      	mov	r0, r8
 810dfa0:	4649      	mov	r1, r9
 810dfa2:	f7f2 f9fb 	bl	810039c <__adddf3>
 810dfa6:	a33e      	add	r3, pc, #248	; (adr r3, 810e0a0 <__ieee754_pow+0x738>)
 810dfa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 810dfac:	2000      	movs	r0, #0
 810dfae:	4604      	mov	r4, r0
 810dfb0:	460d      	mov	r5, r1
 810dfb2:	f7f2 fba9 	bl	8100708 <__aeabi_dmul>
 810dfb6:	4642      	mov	r2, r8
 810dfb8:	ec41 0b18 	vmov	d8, r0, r1
 810dfbc:	464b      	mov	r3, r9
 810dfbe:	4620      	mov	r0, r4
 810dfc0:	4629      	mov	r1, r5
 810dfc2:	f7f2 f9e9 	bl	8100398 <__aeabi_dsub>
 810dfc6:	4602      	mov	r2, r0
 810dfc8:	460b      	mov	r3, r1
 810dfca:	4630      	mov	r0, r6
 810dfcc:	4639      	mov	r1, r7
 810dfce:	f7f2 f9e3 	bl	8100398 <__aeabi_dsub>
 810dfd2:	a335      	add	r3, pc, #212	; (adr r3, 810e0a8 <__ieee754_pow+0x740>)
 810dfd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 810dfd8:	f7f2 fb96 	bl	8100708 <__aeabi_dmul>
 810dfdc:	a334      	add	r3, pc, #208	; (adr r3, 810e0b0 <__ieee754_pow+0x748>)
 810dfde:	e9d3 2300 	ldrd	r2, r3, [r3]
 810dfe2:	4606      	mov	r6, r0
 810dfe4:	460f      	mov	r7, r1
 810dfe6:	4620      	mov	r0, r4
 810dfe8:	4629      	mov	r1, r5
 810dfea:	f7f2 fb8d 	bl	8100708 <__aeabi_dmul>
 810dfee:	4602      	mov	r2, r0
 810dff0:	460b      	mov	r3, r1
 810dff2:	4630      	mov	r0, r6
 810dff4:	4639      	mov	r1, r7
 810dff6:	f7f2 f9d1 	bl	810039c <__adddf3>
 810dffa:	9a07      	ldr	r2, [sp, #28]
 810dffc:	4b37      	ldr	r3, [pc, #220]	; (810e0dc <__ieee754_pow+0x774>)
 810dffe:	4413      	add	r3, r2
 810e000:	e9d3 2300 	ldrd	r2, r3, [r3]
 810e004:	f7f2 f9ca 	bl	810039c <__adddf3>
 810e008:	4682      	mov	sl, r0
 810e00a:	9805      	ldr	r0, [sp, #20]
 810e00c:	468b      	mov	fp, r1
 810e00e:	f7f2 fb11 	bl	8100634 <__aeabi_i2d>
 810e012:	9a07      	ldr	r2, [sp, #28]
 810e014:	4b32      	ldr	r3, [pc, #200]	; (810e0e0 <__ieee754_pow+0x778>)
 810e016:	4413      	add	r3, r2
 810e018:	e9d3 8900 	ldrd	r8, r9, [r3]
 810e01c:	4606      	mov	r6, r0
 810e01e:	460f      	mov	r7, r1
 810e020:	4652      	mov	r2, sl
 810e022:	465b      	mov	r3, fp
 810e024:	ec51 0b18 	vmov	r0, r1, d8
 810e028:	f7f2 f9b8 	bl	810039c <__adddf3>
 810e02c:	4642      	mov	r2, r8
 810e02e:	464b      	mov	r3, r9
 810e030:	f7f2 f9b4 	bl	810039c <__adddf3>
 810e034:	4632      	mov	r2, r6
 810e036:	463b      	mov	r3, r7
 810e038:	f7f2 f9b0 	bl	810039c <__adddf3>
 810e03c:	2000      	movs	r0, #0
 810e03e:	4632      	mov	r2, r6
 810e040:	463b      	mov	r3, r7
 810e042:	4604      	mov	r4, r0
 810e044:	460d      	mov	r5, r1
 810e046:	f7f2 f9a7 	bl	8100398 <__aeabi_dsub>
 810e04a:	4642      	mov	r2, r8
 810e04c:	464b      	mov	r3, r9
 810e04e:	f7f2 f9a3 	bl	8100398 <__aeabi_dsub>
 810e052:	ec53 2b18 	vmov	r2, r3, d8
 810e056:	f7f2 f99f 	bl	8100398 <__aeabi_dsub>
 810e05a:	4602      	mov	r2, r0
 810e05c:	460b      	mov	r3, r1
 810e05e:	4650      	mov	r0, sl
 810e060:	4659      	mov	r1, fp
 810e062:	e610      	b.n	810dc86 <__ieee754_pow+0x31e>
 810e064:	2401      	movs	r4, #1
 810e066:	e6a1      	b.n	810ddac <__ieee754_pow+0x444>
 810e068:	ed9f 7b13 	vldr	d7, [pc, #76]	; 810e0b8 <__ieee754_pow+0x750>
 810e06c:	e617      	b.n	810dc9e <__ieee754_pow+0x336>
 810e06e:	bf00      	nop
 810e070:	4a454eef 	.word	0x4a454eef
 810e074:	3fca7e28 	.word	0x3fca7e28
 810e078:	93c9db65 	.word	0x93c9db65
 810e07c:	3fcd864a 	.word	0x3fcd864a
 810e080:	a91d4101 	.word	0xa91d4101
 810e084:	3fd17460 	.word	0x3fd17460
 810e088:	518f264d 	.word	0x518f264d
 810e08c:	3fd55555 	.word	0x3fd55555
 810e090:	db6fabff 	.word	0xdb6fabff
 810e094:	3fdb6db6 	.word	0x3fdb6db6
 810e098:	33333303 	.word	0x33333303
 810e09c:	3fe33333 	.word	0x3fe33333
 810e0a0:	e0000000 	.word	0xe0000000
 810e0a4:	3feec709 	.word	0x3feec709
 810e0a8:	dc3a03fd 	.word	0xdc3a03fd
 810e0ac:	3feec709 	.word	0x3feec709
 810e0b0:	145b01f5 	.word	0x145b01f5
 810e0b4:	be3e2fe0 	.word	0xbe3e2fe0
 810e0b8:	00000000 	.word	0x00000000
 810e0bc:	3ff00000 	.word	0x3ff00000
 810e0c0:	7ff00000 	.word	0x7ff00000
 810e0c4:	43400000 	.word	0x43400000
 810e0c8:	0003988e 	.word	0x0003988e
 810e0cc:	000bb679 	.word	0x000bb679
 810e0d0:	0810ec20 	.word	0x0810ec20
 810e0d4:	3ff00000 	.word	0x3ff00000
 810e0d8:	40080000 	.word	0x40080000
 810e0dc:	0810ec40 	.word	0x0810ec40
 810e0e0:	0810ec30 	.word	0x0810ec30
 810e0e4:	a3b3      	add	r3, pc, #716	; (adr r3, 810e3b4 <__ieee754_pow+0xa4c>)
 810e0e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 810e0ea:	4640      	mov	r0, r8
 810e0ec:	4649      	mov	r1, r9
 810e0ee:	f7f2 f955 	bl	810039c <__adddf3>
 810e0f2:	4622      	mov	r2, r4
 810e0f4:	ec41 0b1a 	vmov	d10, r0, r1
 810e0f8:	462b      	mov	r3, r5
 810e0fa:	4630      	mov	r0, r6
 810e0fc:	4639      	mov	r1, r7
 810e0fe:	f7f2 f94b 	bl	8100398 <__aeabi_dsub>
 810e102:	4602      	mov	r2, r0
 810e104:	460b      	mov	r3, r1
 810e106:	ec51 0b1a 	vmov	r0, r1, d10
 810e10a:	f7f2 fd8d 	bl	8100c28 <__aeabi_dcmpgt>
 810e10e:	2800      	cmp	r0, #0
 810e110:	f47f ae04 	bne.w	810dd1c <__ieee754_pow+0x3b4>
 810e114:	4aa2      	ldr	r2, [pc, #648]	; (810e3a0 <__ieee754_pow+0xa38>)
 810e116:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 810e11a:	4293      	cmp	r3, r2
 810e11c:	f340 8107 	ble.w	810e32e <__ieee754_pow+0x9c6>
 810e120:	151b      	asrs	r3, r3, #20
 810e122:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 810e126:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 810e12a:	fa4a fa03 	asr.w	sl, sl, r3
 810e12e:	44da      	add	sl, fp
 810e130:	f3ca 510a 	ubfx	r1, sl, #20, #11
 810e134:	489b      	ldr	r0, [pc, #620]	; (810e3a4 <__ieee754_pow+0xa3c>)
 810e136:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 810e13a:	4108      	asrs	r0, r1
 810e13c:	ea00 030a 	and.w	r3, r0, sl
 810e140:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 810e144:	f1c1 0114 	rsb	r1, r1, #20
 810e148:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 810e14c:	fa4a fa01 	asr.w	sl, sl, r1
 810e150:	f1bb 0f00 	cmp.w	fp, #0
 810e154:	f04f 0200 	mov.w	r2, #0
 810e158:	4620      	mov	r0, r4
 810e15a:	4629      	mov	r1, r5
 810e15c:	bfb8      	it	lt
 810e15e:	f1ca 0a00 	rsblt	sl, sl, #0
 810e162:	f7f2 f919 	bl	8100398 <__aeabi_dsub>
 810e166:	ec41 0b19 	vmov	d9, r0, r1
 810e16a:	4642      	mov	r2, r8
 810e16c:	464b      	mov	r3, r9
 810e16e:	ec51 0b19 	vmov	r0, r1, d9
 810e172:	f7f2 f913 	bl	810039c <__adddf3>
 810e176:	a37a      	add	r3, pc, #488	; (adr r3, 810e360 <__ieee754_pow+0x9f8>)
 810e178:	e9d3 2300 	ldrd	r2, r3, [r3]
 810e17c:	2000      	movs	r0, #0
 810e17e:	4604      	mov	r4, r0
 810e180:	460d      	mov	r5, r1
 810e182:	f7f2 fac1 	bl	8100708 <__aeabi_dmul>
 810e186:	ec53 2b19 	vmov	r2, r3, d9
 810e18a:	4606      	mov	r6, r0
 810e18c:	460f      	mov	r7, r1
 810e18e:	4620      	mov	r0, r4
 810e190:	4629      	mov	r1, r5
 810e192:	f7f2 f901 	bl	8100398 <__aeabi_dsub>
 810e196:	4602      	mov	r2, r0
 810e198:	460b      	mov	r3, r1
 810e19a:	4640      	mov	r0, r8
 810e19c:	4649      	mov	r1, r9
 810e19e:	f7f2 f8fb 	bl	8100398 <__aeabi_dsub>
 810e1a2:	a371      	add	r3, pc, #452	; (adr r3, 810e368 <__ieee754_pow+0xa00>)
 810e1a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 810e1a8:	f7f2 faae 	bl	8100708 <__aeabi_dmul>
 810e1ac:	a370      	add	r3, pc, #448	; (adr r3, 810e370 <__ieee754_pow+0xa08>)
 810e1ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 810e1b2:	4680      	mov	r8, r0
 810e1b4:	4689      	mov	r9, r1
 810e1b6:	4620      	mov	r0, r4
 810e1b8:	4629      	mov	r1, r5
 810e1ba:	f7f2 faa5 	bl	8100708 <__aeabi_dmul>
 810e1be:	4602      	mov	r2, r0
 810e1c0:	460b      	mov	r3, r1
 810e1c2:	4640      	mov	r0, r8
 810e1c4:	4649      	mov	r1, r9
 810e1c6:	f7f2 f8e9 	bl	810039c <__adddf3>
 810e1ca:	4604      	mov	r4, r0
 810e1cc:	460d      	mov	r5, r1
 810e1ce:	4602      	mov	r2, r0
 810e1d0:	460b      	mov	r3, r1
 810e1d2:	4630      	mov	r0, r6
 810e1d4:	4639      	mov	r1, r7
 810e1d6:	f7f2 f8e1 	bl	810039c <__adddf3>
 810e1da:	4632      	mov	r2, r6
 810e1dc:	463b      	mov	r3, r7
 810e1de:	4680      	mov	r8, r0
 810e1e0:	4689      	mov	r9, r1
 810e1e2:	f7f2 f8d9 	bl	8100398 <__aeabi_dsub>
 810e1e6:	4602      	mov	r2, r0
 810e1e8:	460b      	mov	r3, r1
 810e1ea:	4620      	mov	r0, r4
 810e1ec:	4629      	mov	r1, r5
 810e1ee:	f7f2 f8d3 	bl	8100398 <__aeabi_dsub>
 810e1f2:	4642      	mov	r2, r8
 810e1f4:	4606      	mov	r6, r0
 810e1f6:	460f      	mov	r7, r1
 810e1f8:	464b      	mov	r3, r9
 810e1fa:	4640      	mov	r0, r8
 810e1fc:	4649      	mov	r1, r9
 810e1fe:	f7f2 fa83 	bl	8100708 <__aeabi_dmul>
 810e202:	a35d      	add	r3, pc, #372	; (adr r3, 810e378 <__ieee754_pow+0xa10>)
 810e204:	e9d3 2300 	ldrd	r2, r3, [r3]
 810e208:	4604      	mov	r4, r0
 810e20a:	460d      	mov	r5, r1
 810e20c:	f7f2 fa7c 	bl	8100708 <__aeabi_dmul>
 810e210:	a35b      	add	r3, pc, #364	; (adr r3, 810e380 <__ieee754_pow+0xa18>)
 810e212:	e9d3 2300 	ldrd	r2, r3, [r3]
 810e216:	f7f2 f8bf 	bl	8100398 <__aeabi_dsub>
 810e21a:	4622      	mov	r2, r4
 810e21c:	462b      	mov	r3, r5
 810e21e:	f7f2 fa73 	bl	8100708 <__aeabi_dmul>
 810e222:	a359      	add	r3, pc, #356	; (adr r3, 810e388 <__ieee754_pow+0xa20>)
 810e224:	e9d3 2300 	ldrd	r2, r3, [r3]
 810e228:	f7f2 f8b8 	bl	810039c <__adddf3>
 810e22c:	4622      	mov	r2, r4
 810e22e:	462b      	mov	r3, r5
 810e230:	f7f2 fa6a 	bl	8100708 <__aeabi_dmul>
 810e234:	a356      	add	r3, pc, #344	; (adr r3, 810e390 <__ieee754_pow+0xa28>)
 810e236:	e9d3 2300 	ldrd	r2, r3, [r3]
 810e23a:	f7f2 f8ad 	bl	8100398 <__aeabi_dsub>
 810e23e:	4622      	mov	r2, r4
 810e240:	462b      	mov	r3, r5
 810e242:	f7f2 fa61 	bl	8100708 <__aeabi_dmul>
 810e246:	a354      	add	r3, pc, #336	; (adr r3, 810e398 <__ieee754_pow+0xa30>)
 810e248:	e9d3 2300 	ldrd	r2, r3, [r3]
 810e24c:	f7f2 f8a6 	bl	810039c <__adddf3>
 810e250:	4622      	mov	r2, r4
 810e252:	462b      	mov	r3, r5
 810e254:	f7f2 fa58 	bl	8100708 <__aeabi_dmul>
 810e258:	4602      	mov	r2, r0
 810e25a:	460b      	mov	r3, r1
 810e25c:	4640      	mov	r0, r8
 810e25e:	4649      	mov	r1, r9
 810e260:	f7f2 f89a 	bl	8100398 <__aeabi_dsub>
 810e264:	4604      	mov	r4, r0
 810e266:	460d      	mov	r5, r1
 810e268:	4602      	mov	r2, r0
 810e26a:	460b      	mov	r3, r1
 810e26c:	4640      	mov	r0, r8
 810e26e:	4649      	mov	r1, r9
 810e270:	f7f2 fa4a 	bl	8100708 <__aeabi_dmul>
 810e274:	2200      	movs	r2, #0
 810e276:	ec41 0b19 	vmov	d9, r0, r1
 810e27a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 810e27e:	4620      	mov	r0, r4
 810e280:	4629      	mov	r1, r5
 810e282:	f7f2 f889 	bl	8100398 <__aeabi_dsub>
 810e286:	4602      	mov	r2, r0
 810e288:	460b      	mov	r3, r1
 810e28a:	ec51 0b19 	vmov	r0, r1, d9
 810e28e:	f7f2 fb65 	bl	810095c <__aeabi_ddiv>
 810e292:	4632      	mov	r2, r6
 810e294:	4604      	mov	r4, r0
 810e296:	460d      	mov	r5, r1
 810e298:	463b      	mov	r3, r7
 810e29a:	4640      	mov	r0, r8
 810e29c:	4649      	mov	r1, r9
 810e29e:	f7f2 fa33 	bl	8100708 <__aeabi_dmul>
 810e2a2:	4632      	mov	r2, r6
 810e2a4:	463b      	mov	r3, r7
 810e2a6:	f7f2 f879 	bl	810039c <__adddf3>
 810e2aa:	4602      	mov	r2, r0
 810e2ac:	460b      	mov	r3, r1
 810e2ae:	4620      	mov	r0, r4
 810e2b0:	4629      	mov	r1, r5
 810e2b2:	f7f2 f871 	bl	8100398 <__aeabi_dsub>
 810e2b6:	4642      	mov	r2, r8
 810e2b8:	464b      	mov	r3, r9
 810e2ba:	f7f2 f86d 	bl	8100398 <__aeabi_dsub>
 810e2be:	460b      	mov	r3, r1
 810e2c0:	4602      	mov	r2, r0
 810e2c2:	4939      	ldr	r1, [pc, #228]	; (810e3a8 <__ieee754_pow+0xa40>)
 810e2c4:	2000      	movs	r0, #0
 810e2c6:	f7f2 f867 	bl	8100398 <__aeabi_dsub>
 810e2ca:	ec41 0b10 	vmov	d0, r0, r1
 810e2ce:	ee10 3a90 	vmov	r3, s1
 810e2d2:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 810e2d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810e2da:	da2b      	bge.n	810e334 <__ieee754_pow+0x9cc>
 810e2dc:	4650      	mov	r0, sl
 810e2de:	f000 f8a7 	bl	810e430 <scalbn>
 810e2e2:	ec51 0b10 	vmov	r0, r1, d0
 810e2e6:	ec53 2b18 	vmov	r2, r3, d8
 810e2ea:	f7ff bbee 	b.w	810daca <__ieee754_pow+0x162>
 810e2ee:	4b2f      	ldr	r3, [pc, #188]	; (810e3ac <__ieee754_pow+0xa44>)
 810e2f0:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 810e2f4:	429e      	cmp	r6, r3
 810e2f6:	f77f af0d 	ble.w	810e114 <__ieee754_pow+0x7ac>
 810e2fa:	4b2d      	ldr	r3, [pc, #180]	; (810e3b0 <__ieee754_pow+0xa48>)
 810e2fc:	440b      	add	r3, r1
 810e2fe:	4303      	orrs	r3, r0
 810e300:	d009      	beq.n	810e316 <__ieee754_pow+0x9ae>
 810e302:	ec51 0b18 	vmov	r0, r1, d8
 810e306:	2200      	movs	r2, #0
 810e308:	2300      	movs	r3, #0
 810e30a:	f7f2 fc6f 	bl	8100bec <__aeabi_dcmplt>
 810e30e:	3800      	subs	r0, #0
 810e310:	bf18      	it	ne
 810e312:	2001      	movne	r0, #1
 810e314:	e448      	b.n	810dba8 <__ieee754_pow+0x240>
 810e316:	4622      	mov	r2, r4
 810e318:	462b      	mov	r3, r5
 810e31a:	f7f2 f83d 	bl	8100398 <__aeabi_dsub>
 810e31e:	4642      	mov	r2, r8
 810e320:	464b      	mov	r3, r9
 810e322:	f7f2 fc77 	bl	8100c14 <__aeabi_dcmpge>
 810e326:	2800      	cmp	r0, #0
 810e328:	f43f aef4 	beq.w	810e114 <__ieee754_pow+0x7ac>
 810e32c:	e7e9      	b.n	810e302 <__ieee754_pow+0x99a>
 810e32e:	f04f 0a00 	mov.w	sl, #0
 810e332:	e71a      	b.n	810e16a <__ieee754_pow+0x802>
 810e334:	ec51 0b10 	vmov	r0, r1, d0
 810e338:	4619      	mov	r1, r3
 810e33a:	e7d4      	b.n	810e2e6 <__ieee754_pow+0x97e>
 810e33c:	491a      	ldr	r1, [pc, #104]	; (810e3a8 <__ieee754_pow+0xa40>)
 810e33e:	2000      	movs	r0, #0
 810e340:	f7ff bb31 	b.w	810d9a6 <__ieee754_pow+0x3e>
 810e344:	2000      	movs	r0, #0
 810e346:	2100      	movs	r1, #0
 810e348:	f7ff bb2d 	b.w	810d9a6 <__ieee754_pow+0x3e>
 810e34c:	4630      	mov	r0, r6
 810e34e:	4639      	mov	r1, r7
 810e350:	f7ff bb29 	b.w	810d9a6 <__ieee754_pow+0x3e>
 810e354:	9204      	str	r2, [sp, #16]
 810e356:	f7ff bb7b 	b.w	810da50 <__ieee754_pow+0xe8>
 810e35a:	2300      	movs	r3, #0
 810e35c:	f7ff bb65 	b.w	810da2a <__ieee754_pow+0xc2>
 810e360:	00000000 	.word	0x00000000
 810e364:	3fe62e43 	.word	0x3fe62e43
 810e368:	fefa39ef 	.word	0xfefa39ef
 810e36c:	3fe62e42 	.word	0x3fe62e42
 810e370:	0ca86c39 	.word	0x0ca86c39
 810e374:	be205c61 	.word	0xbe205c61
 810e378:	72bea4d0 	.word	0x72bea4d0
 810e37c:	3e663769 	.word	0x3e663769
 810e380:	c5d26bf1 	.word	0xc5d26bf1
 810e384:	3ebbbd41 	.word	0x3ebbbd41
 810e388:	af25de2c 	.word	0xaf25de2c
 810e38c:	3f11566a 	.word	0x3f11566a
 810e390:	16bebd93 	.word	0x16bebd93
 810e394:	3f66c16c 	.word	0x3f66c16c
 810e398:	5555553e 	.word	0x5555553e
 810e39c:	3fc55555 	.word	0x3fc55555
 810e3a0:	3fe00000 	.word	0x3fe00000
 810e3a4:	fff00000 	.word	0xfff00000
 810e3a8:	3ff00000 	.word	0x3ff00000
 810e3ac:	4090cbff 	.word	0x4090cbff
 810e3b0:	3f6f3400 	.word	0x3f6f3400
 810e3b4:	652b82fe 	.word	0x652b82fe
 810e3b8:	3c971547 	.word	0x3c971547

0810e3bc <with_errno>:
 810e3bc:	b570      	push	{r4, r5, r6, lr}
 810e3be:	4604      	mov	r4, r0
 810e3c0:	460d      	mov	r5, r1
 810e3c2:	4616      	mov	r6, r2
 810e3c4:	f7fc fc8e 	bl	810ace4 <__errno>
 810e3c8:	4629      	mov	r1, r5
 810e3ca:	6006      	str	r6, [r0, #0]
 810e3cc:	4620      	mov	r0, r4
 810e3ce:	bd70      	pop	{r4, r5, r6, pc}

0810e3d0 <xflow>:
 810e3d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 810e3d2:	4614      	mov	r4, r2
 810e3d4:	461d      	mov	r5, r3
 810e3d6:	b108      	cbz	r0, 810e3dc <xflow+0xc>
 810e3d8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 810e3dc:	e9cd 2300 	strd	r2, r3, [sp]
 810e3e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 810e3e4:	4620      	mov	r0, r4
 810e3e6:	4629      	mov	r1, r5
 810e3e8:	f7f2 f98e 	bl	8100708 <__aeabi_dmul>
 810e3ec:	2222      	movs	r2, #34	; 0x22
 810e3ee:	b003      	add	sp, #12
 810e3f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 810e3f4:	f7ff bfe2 	b.w	810e3bc <with_errno>

0810e3f8 <__math_uflow>:
 810e3f8:	b508      	push	{r3, lr}
 810e3fa:	2200      	movs	r2, #0
 810e3fc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 810e400:	f7ff ffe6 	bl	810e3d0 <xflow>
 810e404:	ec41 0b10 	vmov	d0, r0, r1
 810e408:	bd08      	pop	{r3, pc}

0810e40a <__math_oflow>:
 810e40a:	b508      	push	{r3, lr}
 810e40c:	2200      	movs	r2, #0
 810e40e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 810e412:	f7ff ffdd 	bl	810e3d0 <xflow>
 810e416:	ec41 0b10 	vmov	d0, r0, r1
 810e41a:	bd08      	pop	{r3, pc}

0810e41c <fabs>:
 810e41c:	ec51 0b10 	vmov	r0, r1, d0
 810e420:	ee10 2a10 	vmov	r2, s0
 810e424:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 810e428:	ec43 2b10 	vmov	d0, r2, r3
 810e42c:	4770      	bx	lr
	...

0810e430 <scalbn>:
 810e430:	b570      	push	{r4, r5, r6, lr}
 810e432:	ec55 4b10 	vmov	r4, r5, d0
 810e436:	f3c5 510a 	ubfx	r1, r5, #20, #11
 810e43a:	4606      	mov	r6, r0
 810e43c:	462b      	mov	r3, r5
 810e43e:	b999      	cbnz	r1, 810e468 <scalbn+0x38>
 810e440:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 810e444:	4323      	orrs	r3, r4
 810e446:	d03f      	beq.n	810e4c8 <scalbn+0x98>
 810e448:	4b35      	ldr	r3, [pc, #212]	; (810e520 <scalbn+0xf0>)
 810e44a:	4629      	mov	r1, r5
 810e44c:	ee10 0a10 	vmov	r0, s0
 810e450:	2200      	movs	r2, #0
 810e452:	f7f2 f959 	bl	8100708 <__aeabi_dmul>
 810e456:	4b33      	ldr	r3, [pc, #204]	; (810e524 <scalbn+0xf4>)
 810e458:	429e      	cmp	r6, r3
 810e45a:	4604      	mov	r4, r0
 810e45c:	460d      	mov	r5, r1
 810e45e:	da10      	bge.n	810e482 <scalbn+0x52>
 810e460:	a327      	add	r3, pc, #156	; (adr r3, 810e500 <scalbn+0xd0>)
 810e462:	e9d3 2300 	ldrd	r2, r3, [r3]
 810e466:	e01f      	b.n	810e4a8 <scalbn+0x78>
 810e468:	f240 72ff 	movw	r2, #2047	; 0x7ff
 810e46c:	4291      	cmp	r1, r2
 810e46e:	d10c      	bne.n	810e48a <scalbn+0x5a>
 810e470:	ee10 2a10 	vmov	r2, s0
 810e474:	4620      	mov	r0, r4
 810e476:	4629      	mov	r1, r5
 810e478:	f7f1 ff90 	bl	810039c <__adddf3>
 810e47c:	4604      	mov	r4, r0
 810e47e:	460d      	mov	r5, r1
 810e480:	e022      	b.n	810e4c8 <scalbn+0x98>
 810e482:	460b      	mov	r3, r1
 810e484:	f3c1 510a 	ubfx	r1, r1, #20, #11
 810e488:	3936      	subs	r1, #54	; 0x36
 810e48a:	f24c 3250 	movw	r2, #50000	; 0xc350
 810e48e:	4296      	cmp	r6, r2
 810e490:	dd0d      	ble.n	810e4ae <scalbn+0x7e>
 810e492:	2d00      	cmp	r5, #0
 810e494:	a11c      	add	r1, pc, #112	; (adr r1, 810e508 <scalbn+0xd8>)
 810e496:	e9d1 0100 	ldrd	r0, r1, [r1]
 810e49a:	da02      	bge.n	810e4a2 <scalbn+0x72>
 810e49c:	a11c      	add	r1, pc, #112	; (adr r1, 810e510 <scalbn+0xe0>)
 810e49e:	e9d1 0100 	ldrd	r0, r1, [r1]
 810e4a2:	a319      	add	r3, pc, #100	; (adr r3, 810e508 <scalbn+0xd8>)
 810e4a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 810e4a8:	f7f2 f92e 	bl	8100708 <__aeabi_dmul>
 810e4ac:	e7e6      	b.n	810e47c <scalbn+0x4c>
 810e4ae:	1872      	adds	r2, r6, r1
 810e4b0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 810e4b4:	428a      	cmp	r2, r1
 810e4b6:	dcec      	bgt.n	810e492 <scalbn+0x62>
 810e4b8:	2a00      	cmp	r2, #0
 810e4ba:	dd08      	ble.n	810e4ce <scalbn+0x9e>
 810e4bc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 810e4c0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 810e4c4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 810e4c8:	ec45 4b10 	vmov	d0, r4, r5
 810e4cc:	bd70      	pop	{r4, r5, r6, pc}
 810e4ce:	f112 0f35 	cmn.w	r2, #53	; 0x35
 810e4d2:	da08      	bge.n	810e4e6 <scalbn+0xb6>
 810e4d4:	2d00      	cmp	r5, #0
 810e4d6:	a10a      	add	r1, pc, #40	; (adr r1, 810e500 <scalbn+0xd0>)
 810e4d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 810e4dc:	dac0      	bge.n	810e460 <scalbn+0x30>
 810e4de:	a10e      	add	r1, pc, #56	; (adr r1, 810e518 <scalbn+0xe8>)
 810e4e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 810e4e4:	e7bc      	b.n	810e460 <scalbn+0x30>
 810e4e6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 810e4ea:	3236      	adds	r2, #54	; 0x36
 810e4ec:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 810e4f0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 810e4f4:	4620      	mov	r0, r4
 810e4f6:	4b0c      	ldr	r3, [pc, #48]	; (810e528 <scalbn+0xf8>)
 810e4f8:	2200      	movs	r2, #0
 810e4fa:	e7d5      	b.n	810e4a8 <scalbn+0x78>
 810e4fc:	f3af 8000 	nop.w
 810e500:	c2f8f359 	.word	0xc2f8f359
 810e504:	01a56e1f 	.word	0x01a56e1f
 810e508:	8800759c 	.word	0x8800759c
 810e50c:	7e37e43c 	.word	0x7e37e43c
 810e510:	8800759c 	.word	0x8800759c
 810e514:	fe37e43c 	.word	0xfe37e43c
 810e518:	c2f8f359 	.word	0xc2f8f359
 810e51c:	81a56e1f 	.word	0x81a56e1f
 810e520:	43500000 	.word	0x43500000
 810e524:	ffff3cb0 	.word	0xffff3cb0
 810e528:	3c900000 	.word	0x3c900000

0810e52c <__ieee754_sqrt>:
 810e52c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810e530:	ec55 4b10 	vmov	r4, r5, d0
 810e534:	4e67      	ldr	r6, [pc, #412]	; (810e6d4 <__ieee754_sqrt+0x1a8>)
 810e536:	43ae      	bics	r6, r5
 810e538:	ee10 0a10 	vmov	r0, s0
 810e53c:	ee10 2a10 	vmov	r2, s0
 810e540:	4629      	mov	r1, r5
 810e542:	462b      	mov	r3, r5
 810e544:	d10d      	bne.n	810e562 <__ieee754_sqrt+0x36>
 810e546:	f7f2 f8df 	bl	8100708 <__aeabi_dmul>
 810e54a:	4602      	mov	r2, r0
 810e54c:	460b      	mov	r3, r1
 810e54e:	4620      	mov	r0, r4
 810e550:	4629      	mov	r1, r5
 810e552:	f7f1 ff23 	bl	810039c <__adddf3>
 810e556:	4604      	mov	r4, r0
 810e558:	460d      	mov	r5, r1
 810e55a:	ec45 4b10 	vmov	d0, r4, r5
 810e55e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810e562:	2d00      	cmp	r5, #0
 810e564:	dc0b      	bgt.n	810e57e <__ieee754_sqrt+0x52>
 810e566:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 810e56a:	4326      	orrs	r6, r4
 810e56c:	d0f5      	beq.n	810e55a <__ieee754_sqrt+0x2e>
 810e56e:	b135      	cbz	r5, 810e57e <__ieee754_sqrt+0x52>
 810e570:	f7f1 ff12 	bl	8100398 <__aeabi_dsub>
 810e574:	4602      	mov	r2, r0
 810e576:	460b      	mov	r3, r1
 810e578:	f7f2 f9f0 	bl	810095c <__aeabi_ddiv>
 810e57c:	e7eb      	b.n	810e556 <__ieee754_sqrt+0x2a>
 810e57e:	1509      	asrs	r1, r1, #20
 810e580:	f000 808d 	beq.w	810e69e <__ieee754_sqrt+0x172>
 810e584:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810e588:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 810e58c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 810e590:	07c9      	lsls	r1, r1, #31
 810e592:	bf5c      	itt	pl
 810e594:	005b      	lslpl	r3, r3, #1
 810e596:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 810e59a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 810e59e:	bf58      	it	pl
 810e5a0:	0052      	lslpl	r2, r2, #1
 810e5a2:	2500      	movs	r5, #0
 810e5a4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 810e5a8:	1076      	asrs	r6, r6, #1
 810e5aa:	0052      	lsls	r2, r2, #1
 810e5ac:	f04f 0e16 	mov.w	lr, #22
 810e5b0:	46ac      	mov	ip, r5
 810e5b2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 810e5b6:	eb0c 0001 	add.w	r0, ip, r1
 810e5ba:	4298      	cmp	r0, r3
 810e5bc:	bfde      	ittt	le
 810e5be:	1a1b      	suble	r3, r3, r0
 810e5c0:	eb00 0c01 	addle.w	ip, r0, r1
 810e5c4:	186d      	addle	r5, r5, r1
 810e5c6:	005b      	lsls	r3, r3, #1
 810e5c8:	f1be 0e01 	subs.w	lr, lr, #1
 810e5cc:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 810e5d0:	ea4f 0151 	mov.w	r1, r1, lsr #1
 810e5d4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 810e5d8:	d1ed      	bne.n	810e5b6 <__ieee754_sqrt+0x8a>
 810e5da:	4674      	mov	r4, lr
 810e5dc:	2720      	movs	r7, #32
 810e5de:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 810e5e2:	4563      	cmp	r3, ip
 810e5e4:	eb01 000e 	add.w	r0, r1, lr
 810e5e8:	dc02      	bgt.n	810e5f0 <__ieee754_sqrt+0xc4>
 810e5ea:	d113      	bne.n	810e614 <__ieee754_sqrt+0xe8>
 810e5ec:	4290      	cmp	r0, r2
 810e5ee:	d811      	bhi.n	810e614 <__ieee754_sqrt+0xe8>
 810e5f0:	2800      	cmp	r0, #0
 810e5f2:	eb00 0e01 	add.w	lr, r0, r1
 810e5f6:	da57      	bge.n	810e6a8 <__ieee754_sqrt+0x17c>
 810e5f8:	f1be 0f00 	cmp.w	lr, #0
 810e5fc:	db54      	blt.n	810e6a8 <__ieee754_sqrt+0x17c>
 810e5fe:	f10c 0801 	add.w	r8, ip, #1
 810e602:	eba3 030c 	sub.w	r3, r3, ip
 810e606:	4290      	cmp	r0, r2
 810e608:	bf88      	it	hi
 810e60a:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
 810e60e:	1a12      	subs	r2, r2, r0
 810e610:	440c      	add	r4, r1
 810e612:	46c4      	mov	ip, r8
 810e614:	005b      	lsls	r3, r3, #1
 810e616:	3f01      	subs	r7, #1
 810e618:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 810e61c:	ea4f 0151 	mov.w	r1, r1, lsr #1
 810e620:	ea4f 0242 	mov.w	r2, r2, lsl #1
 810e624:	d1dd      	bne.n	810e5e2 <__ieee754_sqrt+0xb6>
 810e626:	4313      	orrs	r3, r2
 810e628:	d01b      	beq.n	810e662 <__ieee754_sqrt+0x136>
 810e62a:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 810e6d8 <__ieee754_sqrt+0x1ac>
 810e62e:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 810e6dc <__ieee754_sqrt+0x1b0>
 810e632:	e9da 0100 	ldrd	r0, r1, [sl]
 810e636:	e9db 2300 	ldrd	r2, r3, [fp]
 810e63a:	f7f1 fead 	bl	8100398 <__aeabi_dsub>
 810e63e:	e9da 8900 	ldrd	r8, r9, [sl]
 810e642:	4602      	mov	r2, r0
 810e644:	460b      	mov	r3, r1
 810e646:	4640      	mov	r0, r8
 810e648:	4649      	mov	r1, r9
 810e64a:	f7f2 fad9 	bl	8100c00 <__aeabi_dcmple>
 810e64e:	b140      	cbz	r0, 810e662 <__ieee754_sqrt+0x136>
 810e650:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 810e654:	e9da 0100 	ldrd	r0, r1, [sl]
 810e658:	e9db 2300 	ldrd	r2, r3, [fp]
 810e65c:	d126      	bne.n	810e6ac <__ieee754_sqrt+0x180>
 810e65e:	3501      	adds	r5, #1
 810e660:	463c      	mov	r4, r7
 810e662:	106a      	asrs	r2, r5, #1
 810e664:	0863      	lsrs	r3, r4, #1
 810e666:	07e9      	lsls	r1, r5, #31
 810e668:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 810e66c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 810e670:	bf48      	it	mi
 810e672:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 810e676:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 810e67a:	461c      	mov	r4, r3
 810e67c:	e76d      	b.n	810e55a <__ieee754_sqrt+0x2e>
 810e67e:	0ad3      	lsrs	r3, r2, #11
 810e680:	3815      	subs	r0, #21
 810e682:	0552      	lsls	r2, r2, #21
 810e684:	2b00      	cmp	r3, #0
 810e686:	d0fa      	beq.n	810e67e <__ieee754_sqrt+0x152>
 810e688:	02dc      	lsls	r4, r3, #11
 810e68a:	d50a      	bpl.n	810e6a2 <__ieee754_sqrt+0x176>
 810e68c:	f1c1 0420 	rsb	r4, r1, #32
 810e690:	fa22 f404 	lsr.w	r4, r2, r4
 810e694:	1e4d      	subs	r5, r1, #1
 810e696:	408a      	lsls	r2, r1
 810e698:	4323      	orrs	r3, r4
 810e69a:	1b41      	subs	r1, r0, r5
 810e69c:	e772      	b.n	810e584 <__ieee754_sqrt+0x58>
 810e69e:	4608      	mov	r0, r1
 810e6a0:	e7f0      	b.n	810e684 <__ieee754_sqrt+0x158>
 810e6a2:	005b      	lsls	r3, r3, #1
 810e6a4:	3101      	adds	r1, #1
 810e6a6:	e7ef      	b.n	810e688 <__ieee754_sqrt+0x15c>
 810e6a8:	46e0      	mov	r8, ip
 810e6aa:	e7aa      	b.n	810e602 <__ieee754_sqrt+0xd6>
 810e6ac:	f7f1 fe76 	bl	810039c <__adddf3>
 810e6b0:	e9da 8900 	ldrd	r8, r9, [sl]
 810e6b4:	4602      	mov	r2, r0
 810e6b6:	460b      	mov	r3, r1
 810e6b8:	4640      	mov	r0, r8
 810e6ba:	4649      	mov	r1, r9
 810e6bc:	f7f2 fa96 	bl	8100bec <__aeabi_dcmplt>
 810e6c0:	b120      	cbz	r0, 810e6cc <__ieee754_sqrt+0x1a0>
 810e6c2:	1ca0      	adds	r0, r4, #2
 810e6c4:	bf08      	it	eq
 810e6c6:	3501      	addeq	r5, #1
 810e6c8:	3402      	adds	r4, #2
 810e6ca:	e7ca      	b.n	810e662 <__ieee754_sqrt+0x136>
 810e6cc:	3401      	adds	r4, #1
 810e6ce:	f024 0401 	bic.w	r4, r4, #1
 810e6d2:	e7c6      	b.n	810e662 <__ieee754_sqrt+0x136>
 810e6d4:	7ff00000 	.word	0x7ff00000
 810e6d8:	100001d8 	.word	0x100001d8
 810e6dc:	100001e0 	.word	0x100001e0

0810e6e0 <_gettimeofday>:
 810e6e0:	4b02      	ldr	r3, [pc, #8]	; (810e6ec <_gettimeofday+0xc>)
 810e6e2:	2258      	movs	r2, #88	; 0x58
 810e6e4:	601a      	str	r2, [r3, #0]
 810e6e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 810e6ea:	4770      	bx	lr
 810e6ec:	100004c0 	.word	0x100004c0

0810e6f0 <_init>:
 810e6f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810e6f2:	bf00      	nop
 810e6f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810e6f6:	bc08      	pop	{r3}
 810e6f8:	469e      	mov	lr, r3
 810e6fa:	4770      	bx	lr

0810e6fc <_fini>:
 810e6fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810e6fe:	bf00      	nop
 810e700:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810e702:	bc08      	pop	{r3}
 810e704:	469e      	mov	lr, r3
 810e706:	4770      	bx	lr
