#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 11 11:59:24 2023
# Process ID: 21972
# Current directory: D:/VipinSop_2018/testMyGPIO/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11036 D:\VipinSop_2018\testMyGPIO\project_1\project_1.xpr
# Log file: D:/VipinSop_2018/testMyGPIO/project_1/vivado.log
# Journal file: D:/VipinSop_2018/testMyGPIO/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VipinSop_2018/testMyGPIO/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'E:/VipinSop_2018/testMyGPIO/project_1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/VipinSop_2018/testMyGPIO/project_1/project_1.ip_user_files', nor could it be found using path 'E:/VipinSop_2018/testMyGPIO/project_1/project_1.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 770.633 ; gain = 141.840
update_compile_order -fileset sources_1
open_bd_design {D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:tri_mode_ethernet_mac:9.0 - tri_mode_ethernet_mac_0
Adding cell -- xilinx.com:ip:mii_to_rmii:2.0 - mii_to_rmii_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_MM2S. Setting parameter on /axi_dma_0/M_AXIS_MM2S failed
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_CNTRL. Setting parameter on /axi_dma_0/M_AXIS_CNTRL failed
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:gmii_to_rgmii:4.0 - gmii_to_rgmii_0
Successfully read diagram <design_1> from BD file <D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 895.656 ; gain = 120.793
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 11 12:44:26 2023...
