verilog work "clk_div_gen.v"
verilog work "/fs/cad3/xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v"
