// Seed: 2845862373
module module_0 (
    output tri id_0
);
endmodule
module module_1 #(
    parameter id_2 = 32'd99
) (
    input tri0 id_0,
    output tri0 id_1,
    input supply0 _id_2,
    output tri1 id_3,
    output wor id_4
);
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
  assign id_3 = id_0;
  wire [1 'd0 : id_2] id_6;
endmodule
module module_2 #(
    parameter id_12 = 32'd56,
    parameter id_20 = 32'd52,
    parameter id_22 = 32'd45,
    parameter id_6  = 32'd72
) (
    input tri id_0,
    output wand id_1,
    output wor id_2,
    output wor id_3[1 'd0 ==  id_6 : id_22  ==  id_20],
    input tri id_4,
    input tri0 id_5,
    input tri _id_6,
    input wire id_7,
    output tri0 id_8,
    input supply1 id_9,
    input wand id_10,
    input uwire id_11[id_12 : 1 'd0],
    output supply1 _id_12,
    input supply0 id_13,
    input tri id_14,
    output wand id_15,
    output wand id_16,
    input uwire id_17,
    output tri id_18,
    input uwire id_19,
    input supply1 _id_20,
    output tri id_21,
    input wire _id_22,
    output uwire id_23,
    input tri0 id_24,
    input supply1 id_25,
    input wire id_26
);
  localparam [-1 : 1] id_28 = 1;
  assign id_18 = -1;
  wire [1 : -1] id_29, id_30;
  assign id_16 = id_0;
  wire  id_31;
  logic id_32;
  ;
  module_0 modCall_1 (id_8);
  assign modCall_1.id_0 = 0;
endmodule
