Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 10 17:15:14 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    42 |
|    Minimum number of control sets                        |    42 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    42 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            8 |
| No           | No                    | Yes                    |               4 |            1 |
| No           | Yes                   | No                     |              49 |           14 |
| Yes          | No                    | No                     |               5 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1106 |          533 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                       Enable Signal                                       |                                      Set/Reset Signal                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                                           | reset_cond/M_reset_cond_in                                                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/WEBWE[0]                           |                                                                                            |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | beta_manual/next_button_conditioner/D_ctr_q[0]_i_2__2_n_0                                 | beta_manual/next_button_conditioner/sync/D_pipe_q_reg[1]_0                                 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | beta_manual/motherboard/D_system_output_buffer_q[15]_i_1_n_0                              | reset_cond/Q[0]                                                                            |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG |                                                                                           | beta_manual/seg/ctr/D_ctr_q[0]_i_1__3_n_0                                                  |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                                                           |                                                                                            |                8 |             18 |         2.25 |
|  clk_IBUF_BUFG | beta_manual/forLoop_idx_0_537172950[1].interrupt_button_conditioner/D_ctr_q[0]_i_2__0_n_0 | beta_manual/forLoop_idx_0_537172950[1].interrupt_button_conditioner/sync/D_pipe_q_reg[1]_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | beta_manual/forLoop_idx_0_537172950[2].interrupt_button_conditioner/sel                   | beta_manual/forLoop_idx_0_537172950[2].interrupt_button_conditioner/sync/clear             |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | beta_manual/forLoop_idx_0_537172950[0].interrupt_button_conditioner/D_ctr_q[0]_i_2__1_n_0 | beta_manual/forLoop_idx_0_537172950[0].interrupt_button_conditioner/sync/D_pipe_q_reg[1]_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | beta_manual/frequency_divider/M_motherboard_slowclk                                       | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               18 |             30 |         1.67 |
|  clk_IBUF_BUFG |                                                                                           | reset_cond/Q[0]                                                                            |                9 |             31 |         3.44 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_112[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_114[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_115[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_120[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_130[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_117[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_116[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_133[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_111[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_134[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_113[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_118[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_123[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_128[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_131[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_108[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_136[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_119[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_127[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_129[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/E[0]                               | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_135[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_122[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_109[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_132[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_126[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_110[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_121[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_125[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_34[0]                      | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_124[0]                     | beta_manual/motherboard/beta/regfile_system/regfile/SR[0]                                  |               15 |             32 |         2.13 |
+----------------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+--------------+


