#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18a5020 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18a26d0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x18a3590 .functor NOT 1, L_0x191da70, C4<0>, C4<0>, C4<0>;
L_0x191d780 .functor XOR 8, L_0x191d520, L_0x191d6e0, C4<00000000>, C4<00000000>;
L_0x191d960 .functor XOR 8, L_0x191d780, L_0x191d890, C4<00000000>, C4<00000000>;
v0x191b100_0 .net *"_ivl_10", 7 0, L_0x191d890;  1 drivers
v0x191b200_0 .net *"_ivl_12", 7 0, L_0x191d960;  1 drivers
v0x191b2e0_0 .net *"_ivl_2", 7 0, L_0x191d480;  1 drivers
v0x191b3a0_0 .net *"_ivl_4", 7 0, L_0x191d520;  1 drivers
v0x191b480_0 .net *"_ivl_6", 7 0, L_0x191d6e0;  1 drivers
v0x191b5b0_0 .net *"_ivl_8", 7 0, L_0x191d780;  1 drivers
v0x191b690_0 .net "areset", 0 0, L_0x18a3c40;  1 drivers
v0x191b730_0 .var "clk", 0 0;
v0x191b7d0_0 .net "predict_history_dut", 6 0, v0x191a320_0;  1 drivers
v0x191b920_0 .net "predict_history_ref", 6 0, L_0x191d2f0;  1 drivers
v0x191b9c0_0 .net "predict_pc", 6 0, L_0x191c580;  1 drivers
v0x191ba60_0 .net "predict_taken_dut", 0 0, v0x191a5f0_0;  1 drivers
v0x191bb00_0 .net "predict_taken_ref", 0 0, L_0x191d130;  1 drivers
v0x191bba0_0 .net "predict_valid", 0 0, v0x19178c0_0;  1 drivers
v0x191bc40_0 .var/2u "stats1", 223 0;
v0x191bce0_0 .var/2u "strobe", 0 0;
v0x191bda0_0 .net "tb_match", 0 0, L_0x191da70;  1 drivers
v0x191bf50_0 .net "tb_mismatch", 0 0, L_0x18a3590;  1 drivers
v0x191bff0_0 .net "train_history", 6 0, L_0x191cb30;  1 drivers
v0x191c0b0_0 .net "train_mispredicted", 0 0, L_0x191c9d0;  1 drivers
v0x191c150_0 .net "train_pc", 6 0, L_0x191ccc0;  1 drivers
v0x191c210_0 .net "train_taken", 0 0, L_0x191c7b0;  1 drivers
v0x191c2b0_0 .net "train_valid", 0 0, v0x1918240_0;  1 drivers
v0x191c350_0 .net "wavedrom_enable", 0 0, v0x1918310_0;  1 drivers
v0x191c3f0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x19183b0_0;  1 drivers
v0x191c490_0 .net "wavedrom_title", 511 0, v0x1918490_0;  1 drivers
L_0x191d480 .concat [ 7 1 0 0], L_0x191d2f0, L_0x191d130;
L_0x191d520 .concat [ 7 1 0 0], L_0x191d2f0, L_0x191d130;
L_0x191d6e0 .concat [ 7 1 0 0], v0x191a320_0, v0x191a5f0_0;
L_0x191d890 .concat [ 7 1 0 0], L_0x191d2f0, L_0x191d130;
L_0x191da70 .cmp/eeq 8, L_0x191d480, L_0x191d960;
S_0x18e9590 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x18a26d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x18f5090 .param/l "LNT" 0 3 22, C4<01>;
P_0x18f50d0 .param/l "LT" 0 3 22, C4<10>;
P_0x18f5110 .param/l "SNT" 0 3 22, C4<00>;
P_0x18f5150 .param/l "ST" 0 3 22, C4<11>;
P_0x18f5190 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x18cf9b0 .functor XOR 7, v0x1915a60_0, L_0x191c580, C4<0000000>, C4<0000000>;
L_0x18be5c0 .functor XOR 7, L_0x191cb30, L_0x191ccc0, C4<0000000>, C4<0000000>;
v0x18e23c0_0 .net *"_ivl_11", 0 0, L_0x191d040;  1 drivers
L_0x7f49b87a31c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x18e2690_0 .net *"_ivl_12", 0 0, L_0x7f49b87a31c8;  1 drivers
L_0x7f49b87a3210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x18a33c0_0 .net *"_ivl_16", 6 0, L_0x7f49b87a3210;  1 drivers
v0x18a3600_0 .net *"_ivl_4", 1 0, L_0x191ce50;  1 drivers
v0x18a37d0_0 .net *"_ivl_6", 8 0, L_0x191cf50;  1 drivers
L_0x7f49b87a3180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x18a3d30_0 .net *"_ivl_9", 1 0, L_0x7f49b87a3180;  1 drivers
v0x1915740_0 .net "areset", 0 0, L_0x18a3c40;  alias, 1 drivers
v0x1915800_0 .net "clk", 0 0, v0x191b730_0;  1 drivers
v0x19158c0 .array "pht", 0 127, 1 0;
v0x1915980_0 .net "predict_history", 6 0, L_0x191d2f0;  alias, 1 drivers
v0x1915a60_0 .var "predict_history_r", 6 0;
v0x1915b40_0 .net "predict_index", 6 0, L_0x18cf9b0;  1 drivers
v0x1915c20_0 .net "predict_pc", 6 0, L_0x191c580;  alias, 1 drivers
v0x1915d00_0 .net "predict_taken", 0 0, L_0x191d130;  alias, 1 drivers
v0x1915dc0_0 .net "predict_valid", 0 0, v0x19178c0_0;  alias, 1 drivers
v0x1915e80_0 .net "train_history", 6 0, L_0x191cb30;  alias, 1 drivers
v0x1915f60_0 .net "train_index", 6 0, L_0x18be5c0;  1 drivers
v0x1916040_0 .net "train_mispredicted", 0 0, L_0x191c9d0;  alias, 1 drivers
v0x1916100_0 .net "train_pc", 6 0, L_0x191ccc0;  alias, 1 drivers
v0x19161e0_0 .net "train_taken", 0 0, L_0x191c7b0;  alias, 1 drivers
v0x19162a0_0 .net "train_valid", 0 0, v0x1918240_0;  alias, 1 drivers
E_0x18b5240 .event posedge, v0x1915740_0, v0x1915800_0;
L_0x191ce50 .array/port v0x19158c0, L_0x191cf50;
L_0x191cf50 .concat [ 7 2 0 0], L_0x18cf9b0, L_0x7f49b87a3180;
L_0x191d040 .part L_0x191ce50, 1, 1;
L_0x191d130 .functor MUXZ 1, L_0x7f49b87a31c8, L_0x191d040, v0x19178c0_0, C4<>;
L_0x191d2f0 .functor MUXZ 7, L_0x7f49b87a3210, v0x1915a60_0, v0x19178c0_0, C4<>;
S_0x18a6850 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x18e9590;
 .timescale -12 -12;
v0x18e1fa0_0 .var/i "i", 31 0;
S_0x19164c0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x18a26d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1916670 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x18a3c40 .functor BUFZ 1, v0x1917990_0, C4<0>, C4<0>, C4<0>;
L_0x7f49b87a30a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1917150_0 .net *"_ivl_10", 0 0, L_0x7f49b87a30a8;  1 drivers
L_0x7f49b87a30f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1917230_0 .net *"_ivl_14", 6 0, L_0x7f49b87a30f0;  1 drivers
L_0x7f49b87a3138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1917310_0 .net *"_ivl_18", 6 0, L_0x7f49b87a3138;  1 drivers
L_0x7f49b87a3018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x19173d0_0 .net *"_ivl_2", 6 0, L_0x7f49b87a3018;  1 drivers
L_0x7f49b87a3060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x19174b0_0 .net *"_ivl_6", 0 0, L_0x7f49b87a3060;  1 drivers
v0x19175e0_0 .net "areset", 0 0, L_0x18a3c40;  alias, 1 drivers
v0x1917680_0 .net "clk", 0 0, v0x191b730_0;  alias, 1 drivers
v0x1917750_0 .net "predict_pc", 6 0, L_0x191c580;  alias, 1 drivers
v0x1917820_0 .var "predict_pc_r", 6 0;
v0x19178c0_0 .var "predict_valid", 0 0;
v0x1917990_0 .var "reset", 0 0;
v0x1917a30_0 .net "tb_match", 0 0, L_0x191da70;  alias, 1 drivers
v0x1917af0_0 .net "train_history", 6 0, L_0x191cb30;  alias, 1 drivers
v0x1917be0_0 .var "train_history_r", 6 0;
v0x1917ca0_0 .net "train_mispredicted", 0 0, L_0x191c9d0;  alias, 1 drivers
v0x1917d70_0 .var "train_mispredicted_r", 0 0;
v0x1917e10_0 .net "train_pc", 6 0, L_0x191ccc0;  alias, 1 drivers
v0x1918010_0 .var "train_pc_r", 6 0;
v0x19180d0_0 .net "train_taken", 0 0, L_0x191c7b0;  alias, 1 drivers
v0x19181a0_0 .var "train_taken_r", 0 0;
v0x1918240_0 .var "train_valid", 0 0;
v0x1918310_0 .var "wavedrom_enable", 0 0;
v0x19183b0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1918490_0 .var "wavedrom_title", 511 0;
E_0x18b46e0/0 .event negedge, v0x1915800_0;
E_0x18b46e0/1 .event posedge, v0x1915800_0;
E_0x18b46e0 .event/or E_0x18b46e0/0, E_0x18b46e0/1;
L_0x191c580 .functor MUXZ 7, L_0x7f49b87a3018, v0x1917820_0, v0x19178c0_0, C4<>;
L_0x191c7b0 .functor MUXZ 1, L_0x7f49b87a3060, v0x19181a0_0, v0x1918240_0, C4<>;
L_0x191c9d0 .functor MUXZ 1, L_0x7f49b87a30a8, v0x1917d70_0, v0x1918240_0, C4<>;
L_0x191cb30 .functor MUXZ 7, L_0x7f49b87a30f0, v0x1917be0_0, v0x1918240_0, C4<>;
L_0x191ccc0 .functor MUXZ 7, L_0x7f49b87a3138, v0x1918010_0, v0x1918240_0, C4<>;
S_0x1916730 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x19164c0;
 .timescale -12 -12;
v0x1916990_0 .var/2u "arfail", 0 0;
v0x1916a70_0 .var "async", 0 0;
v0x1916b30_0 .var/2u "datafail", 0 0;
v0x1916bd0_0 .var/2u "srfail", 0 0;
E_0x18b4490 .event posedge, v0x1915800_0;
E_0x18959f0 .event negedge, v0x1915800_0;
TD_tb.stim1.reset_test ;
    %wait E_0x18b4490;
    %wait E_0x18b4490;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1917990_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18b4490;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x18959f0;
    %load/vec4 v0x1917a30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1916b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1917990_0, 0;
    %wait E_0x18b4490;
    %load/vec4 v0x1917a30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1916990_0, 0, 1;
    %wait E_0x18b4490;
    %load/vec4 v0x1917a30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1916bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1917990_0, 0;
    %load/vec4 v0x1916bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1916990_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1916a70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1916b30_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1916a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1916c90 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x19164c0;
 .timescale -12 -12;
v0x1916e90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1916f70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x19164c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1918710 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x18a26d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x18f6380 .functor XOR 7, L_0x191c580, v0x191a150_0, C4<0000000>, C4<0000000>;
L_0x18f63f0 .functor XOR 7, L_0x191ccc0, L_0x191cb30, C4<0000000>, C4<0000000>;
v0x1918e70 .array "PHT", 127 0, 1 0;
v0x1919f50_0 .net "areset", 0 0, L_0x18a3c40;  alias, 1 drivers
v0x191a060_0 .net "clk", 0 0, v0x191b730_0;  alias, 1 drivers
v0x191a150_0 .var "global_history", 6 0;
v0x191a1f0_0 .var/i "i", 31 0;
v0x191a320_0 .var "predict_history", 6 0;
v0x191a400_0 .net "predict_index", 6 0, L_0x18f6380;  1 drivers
v0x191a4e0_0 .net "predict_pc", 6 0, L_0x191c580;  alias, 1 drivers
v0x191a5f0_0 .var "predict_taken", 0 0;
v0x191a6b0_0 .net "predict_valid", 0 0, v0x19178c0_0;  alias, 1 drivers
v0x191a750_0 .net "train_history", 6 0, L_0x191cb30;  alias, 1 drivers
v0x191a860_0 .net "train_index", 6 0, L_0x18f63f0;  1 drivers
v0x191a940_0 .net "train_mispredicted", 0 0, L_0x191c9d0;  alias, 1 drivers
v0x191aa30_0 .net "train_pc", 6 0, L_0x191ccc0;  alias, 1 drivers
v0x191ab40_0 .net "train_taken", 0 0, L_0x191c7b0;  alias, 1 drivers
v0x191ac30_0 .net "train_valid", 0 0, v0x1918240_0;  alias, 1 drivers
E_0x18fba40/0 .event anyedge, v0x1915740_0, v0x1915dc0_0, v0x19162a0_0, v0x191a150_0;
v0x1918e70_0 .array/port v0x1918e70, 0;
v0x1918e70_1 .array/port v0x1918e70, 1;
v0x1918e70_2 .array/port v0x1918e70, 2;
E_0x18fba40/1 .event anyedge, v0x191a400_0, v0x1918e70_0, v0x1918e70_1, v0x1918e70_2;
v0x1918e70_3 .array/port v0x1918e70, 3;
v0x1918e70_4 .array/port v0x1918e70, 4;
v0x1918e70_5 .array/port v0x1918e70, 5;
v0x1918e70_6 .array/port v0x1918e70, 6;
E_0x18fba40/2 .event anyedge, v0x1918e70_3, v0x1918e70_4, v0x1918e70_5, v0x1918e70_6;
v0x1918e70_7 .array/port v0x1918e70, 7;
v0x1918e70_8 .array/port v0x1918e70, 8;
v0x1918e70_9 .array/port v0x1918e70, 9;
v0x1918e70_10 .array/port v0x1918e70, 10;
E_0x18fba40/3 .event anyedge, v0x1918e70_7, v0x1918e70_8, v0x1918e70_9, v0x1918e70_10;
v0x1918e70_11 .array/port v0x1918e70, 11;
v0x1918e70_12 .array/port v0x1918e70, 12;
v0x1918e70_13 .array/port v0x1918e70, 13;
v0x1918e70_14 .array/port v0x1918e70, 14;
E_0x18fba40/4 .event anyedge, v0x1918e70_11, v0x1918e70_12, v0x1918e70_13, v0x1918e70_14;
v0x1918e70_15 .array/port v0x1918e70, 15;
v0x1918e70_16 .array/port v0x1918e70, 16;
v0x1918e70_17 .array/port v0x1918e70, 17;
v0x1918e70_18 .array/port v0x1918e70, 18;
E_0x18fba40/5 .event anyedge, v0x1918e70_15, v0x1918e70_16, v0x1918e70_17, v0x1918e70_18;
v0x1918e70_19 .array/port v0x1918e70, 19;
v0x1918e70_20 .array/port v0x1918e70, 20;
v0x1918e70_21 .array/port v0x1918e70, 21;
v0x1918e70_22 .array/port v0x1918e70, 22;
E_0x18fba40/6 .event anyedge, v0x1918e70_19, v0x1918e70_20, v0x1918e70_21, v0x1918e70_22;
v0x1918e70_23 .array/port v0x1918e70, 23;
v0x1918e70_24 .array/port v0x1918e70, 24;
v0x1918e70_25 .array/port v0x1918e70, 25;
v0x1918e70_26 .array/port v0x1918e70, 26;
E_0x18fba40/7 .event anyedge, v0x1918e70_23, v0x1918e70_24, v0x1918e70_25, v0x1918e70_26;
v0x1918e70_27 .array/port v0x1918e70, 27;
v0x1918e70_28 .array/port v0x1918e70, 28;
v0x1918e70_29 .array/port v0x1918e70, 29;
v0x1918e70_30 .array/port v0x1918e70, 30;
E_0x18fba40/8 .event anyedge, v0x1918e70_27, v0x1918e70_28, v0x1918e70_29, v0x1918e70_30;
v0x1918e70_31 .array/port v0x1918e70, 31;
v0x1918e70_32 .array/port v0x1918e70, 32;
v0x1918e70_33 .array/port v0x1918e70, 33;
v0x1918e70_34 .array/port v0x1918e70, 34;
E_0x18fba40/9 .event anyedge, v0x1918e70_31, v0x1918e70_32, v0x1918e70_33, v0x1918e70_34;
v0x1918e70_35 .array/port v0x1918e70, 35;
v0x1918e70_36 .array/port v0x1918e70, 36;
v0x1918e70_37 .array/port v0x1918e70, 37;
v0x1918e70_38 .array/port v0x1918e70, 38;
E_0x18fba40/10 .event anyedge, v0x1918e70_35, v0x1918e70_36, v0x1918e70_37, v0x1918e70_38;
v0x1918e70_39 .array/port v0x1918e70, 39;
v0x1918e70_40 .array/port v0x1918e70, 40;
v0x1918e70_41 .array/port v0x1918e70, 41;
v0x1918e70_42 .array/port v0x1918e70, 42;
E_0x18fba40/11 .event anyedge, v0x1918e70_39, v0x1918e70_40, v0x1918e70_41, v0x1918e70_42;
v0x1918e70_43 .array/port v0x1918e70, 43;
v0x1918e70_44 .array/port v0x1918e70, 44;
v0x1918e70_45 .array/port v0x1918e70, 45;
v0x1918e70_46 .array/port v0x1918e70, 46;
E_0x18fba40/12 .event anyedge, v0x1918e70_43, v0x1918e70_44, v0x1918e70_45, v0x1918e70_46;
v0x1918e70_47 .array/port v0x1918e70, 47;
v0x1918e70_48 .array/port v0x1918e70, 48;
v0x1918e70_49 .array/port v0x1918e70, 49;
v0x1918e70_50 .array/port v0x1918e70, 50;
E_0x18fba40/13 .event anyedge, v0x1918e70_47, v0x1918e70_48, v0x1918e70_49, v0x1918e70_50;
v0x1918e70_51 .array/port v0x1918e70, 51;
v0x1918e70_52 .array/port v0x1918e70, 52;
v0x1918e70_53 .array/port v0x1918e70, 53;
v0x1918e70_54 .array/port v0x1918e70, 54;
E_0x18fba40/14 .event anyedge, v0x1918e70_51, v0x1918e70_52, v0x1918e70_53, v0x1918e70_54;
v0x1918e70_55 .array/port v0x1918e70, 55;
v0x1918e70_56 .array/port v0x1918e70, 56;
v0x1918e70_57 .array/port v0x1918e70, 57;
v0x1918e70_58 .array/port v0x1918e70, 58;
E_0x18fba40/15 .event anyedge, v0x1918e70_55, v0x1918e70_56, v0x1918e70_57, v0x1918e70_58;
v0x1918e70_59 .array/port v0x1918e70, 59;
v0x1918e70_60 .array/port v0x1918e70, 60;
v0x1918e70_61 .array/port v0x1918e70, 61;
v0x1918e70_62 .array/port v0x1918e70, 62;
E_0x18fba40/16 .event anyedge, v0x1918e70_59, v0x1918e70_60, v0x1918e70_61, v0x1918e70_62;
v0x1918e70_63 .array/port v0x1918e70, 63;
v0x1918e70_64 .array/port v0x1918e70, 64;
v0x1918e70_65 .array/port v0x1918e70, 65;
v0x1918e70_66 .array/port v0x1918e70, 66;
E_0x18fba40/17 .event anyedge, v0x1918e70_63, v0x1918e70_64, v0x1918e70_65, v0x1918e70_66;
v0x1918e70_67 .array/port v0x1918e70, 67;
v0x1918e70_68 .array/port v0x1918e70, 68;
v0x1918e70_69 .array/port v0x1918e70, 69;
v0x1918e70_70 .array/port v0x1918e70, 70;
E_0x18fba40/18 .event anyedge, v0x1918e70_67, v0x1918e70_68, v0x1918e70_69, v0x1918e70_70;
v0x1918e70_71 .array/port v0x1918e70, 71;
v0x1918e70_72 .array/port v0x1918e70, 72;
v0x1918e70_73 .array/port v0x1918e70, 73;
v0x1918e70_74 .array/port v0x1918e70, 74;
E_0x18fba40/19 .event anyedge, v0x1918e70_71, v0x1918e70_72, v0x1918e70_73, v0x1918e70_74;
v0x1918e70_75 .array/port v0x1918e70, 75;
v0x1918e70_76 .array/port v0x1918e70, 76;
v0x1918e70_77 .array/port v0x1918e70, 77;
v0x1918e70_78 .array/port v0x1918e70, 78;
E_0x18fba40/20 .event anyedge, v0x1918e70_75, v0x1918e70_76, v0x1918e70_77, v0x1918e70_78;
v0x1918e70_79 .array/port v0x1918e70, 79;
v0x1918e70_80 .array/port v0x1918e70, 80;
v0x1918e70_81 .array/port v0x1918e70, 81;
v0x1918e70_82 .array/port v0x1918e70, 82;
E_0x18fba40/21 .event anyedge, v0x1918e70_79, v0x1918e70_80, v0x1918e70_81, v0x1918e70_82;
v0x1918e70_83 .array/port v0x1918e70, 83;
v0x1918e70_84 .array/port v0x1918e70, 84;
v0x1918e70_85 .array/port v0x1918e70, 85;
v0x1918e70_86 .array/port v0x1918e70, 86;
E_0x18fba40/22 .event anyedge, v0x1918e70_83, v0x1918e70_84, v0x1918e70_85, v0x1918e70_86;
v0x1918e70_87 .array/port v0x1918e70, 87;
v0x1918e70_88 .array/port v0x1918e70, 88;
v0x1918e70_89 .array/port v0x1918e70, 89;
v0x1918e70_90 .array/port v0x1918e70, 90;
E_0x18fba40/23 .event anyedge, v0x1918e70_87, v0x1918e70_88, v0x1918e70_89, v0x1918e70_90;
v0x1918e70_91 .array/port v0x1918e70, 91;
v0x1918e70_92 .array/port v0x1918e70, 92;
v0x1918e70_93 .array/port v0x1918e70, 93;
v0x1918e70_94 .array/port v0x1918e70, 94;
E_0x18fba40/24 .event anyedge, v0x1918e70_91, v0x1918e70_92, v0x1918e70_93, v0x1918e70_94;
v0x1918e70_95 .array/port v0x1918e70, 95;
v0x1918e70_96 .array/port v0x1918e70, 96;
v0x1918e70_97 .array/port v0x1918e70, 97;
v0x1918e70_98 .array/port v0x1918e70, 98;
E_0x18fba40/25 .event anyedge, v0x1918e70_95, v0x1918e70_96, v0x1918e70_97, v0x1918e70_98;
v0x1918e70_99 .array/port v0x1918e70, 99;
v0x1918e70_100 .array/port v0x1918e70, 100;
v0x1918e70_101 .array/port v0x1918e70, 101;
v0x1918e70_102 .array/port v0x1918e70, 102;
E_0x18fba40/26 .event anyedge, v0x1918e70_99, v0x1918e70_100, v0x1918e70_101, v0x1918e70_102;
v0x1918e70_103 .array/port v0x1918e70, 103;
v0x1918e70_104 .array/port v0x1918e70, 104;
v0x1918e70_105 .array/port v0x1918e70, 105;
v0x1918e70_106 .array/port v0x1918e70, 106;
E_0x18fba40/27 .event anyedge, v0x1918e70_103, v0x1918e70_104, v0x1918e70_105, v0x1918e70_106;
v0x1918e70_107 .array/port v0x1918e70, 107;
v0x1918e70_108 .array/port v0x1918e70, 108;
v0x1918e70_109 .array/port v0x1918e70, 109;
v0x1918e70_110 .array/port v0x1918e70, 110;
E_0x18fba40/28 .event anyedge, v0x1918e70_107, v0x1918e70_108, v0x1918e70_109, v0x1918e70_110;
v0x1918e70_111 .array/port v0x1918e70, 111;
v0x1918e70_112 .array/port v0x1918e70, 112;
v0x1918e70_113 .array/port v0x1918e70, 113;
v0x1918e70_114 .array/port v0x1918e70, 114;
E_0x18fba40/29 .event anyedge, v0x1918e70_111, v0x1918e70_112, v0x1918e70_113, v0x1918e70_114;
v0x1918e70_115 .array/port v0x1918e70, 115;
v0x1918e70_116 .array/port v0x1918e70, 116;
v0x1918e70_117 .array/port v0x1918e70, 117;
v0x1918e70_118 .array/port v0x1918e70, 118;
E_0x18fba40/30 .event anyedge, v0x1918e70_115, v0x1918e70_116, v0x1918e70_117, v0x1918e70_118;
v0x1918e70_119 .array/port v0x1918e70, 119;
v0x1918e70_120 .array/port v0x1918e70, 120;
v0x1918e70_121 .array/port v0x1918e70, 121;
v0x1918e70_122 .array/port v0x1918e70, 122;
E_0x18fba40/31 .event anyedge, v0x1918e70_119, v0x1918e70_120, v0x1918e70_121, v0x1918e70_122;
v0x1918e70_123 .array/port v0x1918e70, 123;
v0x1918e70_124 .array/port v0x1918e70, 124;
v0x1918e70_125 .array/port v0x1918e70, 125;
v0x1918e70_126 .array/port v0x1918e70, 126;
E_0x18fba40/32 .event anyedge, v0x1918e70_123, v0x1918e70_124, v0x1918e70_125, v0x1918e70_126;
v0x1918e70_127 .array/port v0x1918e70, 127;
E_0x18fba40/33 .event anyedge, v0x1918e70_127;
E_0x18fba40 .event/or E_0x18fba40/0, E_0x18fba40/1, E_0x18fba40/2, E_0x18fba40/3, E_0x18fba40/4, E_0x18fba40/5, E_0x18fba40/6, E_0x18fba40/7, E_0x18fba40/8, E_0x18fba40/9, E_0x18fba40/10, E_0x18fba40/11, E_0x18fba40/12, E_0x18fba40/13, E_0x18fba40/14, E_0x18fba40/15, E_0x18fba40/16, E_0x18fba40/17, E_0x18fba40/18, E_0x18fba40/19, E_0x18fba40/20, E_0x18fba40/21, E_0x18fba40/22, E_0x18fba40/23, E_0x18fba40/24, E_0x18fba40/25, E_0x18fba40/26, E_0x18fba40/27, E_0x18fba40/28, E_0x18fba40/29, E_0x18fba40/30, E_0x18fba40/31, E_0x18fba40/32, E_0x18fba40/33;
S_0x191aee0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x18a26d0;
 .timescale -12 -12;
E_0x18fbd30 .event anyedge, v0x191bce0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x191bce0_0;
    %nor/r;
    %assign/vec4 v0x191bce0_0, 0;
    %wait E_0x18fbd30;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x19164c0;
T_4 ;
    %wait E_0x18b4490;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1917990_0, 0;
    %wait E_0x18b4490;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1917990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19178c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1917d70_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1917be0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1918010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19181a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1918240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19178c0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1917820_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1916a70_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1916730;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1916f70;
    %join;
    %wait E_0x18b4490;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1917990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19178c0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1917820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19178c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1917be0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1918010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19181a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1918240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1917d70_0, 0;
    %wait E_0x18959f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1917990_0, 0;
    %wait E_0x18b4490;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1918240_0, 0;
    %wait E_0x18b4490;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1917be0_0, 0;
    %wait E_0x18b4490;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1918240_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18b4490;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1917be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19181a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1918240_0, 0;
    %wait E_0x18b4490;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1918240_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18b4490;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1916f70;
    %join;
    %wait E_0x18b4490;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1917990_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1917820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19178c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1917be0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1918010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19181a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1918240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1917d70_0, 0;
    %wait E_0x18959f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1917990_0, 0;
    %wait E_0x18b4490;
    %wait E_0x18b4490;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1918240_0, 0;
    %wait E_0x18b4490;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1918240_0, 0;
    %wait E_0x18b4490;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1918240_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1917be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19181a0_0, 0;
    %wait E_0x18b4490;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1918240_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18b4490;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1917be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19181a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1918240_0, 0;
    %wait E_0x18b4490;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1918240_0, 0;
    %wait E_0x18b4490;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1918240_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1917be0_0, 0;
    %wait E_0x18b4490;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1918240_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18b4490;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1916f70;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18b46e0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1918240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19181a0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1918010_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1917820_0, 0;
    %assign/vec4 v0x19178c0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1917be0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1917d70_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x18e9590;
T_5 ;
    %wait E_0x18b5240;
    %load/vec4 v0x1915740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x18a6850;
    %jmp t_0;
    .scope S_0x18a6850;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18e1fa0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x18e1fa0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x18e1fa0_0;
    %store/vec4a v0x19158c0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x18e1fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x18e1fa0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x18e9590;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1915a60_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1915dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1915a60_0;
    %load/vec4 v0x1915d00_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1915a60_0, 0;
T_5.5 ;
    %load/vec4 v0x19162a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1915f60_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x19158c0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x19161e0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1915f60_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x19158c0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1915f60_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x19158c0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1915f60_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x19158c0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x19161e0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1915f60_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x19158c0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1915f60_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x19158c0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1916040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1915e80_0;
    %load/vec4 v0x19161e0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1915a60_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1918710;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x191a1f0_0, 0, 32;
T_6.0 ; Top of for-loop 
    %load/vec4 v0x191a1f0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x191a1f0_0;
    %store/vec4a v0x1918e70, 4, 0;
T_6.2 ; for-loop step statement
    %load/vec4 v0x191a1f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x191a1f0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %end;
    .thread T_6;
    .scope S_0x1918710;
T_7 ;
    %wait E_0x18b5240;
    %load/vec4 v0x1919f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x191a150_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x191ac30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x191a860_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1918e70, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x191ab40_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %load/vec4 v0x191a860_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1918e70, 0, 4;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x191ab40_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.11, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_7.12, 8;
T_7.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.12, 8;
 ; End of false expr.
    %blend;
T_7.12;
    %load/vec4 v0x191a860_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1918e70, 0, 4;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x191ab40_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.13, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.14, 8;
T_7.13 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_7.14, 8;
 ; End of false expr.
    %blend;
T_7.14;
    %load/vec4 v0x191a860_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1918e70, 0, 4;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x191ab40_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.15, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.16, 8;
T_7.15 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_7.16, 8;
 ; End of false expr.
    %blend;
T_7.16;
    %load/vec4 v0x191a860_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1918e70, 0, 4;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %load/vec4 v0x191a940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %load/vec4 v0x191a750_0;
    %assign/vec4 v0x191a150_0, 0;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0x191a150_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x191ab40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x191a150_0, 0;
T_7.18 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x191a6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %load/vec4 v0x191a150_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x191a5f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x191a150_0, 0;
T_7.19 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1918710;
T_8 ;
    %wait E_0x18fba40;
    %load/vec4 v0x1919f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x191a5f0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x191a320_0, 0, 7;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x191a6b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v0x191ac30_0;
    %nor/r;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x191a150_0;
    %store/vec4 v0x191a320_0, 0, 7;
    %load/vec4 v0x191a400_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1918e70, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x191a5f0_0, 0, 1;
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x191a5f0_0, 0, 1;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x191a5f0_0, 0, 1;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x191a5f0_0, 0, 1;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x191a5f0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x191a320_0, 0, 7;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x18a26d0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x191b730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x191bce0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x18a26d0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x191b730_0;
    %inv;
    %store/vec4 v0x191b730_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x18a26d0;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1917680_0, v0x191bf50_0, v0x191b730_0, v0x191b690_0, v0x191bba0_0, v0x191b9c0_0, v0x191c2b0_0, v0x191c210_0, v0x191c0b0_0, v0x191bff0_0, v0x191c150_0, v0x191bb00_0, v0x191ba60_0, v0x191b920_0, v0x191b7d0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x18a26d0;
T_12 ;
    %load/vec4 v0x191bc40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x191bc40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x191bc40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0x191bc40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x191bc40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x191bc40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0x191bc40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x191bc40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x191bc40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x191bc40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x18a26d0;
T_13 ;
    %wait E_0x18b46e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x191bc40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x191bc40_0, 4, 32;
    %load/vec4 v0x191bda0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x191bc40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x191bc40_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x191bc40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x191bc40_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x191bb00_0;
    %load/vec4 v0x191bb00_0;
    %load/vec4 v0x191ba60_0;
    %xor;
    %load/vec4 v0x191bb00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x191bc40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x191bc40_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x191bc40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x191bc40_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x191b920_0;
    %load/vec4 v0x191b920_0;
    %load/vec4 v0x191b7d0_0;
    %xor;
    %load/vec4 v0x191b920_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x191bc40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x191bc40_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x191bc40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x191bc40_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth10/human/gshare/iter0/response0/top_module.sv";
