// Seed: 3598622209
module module_0 ();
endmodule
module module_1 #(
    parameter id_2 = 32'd26
) (
    input supply0 id_0,
    input wand id_1,
    input tri0 _id_2,
    input wand id_3,
    input tri0 id_4,
    output wand id_5,
    output wor id_6
);
  logic [id_2 : -1] id_8;
  module_0 modCall_1 ();
  assign id_6 = 1 | id_0;
  wire id_9;
endmodule
module module_2 #(
    parameter id_4 = 32'd77
) (
    id_1,
    id_2,
    id_3
);
  output reg id_3;
  output logic [7:0] id_2;
  output logic [7:0] id_1;
  wire _id_4;
  ;
  assign id_2[id_4] = id_4;
  initial begin : LABEL_0
    if (1'b0) begin : LABEL_1
      id_1[id_4] <= -1;
    end else if (1) id_3 <= 1'd0;
  end
  wire [id_4 : id_4] id_5;
  module_0 modCall_1 ();
  wire id_6;
endmodule
