vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_xfft_0_0/sim/design_1_xfft_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \
"../../../bd/design_1/ip/design_1_proc_sys_reset_0_1/sim/design_1_proc_sys_reset_0_1.vhd" \
"../../../bd/design_1/ipshared/d663/hdl/custom_hps_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/d663/src/hps.vhd" \
"../../../bd/design_1/ipshared/d663/hdl/custom_hps_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_custom_hps_1_0/sim/design_1_custom_hps_1_0.vhd" \

nosort
