vendor_name = ModelSim
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/mM/bin2hex.vhd
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/CPU.sdc
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/CPU_sim.vwf
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/mM/vga_timing.vhd
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/mM/vga_text_mode.vhd
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/mM/rom.vhd
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/mM/ram.vhd
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/mM/pack.vhd
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/mM/mM_toplevel.vhd
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/mM/mM.vhd
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/mM/m1ps2vga.vhd
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/mM/freqdiv.vhd
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/mM/flopar.vhd
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/mM/counter.vhd
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/mM/bin2hexascii.vhd
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/Processor/UC.vhd
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/Processor/reg.vhd
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/Processor/PC.vhd
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/Processor/pack.vhd
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/Processor/mux2.vhd
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/Processor/CPU.bdf
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/Processor/ALU.vhd
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/Processor/bank.vhd
source_file = 1, /opt/altera/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/altera/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/altera/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/altera/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/lab10/lab10_m1ps_v2018.1_restored/db/mM_toplevel.cbx.xml
design_name = bank
instance = comp, \DATA_OUT1[0]~output\, DATA_OUT1[0]~output, bank, 1
instance = comp, \DATA_OUT1[1]~output\, DATA_OUT1[1]~output, bank, 1
instance = comp, \DATA_OUT1[2]~output\, DATA_OUT1[2]~output, bank, 1
instance = comp, \DATA_OUT1[3]~output\, DATA_OUT1[3]~output, bank, 1
instance = comp, \DATA_OUT1[4]~output\, DATA_OUT1[4]~output, bank, 1
instance = comp, \DATA_OUT1[5]~output\, DATA_OUT1[5]~output, bank, 1
instance = comp, \DATA_OUT1[6]~output\, DATA_OUT1[6]~output, bank, 1
instance = comp, \DATA_OUT1[7]~output\, DATA_OUT1[7]~output, bank, 1
instance = comp, \DATA_OUT1[8]~output\, DATA_OUT1[8]~output, bank, 1
instance = comp, \DATA_OUT1[9]~output\, DATA_OUT1[9]~output, bank, 1
instance = comp, \DATA_OUT1[10]~output\, DATA_OUT1[10]~output, bank, 1
instance = comp, \DATA_OUT1[11]~output\, DATA_OUT1[11]~output, bank, 1
instance = comp, \DATA_OUT1[12]~output\, DATA_OUT1[12]~output, bank, 1
instance = comp, \DATA_OUT1[13]~output\, DATA_OUT1[13]~output, bank, 1
instance = comp, \DATA_OUT1[14]~output\, DATA_OUT1[14]~output, bank, 1
instance = comp, \DATA_OUT1[15]~output\, DATA_OUT1[15]~output, bank, 1
instance = comp, \DATA_OUT1[16]~output\, DATA_OUT1[16]~output, bank, 1
instance = comp, \DATA_OUT1[17]~output\, DATA_OUT1[17]~output, bank, 1
instance = comp, \DATA_OUT1[18]~output\, DATA_OUT1[18]~output, bank, 1
instance = comp, \DATA_OUT1[19]~output\, DATA_OUT1[19]~output, bank, 1
instance = comp, \DATA_OUT1[20]~output\, DATA_OUT1[20]~output, bank, 1
instance = comp, \DATA_OUT1[21]~output\, DATA_OUT1[21]~output, bank, 1
instance = comp, \DATA_OUT1[22]~output\, DATA_OUT1[22]~output, bank, 1
instance = comp, \DATA_OUT1[23]~output\, DATA_OUT1[23]~output, bank, 1
instance = comp, \DATA_OUT1[24]~output\, DATA_OUT1[24]~output, bank, 1
instance = comp, \DATA_OUT1[25]~output\, DATA_OUT1[25]~output, bank, 1
instance = comp, \DATA_OUT1[26]~output\, DATA_OUT1[26]~output, bank, 1
instance = comp, \DATA_OUT1[27]~output\, DATA_OUT1[27]~output, bank, 1
instance = comp, \DATA_OUT1[28]~output\, DATA_OUT1[28]~output, bank, 1
instance = comp, \DATA_OUT1[29]~output\, DATA_OUT1[29]~output, bank, 1
instance = comp, \DATA_OUT1[30]~output\, DATA_OUT1[30]~output, bank, 1
instance = comp, \DATA_OUT1[31]~output\, DATA_OUT1[31]~output, bank, 1
instance = comp, \DATA_OUT2[0]~output\, DATA_OUT2[0]~output, bank, 1
instance = comp, \DATA_OUT2[1]~output\, DATA_OUT2[1]~output, bank, 1
instance = comp, \DATA_OUT2[2]~output\, DATA_OUT2[2]~output, bank, 1
instance = comp, \DATA_OUT2[3]~output\, DATA_OUT2[3]~output, bank, 1
instance = comp, \DATA_OUT2[4]~output\, DATA_OUT2[4]~output, bank, 1
instance = comp, \DATA_OUT2[5]~output\, DATA_OUT2[5]~output, bank, 1
instance = comp, \DATA_OUT2[6]~output\, DATA_OUT2[6]~output, bank, 1
instance = comp, \DATA_OUT2[7]~output\, DATA_OUT2[7]~output, bank, 1
instance = comp, \DATA_OUT2[8]~output\, DATA_OUT2[8]~output, bank, 1
instance = comp, \DATA_OUT2[9]~output\, DATA_OUT2[9]~output, bank, 1
instance = comp, \DATA_OUT2[10]~output\, DATA_OUT2[10]~output, bank, 1
instance = comp, \DATA_OUT2[11]~output\, DATA_OUT2[11]~output, bank, 1
instance = comp, \DATA_OUT2[12]~output\, DATA_OUT2[12]~output, bank, 1
instance = comp, \DATA_OUT2[13]~output\, DATA_OUT2[13]~output, bank, 1
instance = comp, \DATA_OUT2[14]~output\, DATA_OUT2[14]~output, bank, 1
instance = comp, \DATA_OUT2[15]~output\, DATA_OUT2[15]~output, bank, 1
instance = comp, \DATA_OUT2[16]~output\, DATA_OUT2[16]~output, bank, 1
instance = comp, \DATA_OUT2[17]~output\, DATA_OUT2[17]~output, bank, 1
instance = comp, \DATA_OUT2[18]~output\, DATA_OUT2[18]~output, bank, 1
instance = comp, \DATA_OUT2[19]~output\, DATA_OUT2[19]~output, bank, 1
instance = comp, \DATA_OUT2[20]~output\, DATA_OUT2[20]~output, bank, 1
instance = comp, \DATA_OUT2[21]~output\, DATA_OUT2[21]~output, bank, 1
instance = comp, \DATA_OUT2[22]~output\, DATA_OUT2[22]~output, bank, 1
instance = comp, \DATA_OUT2[23]~output\, DATA_OUT2[23]~output, bank, 1
instance = comp, \DATA_OUT2[24]~output\, DATA_OUT2[24]~output, bank, 1
instance = comp, \DATA_OUT2[25]~output\, DATA_OUT2[25]~output, bank, 1
instance = comp, \DATA_OUT2[26]~output\, DATA_OUT2[26]~output, bank, 1
instance = comp, \DATA_OUT2[27]~output\, DATA_OUT2[27]~output, bank, 1
instance = comp, \DATA_OUT2[28]~output\, DATA_OUT2[28]~output, bank, 1
instance = comp, \DATA_OUT2[29]~output\, DATA_OUT2[29]~output, bank, 1
instance = comp, \DATA_OUT2[30]~output\, DATA_OUT2[30]~output, bank, 1
instance = comp, \DATA_OUT2[31]~output\, DATA_OUT2[31]~output, bank, 1
instance = comp, \WR_EN~input\, WR_EN~input, bank, 1
instance = comp, \RD_EN~input\, RD_EN~input, bank, 1
instance = comp, \clear~input\, clear~input, bank, 1
instance = comp, \clock~input\, clock~input, bank, 1
instance = comp, \WR_ADDR[0]~input\, WR_ADDR[0]~input, bank, 1
instance = comp, \WR_ADDR[1]~input\, WR_ADDR[1]~input, bank, 1
instance = comp, \WR_ADDR[2]~input\, WR_ADDR[2]~input, bank, 1
instance = comp, \WR_ADDR[3]~input\, WR_ADDR[3]~input, bank, 1
instance = comp, \WR_ADDR[4]~input\, WR_ADDR[4]~input, bank, 1
instance = comp, \RD_ADDR1[0]~input\, RD_ADDR1[0]~input, bank, 1
instance = comp, \RD_ADDR1[1]~input\, RD_ADDR1[1]~input, bank, 1
instance = comp, \RD_ADDR1[2]~input\, RD_ADDR1[2]~input, bank, 1
instance = comp, \RD_ADDR1[3]~input\, RD_ADDR1[3]~input, bank, 1
instance = comp, \RD_ADDR1[4]~input\, RD_ADDR1[4]~input, bank, 1
instance = comp, \RD_ADDR2[0]~input\, RD_ADDR2[0]~input, bank, 1
instance = comp, \RD_ADDR2[1]~input\, RD_ADDR2[1]~input, bank, 1
instance = comp, \RD_ADDR2[2]~input\, RD_ADDR2[2]~input, bank, 1
instance = comp, \RD_ADDR2[3]~input\, RD_ADDR2[3]~input, bank, 1
instance = comp, \RD_ADDR2[4]~input\, RD_ADDR2[4]~input, bank, 1
instance = comp, \DATA_IN[0]~input\, DATA_IN[0]~input, bank, 1
instance = comp, \DATA_IN[1]~input\, DATA_IN[1]~input, bank, 1
instance = comp, \DATA_IN[2]~input\, DATA_IN[2]~input, bank, 1
instance = comp, \DATA_IN[3]~input\, DATA_IN[3]~input, bank, 1
instance = comp, \DATA_IN[4]~input\, DATA_IN[4]~input, bank, 1
instance = comp, \DATA_IN[5]~input\, DATA_IN[5]~input, bank, 1
instance = comp, \DATA_IN[6]~input\, DATA_IN[6]~input, bank, 1
instance = comp, \DATA_IN[7]~input\, DATA_IN[7]~input, bank, 1
instance = comp, \DATA_IN[8]~input\, DATA_IN[8]~input, bank, 1
instance = comp, \DATA_IN[9]~input\, DATA_IN[9]~input, bank, 1
instance = comp, \DATA_IN[10]~input\, DATA_IN[10]~input, bank, 1
instance = comp, \DATA_IN[11]~input\, DATA_IN[11]~input, bank, 1
instance = comp, \DATA_IN[12]~input\, DATA_IN[12]~input, bank, 1
instance = comp, \DATA_IN[13]~input\, DATA_IN[13]~input, bank, 1
instance = comp, \DATA_IN[14]~input\, DATA_IN[14]~input, bank, 1
instance = comp, \DATA_IN[15]~input\, DATA_IN[15]~input, bank, 1
instance = comp, \DATA_IN[16]~input\, DATA_IN[16]~input, bank, 1
instance = comp, \DATA_IN[17]~input\, DATA_IN[17]~input, bank, 1
instance = comp, \DATA_IN[18]~input\, DATA_IN[18]~input, bank, 1
instance = comp, \DATA_IN[19]~input\, DATA_IN[19]~input, bank, 1
instance = comp, \DATA_IN[20]~input\, DATA_IN[20]~input, bank, 1
instance = comp, \DATA_IN[21]~input\, DATA_IN[21]~input, bank, 1
instance = comp, \DATA_IN[22]~input\, DATA_IN[22]~input, bank, 1
instance = comp, \DATA_IN[23]~input\, DATA_IN[23]~input, bank, 1
instance = comp, \DATA_IN[24]~input\, DATA_IN[24]~input, bank, 1
instance = comp, \DATA_IN[25]~input\, DATA_IN[25]~input, bank, 1
instance = comp, \DATA_IN[26]~input\, DATA_IN[26]~input, bank, 1
instance = comp, \DATA_IN[27]~input\, DATA_IN[27]~input, bank, 1
instance = comp, \DATA_IN[28]~input\, DATA_IN[28]~input, bank, 1
instance = comp, \DATA_IN[29]~input\, DATA_IN[29]~input, bank, 1
instance = comp, \DATA_IN[30]~input\, DATA_IN[30]~input, bank, 1
instance = comp, \DATA_IN[31]~input\, DATA_IN[31]~input, bank, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, bank, 1
