
ubuntu-preinstalled/lzmainfo:     file format elf32-littlearm


Disassembly of section .init:

000007d8 <.init>:
 7d8:	push	{r3, lr}
 7dc:	bl	b70 <abort@plt+0x270>
 7e0:	pop	{r3, pc}

Disassembly of section .plt:

000007e4 <__cxa_finalize@plt-0x14>:
 7e4:	push	{lr}		; (str lr, [sp, #-4]!)
 7e8:	ldr	lr, [pc, #4]	; 7f4 <__cxa_finalize@plt-0x4>
 7ec:	add	lr, pc, lr
 7f0:	ldr	pc, [lr, #8]!
 7f4:	andeq	r1, r1, r0, ror r7

000007f8 <__cxa_finalize@plt>:
 7f8:	add	ip, pc, #0, 12
 7fc:	add	ip, ip, #69632	; 0x11000
 800:	ldr	pc, [ip, #1904]!	; 0x770

00000804 <free@plt>:
 804:	add	ip, pc, #0, 12
 808:	add	ip, ip, #69632	; 0x11000
 80c:	ldr	pc, [ip, #1896]!	; 0x768

00000810 <ferror@plt>:
 810:	add	ip, pc, #0, 12
 814:	add	ip, ip, #69632	; 0x11000
 818:	ldr	pc, [ip, #1888]!	; 0x760

0000081c <dcgettext@plt>:
 81c:	add	ip, pc, #0, 12
 820:	add	ip, ip, #69632	; 0x11000
 824:	ldr	pc, [ip, #1880]!	; 0x758

00000828 <__stack_chk_fail@plt>:
 828:	add	ip, pc, #0, 12
 82c:	add	ip, ip, #69632	; 0x11000
 830:	ldr	pc, [ip, #1872]!	; 0x750

00000834 <textdomain@plt>:
 834:	add	ip, pc, #0, 12
 838:	add	ip, ip, #69632	; 0x11000
 83c:	ldr	pc, [ip, #1864]!	; 0x748

00000840 <fread@plt>:
 840:	add	ip, pc, #0, 12
 844:	add	ip, ip, #69632	; 0x11000
 848:	ldr	pc, [ip, #1856]!	; 0x740

0000084c <puts@plt>:
 84c:	add	ip, pc, #0, 12
 850:	add	ip, ip, #69632	; 0x11000
 854:	ldr	pc, [ip, #1848]!	; 0x738

00000858 <__libc_start_main@plt>:
 858:	add	ip, pc, #0, 12
 85c:	add	ip, ip, #69632	; 0x11000
 860:	ldr	pc, [ip, #1840]!	; 0x730

00000864 <strerror@plt>:
 864:	add	ip, pc, #0, 12
 868:	add	ip, ip, #69632	; 0x11000
 86c:	ldr	pc, [ip, #1832]!	; 0x728

00000870 <__gmon_start__@plt>:
 870:	add	ip, pc, #0, 12
 874:	add	ip, ip, #69632	; 0x11000
 878:	ldr	pc, [ip, #1824]!	; 0x720

0000087c <getopt_long@plt>:
 87c:	add	ip, pc, #0, 12
 880:	add	ip, ip, #69632	; 0x11000
 884:	ldr	pc, [ip, #1816]!	; 0x718

00000888 <exit@plt>:
 888:	add	ip, pc, #0, 12
 88c:	add	ip, ip, #69632	; 0x11000
 890:	ldr	pc, [ip, #1808]!	; 0x710

00000894 <lzma_properties_decode@plt>:
 894:	add	ip, pc, #0, 12
 898:	add	ip, ip, #69632	; 0x11000
 89c:	ldr	pc, [ip, #1800]!	; 0x708

000008a0 <__errno_location@plt>:
 8a0:	add	ip, pc, #0, 12
 8a4:	add	ip, ip, #69632	; 0x11000
 8a8:	ldr	pc, [ip, #1792]!	; 0x700

000008ac <putchar@plt>:
 8ac:	add	ip, pc, #0, 12
 8b0:	add	ip, ip, #69632	; 0x11000
 8b4:	ldr	pc, [ip, #1784]!	; 0x6f8

000008b8 <__printf_chk@plt>:
 8b8:	add	ip, pc, #0, 12
 8bc:	add	ip, ip, #69632	; 0x11000
 8c0:	ldr	pc, [ip, #1776]!	; 0x6f0

000008c4 <__fprintf_chk@plt>:
 8c4:	add	ip, pc, #0, 12
 8c8:	add	ip, ip, #69632	; 0x11000
 8cc:	ldr	pc, [ip, #1768]!	; 0x6e8

000008d0 <fclose@plt>:
 8d0:	add	ip, pc, #0, 12
 8d4:	add	ip, ip, #69632	; 0x11000
 8d8:	ldr	pc, [ip, #1760]!	; 0x6e0

000008dc <setlocale@plt>:
 8dc:	add	ip, pc, #0, 12
 8e0:	add	ip, ip, #69632	; 0x11000
 8e4:	ldr	pc, [ip, #1752]!	; 0x6d8

000008e8 <fopen64@plt>:
 8e8:	add	ip, pc, #0, 12
 8ec:	add	ip, ip, #69632	; 0x11000
 8f0:	ldr	pc, [ip, #1744]!	; 0x6d0

000008f4 <bindtextdomain@plt>:
 8f4:	add	ip, pc, #0, 12
 8f8:	add	ip, ip, #69632	; 0x11000
 8fc:	ldr	pc, [ip, #1736]!	; 0x6c8

00000900 <abort@plt>:
 900:	add	ip, pc, #0, 12
 904:	add	ip, ip, #69632	; 0x11000
 908:	ldr	pc, [ip, #1728]!	; 0x6c0

Disassembly of section .text:

0000090c <.text>:
 90c:	svcmi	0x00f0e92d
 910:	ldclmi	6, cr4, [r0, #-24]!	; 0xffffffe8
 914:	strmi	fp, [r8], -r7, lsl #1
 918:	ldrbtmi	r4, [sp], #-3951	; 0xfffff091
 91c:			; <UNDEFINED> instruction: 0xf000460c
 920:			; <UNDEFINED> instruction: 0x2006fab5
 924:	ldrbtmi	r4, [pc], #-1577	; 92c <abort@plt+0x2c>
 928:			; <UNDEFINED> instruction: 0xf7ff9503
 92c:	stmdbmi	fp!, {r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
 930:	strcs	r4, [r0, #-1592]	; 0xfffff9c8
 934:	ldrdhi	pc, [r8, pc]!	; <UNPREDICTABLE>
 938:			; <UNDEFINED> instruction: 0xf7ff4479
 93c:			; <UNDEFINED> instruction: 0x4638efdc
 940:	svc	0x0078f7ff
 944:	bls	d36e8 <abort@plt+0xd2de8>
 948:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
 94c:	strls	r4, [r0, #-1584]	; 0xfffff9d0
 950:			; <UNDEFINED> instruction: 0xf7ff44f8
 954:	mcrrne	15, 9, lr, r3, cr4
 958:	strmi	sp, [r7], -r8, asr #32
 95c:	stmdacs	r1, {r3, r5, r6, r8, ip, sp, pc}
 960:	stmdami	r1!, {r3, r8, ip, lr, pc}^
 964:			; <UNDEFINED> instruction: 0xf7ff4478
 968:	shsub16mi	lr, sl, r2
 96c:			; <UNDEFINED> instruction: 0x46284639
 970:	blx	fe63c978 <abort@plt+0xfe63c078>
 974:			; <UNDEFINED> instruction: 0xf7ff2001
 978:	ldmdbmi	ip, {r3, r7, r8, r9, sl, fp, sp, lr, pc}^
 97c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
 980:	svc	0x004cf7ff
 984:			; <UNDEFINED> instruction: 0xf8584b5a
 988:	ldmdavs	sl, {r0, r1, ip, sp}
 98c:	andcs	r4, r1, r1, lsl #12
 990:	svc	0x0092f7ff
 994:	andcs	r4, r5, #1425408	; 0x15c000
 998:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
 99c:	svc	0x003ef7ff
 9a0:	andcs	r4, r1, r1, lsl #12
 9a4:	svc	0x0088f7ff
 9a8:			; <UNDEFINED> instruction: 0xf7ff200a
 9ac:	ldmdbmi	r2, {r7, r8, r9, sl, fp, sp, lr, pc}^
 9b0:	ldrtmi	r2, [r8], -r5, lsl #4
 9b4:			; <UNDEFINED> instruction: 0xf7ff4479
 9b8:	bmi	143c688 <abort@plt+0x143bd88>
 9bc:			; <UNDEFINED> instruction: 0x4601447a
 9c0:			; <UNDEFINED> instruction: 0xf7ff2001
 9c4:	stmdbmi	lr, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
 9c8:	ldrtmi	r2, [r8], -r5, lsl #4
 9cc:			; <UNDEFINED> instruction: 0xf7ff4479
 9d0:	blmi	133c670 <abort@plt+0x133bd70>
 9d4:	ldrbtmi	r4, [fp], #-2636	; 0xfffff5b4
 9d8:			; <UNDEFINED> instruction: 0x4601447a
 9dc:			; <UNDEFINED> instruction: 0xf7ff2001
 9e0:	andcs	lr, r1, #108, 30	; 0x1b0
 9e4:			; <UNDEFINED> instruction: 0x46114638
 9e8:	blx	173c9f0 <abort@plt+0x173c0f0>
 9ec:			; <UNDEFINED> instruction: 0xf8584b47
 9f0:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
 9f4:	strhtle	r4, [r1], #-35	; 0xffffffdd
 9f8:			; <UNDEFINED> instruction: 0xf8df200a
 9fc:			; <UNDEFINED> instruction: 0xf7ffa114
 a00:			; <UNDEFINED> instruction: 0xf8dfef56
 a04:	blmi	1124e4c <abort@plt+0x112454c>
 a08:	ldrbtmi	r4, [r9], #1274	; 0x4fa
 a0c:	movwls	r4, #13435	; 0x347b
 a10:	ands	r6, r0, fp, lsr r8
 a14:	ldmiblt	fp, {r0, r1, r6, fp, ip, sp, lr}
 a18:	strbmi	r4, [r8], -r0, asr #22
 a1c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
 a20:			; <UNDEFINED> instruction: 0xf0006819
 a24:	stmdacs	r0, {r0, r3, r8, fp, ip, sp, lr, pc}
 a28:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
 a2c:	movwcc	r6, #6203	; 0x183b
 a30:	adcsmi	r6, r3, #59	; 0x3b
 a34:			; <UNDEFINED> instruction: 0xf854da1e
 a38:	stmdavc	r3, {r0, r1, r5}
 a3c:	rscle	r2, r9, sp, lsr #22
 a40:			; <UNDEFINED> instruction: 0xf7ff4651
 a44:	pkhtbmi	lr, r3, r2, asr #30
 a48:	ldmdavs	fp!, {r3, r6, r7, r8, ip, sp, pc}
 a4c:			; <UNDEFINED> instruction: 0xf8544601
 a50:			; <UNDEFINED> instruction: 0xf0000023
 a54:	stmdacs	r0, {r0, r4, r5, r6, r7, fp, ip, sp, lr, pc}
 a58:	andeq	pc, sl, pc, asr #32
 a5c:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
 a60:	svc	0x0024f7ff
 a64:			; <UNDEFINED> instruction: 0xf7ff4658
 a68:	ldmdavs	fp!, {r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
 a6c:	eorsvs	r3, fp, r1, lsl #6
 a70:	blle	ff811544 <abort@plt+0xff810c44>
 a74:	strtmi	r2, [r8], -r1, lsl #4
 a78:			; <UNDEFINED> instruction: 0xf0004611
 a7c:	blmi	73f2d0 <abort@plt+0x73e9d0>
 a80:	ldmdavs	r9!, {r0, r8, sl, sp}
 a84:			; <UNDEFINED> instruction: 0xf8584a26
 a88:			; <UNDEFINED> instruction: 0xf8543003
 a8c:			; <UNDEFINED> instruction: 0xf8581021
 a90:	ldmdavs	fp, {r1, sp}
 a94:			; <UNDEFINED> instruction: 0xf8d29104
 a98:	movwls	fp, #20480	; 0x5000
 a9c:	svc	0x0000f7ff
 aa0:			; <UNDEFINED> instruction: 0xf7ff6800
 aa4:	blls	13c62c <abort@plt+0x13bd2c>
 aa8:	movwls	r9, #2563	; 0xa03
 aac:	strmi	r9, [r1], -r5, lsl #22
 ab0:	tstls	r1, r8, asr r6
 ab4:			; <UNDEFINED> instruction: 0xf7ff4629
 ab8:	ldr	lr, [r7, r6, lsl #30]!
 abc:	ldmdami	r9, {r0, r1, r2, r4, r8, r9, fp, lr}
 ac0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
 ac4:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
 ac8:			; <UNDEFINED> instruction: 0xf8b6f000
 acc:	svclt	0x00181e05
 ad0:	strb	r2, [pc, r1, lsl #10]
 ad4:	strdeq	r0, [r0], -r2
 ad8:	ldrdeq	r0, [r0], -sl
 adc:			; <UNDEFINED> instruction: 0x000007b4
 ae0:	andeq	r1, r1, r0, lsl r6
 ae4:	ldrdeq	r1, [r1], -r6
 ae8:			; <UNDEFINED> instruction: 0x000008b8
 aec:	andeq	r0, r0, r6, lsl #15
 af0:	muleq	r0, r4, r0
 af4:	andeq	r0, r0, r6, asr #15
 af8:	andeq	r0, r0, r4, ror #15
 afc:	andeq	r0, r0, ip, lsl #16
 b00:	andeq	r0, r0, r8, lsl r8
 b04:	andeq	r0, r0, r2, lsr #16
 b08:	andeq	r0, r0, r8, lsr r8
 b0c:	andeq	r0, r0, r8, ror r0
 b10:	andeq	r0, r0, r4, asr r7
 b14:	andeq	r0, r0, lr, lsr #16
 b18:	andeq	r0, r0, ip, asr #11
 b1c:	andeq	r0, r0, r4, lsl #1
 b20:	andeq	r0, r0, ip, ror r0
 b24:	andeq	r0, r0, r4, ror r7
 b28:	bleq	3cc6c <abort@plt+0x3c36c>
 b2c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 b30:	strbtmi	fp, [sl], -r2, lsl #24
 b34:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 b38:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 b3c:	ldrmi	sl, [sl], #776	; 0x308
 b40:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 b44:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 b48:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 b4c:			; <UNDEFINED> instruction: 0xf85a4b06
 b50:	stmdami	r6, {r0, r1, ip, sp}
 b54:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 b58:	mrc	7, 3, APSR_nzcv, cr14, cr15, {7}
 b5c:	mrc	7, 6, APSR_nzcv, cr0, cr15, {7}
 b60:	andeq	r1, r1, r4, lsl #8
 b64:	andeq	r0, r0, r8, rrx
 b68:	andeq	r0, r0, r8, lsl #1
 b6c:	muleq	r0, r0, r0
 b70:	ldr	r3, [pc, #20]	; b8c <abort@plt+0x28c>
 b74:	ldr	r2, [pc, #20]	; b90 <abort@plt+0x290>
 b78:	add	r3, pc, r3
 b7c:	ldr	r2, [r3, r2]
 b80:	cmp	r2, #0
 b84:	bxeq	lr
 b88:	b	870 <__gmon_start__@plt>
 b8c:	andeq	r1, r1, r4, ror #7
 b90:	andeq	r0, r0, r0, lsl #1
 b94:	blmi	1d2bb4 <abort@plt+0x1d22b4>
 b98:	bmi	1d1d80 <abort@plt+0x1d1480>
 b9c:	addmi	r4, r3, #2063597568	; 0x7b000000
 ba0:	andle	r4, r3, sl, ror r4
 ba4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 ba8:	ldrmi	fp, [r8, -r3, lsl #2]
 bac:	svclt	0x00004770
 bb0:	andeq	r1, r1, ip, ror #8
 bb4:	andeq	r1, r1, r8, ror #8
 bb8:	andeq	r1, r1, r0, asr #7
 bbc:	andeq	r0, r0, r0, ror r0
 bc0:	stmdbmi	r9, {r3, fp, lr}
 bc4:	bmi	251dac <abort@plt+0x2514ac>
 bc8:	bne	251db4 <abort@plt+0x2514b4>
 bcc:	svceq	0x00cb447a
 bd0:			; <UNDEFINED> instruction: 0x01a1eb03
 bd4:	andle	r1, r3, r9, asr #32
 bd8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 bdc:	ldrmi	fp, [r8, -r3, lsl #2]
 be0:	svclt	0x00004770
 be4:	andeq	r1, r1, r0, asr #8
 be8:	andeq	r1, r1, ip, lsr r4
 bec:	muleq	r1, r4, r3
 bf0:	muleq	r0, r8, r0
 bf4:	blmi	2ae01c <abort@plt+0x2ad71c>
 bf8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 bfc:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 c00:	blmi	26f1b4 <abort@plt+0x26e8b4>
 c04:	ldrdlt	r5, [r3, -r3]!
 c08:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 c0c:			; <UNDEFINED> instruction: 0xf7ff6818
 c10:			; <UNDEFINED> instruction: 0xf7ffedf4
 c14:	blmi	1c0b18 <abort@plt+0x1c0218>
 c18:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 c1c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 c20:	andeq	r1, r1, sl, lsl #8
 c24:	andeq	r1, r1, r4, ror #6
 c28:	andeq	r0, r0, ip, rrx
 c2c:	strdeq	r1, [r1], -r6
 c30:	andeq	r1, r1, sl, ror #7
 c34:	svclt	0x0000e7c4
 c38:	svcmi	0x00f0e92d
 c3c:	mcrmi	0, 4, fp, cr1, cr1, {4}
 c40:	stcmi	12, cr10, [r1, #44]	; 0x2c
 c44:	ldrbtmi	r4, [lr], #-1547	; 0xfffff9f5
 c48:	strmi	r4, [r0], pc, lsl #12
 c4c:	ldmdbpl	r5!, {r0, r2, r3, r9, sp}^
 c50:	tstcs	r1, r0, lsr #12
 c54:	ldrsbls	pc, [r4, #143]!	; 0x8f	; <UNPREDICTABLE>
 c58:	strls	r6, [pc, #-2093]	; 433 <__cxa_finalize@plt-0x3c5>
 c5c:	streq	pc, [r0, #-79]	; 0xffffffb1
 c60:	stcl	7, cr15, [lr, #1020]!	; 0x3fc
 c64:	stmdacs	sp, {r0, r3, r4, r5, r6, r7, sl, lr}
 c68:	bmi	1e74d10 <abort@plt+0x1e74410>
 c6c:	blmi	1e52554 <abort@plt+0x1e51c54>
 c70:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
 c74:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
 c78:	ldmdavs	sp, {r2, r4, fp, sp, lr}
 c7c:	stcl	7, cr15, [r8, #1020]	; 0x3fc
 c80:	cmple	ip, r0, lsl #16
 c84:	andcs	r4, r5, #116, 18	; 0x1d0000
 c88:			; <UNDEFINED> instruction: 0xf7ff4479
 c8c:	bmi	1cfc3b4 <abort@plt+0x1cfbab4>
 c90:	andls	r4, r1, fp, lsr #12
 c94:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
 c98:			; <UNDEFINED> instruction: 0xf8cd4620
 c9c:			; <UNDEFINED> instruction: 0xf7ff8000
 ca0:	andcs	lr, r1, r2, lsl lr
 ca4:	blmi	1a13664 <abort@plt+0x1a12d64>
 ca8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 cac:	blls	3dad1c <abort@plt+0x3da41c>
 cb0:			; <UNDEFINED> instruction: 0xf040405a
 cb4:	andslt	r8, r1, r4, asr #1
 cb8:	svchi	0x00f0e8bd
 cbc:	stmdage	r6, {r8, sl, sp}
 cc0:	strtmi	r4, [r9], -r2, lsr #12
 cc4:			; <UNDEFINED> instruction: 0xf04f2305
 cc8:			; <UNDEFINED> instruction: 0xf04f0a01
 ccc:	stmib	sp, {r7, r8, r9, fp, lr}^
 cd0:	stmib	sp, {r3, r8, sl, ip, lr}^
 cd4:			; <UNDEFINED> instruction: 0xf7ffab06
 cd8:	stmdacs	r5, {r1, r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
 cdc:			; <UNDEFINED> instruction: 0xf0004606
 ce0:	stmdacs	r8, {r1, r2, r3, r4, r7, pc}
 ce4:	movwlt	sp, #121	; 0x79
 ce8:	andcs	r4, r5, #92160	; 0x16800
 cec:			; <UNDEFINED> instruction: 0x46284c58
 cf0:			; <UNDEFINED> instruction: 0xf859495c
 cf4:			; <UNDEFINED> instruction: 0xf8593003
 cf8:	ldrbtmi	r4, [r9], #-4
 cfc:	stmdavs	r4!, {r0, r1, r3, r4, fp, sp, lr}
 d00:			; <UNDEFINED> instruction: 0xf7ff9305
 d04:	bmi	163c33c <abort@plt+0x163ba3c>
 d08:			; <UNDEFINED> instruction: 0x4601447a
 d0c:	strtmi	r9, [r0], -r0, lsl #2
 d10:	tstcs	r1, r5, lsl #22
 d14:	ldcl	7, cr15, [r6, #1020]	; 0x3fc
 d18:			; <UNDEFINED> instruction: 0xf7ff2001
 d1c:			; <UNDEFINED> instruction: 0xf7ffedb6
 d20:	stmdavs	r0, {r6, r7, r8, sl, fp, sp, lr, pc}
 d24:	ldc	7, cr15, [lr, #1020]	; 0x3fc
 d28:	stmdage	ip, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
 d2c:	strcs	r2, [r0, #-1024]	; 0xfffffc00
 d30:			; <UNDEFINED> instruction: 0xf8104631
 d34:			; <UNDEFINED> instruction: 0xf1a1af01
 d38:			; <UNDEFINED> instruction: 0xf1c10320
 d3c:	blx	283dc4 <abort@plt+0x2834c4>
 d40:	blx	abd954 <abort@plt+0xabd054>
 d44:	blx	2bfd7c <abort@plt+0x2bf47c>
 d48:	b	10fd554 <abort@plt+0x10fcc54>
 d4c:	tstcc	r8, ip, lsl #6
 d50:			; <UNDEFINED> instruction: 0x4322432b
 d54:	ldrmi	r2, [sp], -r0, asr #18
 d58:	mvnle	r4, r4, lsl r6
 d5c:			; <UNDEFINED> instruction: 0xf8594b43
 d60:	ldmdavs	fp, {r0, r1, ip, sp}
 d64:			; <UNDEFINED> instruction: 0xd00242bb
 d68:			; <UNDEFINED> instruction: 0xf7ff4640
 d6c:	stmdbmi	r0, {r4, r5, r6, r8, sl, fp, sp, lr, pc}^
 d70:	ldrbtmi	r2, [r9], #-1
 d74:	stc	7, cr15, [r0, #1020]!	; 0x3fc
 d78:	svclt	0x00081c6b
 d7c:	svccc	0x00fff1b4
 d80:			; <UNDEFINED> instruction: 0xf514d047
 d84:	ldmdbmi	fp!, {r9, sp}
 d88:	movweq	pc, #325	; 0x145	; <UNPREDICTABLE>
 d8c:	ldceq	0, cr2, [r2, #-4]
 d90:	b	1091f7c <abort@plt+0x109167c>
 d94:	stmib	sp, {r0, r1, r9, ip, sp}^
 d98:	cfldr32eq	mvfx4, [fp, #-0]
 d9c:	stc	7, cr15, [ip, #1020]	; 0x3fc
 da0:	stmdavs	r3!, {r3, sl, fp, ip, pc}
 da4:	andcs	pc, r0, #12582912	; 0xc00000
 da8:	b	13cb9b4 <abort@plt+0x13cb0b4>
 dac:	stmdble	r3, {r1, r4, r9, ip, lr}
 db0:			; <UNDEFINED> instruction: 0x3601085b
 db4:	mvnsle	r2, r1, lsl #22
 db8:	ldrtmi	r6, [r3], -r5, ror #18
 dbc:	andcs	r4, r1, lr, lsr #18
 dc0:	ldrbtmi	r9, [r9], #-1282	; 0xfffffafe
 dc4:	strls	r6, [r1, #-2341]	; 0xfffff6db
 dc8:	strls	r6, [r0, #-2277]	; 0xfffff71b
 dcc:	ldcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
 dd0:			; <UNDEFINED> instruction: 0xf7ff4620
 dd4:	andcs	lr, r0, r8, lsl sp
 dd8:	blmi	7bab70 <abort@plt+0x7ba270>
 ddc:	lfmmi	f2, 4, [ip], {5}
 de0:	stmdbmi	r6!, {r3, r5, r9, sl, lr}
 de4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
 de8:	andmi	pc, r4, r9, asr r8	; <UNPREDICTABLE>
 dec:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
 df0:	movwls	r6, #22564	; 0x5824
 df4:	ldc	7, cr15, [r2, #-1020]	; 0xfffffc04
 df8:	tstcs	r1, r5, lsl #22
 dfc:	andhi	pc, r0, sp, asr #17
 e00:	andls	r4, r1, #2097152	; 0x200000
 e04:			; <UNDEFINED> instruction: 0x46204a1e
 e08:			; <UNDEFINED> instruction: 0xf7ff447a
 e0c:	andcs	lr, r1, ip, asr sp
 e10:	ldmdbmi	ip, {r3, r6, r8, r9, sl, sp, lr, pc}
 e14:	ldrbtmi	r2, [r9], #-1
 e18:	stcl	7, cr15, [lr, #-1020]	; 0xfffffc04
 e1c:	blmi	37ad24 <abort@plt+0x37a424>
 e20:	bmi	2c8e58 <abort@plt+0x2c8558>
 e24:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
 e28:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
 e2c:	ldmdavs	r4, {r0, r1, r3, r4, fp, sp, lr}
 e30:			; <UNDEFINED> instruction: 0xf7ff9305
 e34:	bmi	53c29c <abort@plt+0x53b99c>
 e38:			; <UNDEFINED> instruction: 0x4601447a
 e3c:			; <UNDEFINED> instruction: 0xf7ffe766
 e40:	svclt	0x0000ecf4
 e44:	andeq	r1, r1, sl, lsl r3
 e48:	andeq	r0, r0, r4, ror r0
 e4c:	strdeq	r1, [r1], -ip
 e50:	andeq	r0, r0, ip, ror r0
 e54:	muleq	r0, r4, r0
 e58:	andeq	r0, r0, r8, lsr #6
 e5c:	andeq	r0, r0, r2, asr #6
 e60:			; <UNDEFINED> instruction: 0x000112b8
 e64:	strdeq	r0, [r0], -lr
 e68:	ldrdeq	r0, [r0], -r4
 e6c:	andeq	r0, r0, r4, lsl #1
 e70:	muleq	r0, lr, r2
 e74:	andeq	r0, r0, r8, lsr #5
 e78:	andeq	r0, r0, lr, lsl #5
 e7c:	strdeq	r0, [r0], -r8
 e80:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 e84:	andeq	r0, r0, sl, lsl r2
 e88:	andeq	r0, r0, r4, lsr #3
 e8c:	bmi	113aa0 <abort@plt+0x1131a0>
 e90:	stmdavs	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
 e94:	mulsvs	r9, fp, r8
 e98:	svclt	0x00004770
 e9c:	ldrdeq	r1, [r1], -r0
 ea0:	muleq	r0, r4, r0
 ea4:	addmi	fp, r8, #128, 10	; 0x20000000
 ea8:	addlt	r4, r2, r7, lsr #30
 eac:	ldrbtmi	r4, [pc], #-1548	; eb4 <abort@plt+0x5b4>
 eb0:	strtmi	sp, [r0], -r2, lsl #2
 eb4:	stcl	7, cr15, [r8], #1020	; 0x3fc
 eb8:	strmi	r4, [r5], -r4, lsr #22
 ebc:			; <UNDEFINED> instruction: 0xf8574616
 ec0:			; <UNDEFINED> instruction: 0xf8d88003
 ec4:			; <UNDEFINED> instruction: 0xf7ff0000
 ec8:	strmi	lr, [r1], r4, lsr #25
 ecc:	ldrdeq	pc, [r0], -r8
 ed0:	ldcl	7, cr15, [lr], #1020	; 0x3fc
 ed4:	movweq	lr, #2649	; 0xa59
 ed8:	eorle	r4, r1, r0, lsl #13
 edc:	rscle	r2, r8, r0, lsl #28
 ee0:	andcs	r4, r5, #1728	; 0x6c0
 ee4:	andcs	r4, r0, fp, lsl fp
 ee8:	ldmdbpl	sp!, {r0, r1, r3, r4, r8, fp, lr}^
 eec:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
 ef0:	ldmdavs	pc, {r1, r2, r3, r5, fp, sp, lr}	; <UNPREDICTABLE>
 ef4:	ldc	7, cr15, [r2], {255}	; 0xff
 ef8:			; <UNDEFINED> instruction: 0xf1b84605
 efc:	tstle	sp, r0, lsl #30
 f00:			; <UNDEFINED> instruction: 0x46404916
 f04:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
 f08:	stc	7, cr15, [r8], {255}	; 0xff
 f0c:			; <UNDEFINED> instruction: 0x463b4a14
 f10:	tstcs	r1, r1
 f14:			; <UNDEFINED> instruction: 0x4630447a
 f18:			; <UNDEFINED> instruction: 0xf7ff9500
 f1c:			; <UNDEFINED> instruction: 0xe7c8ecd4
 f20:	ldmpl	pc!, {r0, r1, r3, r8, r9, fp, lr}^	; <UNPREDICTABLE>
 f24:			; <UNDEFINED> instruction: 0xf7ff6838
 f28:			; <UNDEFINED> instruction: 0x4606ec74
 f2c:			; <UNDEFINED> instruction: 0xf7ff6838
 f30:	b	15bc278 <abort@plt+0x15bb978>
 f34:	svclt	0x00080300
 f38:	ldr	r4, [sl, ip, lsr #12]!
 f3c:	ldc	7, cr15, [r0], #1020	; 0x3fc
 f40:			; <UNDEFINED> instruction: 0xf7ff6800
 f44:			; <UNDEFINED> instruction: 0xe7e1ec90
 f48:	strheq	r1, [r1], -r2
 f4c:	andeq	r0, r0, ip, lsl #1
 f50:	andeq	r0, r0, ip, ror r0
 f54:	muleq	r0, r4, r0
 f58:	andeq	r0, r0, r2, ror #6
 f5c:	andeq	r0, r0, lr, ror #6
 f60:	andeq	r0, r0, r4, asr #1
 f64:	mvnsmi	lr, #737280	; 0xb4000
 f68:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 f6c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 f70:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 f74:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
 f78:	blne	1d92174 <abort@plt+0x1d91874>
 f7c:	strhle	r1, [sl], -r6
 f80:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 f84:	svccc	0x0004f855
 f88:	strbmi	r3, [sl], -r1, lsl #8
 f8c:	ldrtmi	r4, [r8], -r1, asr #12
 f90:	adcmi	r4, r6, #152, 14	; 0x2600000
 f94:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 f98:	svclt	0x000083f8
 f9c:	andeq	r0, r1, sl, lsr #29
 fa0:	andeq	r0, r1, r0, lsr #29
 fa4:	svclt	0x00004770

Disassembly of section .fini:

00000fa8 <.fini>:
 fa8:	push	{r3, lr}
 fac:	pop	{r3, pc}
