Time resolution is 1 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[48].Firstff/TChk170_5119 at time 158265 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 158265 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 158192 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[48].Firstff/TChk170_5119 at time 158265 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 158265 ps, Ref Event Time Stamp: 158192 ps, Data Event Time Stamp: 158265 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[49].Firstff/TChk170_5119 at time 158265 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 158265 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 158192 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[49].Firstff/TChk170_5119 at time 158265 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 158265 ps, Ref Event Time Stamp: 158192 ps, Data Event Time Stamp: 158265 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[50].Firstff/TChk170_5119 at time 158265 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 158265 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 158192 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[50].Firstff/TChk170_5119 at time 158265 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 158265 ps, Ref Event Time Stamp: 158192 ps, Data Event Time Stamp: 158265 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[43].Firstff/TChk170_5119 at time 158266 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 158266 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 158192 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[43].Firstff/TChk170_5119 at time 158266 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 158266 ps, Ref Event Time Stamp: 158192 ps, Data Event Time Stamp: 158266 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[52].Firstff/TChk170_5119 at time 158363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 158363 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 158192 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[52].Firstff/TChk170_5119 at time 158363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 158363 ps, Ref Event Time Stamp: 158192 ps, Data Event Time Stamp: 158363 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[53].Firstff/TChk170_5119 at time 158363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 158363 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 158192 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[53].Firstff/TChk170_5119 at time 158363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 158363 ps, Ref Event Time Stamp: 158192 ps, Data Event Time Stamp: 158363 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[54].Firstff/TChk170_5119 at time 158363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 158363 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 158192 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[54].Firstff/TChk170_5119 at time 158363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 158363 ps, Ref Event Time Stamp: 158192 ps, Data Event Time Stamp: 158363 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[47].Firstff/TChk170_5119 at time 158364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 158364 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 158192 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[47].Firstff/TChk170_5119 at time 158364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 158364 ps, Ref Event Time Stamp: 158192 ps, Data Event Time Stamp: 158364 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[48].Firstff/TChk168_5117 at time 174265 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 174265 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 174192 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[48].Firstff/TChk168_5117 at time 174265 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 174265 ps, Ref Event Time Stamp: 174192 ps, Data Event Time Stamp: 174265 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[49].Firstff/TChk168_5117 at time 174265 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 174265 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 174192 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[49].Firstff/TChk168_5117 at time 174265 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 174265 ps, Ref Event Time Stamp: 174192 ps, Data Event Time Stamp: 174265 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[50].Firstff/TChk168_5117 at time 174265 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 174265 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 174192 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[50].Firstff/TChk168_5117 at time 174265 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 174265 ps, Ref Event Time Stamp: 174192 ps, Data Event Time Stamp: 174265 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[43].Firstff/TChk168_5117 at time 174266 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 174266 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 174192 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[43].Firstff/TChk168_5117 at time 174266 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 174266 ps, Ref Event Time Stamp: 174192 ps, Data Event Time Stamp: 174266 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[52].Firstff/TChk168_5117 at time 174363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 174363 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 174192 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[52].Firstff/TChk168_5117 at time 174363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 174363 ps, Ref Event Time Stamp: 174192 ps, Data Event Time Stamp: 174363 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[53].Firstff/TChk168_5117 at time 174363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 174363 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 174192 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[53].Firstff/TChk168_5117 at time 174363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 174363 ps, Ref Event Time Stamp: 174192 ps, Data Event Time Stamp: 174363 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[54].Firstff/TChk168_5117 at time 174363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 174363 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 174192 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[54].Firstff/TChk168_5117 at time 174363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 174363 ps, Ref Event Time Stamp: 174192 ps, Data Event Time Stamp: 174363 ps, Limit: 198 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[47].Firstff/TChk168_5117 at time 174364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 174364 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 174192 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/u_top/u_FineDelay/genblk2[47].Firstff/TChk168_5117 at time 174364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 174364 ps, Ref Event Time Stamp: 174192 ps, Data Event Time Stamp: 174364 ps, Limit: 198 ps
$finish called at time : 211 ns : File "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/top_tb.v" Line 46
