{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 27 11:08:31 2019 " "Info: Processing started: Fri Sep 27 11:08:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full -c full " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off full -c full" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file full.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full " "Info: Found entity 1: full" {  } { { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "full " "Info: Elaborating entity \"full\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "MAE.vhd 2 1 " "Warning: Using design file MAE.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAE-arch_MAE " "Info: Found design unit 1: MAE-arch_MAE" {  } { { "MAE.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/MAE.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MAE " "Info: Found entity 1: MAE" {  } { { "MAE.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/MAE.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAE MAE:inst2 " "Info: Elaborating entity \"MAE\" for hierarchy \"MAE:inst2\"" {  } { { "full.bdf" "inst2" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 352 608 800 480 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "counter.vhd 2 1 " "Warning: Using design file counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-arch_counter " "Info: Found design unit 1: counter-arch_counter" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst1 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:inst1\"" {  } { { "full.bdf" "inst1" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 280 400 552 376 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n counter.vhd(23) " "Warning (10492): VHDL Process Statement warning at counter.vhd(23): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "HZ_Gen.vhd 2 1 " "Warning: Using design file HZ_Gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HZ_Gen-arch_divider " "Info: Found design unit 1: HZ_Gen-arch_divider" {  } { { "HZ_Gen.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/HZ_Gen.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HZ_Gen " "Info: Found entity 1: HZ_Gen" {  } { { "HZ_Gen.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/HZ_Gen.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HZ_Gen HZ_Gen:inst " "Info: Elaborating entity \"HZ_Gen\" for hierarchy \"HZ_Gen:inst\"" {  } { { "full.bdf" "inst" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 208 240 352 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "data_valid GND " "Warning (13410): Pin \"data_valid\" is stuck at GND" {  } { { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 376 824 1000 392 "data_valid" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_anemo\[7\] GND " "Warning (13410): Pin \"data_anemo\[7\]\" is stuck at GND" {  } { { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 392 824 1005 408 "data_anemo\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_anemo\[6\] GND " "Warning (13410): Pin \"data_anemo\[6\]\" is stuck at GND" {  } { { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 392 824 1005 408 "data_anemo\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_anemo\[5\] GND " "Warning (13410): Pin \"data_anemo\[5\]\" is stuck at GND" {  } { { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 392 824 1005 408 "data_anemo\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_anemo\[4\] GND " "Warning (13410): Pin \"data_anemo\[4\]\" is stuck at GND" {  } { { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 392 824 1005 408 "data_anemo\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_anemo\[3\] GND " "Warning (13410): Pin \"data_anemo\[3\]\" is stuck at GND" {  } { { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 392 824 1005 408 "data_anemo\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_anemo\[2\] GND " "Warning (13410): Pin \"data_anemo\[2\]\" is stuck at GND" {  } { { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 392 824 1005 408 "data_anemo\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_anemo\[1\] GND " "Warning (13410): Pin \"data_anemo\[1\]\" is stuck at GND" {  } { { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 392 824 1005 408 "data_anemo\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_anemo\[0\] GND " "Warning (13410): Pin \"data_anemo\[0\]\" is stuck at GND" {  } { { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 392 824 1005 408 "data_anemo\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "52 52 " "Info: 52 registers lost all their fanouts during netlist optimizations. The first 52 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst1\|data_anemo\[7\] " "Info: Register \"counter:inst1\|data_anemo\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst1\|data_anemo\[6\] " "Info: Register \"counter:inst1\|data_anemo\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst1\|data_anemo\[5\] " "Info: Register \"counter:inst1\|data_anemo\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst1\|data_anemo\[4\] " "Info: Register \"counter:inst1\|data_anemo\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst1\|data_anemo\[3\] " "Info: Register \"counter:inst1\|data_anemo\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst1\|data_anemo\[2\] " "Info: Register \"counter:inst1\|data_anemo\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst1\|data_anemo\[1\] " "Info: Register \"counter:inst1\|data_anemo\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst1\|data_anemo\[0\] " "Info: Register \"counter:inst1\|data_anemo\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAE:inst2\|etat\[2\] " "Info: Register \"MAE:inst2\|etat\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAE:inst2\|etat\[1\] " "Info: Register \"MAE:inst2\|etat\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[32\] " "Info: Register \"HZ_Gen:inst\|counter\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[31\] " "Info: Register \"HZ_Gen:inst\|counter\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[30\] " "Info: Register \"HZ_Gen:inst\|counter\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[29\] " "Info: Register \"HZ_Gen:inst\|counter\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[28\] " "Info: Register \"HZ_Gen:inst\|counter\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[27\] " "Info: Register \"HZ_Gen:inst\|counter\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[26\] " "Info: Register \"HZ_Gen:inst\|counter\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[25\] " "Info: Register \"HZ_Gen:inst\|counter\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[24\] " "Info: Register \"HZ_Gen:inst\|counter\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[23\] " "Info: Register \"HZ_Gen:inst\|counter\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[22\] " "Info: Register \"HZ_Gen:inst\|counter\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[21\] " "Info: Register \"HZ_Gen:inst\|counter\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[20\] " "Info: Register \"HZ_Gen:inst\|counter\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[19\] " "Info: Register \"HZ_Gen:inst\|counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[18\] " "Info: Register \"HZ_Gen:inst\|counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[17\] " "Info: Register \"HZ_Gen:inst\|counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[16\] " "Info: Register \"HZ_Gen:inst\|counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[15\] " "Info: Register \"HZ_Gen:inst\|counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[14\] " "Info: Register \"HZ_Gen:inst\|counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[13\] " "Info: Register \"HZ_Gen:inst\|counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[12\] " "Info: Register \"HZ_Gen:inst\|counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[11\] " "Info: Register \"HZ_Gen:inst\|counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[10\] " "Info: Register \"HZ_Gen:inst\|counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[9\] " "Info: Register \"HZ_Gen:inst\|counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[8\] " "Info: Register \"HZ_Gen:inst\|counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[7\] " "Info: Register \"HZ_Gen:inst\|counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[6\] " "Info: Register \"HZ_Gen:inst\|counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[5\] " "Info: Register \"HZ_Gen:inst\|counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[4\] " "Info: Register \"HZ_Gen:inst\|counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[3\] " "Info: Register \"HZ_Gen:inst\|counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[2\] " "Info: Register \"HZ_Gen:inst\|counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[1\] " "Info: Register \"HZ_Gen:inst\|counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|counter\[0\] " "Info: Register \"HZ_Gen:inst\|counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "HZ_Gen:inst\|status " "Info: Register \"HZ_Gen:inst\|status\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst1\|count\[7\] " "Info: Register \"counter:inst1\|count\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst1\|count\[6\] " "Info: Register \"counter:inst1\|count\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst1\|count\[5\] " "Info: Register \"counter:inst1\|count\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst1\|count\[4\] " "Info: Register \"counter:inst1\|count\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst1\|count\[3\] " "Info: Register \"counter:inst1\|count\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst1\|count\[2\] " "Info: Register \"counter:inst1\|count\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst1\|count\[1\] " "Info: Register \"counter:inst1\|count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst1\|count\[0\] " "Info: Register \"counter:inst1\|count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Warning: Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50M " "Warning (15610): No output dependent on input pin \"clk_50M\"" {  } { { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 232 32 200 248 "clk_50M" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start_stop " "Warning (15610): No output dependent on input pin \"start_stop\"" {  } { { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 408 40 208 424 "start_stop" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "acquisition " "Warning (15610): No output dependent on input pin \"acquisition\"" {  } { { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 424 40 208 440 "acquisition" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "Warning (15610): No output dependent on input pin \"reset_n\"" {  } { { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 248 32 200 264 "reset_n" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "f_anemo " "Warning (15610): No output dependent on input pin \"f_anemo\"" {  } { { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 336 32 200 352 "f_anemo" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Info: Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 27 11:08:31 2019 " "Info: Processing ended: Fri Sep 27 11:08:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
