# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../True_A3-2.ip_user_files/bd/task2/ipshared/5e8c/DECO38.v" \
"../../../../True_A3-2.ip_user_files/bd/task2/ip/task2_decoder3_8_0_0/sim/task2_decoder3_8_0_0.v" \
"../../../../True_A3-2.ip_user_files/bd/task2/ip/task2_decoder3_8_1_0/sim/task2_decoder3_8_1_0.v" \
"../../../../True_A3-2.ip_user_files/bd/task2/sim/task2.v" \
"../../../../True_A3-2.ip_user_files/bd/task2/ip/task2_xlconcat_0_0/sim/task2_xlconcat_0_0.v" \
"../../../../True_A3-2.ip_user_files/bd/task2/ip/task2_util_vector_logic_0_1/sim/task2_util_vector_logic_0_1.v" \
"../../../../True_A3-2.srcs/sources_1/new/BCD_to_seven.v" \
"../../../../True_A3-2.srcs/sources_1/bd/task2/hdl/task2_wrapper.v" \
"../../../../True_A3-2.srcs/sim_1/new/BCD_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
