// Seed: 3828135289
module module_0 (
    input tri1 id_0
);
  wire id_2 = 1;
  module_2 modCall_1 ();
  localparam id_4 = id_4;
  wire id_5;
endmodule
program module_1 (
    input  wand  id_0,
    output logic id_1
);
  reg id_3, id_4;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  initial id_1 <= id_3;
endmodule
module module_2;
  wire id_1;
  module_3 modCall_1 (id_1);
  assign modCall_1.id_3 = 0;
endmodule
module module_3 (
    id_1
);
  input wire id_1;
  wire id_2;
  parameter integer id_3 = id_3;
endmodule
module module_4 (
    output tri0 id_0,
    output wand id_1,
    output wire id_2,
    input tri id_3,
    output supply1 id_4,
    input tri id_5,
    input wor id_6,
    input supply1 id_7,
    inout tri1 id_8,
    input wor id_9,
    output wire id_10,
    output tri0 id_11,
    output supply0 id_12,
    input tri id_13,
    input supply1 id_14,
    input tri0 id_15,
    input tri1 id_16,
    input tri1 id_17,
    input wand id_18,
    output wor void id_19,
    input wor id_20,
    output uwire id_21,
    input supply1 id_22,
    input tri id_23,
    output wand id_24,
    input supply0 id_25,
    inout wor id_26,
    input tri id_27,
    input wire id_28,
    input wire id_29,
    input supply0 id_30,
    input supply0 id_31,
    output tri1 id_32,
    input wor id_33,
    input wand id_34,
    output supply0 id_35,
    input uwire id_36,
    input wire id_37,
    input tri0 id_38,
    output wor id_39,
    output wire id_40,
    input supply1 id_41,
    input supply0 id_42,
    output wand id_43,
    output tri1 id_44,
    input supply1 id_45,
    output wand id_46,
    input uwire id_47,
    output supply0 id_48
);
  uwire id_50 = id_15;
  wire  id_51;
  module_3 modCall_1 (id_51);
  wire id_52;
endmodule
