// Seed: 3214174518
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = {1, 1, 1, 1};
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    output supply0 id_3,
    input wire id_4,
    output wire id_5,
    input wire id_6,
    input wand id_7,
    output uwire id_8,
    output tri0 id_9,
    input wor id_10
);
  id_12(
      .id_0(id_0), .id_1(1'b0), .id_2(id_7), .id_3(1'b0), .id_4(!id_7), .id_5(id_8)
  );
  wire id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
