{
   guistr: "# # String gsaved with Nlview 6.6.5b  2016-09-06 bk=1.3687 VDI=39 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port axi_rst_2 -pg 1 -y 2160 -defaultsOSRD
preplace port FIFO_WRITE_5 -pg 1 -y 1960 -defaultsOSRD
preplace port FIFO_READ_2 -pg 1 -y 2540 -defaultsOSRD
preplace port FIFO_WRITE -pg 1 -y 2240 -defaultsOSRD
preplace port DDR -pg 1 -y 1040 -defaultsOSRD
preplace port FIFO_WRITE_6 -pg 1 -y 2100 -defaultsOSRD
preplace port FIFO_READ_3 -pg 1 -y 2680 -defaultsOSRD
preplace port dphy_hs_clock -pg 1 -y 990 -defaultsOSRD
preplace port axi_clk_0 -pg 1 -y 1570 -defaultsOSRD
preplace port dphy_clk_lp_n -pg 1 -y 1030 -defaultsOSRD
preplace port FIFO_WRITE_7 -pg 1 -y 1550 -defaultsOSRD
preplace port FIFO_READ_4 -pg 1 -y 2820 -defaultsOSRD
preplace port S02_AXI -pg 1 -y 1670 -defaultsOSRD
preplace port S00_AXI -pg 1 -y 1630 -defaultsOSRD
preplace port cam_gpio -pg 1 -y 1020 -defaultsOSRD
preplace port axi_clk_1 -pg 1 -y 2000 -defaultsOSRD
preplace port rst_1 -pg 1 -y 2300 -defaultsOSRD
preplace port FIFO_READ_5 -pg 1 -y 1980 -defaultsOSRD
preplace port S01_AXI -pg 1 -y 1650 -defaultsOSRD
preplace port axi_clk_2 -pg 1 -y 2140 -defaultsOSRD
preplace port rst_2 -pg 1 -y 2580 -defaultsOSRD
preplace port dphy_clk_lp_p -pg 1 -y 1010 -defaultsOSRD
preplace port FIFO_READ_6 -pg 1 -y 2120 -defaultsOSRD
preplace port rst_3 -pg 1 -y 2720 -defaultsOSRD
preplace port FIFO_READ_7 -pg 1 -y 1530 -defaultsOSRD
preplace port wr_eof_intr -pg 1 -y 880 -defaultsOSRD
preplace port rst_4 -pg 1 -y 2860 -defaultsOSRD
preplace port rst -pg 1 -y 2440 -defaultsOSRD
preplace port clk_1 -pg 1 -y 2420 -defaultsOSRD
preplace port clk_2 -pg 1 -y 2280 -defaultsOSRD
preplace port M_AXIS_MM2S -pg 1 -y 930 -defaultsOSRD
preplace port FIFO_READ -pg 1 -y 2260 -defaultsOSRD
preplace port S_AXIS_S2MM -pg 1 -y 570 -defaultsOSRD
preplace port hdmi_tx -pg 1 -y 90 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 1060 -defaultsOSRD
preplace port clk_3 -pg 1 -y 2560 -defaultsOSRD
preplace port FIFO_WRITE_1 -pg 1 -y 2380 -defaultsOSRD
preplace port APB_M -pg 1 -y 220 -defaultsOSRD
preplace port clk_4 -pg 1 -y 2700 -defaultsOSRD
preplace port clk -pg 1 -y 1260 -defaultsOSRD
preplace port FIFO_WRITE_2 -pg 1 -y 2520 -defaultsOSRD
preplace port cam_iic -pg 1 -y 1080 -defaultsOSRD
preplace port axi_rst_0 -pg 1 -y 1930 -defaultsOSRD
preplace port clk_5 -pg 1 -y 2840 -defaultsOSRD
preplace port GPIO -pg 1 -y 400 -defaultsOSRD
preplace port FIFO_WRITE_3 -pg 1 -y 2660 -defaultsOSRD
preplace port rd_eof_intr -pg 1 -y 900 -defaultsOSRD
preplace port axi_rst_1 -pg 1 -y 2020 -defaultsOSRD
preplace port FIFO_WRITE_4 -pg 1 -y 2800 -defaultsOSRD
preplace port FIFO_READ_1 -pg 1 -y 2400 -defaultsOSRD
preplace portBus data_count_1 -pg 1 -y 2410 -defaultsOSRD
preplace portBus dphy_data_hs_n -pg 1 -y 1070 -defaultsOSRD
preplace portBus data_count_2 -pg 1 -y 2550 -defaultsOSRD
preplace portBus data_count -pg 1 -y 2270 -defaultsOSRD
preplace portBus data_count_3 -pg 1 -y 2690 -defaultsOSRD
preplace portBus dphy_data_hs_p -pg 1 -y 1050 -defaultsOSRD
preplace portBus data_count_4 -pg 1 -y 2830 -defaultsOSRD
preplace portBus data_count_5 -pg 1 -y 1990 -defaultsOSRD
preplace portBus data_count_6 -pg 1 -y 2130 -defaultsOSRD
preplace portBus data_count_7 -pg 1 -y 1580 -defaultsOSRD
preplace portBus dphy_data_lp_n -pg 1 -y 1110 -defaultsOSRD
preplace portBus dphy_data_lp_p -pg 1 -y 1090 -defaultsOSRD
preplace portBus rst_n -pg 1 -y 480 -defaultsOSRD
preplace inst fifo_generator_3 -pg 1 -lvl 9 -y 2690 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 8 -y 520 -defaultsOSRD
preplace inst fifo_generator_4 -pg 1 -lvl 9 -y 2830 -defaultsOSRD
preplace inst vtg -pg 1 -lvl 7 -y 330 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 7 -y 770 -defaultsOSRD
preplace inst MIPI_D_PHY_RX_0 -pg 1 -lvl 3 -y 1090 -defaultsOSRD
preplace inst MIPI_CSI_2_RX_0 -pg 1 -lvl 4 -y 1030 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 6 -y 830 -defaultsOSRD
preplace inst axi_vdma_1 -pg 1 -lvl 7 -y 1050 -defaultsOSRD
preplace inst fifo_generator_5 -pg 1 -lvl 9 -y 1990 -defaultsOSRD
preplace inst axi_mem_intercon_1 -pg 1 -lvl 8 -y 1080 -defaultsOSRD
preplace inst fifo_generator_6 -pg 1 -lvl 9 -y 2130 -defaultsOSRD
preplace inst fifo_generator_7 -pg 1 -lvl 9 -y 1580 -defaultsOSRD
preplace inst AXI_GammaCorrection_0 -pg 1 -lvl 6 -y 1030 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 9 -y 410 -defaultsOSRD
preplace inst rst_vid_clk_dyn -pg 1 -lvl 6 -y 660 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 8 -y 780 -defaultsOSRD
preplace inst rgb2dvi_0 -pg 1 -lvl 9 -y 90 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 8 -y 1750 -defaultsOSRD
preplace inst axi_apb_bridge_0 -pg 1 -lvl 9 -y 220 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 6 -y 290 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -y 1290 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 9 -y 2270 -defaultsOSRD
preplace inst video_dynclk -pg 1 -lvl 7 -y 560 -defaultsOSRD
preplace inst fifo_generator_1 -pg 1 -lvl 9 -y 2410 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 8 -y 1400 -defaultsOSRD
preplace inst AXI_BayerToRGB_1 -pg 1 -lvl 5 -y 1050 -defaultsOSRD
preplace inst rst_clk_wiz_0_50M -pg 1 -lvl 2 -y 1390 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 9 -y 1100 -defaultsOSRD
preplace inst fifo_generator_2 -pg 1 -lvl 9 -y 2550 -defaultsOSRD
preplace netloc axi_vdma_0_M_AXI_MM2S 1 7 1 2400
preplace netloc axi_vdma_1_M_AXI_S2MM 1 7 1 N
preplace netloc mm_clk_100 1 1 9 NJ 1280 NJ 1280 550 1280 820 1280 1190 1280 1650 1280 2420 1240 3110 1260 NJ
preplace netloc ps7_0_axi_periph_M08_AXI 1 6 3 1550 460 2360J 390 NJ
preplace netloc dphy_hs_clock_1 1 0 3 NJ 990 NJ 990 NJ
preplace netloc FIFO_READ_5_1 1 0 9 NJ 1980 NJ 1980 NJ 1980 NJ 1980 NJ 1980 NJ 1980 NJ 1980 NJ 1980 NJ
preplace netloc processing_system7_0_FIXED_IO 1 9 1 NJ
preplace netloc FIFO_WRITE_4_1 1 0 9 NJ 2800 NJ 2800 NJ 2800 NJ 2800 NJ 2800 NJ 2800 NJ 2800 NJ 2800 NJ
preplace netloc axi_vdma_0_M_AXI_S2MM 1 7 1 2360
preplace netloc dphy_clk_lp_p_1 1 0 3 NJ 1010 NJ 1010 NJ
preplace netloc axi_vdma_1_s2mm_introut 1 7 1 2370
preplace netloc axi_vdma_0_s2mm_introut 1 7 1 2390
preplace netloc FIFO_READ_7_1 1 0 9 NJ 1530 NJ 1530 NJ 1530 NJ 1530 NJ 1530 NJ 1530 NJ 1530 2380J 1560 3070J
preplace netloc ps7_0_axi_periph_M02_AXI 1 6 1 N
preplace netloc fifo_generator_1_data_count 1 9 1 NJ
preplace netloc rst_1 1 0 9 NJ 2440 NJ 2440 NJ 2440 NJ 2440 NJ 2440 NJ 2440 NJ 2440 NJ 2440 NJ
preplace netloc dphy_data_hs_p_1 1 0 3 NJ 1050 NJ 1050 NJ
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 7 1 2370
preplace netloc fifo_generator_0_data_count 1 9 1 NJ
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 4 550 760 NJ 760 NJ 760 1530
preplace netloc FIFO_WRITE_5_1 1 0 9 NJ 1960 NJ 1960 NJ 1960 NJ 1960 NJ 1960 NJ 1960 NJ 1960 NJ 1960 NJ
preplace netloc xlconcat_0_dout 1 8 1 3080
preplace netloc rst_clk_wiz_0_50M_peripheral_aresetn 1 2 8 240 920 520 920 810 920 1170 920 1640 920 2450 920 3090 920 3580J
preplace netloc processing_system7_0_GPIO_0 1 9 1 NJ
preplace netloc v_tc_0_vtiming_out 1 7 1 2420
preplace netloc clk_2_1 1 0 9 NJ 2280 NJ 2280 NJ 2280 NJ 2280 NJ 2280 NJ 2280 NJ 2280 NJ 2280 NJ
preplace netloc rst_3_1 1 0 9 NJ 2720 NJ 2720 NJ 2720 NJ 2720 NJ 2720 NJ 2720 NJ 2720 NJ 2720 NJ
preplace netloc FIFO_WRITE_2_2 1 0 9 NJ 2520 NJ 2520 NJ 2520 NJ 2520 NJ 2520 NJ 2520 NJ 2520 NJ 2520 NJ
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 5 250 750 NJ 750 NJ 750 NJ 750 1540
preplace netloc MIPI_D_PHY_RX_0_RxByteClkHS 1 3 1 530
preplace netloc axi_gpio_0_GPIO 1 9 1 NJ
preplace netloc rst_5_1 1 0 9 NJ 2160 NJ 2160 NJ 2160 NJ 2160 NJ 2160 NJ 2160 NJ 2160 NJ 2160 NJ
preplace netloc processing_system7_0_DDR 1 9 1 NJ
preplace netloc PixelClk_Generator_clk_out1 1 5 4 1180 770 1560 100 2430 100 N
preplace netloc S01_AXI_1 1 0 8 NJ 1650 NJ 1650 NJ 1650 NJ 1650 NJ 1650 NJ 1650 NJ 1650 NJ
preplace netloc FIFO_READ_2_2 1 0 9 NJ 2540 NJ 2540 NJ 2540 NJ 2540 NJ 2540 NJ 2540 NJ 2540 NJ 2540 NJ
preplace netloc FIFO_READ_1_1 1 0 9 NJ 2400 NJ 2400 NJ 2400 NJ 2400 NJ 2400 NJ 2400 NJ 2400 NJ 2400 NJ
preplace netloc FIFO_READ_4_1 1 0 9 NJ 2820 NJ 2820 NJ 2820 NJ 2820 NJ 2820 NJ 2820 NJ 2820 NJ 2820 NJ
preplace netloc clk_3_1 1 0 9 NJ 2560 NJ 2560 NJ 2560 NJ 2560 NJ 2560 NJ 2560 NJ 2560 NJ 2560 NJ
preplace netloc rst_1_1 1 0 9 NJ 2300 NJ 2300 NJ 2300 NJ 2300 NJ 2300 NJ 2300 NJ 2300 NJ 2300 NJ
preplace netloc ref_clk_200 1 1 2 NJ 1300 220
preplace netloc dphy_data_lp_n_1 1 0 3 NJ 1110 NJ 1110 NJ
preplace netloc axi_vdma_1_M_AXIS_MM2S 1 7 3 2380J 930 NJ 930 NJ
preplace netloc S_AXIS_S2MM_1 1 0 7 NJ 570 NJ 570 NJ 570 NJ 570 NJ 570 NJ 570 1580J
preplace netloc ps7_0_axi_periph_M00_AXI 1 6 1 1630
preplace netloc clk_8_1 1 0 9 NJ 2000 NJ 2000 NJ 2000 NJ 2000 NJ 2000 NJ 2000 NJ 2000 NJ 2000 NJ
preplace netloc rd_sof_intr_1 1 0 8 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 2440J
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 9 -100 1260 NJ 1260 NJ 1260 NJ 1260 1140 1260 NJ 1260 2460J 1230 3060J 1270 3560
preplace netloc dphy_clk_lp_n_1 1 0 3 NJ 1030 NJ 1030 NJ
preplace netloc clk_1_1 1 0 9 NJ 2420 NJ 2420 NJ 2420 NJ 2420 NJ 2420 NJ 2420 NJ 2420 NJ 2420 NJ
preplace netloc S02_AXI_1 1 0 8 NJ 1670 NJ 1670 NJ 1670 NJ 1670 NJ 1670 NJ 1670 NJ 1670 NJ
preplace netloc rst_4_1 1 0 9 NJ 2860 NJ 2860 NJ 2860 NJ 2860 NJ 2860 NJ 2860 NJ 2860 NJ 2860 NJ
preplace netloc AXI_GammaCorrection_0_AXI_Stream_Master 1 6 1 1530
preplace netloc ps7_0_axi_periph_M01_AXI 1 6 1 1620
preplace netloc axi_gpio_0_ip2intc_irpt 1 7 3 2470 900 NJ 900 3560
preplace netloc clk_7_1 1 0 9 NJ 1570 NJ 1570 NJ 1570 NJ 1570 NJ 1570 NJ 1570 NJ 1570 NJ 1570 3060J
preplace netloc clk_6_1 1 0 9 NJ 2140 NJ 2140 NJ 2140 NJ 2140 NJ 2140 NJ 2140 NJ 2140 NJ 2140 NJ
preplace netloc axi_apb_bridge_0_APB_M 1 9 1 NJ
preplace netloc ps7_0_axi_periph_M07_AXI 1 6 1 1590
preplace netloc dphy_data_lp_p_1 1 0 3 NJ 1090 NJ 1090 NJ
preplace netloc fifo_generator_3_data_count 1 9 1 NJ
preplace netloc axi_vdma_1_M_AXI_MM2S 1 7 1 2350
preplace netloc axi_vdma_0_mm2s_introut 1 7 1 2380
preplace netloc processing_system7_0_IIC_0 1 9 1 NJ
preplace netloc rst_6_1 1 0 9 NJ 1930 NJ 1930 NJ 1930 NJ 1930 NJ 1930 NJ 1930 NJ 1930 NJ 1930 3110J
preplace netloc FIFO_WRITE_7_1 1 0 9 NJ 1550 NJ 1550 NJ 1550 NJ 1550 NJ 1550 NJ 1550 NJ 1550 NJ 1550 NJ
preplace netloc fifo_generator_6_data_count 1 9 1 NJ
preplace netloc FIFO_READ_5 1 0 9 NJ 2260 NJ 2260 NJ 2260 NJ 2260 NJ 2260 NJ 2260 NJ 2260 NJ 2260 NJ
preplace netloc rst_clk_wiz_0_50M_interconnect_aresetn 1 2 6 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 2360
preplace netloc processing_system7_0_FCLK_CLK0 1 0 10 -290 1370 -120J 1270 NJ 1270 NJ 1270 NJ 1270 NJ 1270 1620 1270 2470J 1250 NJ 1250 3570
preplace netloc FIFO_WRITE_3_2 1 0 9 NJ 2660 NJ 2660 NJ 2660 NJ 2660 NJ 2660 NJ 2660 NJ 2660 NJ 2660 NJ
preplace netloc clk_4_1 1 0 9 NJ 2700 NJ 2700 NJ 2700 NJ 2700 NJ 2700 NJ 2700 NJ 2700 NJ 2700 NJ
preplace netloc dphy_data_hs_n_1 1 0 3 NJ 1070 NJ 1070 NJ
preplace netloc fifo_generator_4_data_count 1 9 1 NJ
preplace netloc clk_5_1 1 0 9 NJ 2840 NJ 2840 NJ 2840 NJ 2840 NJ 2840 NJ 2840 NJ 2840 NJ 2840 NJ
preplace netloc clk_wiz_0_locked 1 1 1 -130
preplace netloc ps7_0_axi_periph_M06_AXI 1 6 3 1550 190 NJ 190 3110J
preplace netloc MIPI_CSI_2_RX_0_m_axis_video 1 4 1 N
preplace netloc v_tc_0_irq 1 7 1 2410
preplace netloc v_axi4s_vid_out_0_locked 1 8 1 3080
preplace netloc axi_dynclk_0_LOCKED_O 1 5 3 1190 910 NJ 910 2350
preplace netloc FIFO_WRITE_5 1 0 9 NJ 2240 NJ 2240 NJ 2240 NJ 2240 NJ 2240 NJ 2240 NJ 2240 NJ 2240 NJ
preplace netloc ps7_0_axi_periph_M05_AXI 1 5 2 1200 880 1520
preplace netloc MIPI_D_PHY_RX_0_D_PHY_PPI 1 3 1 510
preplace netloc fifo_generator_2_data_count 1 9 1 NJ
preplace netloc fifo_generator_7_data_count 1 9 1 NJ
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 6 3 1640 170 NJ 170 3060
preplace netloc axi_mem_intercon_1_M00_AXI 1 8 1 N
preplace netloc FIFO_READ_3_2 1 0 9 NJ 2680 NJ 2680 NJ 2680 NJ 2680 NJ 2680 NJ 2680 NJ 2680 NJ 2680 NJ
preplace netloc rst_vid_clk_dyn_peripheral_aresetn 1 6 1 1570
preplace netloc eof_intr_1 1 0 8 -290J 890 NJ 890 NJ 890 NJ 890 NJ 890 NJ 890 NJ 890 2410J
preplace netloc rst_vid_clk_dyn_peripheral_reset 1 6 2 1600J 640 2400
preplace netloc rst_clk_wiz_0_50M_peripheral_reset 1 2 1 250
preplace netloc processing_system7_0_M_AXI_GP0 1 5 5 1160 10 NJ 10 NJ 10 NJ 10 3570
preplace netloc FIFO_READ_6_1 1 0 9 NJ 2120 NJ 2120 NJ 2120 NJ 2120 NJ 2120 NJ 2120 NJ 2120 NJ 2120 NJ
preplace netloc FIFO_WRITE_1_1 1 0 9 NJ 2380 NJ 2380 NJ 2380 NJ 2380 NJ 2380 NJ 2380 NJ 2380 NJ 2380 NJ
preplace netloc xlconstant_0_dout 1 6 1 1540J
preplace netloc rst_7_1 1 0 9 NJ 2020 NJ 2020 NJ 2020 NJ 2020 NJ 2020 NJ 2020 NJ 2020 NJ 2020 NJ
preplace netloc rst_2_1 1 0 9 NJ 2580 NJ 2580 NJ 2580 NJ 2580 NJ 2580 NJ 2580 NJ 2580 NJ 2580 NJ
preplace netloc FIFO_WRITE_6_1 1 0 9 NJ 2100 NJ 2100 NJ 2100 NJ 2100 NJ 2100 NJ 2100 NJ 2100 NJ 2100 NJ
preplace netloc rgb2dvi_0_TMDS 1 9 1 NJ
preplace netloc axi_mem_intercon_M00_AXI 1 8 1 3070
preplace netloc AXI_BayerToRGB_1_AXI_Stream_Master 1 5 1 1150
preplace netloc fifo_generator_5_data_count 1 9 1 NJ
preplace netloc axi_vdma_1_mm2s_introut 1 7 1 2430
preplace netloc s_axil_clk_50 1 1 8 -110 90 230 90 540 90 NJ 90 1160 780 1610 200 NJ 200 3100
preplace netloc S00_AXI_1 1 0 8 NJ 1630 NJ 1630 NJ 1630 NJ 1630 NJ 1630 NJ 1630 NJ 1630 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 8 1 3090
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 8 1 3070
preplace netloc axi_dynclk_0_PXL_CLK_5X_O 1 7 2 2350J 120 N
levelinfo -pg 1 -310 -210 60 380 680 980 1360 2160 2930 3360 3600 -top 0 -bot 3190
",
}
{
   da_axi4_cnt: "1",
}