Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jul  8 15:36:09 2021
| Host         : LAPTOP-ONAOKO7P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    93 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              25 |           11 |
| Yes          | No                    | No                     |              44 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             112 |           39 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                          Enable Signal                         |                                                           Set/Reset Signal                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | btn0_IBUF                                                      | design_1_i/pulse_btn_0/inst/stat_m_i_1_n_0                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/oledrgb_0/inst/dc_i_1_n_0                           | design_1_i/oledrgb_0/inst/u1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/oledrgb_0/inst/pmod_res_i_2_n_0                     | design_1_i/oledrgb_0/inst/u1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/oledrgb_0/inst/u1/so_i_1_n_0                        | design_1_i/oledrgb_0/inst/u1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/datamover_axi_wrap_0/inst/u1/data_rdy_i_1_n_0       | design_1_i/datamover_axi_wrap_0/inst/u1/clear                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/oledrgb_0/inst/u1/cs_i_1_n_0                        | design_1_i/oledrgb_0/inst/u1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/oledrgb_0/inst/u1/rdy_reg_0                         | design_1_i/oledrgb_0/inst/u1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/oledrgb_0/inst/u1/counter_reg[11]                   |                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/oledrgb_0/inst/u1/counter_reg[11]                   | design_1_i/oledrgb_0/inst/u1/FSM_sequential_status_reg[1]                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[5]_i_1_n_0 |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                  | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/oledrgb_0/inst/ack_bram_reg_n_0                     | design_1_i/oledrgb_0/inst/u1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/oledrgb_0/inst/u1/sendbuf                           |                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/datamover_axi_wrap_0/inst/u1/state[8]_i_1_n_0       | design_1_i/datamover_axi_wrap_0/inst/u1/clear                                                                                       |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/datamover_axi_wrap_0/inst/u1/pc[9]_i_2_n_0          | design_1_i/datamover_axi_wrap_0/inst/u1/clear                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/oledrgb_0/inst/u1/sclk_counter_0                    | design_1_i/oledrgb_0/inst/u1/sclk_counter[9]_i_1_n_0                                                                                |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/datamover_axi_wrap_0/inst/u1/axi_araddr[13]_i_2_n_0 | design_1_i/datamover_axi_wrap_0/inst/u1/axi_araddr[13]_i_1_n_0                                                                      |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/oledrgb_0/inst/oled_gram_addr[1]_i_2_n_0            | design_1_i/oledrgb_0/inst/oled_gram_addr[1]_i_1_n_0                                                                                 |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                | design_1_i/oledrgb_0/inst/u1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                    |                7 |             15 |         2.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/oledrgb_0/inst/counter[31]_i_2_n_0                  | design_1_i/oledrgb_0/inst/u1/SR[0]                                                                                                  |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/datamover_axi_wrap_0/inst/u1/axi_rready2_out        |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                |                                                                                                                                     |               17 |             39 |         2.29 |
+-------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


