$date
	Sat Sep 13 01:40:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module muxN_tb $end
$var wire 8 ! y [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 8 % a [7:0] $end
$var wire 8 & b [7:0] $end
$var wire 1 $ sel $end
$var wire 8 ' y [7:0] $end
$var parameter 32 ( N $end
$scope begin mux_loop[0] $end
$var parameter 2 ) i $end
$upscope $end
$scope begin mux_loop[1] $end
$var parameter 2 * i $end
$upscope $end
$scope begin mux_loop[2] $end
$var parameter 3 + i $end
$upscope $end
$scope begin mux_loop[3] $end
$var parameter 3 , i $end
$upscope $end
$scope begin mux_loop[4] $end
$var parameter 4 - i $end
$upscope $end
$scope begin mux_loop[5] $end
$var parameter 4 . i $end
$upscope $end
$scope begin mux_loop[6] $end
$var parameter 4 / i $end
$upscope $end
$scope begin mux_loop[7] $end
$var parameter 4 0 i $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b111 0
b110 /
b101 .
b100 -
b11 ,
b10 +
b1 *
b0 )
b1000 (
$end
#0
$dumpvars
b1 '
b11110000 &
b1 %
0$
b11110000 #
b1 "
b1 !
$end
#5
b10 !
b10 '
b10000000 #
b10000000 &
b10 "
b10 %
#10
b11 !
b11 '
b10100000 #
b10100000 &
b11 "
b11 %
#15
b11000001 !
b11000001 '
b10011110 #
b10011110 &
b11000001 "
b11000001 %
#20
b110011 !
b110011 '
1$
b110011 #
b110011 &
b10000001 "
b10000001 %
#25
b11010100 !
b11010100 '
b11010100 #
b11010100 &
b11110001 "
b11110001 %
#30
b11101010 !
b11101010 '
b11101010 #
b11101010 &
b11001 "
b11001 %
#35
b11001100 !
b11001100 '
b11001100 #
b11001100 &
b1110001 "
b1110001 %
#40
b11110000 !
b11110000 '
b11110000 #
b11110000 &
b111 "
b111 %
#45
