#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000000000fb1ea0 .scope module, "A6Q1" "A6Q1" 2 3;
 .timescale 0 0;
v00000000010117f0_0 .net/s "calculated_value", 15 0, v0000000000f74590_0;  1 drivers
v0000000001011890_0 .var "clk", 0 0;
v00000000010116b0_0 .var "count", 3 0;
v0000000001011c50_0 .var "curr_instruction", 33 0;
v00000000010111b0_0 .net "done", 0 0, v0000000000f74770_0;  1 drivers
v0000000001011750 .array "instructions_codings", 8 0, 33 0;
v0000000001011d90_0 .var "opcode", 2 0;
v0000000001011930_0 .var "read_address1", 4 0;
v0000000001011430_0 .var "read_address2", 4 0;
v0000000001011f70_0 .net/s "read_data1", 15 0, v0000000000f7d350_0;  1 drivers
v0000000001011070_0 .net/s "read_data2", 15 0, v0000000000f74310_0;  1 drivers
v0000000001011250_0 .var "write_address", 4 0;
v0000000001011390_0 .var/s "write_data", 15 0;
E_0000000000fb3ab0 .event posedge, v0000000000f74770_0;
S_0000000000f7cf90 .scope module, "PR" "instruction_processor" 2 17, 3 3 0, S_0000000000fb1ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "opcode";
    .port_info 2 /INPUT 5 "read_address1";
    .port_info 3 /INPUT 5 "read_address2";
    .port_info 4 /INPUT 5 "write_address";
    .port_info 5 /INPUT 16 "write_data";
    .port_info 6 /OUTPUT 16 "read_data1";
    .port_info 7 /OUTPUT 16 "read_data2";
    .port_info 8 /OUTPUT 16 "calculated_value";
    .port_info 9 /OUTPUT 1 "done";
v0000000000f74590_0 .var "calculated_value", 15 0;
v0000000000f74630_0 .net "clk", 0 0, v0000000001011890_0;  1 drivers
v0000000000f746d0_0 .var "cycles", 4 0;
v0000000000f74770_0 .var "done", 0 0;
v0000000000f74810_0 .net "opcode", 2 0, v0000000001011d90_0;  1 drivers
v0000000001011cf0_0 .net "read_address1", 4 0, v0000000001011930_0;  1 drivers
v00000000010119d0_0 .net "read_address2", 4 0, v0000000001011430_0;  1 drivers
v0000000001011570_0 .net "read_data1", 15 0, v0000000000f7d350_0;  alias, 1 drivers
v0000000001011e30_0 .net "read_data2", 15 0, v0000000000f74310_0;  alias, 1 drivers
v0000000001011610_0 .var "valid_address", 2 0;
v0000000001011ed0_0 .net "write_address", 4 0, v0000000001011250_0;  1 drivers
v00000000010114d0_0 .net "write_data", 15 0, v0000000001011390_0;  1 drivers
v0000000001011bb0_0 .var "write_data_temp", 15 0;
S_0000000000f7d120 .scope module, "register_interface" "RegisterFile" 3 19, 4 1 0, S_0000000000f7cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_address1";
    .port_info 2 /INPUT 5 "read_address2";
    .port_info 3 /INPUT 5 "write_address";
    .port_info 4 /INPUT 16 "write_data";
    .port_info 5 /INPUT 3 "valid_address";
    .port_info 6 /OUTPUT 16 "read_data1";
    .port_info 7 /OUTPUT 16 "read_data2";
v0000000000f741c0_0 .net "clk", 0 0, v0000000001011890_0;  alias, 1 drivers
v0000000000f99ca0_0 .var "cycles", 1 0;
v0000000000fb20e0 .array "file", 31 0, 15 0;
v00000000010b6be0_0 .net "read_address1", 4 0, v0000000001011930_0;  alias, 1 drivers
v0000000000f7d2b0_0 .net "read_address2", 4 0, v0000000001011430_0;  alias, 1 drivers
v0000000000f7d350_0 .var "read_data1", 15 0;
v0000000000f74310_0 .var "read_data2", 15 0;
v0000000000f743b0_0 .net "valid_address", 2 0, v0000000001011610_0;  1 drivers
v0000000000f74450_0 .net "write_address", 4 0, v0000000001011250_0;  alias, 1 drivers
v0000000000f744f0_0 .net "write_data", 15 0, v0000000001011bb0_0;  1 drivers
E_0000000000fb3570 .event posedge, v0000000000f741c0_0;
    .scope S_0000000000f7d120;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000f99ca0_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0000000000f7d120;
T_1 ;
    %wait E_0000000000fb3570;
    %load/vec4 v0000000000f99ca0_0;
    %addi 1, 0, 2;
    %store/vec4 v0000000000f99ca0_0, 0, 2;
    %load/vec4 v0000000000f99ca0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000000000f743b0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000000000f7d2b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000fb20e0, 4;
    %assign/vec4 v0000000000f74310_0, 0;
T_1.2 ;
    %load/vec4 v0000000000f743b0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v00000000010b6be0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000fb20e0, 4;
    %assign/vec4 v0000000000f7d350_0, 0;
T_1.4 ;
    %load/vec4 v0000000000f743b0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0000000000f744f0_0;
    %load/vec4 v0000000000f74450_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000fb20e0, 0, 4;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000f99ca0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000f7d120;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fb20e0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0000000000f7cf90;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001011610_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000f746d0_0, 0, 5;
    %end;
    .thread T_3;
    .scope S_0000000000f7cf90;
T_4 ;
    %wait E_0000000000fb3570;
    %load/vec4 v0000000000f74810_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000000000f746d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f74770_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000001011610_0, 0;
    %load/vec4 v00000000010114d0_0;
    %assign/vec4 v0000000001011bb0_0, 0;
    %load/vec4 v0000000000f746d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000000000f746d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001011610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f74770_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000000000f746d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0000000000f746d0_0, 0, 5;
T_4.5 ;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000f74810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0000000000f746d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f74770_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000001011610_0, 0;
    %load/vec4 v0000000000f746d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0000000000f746d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001011610_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f74770_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0000000000f746d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0000000000f746d0_0, 0, 5;
T_4.11 ;
T_4.9 ;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0000000000f74810_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %load/vec4 v0000000000f746d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f74770_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000000001011610_0, 0;
    %load/vec4 v0000000000f746d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0000000000f746d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001011610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f74770_0, 0;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0000000000f746d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0000000000f746d0_0, 0, 5;
T_4.17 ;
T_4.15 ;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0000000000f74810_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.18, 4;
    %load/vec4 v0000000000f746d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.20, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f74770_0, 0;
    %load/vec4 v00000000010114d0_0;
    %assign/vec4 v0000000001011bb0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000001011610_0, 0;
    %load/vec4 v0000000000f746d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0000000000f746d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.22, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001011610_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f74770_0, 0;
    %jmp T_4.23;
T_4.22 ;
    %load/vec4 v0000000000f746d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0000000000f746d0_0, 0, 5;
T_4.23 ;
T_4.21 ;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v0000000000f74810_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_4.24, 4;
    %load/vec4 v0000000000f746d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.26, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f74770_0, 0;
    %load/vec4 v00000000010114d0_0;
    %assign/vec4 v0000000001011bb0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000000001011610_0, 0;
    %load/vec4 v0000000000f746d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0000000000f746d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.28, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001011610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f74770_0, 0;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0000000000f746d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
T_4.29 ;
T_4.27 ;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v0000000000f74810_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_4.30, 4;
    %load/vec4 v0000000000f746d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.32, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f74770_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000000001011610_0, 0;
    %load/vec4 v0000000000f746d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
    %jmp T_4.33;
T_4.32 ;
    %load/vec4 v0000000000f746d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.34, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001011610_0, 0;
    %load/vec4 v0000000000f746d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
    %jmp T_4.35;
T_4.34 ;
    %load/vec4 v0000000000f746d0_0;
    %pad/u 32;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_4.36, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000001011610_0, 0;
    %load/vec4 v0000000000f74590_0;
    %assign/vec4 v0000000001011bb0_0, 0;
    %load/vec4 v0000000000f746d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
    %jmp T_4.37;
T_4.36 ;
    %load/vec4 v0000000000f746d0_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_4.38, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001011610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f74770_0, 0;
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v0000000000f746d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0000000000f746d0_0, 0, 5;
T_4.39 ;
T_4.37 ;
T_4.35 ;
T_4.33 ;
    %load/vec4 v0000000001011570_0;
    %load/vec4 v0000000001011e30_0;
    %add;
    %assign/vec4 v0000000000f74590_0, 0;
    %jmp T_4.31;
T_4.30 ;
    %load/vec4 v0000000000f74810_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_4.40, 4;
    %load/vec4 v0000000000f746d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.42, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f74770_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000000001011610_0, 0;
    %load/vec4 v0000000000f746d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
    %jmp T_4.43;
T_4.42 ;
    %load/vec4 v0000000000f746d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.44, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001011610_0, 0;
    %load/vec4 v0000000000f746d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
    %jmp T_4.45;
T_4.44 ;
    %load/vec4 v0000000000f746d0_0;
    %pad/u 32;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_4.46, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000001011610_0, 0;
    %load/vec4 v0000000000f74590_0;
    %assign/vec4 v0000000001011bb0_0, 0;
    %load/vec4 v0000000000f746d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
    %jmp T_4.47;
T_4.46 ;
    %load/vec4 v0000000000f746d0_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_4.48, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001011610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f74770_0, 0;
    %jmp T_4.49;
T_4.48 ;
    %load/vec4 v0000000000f746d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0000000000f746d0_0, 0, 5;
T_4.49 ;
T_4.47 ;
T_4.45 ;
T_4.43 ;
    %load/vec4 v0000000001011570_0;
    %load/vec4 v0000000001011e30_0;
    %sub;
    %assign/vec4 v0000000000f74590_0, 0;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v0000000000f746d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.50, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f74770_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000001011610_0, 0;
    %load/vec4 v0000000000f746d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
    %jmp T_4.51;
T_4.50 ;
    %load/vec4 v0000000000f746d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.52, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001011610_0, 0;
    %load/vec4 v0000000000f746d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0000000000f746d0_0;
    %pad/u 32;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_4.54, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000001011610_0, 0;
    %load/vec4 v0000000000f74590_0;
    %assign/vec4 v0000000001011bb0_0, 0;
    %load/vec4 v0000000000f746d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
    %jmp T_4.55;
T_4.54 ;
    %load/vec4 v0000000000f746d0_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_4.56, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001011610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000f746d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f74770_0, 0;
    %jmp T_4.57;
T_4.56 ;
    %load/vec4 v0000000000f746d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0000000000f746d0_0, 0, 5;
T_4.57 ;
T_4.55 ;
T_4.53 ;
T_4.51 ;
    %load/vec4 v0000000001011570_0;
    %ix/getv 4, v00000000010114d0_0;
    %shiftl 4;
    %assign/vec4 v0000000000f74590_0, 0;
T_4.41 ;
T_4.31 ;
T_4.25 ;
T_4.19 ;
T_4.13 ;
T_4.7 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000fb1ea0;
T_5 ;
    %wait E_0000000000fb3ab0;
    %load/vec4 v0000000001011d90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000001011d90_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.0, 4;
    %vpi_call 2 23 "$display", "time=%d opcode = %b read_address1 = %d read_data1 = %d", $time, v0000000001011d90_0, v0000000001011930_0, v0000000001011f70_0 {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000001011d90_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000001011d90_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.2, 4;
    %vpi_call 2 27 "$display", "time=%d opcode = %b read_address1 = %d read_data1 = %d read_address2 = %d read_data2 = %d", $time, v0000000001011d90_0, v0000000001011930_0, v0000000001011f70_0, v0000000001011430_0, v0000000001011070_0 {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000000001011d90_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000001011d90_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000001011d90_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.4, 4;
    %vpi_call 2 31 "$display", "time=%d opcode = %b write_address = %d written_data = %d", $time, v0000000001011d90_0, v0000000001011250_0, v00000000010117f0_0 {0 0 0};
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %load/vec4 v00000000010116b0_0;
    %addi 1, 0, 4;
    %store/vec4 v00000000010116b0_0, 0, 4;
    %load/vec4 v00000000010116b0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %vpi_call 2 37 "$finish" {0 0 0};
T_5.6 ;
    %load/vec4 v00000000010116b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000000001011750, 4;
    %store/vec4 v0000000001011c50_0, 0, 34;
    %load/vec4 v0000000001011c50_0;
    %parti/s 3, 31, 6;
    %store/vec4 v0000000001011d90_0, 0, 3;
    %load/vec4 v0000000001011c50_0;
    %parti/s 5, 26, 6;
    %assign/vec4 v0000000001011930_0, 0;
    %load/vec4 v0000000001011c50_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000000001011430_0, 0;
    %load/vec4 v0000000001011c50_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000000001011250_0, 0;
    %load/vec4 v0000000001011c50_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0000000001011390_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000fb1ea0;
T_6 ;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001011890_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001011890_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001011890_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0000000000fb1ea0;
T_7 ;
    %pushi/vec4 65553, 0, 34;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001011750, 4, 0;
    %pushi/vec4 3254878203, 0, 33;
    %concati/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001011750, 4, 0;
    %pushi/vec4 2165358608, 0, 32;
    %concati/vec4 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001011750, 4, 0;
    %pushi/vec4 2217738240, 0, 33;
    %concati/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001011750, 4, 0;
    %pushi/vec4 3808509952, 0, 32;
    %concati/vec4 3, 0, 2;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001011750, 4, 0;
    %pushi/vec4 2702245888, 0, 32;
    %concati/vec4 0, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001011750, 4, 0;
    %pushi/vec4 3825270786, 0, 32;
    %concati/vec4 1, 0, 2;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001011750, 4, 0;
    %pushi/vec4 3307307008, 0, 32;
    %concati/vec4 0, 0, 2;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001011750, 4, 0;
    %pushi/vec4 2550136832, 0, 34;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001011750, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001011750, 4;
    %store/vec4 v0000000001011c50_0, 0, 34;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000010116b0_0, 0, 4;
    %load/vec4 v0000000001011c50_0;
    %parti/s 3, 31, 6;
    %store/vec4 v0000000001011d90_0, 0, 3;
    %load/vec4 v0000000001011c50_0;
    %parti/s 5, 26, 6;
    %store/vec4 v0000000001011930_0, 0, 5;
    %load/vec4 v0000000001011c50_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0000000001011430_0, 0, 5;
    %load/vec4 v0000000001011c50_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000001011250_0, 0, 5;
    %load/vec4 v0000000001011c50_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000000001011390_0, 0, 16;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "A6Q1_top.v";
    "./Processor.v";
    "./RF.v";
