// Seed: 1514355062
module module_0 #(
    parameter id_1 = 32'd98
);
  logic _id_1;
  ;
  assign id_1 = id_1;
  wire [id_1 : 1] id_2[id_1 : 1  ?  1  **  1 : ""];
  logic id_3;
  ;
  wire id_4, id_5;
  assign id_5 = id_2;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    input wand id_2,
    output wire id_3,
    output supply1 id_4,
    input tri1 id_5,
    output tri0 id_6,
    output supply0 id_7,
    input wor id_8,
    output tri1 id_9
);
  assign id_9 = -1;
  wire id_11[1 : ""];
  module_0 modCall_1 ();
endmodule
