<h2 id="problem-of-linear-page-table">Problem of Linear Page Table</h2>

<ul>
  <li>The size of the page table is <strong>too big</strong>.</li>
  <li>We need to allocate the physical memory for the page table entries that <strong>there is no physical frame</strong> as well.</li>
</ul>

<h2 id="larger-page-size">Larger Page size</h2>

<ul>
  <li>One way to make the page table smaller is make the <strong>page size larger</strong> because it makes <strong>the number of page table entries</strong> to be decreased.</li>
  <li>The major drawback to this strategy is that large pages result in waste within each page, a problem known as <strong>internal fragmentation</strong>. Applications allocate pages but only use small portions of each, and memory quickly fills up with these excessively large pages.</li>
</ul>

<h2 id="combining-paging-and-segmentation">Combining Paging and segmentation</h2>

<ul>
  <li>The goal of combining paging and segmentation is <strong>removing the erroneous entries between the heap, and stack segments(unallocated pages between the stack and the heap are no longer needed)</strong> to reduce the size of page table.</li>
  <li>Instead of one page table for the process’s whole address space, we have <strong>one page table for each segments(code, heap, and stack)</strong> so we have three page tables.</li>
  <li>The base register holds <strong>the physical address of the segment’s page table</strong>.</li>
  <li>The limits register indicates the page table’s end (i.e., how many valid pages it has).</li>
  <li>During a context switch, these registers must be updated to reflect the new process’s page tables.</li>
  <li>On a TLB miss (assuming a hardware-managed TLB), the hardware utilizes the segment bits (SN) to identify which base and bounds pair to use. The hardware then combines the physical address with the VPN to generate the page table entry (PTE) address.</li>
</ul>

<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>SN           = (VirtualAddress &amp; SEG_MASK) &gt;&gt; SN_SHIFT
VPN          = (VirtualAddress &amp; VPN_MASK) &gt;&gt; VPN_SHIFT
AddressOfPTE = Base[SN] + (VPN * sizeof(PTE))

Virtual Address:
|****SN*****|*****VPN******|*****OFFSET******|
</code></pre></div></div>

<ul>
  <li>The downsides of this approach:
    <ul>
      <li>Use segmentation so assumes a fixed address space utilization pattern; <strong>a huge but sparsely used heap</strong></li>
      <li>External fragmentation: page tables can now <strong>be any size</strong> (in multiples of PTEs). Finding memory space for them is more difficult.</li>
    </ul>
  </li>
</ul>

<h2 id="multi-level-page-tables">Multi-Level Page Tables</h2>

<ul>
  <li>This is approach to get rid of all those incorrect sections in the page table <strong>without using segmentation</strong>.</li>
  <li>It first divide the page table into <strong>page-sized units</strong>.</li>
  <li>If <strong>all page-table entries (PTEs) of that page are invalid</strong>, then <strong>do not assign that page of the page table</strong> at all.</li>
  <li>So, it’s generally <strong>compact</strong> and <strong>supports sparse address spaces</strong>.</li>
  <li>To know <strong>the memory location of the pages of the page table and their validities</strong>, it use the new data structure called <strong>page directory</strong>.</li>
  <li>When the OS wants to allocate or grow a page table, it may simply grab the <strong>next free page-sized unit(the size is much smaller than the size of page table)</strong>.</li>
  <li>But, on a TLB miss, two loads from memory are necessary to acquire the proper translation information from the page table (<strong>one for the page directory, and one for the PTE itself</strong>).</li>
  <li>For 2-level page table, to find out the page table entry, we can use <em>base pointer + PD.index * sizeof(page directory)</em> to find out the address of <em>page-sized unit = PD.PFN</em> , then we use <em>PD.PFN + PT.index * sizeof(PTE)</em> to find out the <em>PTE</em> address.</li>
</ul>

<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>|******** VPN **********************|****** Offset *********|
| 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|**** PD.Index *****|** PT.index ***|
</code></pre></div></div>

<h2 id="inverted-page-table">Inverted Page Table</h2>

<ul>
  <li>Rather than having many page tables (one for each system process), we have a <strong>single</strong> page table with an item for each physical page of the system.</li>
  <li>This entry indicates <strong>which process uses this page</strong> and which virtual page of that process corresponds to this physical page.</li>
  <li>A <strong>hash table</strong> is frequently added on top of the underlying structure to speed up lookups.</li>
</ul>

<h2 id="swapping-the-page-tables-to-disk">Swapping the Page Tables to Disk</h2>

<p>Some systems store page tables in kernel virtual memory, allowing the system to swap portions of these page tables to disk if memory becomes scarce.</p>
