Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun May  5 22:25:14 2024
| Host         : franz-MS-7C02 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_design_analysis -file ./report/add_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvc1902
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------------------------------+
|      Characteristics      |                                         Path #1                                         |
+---------------------------+-----------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                  |
| Path Delay                | 0.638                                                                                   |
| Logic Delay               | 0.566(89%)                                                                              |
| Net Delay                 | 0.072(11%)                                                                              |
| Clock Skew                | 0.000                                                                                   |
| Slack                     | 9.362                                                                                   |
| Clock Uncertainty         | 0.000                                                                                   |
| Clock Relationship        | Safely Timed                                                                            |
| Clock Delay Group         | Same Group                                                                              |
| Logic Levels              | 7                                                                                       |
| Routes                    | NA                                                                                      |
| Logical Path              | LUTCY2/b[0]-(1)-LOOKAHEAD8-LOOKAHEAD8-LOOKAHEAD8-LOOKAHEAD8-LUTCY2-LUTCY1/ap_return[31] |
| Start Point Clock         | input port clock                                                                        |
| End Point Clock           |                                                                                         |
| DSP Block                 | None                                                                                    |
| RAM Registers             | None-None                                                                               |
| LOOKAHEAD8                | 4                                                                                       |
| LUT Cascades              | 0                                                                                       |
| RAM Crossings             | 0                                                                                       |
| DSP Crossings             | 0                                                                                       |
| NOC Crossings             | 0                                                                                       |
| MRMAC Crossings           | 0                                                                                       |
| IO Crossings              | 0                                                                                       |
| Config Crossings          | 0                                                                                       |
| SLR Crossings             | 0                                                                                       |
| PBlocks                   | 0                                                                                       |
| High Fanout               | 1                                                                                       |
| Dont Touch                | 0                                                                                       |
| Mark Debug                | 0                                                                                       |
| Start Point Pin Primitive | b[0]                                                                                    |
| End Point Pin Primitive   | ap_return[31]                                                                           |
| Start Point Pin           | b[0]                                                                                    |
| End Point Pin             | ap_return[31]                                                                           |
+---------------------------+-----------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (8627, 27589)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+---+---+---+---+----+---+---+
| End Point Clock | Requirement | 0 | 1 | 2 | 3 | 4 |  5 | 6 | 7 |
+-----------------+-------------+---+---+---+---+---+----+---+---+
| (none)          | 10.000ns    | 2 | 1 | 1 | 1 | 8 | 11 | 7 | 3 |
+-----------------+-------------+---+---+---+---+---+----+---+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 34 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+-----+------------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | RAMB | URAM | DSP | LOOKAHEAD8 | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+-----+------------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


