// Seed: 1611467456
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  input id_2;
  inout id_1;
  logic id_4;
  logic id_5;
  logic id_6;
  assign id_4 = 1;
  always @(negedge 1 or posedge 1) id_4 = id_2;
  assign id_5 = id_3;
  always @(posedge 1) id_4 = id_3;
  type_10(
      1, id_2, id_1, 1
  );
  logic id_7;
endmodule
