================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2014.4
  Build 1071461 on Tue Nov 18 16:42:57 PM 2014
  Copyright (C) 2014 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'trungnguyen' on host 'verratnix.zmk.uni-kl.de' (Linux_x86_64 version 2.6.32-504.16.2.el6.x86_64) on Mon Oct 31 20:38:27 CET 2016
            in directory '/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/vhls'
@I [HLS-10] Creating and opening project '/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/vhls/correlation_accel_v1'.
@I [HLS-10] Adding design file '/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/vhls/src/correlation_accel_v1.cpp' to the project
@I [HLS-10] Creating and opening solution '/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/vhls/correlation_accel_v1/solution'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to ' xc7z020clg484-1 '
@I [SYN-201] Setting up clock 'default' with a period of 8.5ns.
@I [HLS-10] Analyzing design file '/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/vhls/src/correlation_accel_v1.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'weight_rom_init' into 'correlation_accel_v1' (/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/vhls/src/correlation_accel_v1.cpp:50) automatically.
@I [XFORM-501] Unrolling loop 'RESET_REGISTERS' (/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/vhls/src/correlation_accel_v1.cpp:86) in function 'correlation_accel_v1' completely.
@I [XFORM-602] Inlining function 'weight_rom_init' into 'correlation_accel_v1' (/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/vhls/src/correlation_accel_v1.cpp:50) automatically.
@I [XFORM-811] Inferring bus burst read of variable length on port 'gmem32' (/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/vhls/src/correlation_accel_v1.cpp:61:4).
@I [XFORM-811] Inferring bus burst read of variable length on port 'gmem32' (/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/vhls/src/correlation_accel_v1.cpp:68:6).
@I [HLS-111] Elapsed time: 1.13 seconds; current memory usage: 52.6 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'correlation_accel_v1' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'correlation_accel_v1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'memcpy.correlation_accel_v1(int, int, float*, float*)::bramA.in_indices'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy.correlation_accel_v1(int, int, float*, float*)::bramB.in_indices'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'ACCUMULATION_LOOP'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 44.
@I [SCHED-61] Pipelining loop 'LAST_ACCUM_LOOP'.
@I [SCHED-61] Pipelining result: Target II: 5, Final II: 5, Depth: 10.
@W [SCHED-71] Latency directive discarded for region correlation_accel_v1 since it contains subloops.
@W [SCHED-21] Estimated clock period (9.65ns) exceeds the target (target clock period: 8.5ns, clock uncertainty: 1.06ns, effective delay budget: 7.44ns).
@W [SCHED-21] The critical path consists of the following:
	'load' operation ('acc_returnA_load', /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/vhls/src/correlation_accel_v1.cpp:110) on array 'acc_returnA' (2.39 ns)
	'fadd' operation ('tmp_21', /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/vhls/src/correlation_accel_v1.cpp:110) (7.26 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.26 seconds; current memory usage: 54.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'correlation_accel_v1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.08 seconds; current memory usage: 56.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'correlation_accel_v1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v1/gmem32' to 'm_axi'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v1/number_of_days' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v1/number_of_indices' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v1/in_indices' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v1/out_correlation' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'correlation_accel_v1' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'correlation_accel_v1_fadd_32ns_32ns_32_5_full_dsp': 5 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v1_faddfsub_32ns_32ns_32_5_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v1_fdiv_32ns_32ns_32_16': 2 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v1_flog_32ns_32ns_32_13_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v1_fmul_32ns_32ns_32_4_max_dsp': 8 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v1_fsqrt_32ns_32ns_32_16': 2 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v1_mul_32s_32s_32_6': 1 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v1_sitofp_32s_32_6': 1 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v1_urem_31ns_4ns_31_35': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'correlation_accel_v1'.
@I [HLS-111] Elapsed time: 0.16 seconds; current memory usage: 60.7 MB.
@I [RTMG-282] Generating pipelined core: 'correlation_accel_v1_mul_32s_32s_32_6_MulnS_0'
@I [RTMG-282] Generating pipelined core: 'correlation_accel_v1_urem_31ns_4ns_31_35_div'
@I [RTMG-278] Implementing memory 'correlation_accel_v1_weight_rom_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'correlation_accel_v1_bramA_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'correlation_accel_v1_acc_returnA_ram' using distributed RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'correlation_accel_v1'.
@I [WVHDL-304] Generating RTL VHDL for 'correlation_accel_v1'.
@I [WVLOG-307] Generating RTL Verilog for 'correlation_accel_v1'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:48:31 MST 2014
  **** IP Build 1071914 on Wed Nov 19 05:30:59 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

ERROR: [Common 17-356] Failed to install all user apps.
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'correlation_accel_v1_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'correlation_accel_v1_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'correlation_accel_v1_ap_sitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'correlation_accel_v1_ap_sitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'correlation_accel_v1_ap_faddfsub_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'correlation_accel_v1_ap_faddfsub_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'correlation_accel_v1_ap_fdiv_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'correlation_accel_v1_ap_fdiv_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'correlation_accel_v1_ap_flog_11_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'correlation_accel_v1_ap_flog_11_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'correlation_accel_v1_ap_fsqrt_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'correlation_accel_v1_ap_fsqrt_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'correlation_accel_v1_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'correlation_accel_v1_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Oct 31 20:38:37 2016...
@I [HLS-112] Total elapsed time: 23.262 seconds; peak memory usage: 60.7 MB.
@I [LIC-101] Checked in feature [HLS]
