0.4
2016.2
C:/Users/angry/Desktop/hmwk/year 3 semester 2/CECS 361/projects/project_final/project_final.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
C:/Users/angry/Desktop/hmwk/year 3 semester 2/CECS 361/projects/project_final/project_final.srcs/sim_1/new/TimeMultiTop_tb.v,1714529803,verilog,,,,,,,,,,,
C:/Users/angry/Desktop/hmwk/year 3 semester 2/CECS 361/projects/project_final/project_final.srcs/sources_1/new/BCD_to7Seg.v,1714523148,verilog,,,,,,,,,,,
C:/Users/angry/Desktop/hmwk/year 3 semester 2/CECS 361/projects/project_final/project_final.srcs/sources_1/new/time_multiplexer.v,1714523148,verilog,,,,,,,,,,,
