

================================================================
== Vivado HLS Report for 'Erode_16_16_1080_1920_s'
================================================================
* Date:           Fri Oct 11 15:48:50 2013

* Version:        2013.1 (build date: Thu Mar 21 12:53:03 PM 2013)
* Project:        prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.48|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+-----+---------+-----+---------+---------+
        |                                                                            |                                                                 |    Latency    |    Interval   | Pipeline|
        |                                  Instance                                  |                              Module                             | min |   max   | min |   max   |   Type  |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+-----+---------+-----+---------+---------+
        |grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420  |filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s  |   93|  2088733|   93|  2088733|   none  |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+-----+---------+-----+---------+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     3|    no    |
        | + Loop 1.1  |    6|    6|         2|          -|          -|     3|    no    |
        | + Loop 1.2  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    506|
|FIFO             |        -|      -|       -|      -|
|Instance         |        9|      -|    1212|   1844|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    180|
|Register         |        -|      -|     349|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        9|      0|    1561|   2530|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      0|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+------+------+
    |                                  Instance                                  |                              Module                             | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+------+------+
    |grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420  |filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s  |        9|      0|  1212|  1844|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+------+------+
    |Total                                                                       |                                                                 |        9|      0|  1212|  1844|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_466_p2               |     +    |      0|  0|   2|           2|           1|
    |indvar_next1_i_fu_508_p2    |     +    |      0|  0|   2|           2|           1|
    |indvar_next_i_fu_784_p2     |     +    |      0|  0|  32|          32|           1|
    |newSel27_i_fu_636_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel28_i_fu_649_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel29_i_fu_663_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel30_i_fu_671_p3        |  Select  |      0|  0|   8|           1|           1|
    |newSel31_i_fu_679_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel32_i_fu_687_p3        |  Select  |      0|  0|   8|           1|           1|
    |newSel33_i_fu_694_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel34_i_fu_702_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel35_i_fu_710_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel36_i_fu_718_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel37_i_fu_726_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel38_i_fu_734_p3        |  Select  |      0|  0|   8|           1|           1|
    |newSel39_i_fu_741_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel40_i_fu_748_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel41_i_fu_755_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel42_i_fu_762_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel43_i_fu_770_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel44_i_fu_921_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel45_i_fu_933_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel46_i_fu_940_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel47_i_fu_953_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel48_i_fu_961_p3        |  Select  |      0|  0|   8|           1|           1|
    |newSel49_i_fu_968_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel50_i_fu_976_p3        |  Select  |      0|  0|   8|           1|           1|
    |newSel51_i_fu_983_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel52_i_fu_990_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel53_i_fu_998_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel54_i_fu_1005_p3       |  Select  |      0|  0|   8|           1|           8|
    |newSel55_i_fu_1012_p3       |  Select  |      0|  0|   8|           1|           8|
    |newSel56_i_fu_901_p3        |  Select  |      0|  0|   8|           1|           1|
    |newSel57_i_fu_909_p3        |  Select  |      0|  0|   8|           1|           8|
    |newSel58_i_fu_1020_p3       |  Select  |      0|  0|   8|           1|           8|
    |newSel59_i_fu_1027_p3       |  Select  |      0|  0|   8|           1|           8|
    |newSel60_i_fu_1034_p3       |  Select  |      0|  0|   8|           1|           8|
    |newSel61_i_fu_1042_p3       |  Select  |      0|  0|   8|           1|           8|
    |newSel_i_fu_624_p3          |  Select  |      0|  0|   8|           1|           8|
    |result_val13_1_i_fu_885_p3  |  Select  |      0|  0|   8|           1|           8|
    |result_val13_5_i_fu_596_p3  |  Select  |      0|  0|   8|           1|           8|
    |result_val26_1_i_fu_893_p3  |  Select  |      0|  0|   8|           1|           1|
    |result_val26_5_i_fu_604_p3  |  Select  |      0|  0|   8|           1|           1|
    |sel_tmp62_i_fu_588_p3       |  Select  |      0|  0|   8|           1|           1|
    |sel_tmp89_i_fu_877_p3       |  Select  |      0|  0|   8|           1|           1|
    |or_cond12_i_fu_644_p2       |    and   |      0|  0|   2|           1|           1|
    |or_cond38_i_fu_866_p2       |    and   |      0|  0|   2|           1|           1|
    |or_cond41_i_fu_871_p2       |    and   |      0|  0|   2|           1|           1|
    |or_cond9_i_fu_620_p2        |    and   |      0|  0|   2|           1|           1|
    |sel_tmp39_i_fu_520_p2       |    and   |      0|  0|   2|           1|           1|
    |sel_tmp46_i_fu_490_p2       |    and   |      0|  0|   2|           1|           1|
    |sel_tmp47_i_fu_525_p2       |    and   |      0|  0|   2|           1|           1|
    |sel_tmp59_i_fu_554_p2       |    and   |      0|  0|   2|           1|           1|
    |sel_tmp60_i_fu_612_p2       |    and   |      0|  0|   2|           1|           1|
    |sel_tmp61_i_fu_559_p2       |    and   |      0|  0|   2|           1|           1|
    |sel_tmp73_i_fu_800_p2       |    and   |      0|  0|   2|           1|           1|
    |sel_tmp77_i_fu_805_p2       |    and   |      0|  0|   2|           1|           1|
    |sel_tmp84_i_fu_834_p2       |    and   |      0|  0|   2|           1|           1|
    |sel_tmp86_i_fu_839_p2       |    and   |      0|  0|   2|           1|           1|
    |sel_tmp87_i_fu_844_p2       |    and   |      0|  0|   2|           1|           1|
    |sel_tmp88_i_fu_849_p2       |    and   |      0|  0|   2|           1|           1|
    |tmp1_i_fu_542_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp29_i_fu_822_p2           |    and   |      0|  0|   2|           1|           1|
    |exitcond5_i_fu_778_p2       |   icmp   |      0|  0|  40|          32|           1|
    |exitcond7_fu_502_p2         |   icmp   |      0|  0|   2|           2|           2|
    |exitcond_fu_460_p2          |   icmp   |      0|  0|   2|           2|           2|
    |sel_tmp37_i_fu_472_p2       |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp38_i_fu_514_p2       |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp44_i_fu_478_p2       |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp45_i_fu_484_p2       |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp49_i_fu_496_p2       |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp52_i_fu_530_p2       |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp54_i_fu_536_p2       |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp58_i_fu_548_p2       |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp72_i_fu_794_p2       |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp80_i_fu_810_p2       |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp81_i_fu_816_p2       |   icmp   |      0|  0|   3|           2|           3|
    |sel_tmp83_i_fu_828_p2       |   icmp   |      0|  0|   3|           2|           3|
    |tmp_64_i_fu_570_p2          |   icmp   |      0|  0|   2|           2|           1|
    |ap_sig_bdd_57               |    or    |      0|  0|   2|           1|           1|
    |grp_fu_456_p2               |    or    |      0|  0|   2|           1|           1|
    |or_cond11_i_fu_631_p2       |    or    |      0|  0|   2|           1|           1|
    |or_cond13_i_fu_657_p2       |    or    |      0|  0|   2|           1|           1|
    |or_cond36_i_fu_854_p2       |    or    |      0|  0|   2|           1|           1|
    |or_cond37_i_fu_917_p2       |    or    |      0|  0|   2|           1|           1|
    |or_cond40_i_fu_928_p2       |    or    |      0|  0|   2|           1|           1|
    |or_cond42_i_fu_948_p2       |    or    |      0|  0|   2|           1|           1|
    |or_cond8_i_fu_616_p2        |    or    |      0|  0|   2|           1|           1|
    |or_cond_i_fu_576_p2         |    or    |      0|  0|   2|           1|           1|
    |tmp3_fu_860_p2              |    or    |      0|  0|   2|           1|           1|
    |tmp_63_i_fu_564_p2          |    or    |      0|  0|   2|           2|           2|
    |tmp_fu_582_p2               |    or    |      0|  0|   2|           1|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 506|         172|         323|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |i_reg_178                   |   2|          2|    2|          4|
    |indvar_i_reg_408            |  32|          2|   32|         64|
    |j_reg_289                   |   2|          2|    2|          4|
    |result_val13_2_i_reg_312    |   8|          2|    8|         16|
    |result_val13_6_i_reg_201    |   8|          2|    8|         16|
    |result_val14_2_i_reg_324    |   8|          2|    8|         16|
    |result_val14_6_i_reg_212    |   8|          2|    8|         16|
    |result_val1520_2_i_reg_348  |   8|          2|    8|         16|
    |result_val1520_6_i_reg_234  |   8|          2|    8|         16|
    |result_val16_2_i_reg_336    |   8|          2|    8|         16|
    |result_val16_6_i_reg_223    |   8|          2|    8|         16|
    |result_val26_2_i_reg_360    |   8|          2|    8|         16|
    |result_val26_6_i_reg_245    |   8|          2|    8|         16|
    |result_val27_2_i_reg_384    |   8|          2|    8|         16|
    |result_val27_6_i_reg_267    |   8|          2|    8|         16|
    |result_val28_2_i_reg_396    |   8|          2|    8|         16|
    |result_val28_6_i_reg_278    |   8|          2|    8|         16|
    |result_val2_2_i_reg_300     |   8|          2|    8|         16|
    |result_val2_6_i_reg_190     |   8|          2|    8|         16|
    |result_val_2_i_reg_372      |   8|          2|    8|         16|
    |result_val_6_i_reg_256      |   8|          2|    8|         16|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 180|         42|  180|        360|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------+----+-----+-----------+
    |                                               Name                                               | FF | Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------+----+-----+-----------+
    |ap_CS_fsm                                                                                         |   3|    3|          0|
    |ap_done_reg                                                                                       |   1|    1|          0|
    |grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420_ap_start_ap_start_reg  |   1|    1|          0|
    |i_3_reg_1063                                                                                      |   2|    2|          0|
    |i_reg_178                                                                                         |   2|    2|          0|
    |indvar_i_reg_408                                                                                  |  32|   32|          0|
    |indvar_next1_i_reg_1098                                                                           |   2|    2|          0|
    |indvar_next_i_reg_1187                                                                            |  32|   32|          0|
    |j_reg_289                                                                                         |   2|    2|          0|
    |newSel57_i_reg_1243                                                                               |   8|    8|          0|
    |or_cond36_i_reg_1215                                                                              |   1|    1|          0|
    |or_cond38_i_reg_1221                                                                              |   1|    1|          0|
    |or_cond41_i_reg_1228                                                                              |   1|    1|          0|
    |or_cond_i_reg_1126                                                                                |   1|    1|          0|
    |result_val13_1_i_reg_1233                                                                         |   8|    8|          0|
    |result_val13_2_i_reg_312                                                                          |   8|    8|          0|
    |result_val13_5_i_reg_1139                                                                         |   8|    8|          0|
    |result_val13_6_i_reg_201                                                                          |   8|    8|          0|
    |result_val14_2_i_reg_324                                                                          |   8|    8|          0|
    |result_val14_6_i_reg_212                                                                          |   8|    8|          0|
    |result_val1520_2_i_reg_348                                                                        |   8|    8|          0|
    |result_val1520_6_i_reg_234                                                                        |   8|    8|          0|
    |result_val16_2_i_reg_336                                                                          |   8|    8|          0|
    |result_val16_6_i_reg_223                                                                          |   8|    8|          0|
    |result_val26_1_i_reg_1238                                                                         |   8|    8|          0|
    |result_val26_2_i_reg_360                                                                          |   8|    8|          0|
    |result_val26_5_i_reg_1144                                                                         |   8|    8|          0|
    |result_val26_6_i_reg_245                                                                          |   8|    8|          0|
    |result_val27_2_i_reg_384                                                                          |   8|    8|          0|
    |result_val27_6_i_reg_267                                                                          |   8|    8|          0|
    |result_val28_2_i_reg_396                                                                          |   8|    8|          0|
    |result_val28_6_i_reg_278                                                                          |   8|    8|          0|
    |result_val2_2_i_reg_300                                                                           |   8|    8|          0|
    |result_val2_6_i_reg_190                                                                           |   8|    8|          0|
    |result_val_2_i_reg_372                                                                            |   8|    8|          0|
    |result_val_6_i_reg_256                                                                            |   8|    8|          0|
    |sel_tmp37_i_reg_1068                                                                              |   1|    1|          0|
    |sel_tmp46_i_reg_1079                                                                              |   1|    1|          0|
    |sel_tmp49_i_reg_1087                                                                              |   1|    1|          0|
    |sel_tmp58_i_reg_1103                                                                              |   1|    1|          0|
    |sel_tmp59_i_reg_1108                                                                              |   1|    1|          0|
    |sel_tmp61_i_reg_1114                                                                              |   1|    1|          0|
    |sel_tmp84_i_reg_1192                                                                              |   1|    1|          0|
    |sel_tmp86_i_reg_1198                                                                              |   1|    1|          0|
    |sel_tmp87_i_reg_1204                                                                              |   1|    1|          0|
    |sel_tmp88_i_reg_1209                                                                              |   1|    1|          0|
    |temp_kernel_val_0_0_reg_142                                                                       |   8|    8|          0|
    |temp_kernel_val_0_1_reg_106                                                                       |   8|    8|          0|
    |temp_kernel_val_0_2_reg_70                                                                        |   8|    8|          0|
    |temp_kernel_val_1_0_reg_82                                                                        |   8|    8|          0|
    |temp_kernel_val_1_1_reg_94                                                                        |   8|    8|          0|
    |temp_kernel_val_1_2_reg_118                                                                       |   8|    8|          0|
    |temp_kernel_val_2_0_reg_130                                                                       |   8|    8|          0|
    |temp_kernel_val_2_1_reg_154                                                                       |   8|    8|          0|
    |temp_kernel_val_2_2_reg_166                                                                       |   8|    8|          0|
    |tmp_64_i_reg_1119                                                                                 |   1|    1|          0|
    |tmp_reg_1133                                                                                      |   1|    1|          0|
    +--------------------------------------------------------------------------------------------------+----+-----+-----------+
    |Total                                                                                             | 349|  349|          0|
    +--------------------------------------------------------------------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+---------+------------------------+--------------+
|           RTL Ports           | Dir | Bits| Protocol|      Source Object     |    C Type    |
+-------------------------------+-----+-----+---------+------------------------+--------------+
|ap_clk                         |  in |    1|        -| Erode<16,16,1080,1920> | return value |
|ap_rst                         |  in |    1|        -| Erode<16,16,1080,1920> | return value |
|ap_start                       |  in |    1|        -| Erode<16,16,1080,1920> | return value |
|ap_done                        | out |    1|        -| Erode<16,16,1080,1920> | return value |
|ap_continue                    |  in |    1|        -| Erode<16,16,1080,1920> | return value |
|ap_idle                        | out |    1|        -| Erode<16,16,1080,1920> | return value |
|ap_ready                       | out |    1|        -| Erode<16,16,1080,1920> | return value |
|p_src_rows_V_read              |  in |   12| ap_none |    p_src_rows_V_read   |    scalar    |
|p_src_cols_V_read              |  in |   12| ap_none |    p_src_cols_V_read   |    scalar    |
|p_src_data_stream_0_V_dout     |  in |    8| ap_fifo |  p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_empty_n  |  in |    1| ap_fifo |  p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_read     | out |    1| ap_fifo |  p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_1_V_dout     |  in |    8| ap_fifo |  p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_empty_n  |  in |    1| ap_fifo |  p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_read     | out |    1| ap_fifo |  p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_2_V_dout     |  in |    8| ap_fifo |  p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_empty_n  |  in |    1| ap_fifo |  p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_read     | out |    1| ap_fifo |  p_src_data_stream_2_V |    pointer   |
|p_dst_data_stream_0_V_din      | out |    8| ap_fifo |  p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_0_V_full_n   |  in |    1| ap_fifo |  p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_0_V_write    | out |    1| ap_fifo |  p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_1_V_din      | out |    8| ap_fifo |  p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_1_V_full_n   |  in |    1| ap_fifo |  p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_1_V_write    | out |    1| ap_fifo |  p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_2_V_din      | out |    8| ap_fifo |  p_dst_data_stream_2_V |    pointer   |
|p_dst_data_stream_2_V_full_n   |  in |    1| ap_fifo |  p_dst_data_stream_2_V |    pointer   |
|p_dst_data_stream_2_V_write    | out |    1| ap_fifo |  p_dst_data_stream_2_V |    pointer   |
+-------------------------------+-----+-----+---------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / (!exitcond7)
	5  / (exitcond7)
4 --> 
	3  / true
5 --> 
	2  / (exitcond5_i)
	6  / (!exitcond5_i)
6 --> 
	5  / true
7 --> 
* FSM state operations: 

 <State 1>: 1.30ns
ST_1: empty [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_2_V, [8 x i8]* @str170, i32 0, i32 0, [8 x i8]* @str170) ; <i32> [#uses=0]

ST_1: empty_136 [1/1] 0.00ns
entry:1  %empty_136 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_1_V, [8 x i8]* @str167, i32 0, i32 0, [8 x i8]* @str167) ; <i32> [#uses=0]

ST_1: empty_137 [1/1] 0.00ns
entry:2  %empty_137 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_0_V, [8 x i8]* @str164, i32 0, i32 0, [8 x i8]* @str164) ; <i32> [#uses=0]

ST_1: empty_138 [1/1] 0.00ns
entry:3  %empty_138 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_2_V, [8 x i8]* @str161, i32 0, i32 0, [8 x i8]* @str161) ; <i32> [#uses=0]

ST_1: empty_139 [1/1] 0.00ns
entry:4  %empty_139 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_1_V, [8 x i8]* @str158, i32 0, i32 0, [8 x i8]* @str158) ; <i32> [#uses=0]

ST_1: empty_140 [1/1] 0.00ns
entry:5  %empty_140 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_0_V, [8 x i8]* @str155, i32 0, i32 0, [8 x i8]* @str155) ; <i32> [#uses=0]

ST_1: p_src_cols_V_read_2 [1/1] 0.00ns
entry:6  %p_src_cols_V_read_2 = call i12 @_ssdm_op_WireRead.i12(i12 %p_src_cols_V_read) ; <i12> [#uses=1]

ST_1: p_src_rows_V_read_2 [1/1] 0.00ns
entry:7  %p_src_rows_V_read_2 = call i12 @_ssdm_op_WireRead.i12(i12 %p_src_rows_V_read) ; <i12> [#uses=1]

ST_1: stg_16 [1/1] 1.30ns
entry:8  br label %bb32.i


 <State 2>: 2.73ns
ST_2: temp_kernel_val_0_2 [1/1] 0.00ns
bb32.i:0  %temp_kernel_val_0_2 = phi i8 [ undef, %entry ], [ %result_val2_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_1_0 [1/1] 0.00ns
bb32.i:1  %temp_kernel_val_1_0 = phi i8 [ undef, %entry ], [ %result_val13_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_1_1 [1/1] 0.00ns
bb32.i:2  %temp_kernel_val_1_1 = phi i8 [ undef, %entry ], [ %result_val14_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_0_1 [1/1] 0.00ns
bb32.i:3  %temp_kernel_val_0_1 = phi i8 [ undef, %entry ], [ %result_val16_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_1_2 [1/1] 0.00ns
bb32.i:4  %temp_kernel_val_1_2 = phi i8 [ undef, %entry ], [ %result_val1520_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_2_0 [1/1] 0.00ns
bb32.i:5  %temp_kernel_val_2_0 = phi i8 [ undef, %entry ], [ %result_val26_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_0_0 [1/1] 0.00ns
bb32.i:6  %temp_kernel_val_0_0 = phi i8 [ undef, %entry ], [ %result_val_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_2_1 [1/1] 0.00ns
bb32.i:7  %temp_kernel_val_2_1 = phi i8 [ undef, %entry ], [ %result_val27_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_2_2 [1/1] 0.00ns
bb32.i:8  %temp_kernel_val_2_2 = phi i8 [ undef, %entry ], [ %result_val28_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: i [1/1] 0.00ns
bb32.i:9  %i = phi i2 [ 0, %entry ], [ %i_3, %bb30.i ]    ; <i2> [#uses=7]

ST_2: stg_27 [1/1] 0.00ns
bb32.i:10  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_2: exitcond [1/1] 1.36ns
bb32.i:11  %exitcond = icmp eq i2 %i, -1                   ; <i1> [#uses=1]

ST_2: i_3 [1/1] 0.85ns
bb32.i:12  %i_3 = add i2 %i, 1                             ; <i2> [#uses=1]

ST_2: stg_30 [1/1] 0.00ns
bb32.i:13  br i1 %exitcond, label %"getStructuringElement<unsigned char,int,int,3,3>.exit", label %bb27.i.preheader

ST_2: sel_tmp37_i [1/1] 1.36ns
bb27.i.preheader:0  %sel_tmp37_i = icmp eq i2 %i, 1                 ; <i1> [#uses=8]

ST_2: sel_tmp44_i [1/1] 1.36ns
bb27.i.preheader:1  %sel_tmp44_i = icmp ne i2 %i, 0                 ; <i1> [#uses=1]

ST_2: sel_tmp45_i [1/1] 1.36ns
bb27.i.preheader:2  %sel_tmp45_i = icmp ne i2 %i, 1                 ; <i1> [#uses=1]

ST_2: sel_tmp46_i [1/1] 1.37ns
bb27.i.preheader:3  %sel_tmp46_i = and i1 %sel_tmp44_i, %sel_tmp45_i ; <i1> [#uses=4]

ST_2: sel_tmp49_i [1/1] 1.36ns
bb27.i.preheader:4  %sel_tmp49_i = icmp eq i2 %i, 0                 ; <i1> [#uses=5]

ST_2: stg_36 [1/1] 1.39ns
bb27.i.preheader:5  br label %bb27.i

ST_2: stg_37 [2/2] 0.00ns
getStructuringElement<unsigned char,int,int,3,3>.exit:0  call fastcc void @"filter_opr<erode_kernel,16,16,unsigned char,int,1080,1920,3,3>"(i8* %p_src_data_stream_0_V, i8* %p_src_data_stream_1_V, i8* %p_src_data_stream_2_V, i8* %p_dst_data_stream_0_V, i8* %p_dst_data_stream_1_V, i8* %p_dst_data_stream_2_V, i8 %temp_kernel_val_0_0, i8 %temp_kernel_val_0_1, i8 %temp_kernel_val_0_2, i8 %temp_kernel_val_1_0, i8 %temp_kernel_val_1_1, i8 %temp_kernel_val_1_2, i8 %temp_kernel_val_2_0, i8 %temp_kernel_val_2_1, i8 %temp_kernel_val_2_2, i12 %p_src_rows_V_read_2, i12 %p_src_cols_V_read_2)


 <State 3>: 5.47ns
ST_3: result_val2_6_i [1/1] 0.00ns
bb27.i:0  %result_val2_6_i = phi i8 [ %newSel29_i, %bb26_ifconv.i ], [ %temp_kernel_val_0_2, %bb27.i.preheader ] ; <i8> [#uses=5]

ST_3: result_val13_6_i [1/1] 0.00ns
bb27.i:1  %result_val13_6_i = phi i8 [ %result_val13_5_i, %bb26_ifconv.i ], [ %temp_kernel_val_1_0, %bb27.i.preheader ] ; <i8> [#uses=3]

ST_3: result_val14_6_i [1/1] 0.00ns
bb27.i:2  %result_val14_6_i = phi i8 [ %newSel31_i, %bb26_ifconv.i ], [ %temp_kernel_val_1_1, %bb27.i.preheader ] ; <i8> [#uses=3]

ST_3: result_val16_6_i [1/1] 0.00ns
bb27.i:3  %result_val16_6_i = phi i8 [ %newSel34_i, %bb26_ifconv.i ], [ %temp_kernel_val_0_1, %bb27.i.preheader ] ; <i8> [#uses=4]

ST_3: result_val1520_6_i [1/1] 0.00ns
bb27.i:4  %result_val1520_6_i = phi i8 [ %newSel37_i, %bb26_ifconv.i ], [ %temp_kernel_val_1_2, %bb27.i.preheader ] ; <i8> [#uses=4]

ST_3: result_val26_6_i [1/1] 0.00ns
bb27.i:5  %result_val26_6_i = phi i8 [ %result_val26_5_i, %bb26_ifconv.i ], [ %temp_kernel_val_2_0, %bb27.i.preheader ] ; <i8> [#uses=2]

ST_3: result_val_6_i [1/1] 0.00ns
bb27.i:6  %result_val_6_i = phi i8 [ %newSel39_i, %bb26_ifconv.i ], [ %temp_kernel_val_0_0, %bb27.i.preheader ] ; <i8> [#uses=3]

ST_3: result_val27_6_i [1/1] 0.00ns
bb27.i:7  %result_val27_6_i = phi i8 [ %newSel42_i, %bb26_ifconv.i ], [ %temp_kernel_val_2_1, %bb27.i.preheader ] ; <i8> [#uses=4]

ST_3: result_val28_6_i [1/1] 0.00ns
bb27.i:8  %result_val28_6_i = phi i8 [ %newSel43_i, %bb26_ifconv.i ], [ %temp_kernel_val_2_2, %bb27.i.preheader ] ; <i8> [#uses=2]

ST_3: j [1/1] 0.00ns
bb27.i:9  %j = phi i2 [ %indvar_next1_i, %bb26_ifconv.i ], [ 0, %bb27.i.preheader ] ; <i2> [#uses=7]

ST_3: stg_48 [1/1] 0.00ns
bb27.i:10  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_3: exitcond7 [1/1] 1.36ns
bb27.i:11  %exitcond7 = icmp eq i2 %j, -1                  ; <i1> [#uses=1]

ST_3: indvar_next1_i [1/1] 0.85ns
bb27.i:12  %indvar_next1_i = add i2 %j, 1                  ; <i2> [#uses=1]

ST_3: stg_51 [1/1] 1.57ns
bb27.i:13  br i1 %exitcond7, label %bb30.i, label %bb26_ifconv.i

ST_3: sel_tmp38_i [1/1] 1.36ns
bb26_ifconv.i:0  %sel_tmp38_i = icmp eq i2 %j, 0                 ; <i1> [#uses=2]

ST_3: sel_tmp39_i [1/1] 1.37ns
bb26_ifconv.i:1  %sel_tmp39_i = and i1 %sel_tmp37_i, %sel_tmp38_i ; <i1> [#uses=2]

ST_3: sel_tmp47_i [1/1] 1.37ns
bb26_ifconv.i:2  %sel_tmp47_i = and i1 %sel_tmp46_i, %sel_tmp38_i ; <i1> [#uses=3]

ST_3: sel_tmp52_i [1/1] 1.36ns
bb26_ifconv.i:3  %sel_tmp52_i = icmp ne i2 %j, 0                 ; <i1> [#uses=1]

ST_3: sel_tmp54_i [1/1] 1.36ns
bb26_ifconv.i:4  %sel_tmp54_i = icmp ne i2 %j, 1                 ; <i1> [#uses=1]

ST_3: tmp1_i [1/1] 1.37ns
bb26_ifconv.i:5  %tmp1_i = and i1 %sel_tmp52_i, %sel_tmp54_i     ; <i1> [#uses=1]

ST_3: sel_tmp58_i [1/1] 1.36ns
bb26_ifconv.i:6  %sel_tmp58_i = icmp eq i2 %j, 1                 ; <i1> [#uses=4]

ST_3: sel_tmp59_i [1/1] 1.37ns
bb26_ifconv.i:7  %sel_tmp59_i = and i1 %sel_tmp49_i, %sel_tmp58_i ; <i1> [#uses=2]

ST_3: sel_tmp61_i [1/1] 1.37ns
bb26_ifconv.i:9  %sel_tmp61_i = and i1 %sel_tmp46_i, %sel_tmp58_i ; <i1> [#uses=1]

ST_3: tmp_63_i [1/1] 1.37ns
bb26_ifconv.i:10  %tmp_63_i = or i2 %i, %j                        ; <i2> [#uses=1]

ST_3: tmp_64_i [1/1] 1.36ns
bb26_ifconv.i:11  %tmp_64_i = icmp eq i2 %tmp_63_i, 0             ; <i1> [#uses=3]

ST_3: or_cond_i [1/1] 1.37ns
bb26_ifconv.i:12  %or_cond_i = or i1 %sel_tmp47_i, %sel_tmp39_i   ; <i1> [#uses=3]

ST_3: tmp [1/1] 1.37ns
bb26_ifconv.i:14  %tmp = or i1 %tmp1_i, %sel_tmp58_i              ; <i1> [#uses=2]

ST_3: sel_tmp62_i [1/1] 1.37ns
bb26_ifconv.i:24  %sel_tmp62_i = select i1 %sel_tmp39_i, i8 1, i8 %result_val13_6_i ; <i8> [#uses=1]

ST_3: result_val13_5_i [1/1] 1.37ns
bb26_ifconv.i:25  %result_val13_5_i = select i1 %sel_tmp47_i, i8 %result_val13_6_i, i8 %sel_tmp62_i ; <i8> [#uses=1]

ST_3: result_val26_5_i [1/1] 1.37ns
bb26_ifconv.i:34  %result_val26_5_i = select i1 %sel_tmp47_i, i8 1, i8 %result_val26_6_i ; <i8> [#uses=1]


 <State 4>: 5.48ns
ST_4: sel_tmp60_i [1/1] 1.37ns
bb26_ifconv.i:8  %sel_tmp60_i = and i1 %sel_tmp37_i, %sel_tmp58_i ; <i1> [#uses=2]

ST_4: or_cond8_i [1/1] 1.37ns
bb26_ifconv.i:13  %or_cond8_i = or i1 %tmp_64_i, %sel_tmp61_i     ; <i1> [#uses=1]

ST_4: or_cond9_i [1/1] 1.37ns
bb26_ifconv.i:15  %or_cond9_i = and i1 %sel_tmp37_i, %tmp         ; <i1> [#uses=3]

ST_4: newSel_i [1/1] 1.37ns
bb26_ifconv.i:16  %newSel_i = select i1 %sel_tmp59_i, i8 %result_val2_6_i, i8 1 ; <i8> [#uses=1]

ST_4: or_cond11_i [1/1] 1.37ns
bb26_ifconv.i:17  %or_cond11_i = or i1 %or_cond_i, %or_cond8_i    ; <i1> [#uses=6]

ST_4: newSel27_i [1/1] 1.37ns
bb26_ifconv.i:18  %newSel27_i = select i1 %or_cond9_i, i8 %result_val2_6_i, i8 %newSel_i ; <i8> [#uses=1]

ST_4: tmp5 [1/1] 1.37ns
bb26_ifconv.i:19  %tmp5 = or i1 %sel_tmp37_i, %sel_tmp49_i        ; <i1> [#uses=1]

ST_4: or_cond12_i [1/1] 1.37ns
bb26_ifconv.i:20  %or_cond12_i = and i1 %tmp, %tmp5               ; <i1> [#uses=1]

ST_4: newSel28_i [1/1] 1.37ns
bb26_ifconv.i:21  %newSel28_i = select i1 %or_cond11_i, i8 %result_val2_6_i, i8 %newSel27_i ; <i8> [#uses=1]

ST_4: or_cond13_i [1/1] 1.37ns
bb26_ifconv.i:22  %or_cond13_i = or i1 %or_cond11_i, %or_cond12_i ; <i1> [#uses=2]

ST_4: newSel29_i [1/1] 1.37ns
bb26_ifconv.i:23  %newSel29_i = select i1 %or_cond13_i, i8 %newSel28_i, i8 %result_val2_6_i ; <i8> [#uses=1]

ST_4: newSel30_i [1/1] 1.37ns
bb26_ifconv.i:26  %newSel30_i = select i1 %sel_tmp60_i, i8 1, i8 %result_val14_6_i ; <i8> [#uses=1]

ST_4: newSel31_i [1/1] 1.37ns
bb26_ifconv.i:27  %newSel31_i = select i1 %or_cond11_i, i8 %result_val14_6_i, i8 %newSel30_i ; <i8> [#uses=1]

ST_4: newSel32_i [1/1] 1.37ns
bb26_ifconv.i:28  %newSel32_i = select i1 %sel_tmp59_i, i8 1, i8 %result_val16_6_i ; <i8> [#uses=1]

ST_4: newSel33_i [1/1] 1.37ns
bb26_ifconv.i:29  %newSel33_i = select i1 %or_cond9_i, i8 %result_val16_6_i, i8 %newSel32_i ; <i8> [#uses=1]

ST_4: newSel34_i [1/1] 1.37ns
bb26_ifconv.i:30  %newSel34_i = select i1 %or_cond11_i, i8 %result_val16_6_i, i8 %newSel33_i ; <i8> [#uses=1]

ST_4: newSel35_i [1/1] 1.37ns
bb26_ifconv.i:31  %newSel35_i = select i1 %sel_tmp60_i, i8 %result_val1520_6_i, i8 1 ; <i8> [#uses=1]

ST_4: newSel36_i [1/1] 1.37ns
bb26_ifconv.i:32  %newSel36_i = select i1 %or_cond9_i, i8 %newSel35_i, i8 %result_val1520_6_i ; <i8> [#uses=1]

ST_4: newSel37_i [1/1] 1.37ns
bb26_ifconv.i:33  %newSel37_i = select i1 %or_cond11_i, i8 %result_val1520_6_i, i8 %newSel36_i ; <i8> [#uses=1]

ST_4: newSel38_i [1/1] 1.37ns
bb26_ifconv.i:35  %newSel38_i = select i1 %tmp_64_i, i8 1, i8 %result_val_6_i ; <i8> [#uses=1]

ST_4: newSel39_i [1/1] 1.37ns
bb26_ifconv.i:36  %newSel39_i = select i1 %or_cond_i, i8 %result_val_6_i, i8 %newSel38_i ; <i8> [#uses=1]

ST_4: newSel40_i [1/1] 1.37ns
bb26_ifconv.i:37  %newSel40_i = select i1 %tmp_64_i, i8 %result_val27_6_i, i8 1 ; <i8> [#uses=1]

ST_4: newSel41_i [1/1] 1.37ns
bb26_ifconv.i:38  %newSel41_i = select i1 %or_cond_i, i8 %result_val27_6_i, i8 %newSel40_i ; <i8> [#uses=1]

ST_4: newSel42_i [1/1] 1.37ns
bb26_ifconv.i:39  %newSel42_i = select i1 %or_cond11_i, i8 %newSel41_i, i8 %result_val27_6_i ; <i8> [#uses=1]

ST_4: newSel43_i [1/1] 1.37ns
bb26_ifconv.i:40  %newSel43_i = select i1 %or_cond13_i, i8 %result_val28_6_i, i8 1 ; <i8> [#uses=1]

ST_4: stg_93 [1/1] 0.00ns
bb26_ifconv.i:41  br label %bb27.i


 <State 5>: 5.47ns
ST_5: result_val2_2_i [1/1] 0.00ns
bb30.i:0  %result_val2_2_i = phi i8 [ %newSel47_i, %bb29_ifconv.i ], [ %result_val2_6_i, %bb27.i ] ; <i8> [#uses=5]

ST_5: result_val13_2_i [1/1] 0.00ns
bb30.i:1  %result_val13_2_i = phi i8 [ %result_val13_1_i, %bb29_ifconv.i ], [ %result_val13_6_i, %bb27.i ] ; <i8> [#uses=3]

ST_5: result_val14_2_i [1/1] 0.00ns
bb30.i:2  %result_val14_2_i = phi i8 [ %newSel49_i, %bb29_ifconv.i ], [ %result_val14_6_i, %bb27.i ] ; <i8> [#uses=3]

ST_5: result_val16_2_i [1/1] 0.00ns
bb30.i:3  %result_val16_2_i = phi i8 [ %newSel52_i, %bb29_ifconv.i ], [ %result_val16_6_i, %bb27.i ] ; <i8> [#uses=4]

ST_5: result_val1520_2_i [1/1] 0.00ns
bb30.i:4  %result_val1520_2_i = phi i8 [ %newSel55_i, %bb29_ifconv.i ], [ %result_val1520_6_i, %bb27.i ] ; <i8> [#uses=4]

ST_5: result_val26_2_i [1/1] 0.00ns
bb30.i:5  %result_val26_2_i = phi i8 [ %result_val26_1_i, %bb29_ifconv.i ], [ %result_val26_6_i, %bb27.i ] ; <i8> [#uses=2]

ST_5: result_val_2_i [1/1] 0.00ns
bb30.i:6  %result_val_2_i = phi i8 [ %newSel57_i, %bb29_ifconv.i ], [ %result_val_6_i, %bb27.i ] ; <i8> [#uses=3]

ST_5: result_val27_2_i [1/1] 0.00ns
bb30.i:7  %result_val27_2_i = phi i8 [ %newSel60_i, %bb29_ifconv.i ], [ %result_val27_6_i, %bb27.i ] ; <i8> [#uses=4]

ST_5: result_val28_2_i [1/1] 0.00ns
bb30.i:8  %result_val28_2_i = phi i8 [ %newSel61_i, %bb29_ifconv.i ], [ %result_val28_6_i, %bb27.i ] ; <i8> [#uses=2]

ST_5: indvar_i [1/1] 0.00ns
bb30.i:9  %indvar_i = phi i32 [ %indvar_next_i, %bb29_ifconv.i ], [ 0, %bb27.i ] ; <i32> [#uses=3]

ST_5: exitcond5_i [1/1] 2.52ns
bb30.i:10  %exitcond5_i = icmp eq i32 %indvar_i, 0         ; <i1> [#uses=1]

ST_5: stg_105 [1/1] 0.00ns
bb30.i:11  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0) nounwind

ST_5: indvar_next_i [1/1] 2.49ns
bb30.i:12  %indvar_next_i = add i32 %indvar_i, 1           ; <i32> [#uses=1]

ST_5: stg_107 [1/1] 0.00ns
bb30.i:13  br i1 %exitcond5_i, label %bb32.i, label %bb29_ifconv.i

ST_5: tmp_103 [1/1] 0.00ns
bb29_ifconv.i:0  %tmp_103 = trunc i32 %indvar_i to i2            ; <i2> [#uses=4]

ST_5: sel_tmp72_i [1/1] 1.36ns
bb29_ifconv.i:1  %sel_tmp72_i = icmp eq i2 %tmp_103, 1           ; <i1> [#uses=3]

ST_5: sel_tmp73_i [1/1] 1.37ns
bb29_ifconv.i:2  %sel_tmp73_i = and i1 %sel_tmp37_i, %sel_tmp72_i ; <i1> [#uses=2]

ST_5: sel_tmp77_i [1/1] 1.37ns
bb29_ifconv.i:3  %sel_tmp77_i = and i1 %sel_tmp46_i, %sel_tmp72_i ; <i1> [#uses=3]

ST_5: sel_tmp80_i [1/1] 1.36ns
bb29_ifconv.i:4  %sel_tmp80_i = icmp ne i2 %tmp_103, 1           ; <i1> [#uses=1]

ST_5: sel_tmp81_i [1/1] 1.36ns
bb29_ifconv.i:5  %sel_tmp81_i = icmp ne i2 %tmp_103, -2          ; <i1> [#uses=1]

ST_5: tmp29_i [1/1] 1.37ns
bb29_ifconv.i:6  %tmp29_i = and i1 %sel_tmp80_i, %sel_tmp81_i    ; <i1> [#uses=1]

ST_5: sel_tmp83_i [1/1] 1.36ns
bb29_ifconv.i:7  %sel_tmp83_i = icmp eq i2 %tmp_103, -2          ; <i1> [#uses=4]

ST_5: sel_tmp84_i [1/1] 1.37ns
bb29_ifconv.i:8  %sel_tmp84_i = and i1 %sel_tmp49_i, %sel_tmp83_i ; <i1> [#uses=2]

ST_5: sel_tmp86_i [1/1] 1.37ns
bb29_ifconv.i:9  %sel_tmp86_i = and i1 %sel_tmp37_i, %sel_tmp83_i ; <i1> [#uses=2]

ST_5: sel_tmp87_i [1/1] 1.37ns
bb29_ifconv.i:10  %sel_tmp87_i = and i1 %sel_tmp46_i, %sel_tmp83_i ; <i1> [#uses=1]

ST_5: sel_tmp88_i [1/1] 1.37ns
bb29_ifconv.i:11  %sel_tmp88_i = and i1 %sel_tmp49_i, %sel_tmp72_i ; <i1> [#uses=3]

ST_5: or_cond36_i [1/1] 1.37ns
bb29_ifconv.i:12  %or_cond36_i = or i1 %sel_tmp77_i, %sel_tmp73_i ; <i1> [#uses=3]

ST_5: tmp3 [1/1] 1.37ns
bb29_ifconv.i:14  %tmp3 = or i1 %tmp29_i, %sel_tmp83_i            ; <i1> [#uses=2]

ST_5: or_cond38_i [1/1] 1.37ns
bb29_ifconv.i:15  %or_cond38_i = and i1 %sel_tmp37_i, %tmp3       ; <i1> [#uses=3]

ST_5: tmp6 [1/1] 1.37ns
bb29_ifconv.i:19  %tmp6 = or i1 %sel_tmp37_i, %sel_tmp49_i        ; <i1> [#uses=1]

ST_5: or_cond41_i [1/1] 1.37ns
bb29_ifconv.i:20  %or_cond41_i = and i1 %tmp3, %tmp6              ; <i1> [#uses=1]

ST_5: sel_tmp89_i [1/1] 1.37ns
bb29_ifconv.i:24  %sel_tmp89_i = select i1 %sel_tmp73_i, i8 0, i8 %result_val13_2_i ; <i8> [#uses=1]

ST_5: result_val13_1_i [1/1] 1.37ns
bb29_ifconv.i:25  %result_val13_1_i = select i1 %sel_tmp77_i, i8 %result_val13_2_i, i8 %sel_tmp89_i ; <i8> [#uses=1]

ST_5: result_val26_1_i [1/1] 1.37ns
bb29_ifconv.i:34  %result_val26_1_i = select i1 %sel_tmp77_i, i8 0, i8 %result_val26_2_i ; <i8> [#uses=1]

ST_5: newSel56_i [1/1] 1.37ns
bb29_ifconv.i:35  %newSel56_i = select i1 %sel_tmp88_i, i8 0, i8 %result_val_2_i ; <i8> [#uses=1]

ST_5: newSel57_i [1/1] 1.37ns
bb29_ifconv.i:36  %newSel57_i = select i1 %or_cond36_i, i8 %result_val_2_i, i8 %newSel56_i ; <i8> [#uses=1]


 <State 6>: 5.48ns
ST_6: or_cond37_i [1/1] 1.37ns
bb29_ifconv.i:13  %or_cond37_i = or i1 %sel_tmp88_i, %sel_tmp87_i ; <i1> [#uses=1]

ST_6: newSel44_i [1/1] 1.37ns
bb29_ifconv.i:16  %newSel44_i = select i1 %sel_tmp84_i, i8 %result_val2_2_i, i8 0 ; <i8> [#uses=1]

ST_6: or_cond40_i [1/1] 1.37ns
bb29_ifconv.i:17  %or_cond40_i = or i1 %or_cond36_i, %or_cond37_i ; <i1> [#uses=6]

ST_6: newSel45_i [1/1] 1.37ns
bb29_ifconv.i:18  %newSel45_i = select i1 %or_cond38_i, i8 %result_val2_2_i, i8 %newSel44_i ; <i8> [#uses=1]

ST_6: newSel46_i [1/1] 1.37ns
bb29_ifconv.i:21  %newSel46_i = select i1 %or_cond40_i, i8 %result_val2_2_i, i8 %newSel45_i ; <i8> [#uses=1]

ST_6: or_cond42_i [1/1] 1.37ns
bb29_ifconv.i:22  %or_cond42_i = or i1 %or_cond40_i, %or_cond41_i ; <i1> [#uses=2]

ST_6: newSel47_i [1/1] 1.37ns
bb29_ifconv.i:23  %newSel47_i = select i1 %or_cond42_i, i8 %newSel46_i, i8 %result_val2_2_i ; <i8> [#uses=1]

ST_6: newSel48_i [1/1] 1.37ns
bb29_ifconv.i:26  %newSel48_i = select i1 %sel_tmp86_i, i8 0, i8 %result_val14_2_i ; <i8> [#uses=1]

ST_6: newSel49_i [1/1] 1.37ns
bb29_ifconv.i:27  %newSel49_i = select i1 %or_cond40_i, i8 %result_val14_2_i, i8 %newSel48_i ; <i8> [#uses=1]

ST_6: newSel50_i [1/1] 1.37ns
bb29_ifconv.i:28  %newSel50_i = select i1 %sel_tmp84_i, i8 0, i8 %result_val16_2_i ; <i8> [#uses=1]

ST_6: newSel51_i [1/1] 1.37ns
bb29_ifconv.i:29  %newSel51_i = select i1 %or_cond38_i, i8 %result_val16_2_i, i8 %newSel50_i ; <i8> [#uses=1]

ST_6: newSel52_i [1/1] 1.37ns
bb29_ifconv.i:30  %newSel52_i = select i1 %or_cond40_i, i8 %result_val16_2_i, i8 %newSel51_i ; <i8> [#uses=1]

ST_6: newSel53_i [1/1] 1.37ns
bb29_ifconv.i:31  %newSel53_i = select i1 %sel_tmp86_i, i8 %result_val1520_2_i, i8 0 ; <i8> [#uses=1]

ST_6: newSel54_i [1/1] 1.37ns
bb29_ifconv.i:32  %newSel54_i = select i1 %or_cond38_i, i8 %newSel53_i, i8 %result_val1520_2_i ; <i8> [#uses=1]

ST_6: newSel55_i [1/1] 1.37ns
bb29_ifconv.i:33  %newSel55_i = select i1 %or_cond40_i, i8 %result_val1520_2_i, i8 %newSel54_i ; <i8> [#uses=1]

ST_6: newSel58_i [1/1] 1.37ns
bb29_ifconv.i:37  %newSel58_i = select i1 %sel_tmp88_i, i8 %result_val27_2_i, i8 0 ; <i8> [#uses=1]

ST_6: newSel59_i [1/1] 1.37ns
bb29_ifconv.i:38  %newSel59_i = select i1 %or_cond36_i, i8 %result_val27_2_i, i8 %newSel58_i ; <i8> [#uses=1]

ST_6: newSel60_i [1/1] 1.37ns
bb29_ifconv.i:39  %newSel60_i = select i1 %or_cond40_i, i8 %newSel59_i, i8 %result_val27_2_i ; <i8> [#uses=1]

ST_6: newSel61_i [1/1] 1.37ns
bb29_ifconv.i:40  %newSel61_i = select i1 %or_cond42_i, i8 %result_val28_2_i, i8 0 ; <i8> [#uses=1]

ST_6: stg_149 [1/1] 0.00ns
bb29_ifconv.i:41  br label %bb30.i


 <State 7>: 0.00ns
ST_7: stg_150 [1/2] 0.00ns
getStructuringElement<unsigned char,int,int,3,3>.exit:0  call fastcc void @"filter_opr<erode_kernel,16,16,unsigned char,int,1080,1920,3,3>"(i8* %p_src_data_stream_0_V, i8* %p_src_data_stream_1_V, i8* %p_src_data_stream_2_V, i8* %p_dst_data_stream_0_V, i8* %p_dst_data_stream_1_V, i8* %p_dst_data_stream_2_V, i8 %temp_kernel_val_0_0, i8 %temp_kernel_val_0_1, i8 %temp_kernel_val_0_2, i8 %temp_kernel_val_1_0, i8 %temp_kernel_val_1_1, i8 %temp_kernel_val_1_2, i8 %temp_kernel_val_2_0, i8 %temp_kernel_val_2_1, i8 %temp_kernel_val_2_2, i12 %p_src_rows_V_read_2, i12 %p_src_cols_V_read_2)

ST_7: stg_151 [1/1] 0.00ns
getStructuringElement<unsigned char,int,int,3,3>.exit:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5f042b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5f04300; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_0_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x6fc5460; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_1_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x6fc54b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_2_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x6517860; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x65178b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x661fd00; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x661fd50; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty               (specfifo         ) [ 00000000]
empty_136           (specfifo         ) [ 00000000]
empty_137           (specfifo         ) [ 00000000]
empty_138           (specfifo         ) [ 00000000]
empty_139           (specfifo         ) [ 00000000]
empty_140           (specfifo         ) [ 00000000]
p_src_cols_V_read_2 (wireread         ) [ 00111111]
p_src_rows_V_read_2 (wireread         ) [ 00111111]
stg_16              (br               ) [ 01111110]
temp_kernel_val_0_2 (phi              ) [ 00111001]
temp_kernel_val_1_0 (phi              ) [ 00111001]
temp_kernel_val_1_1 (phi              ) [ 00111001]
temp_kernel_val_0_1 (phi              ) [ 00111001]
temp_kernel_val_1_2 (phi              ) [ 00111001]
temp_kernel_val_2_0 (phi              ) [ 00111001]
temp_kernel_val_0_0 (phi              ) [ 00111001]
temp_kernel_val_2_1 (phi              ) [ 00111001]
temp_kernel_val_2_2 (phi              ) [ 00111001]
i                   (phi              ) [ 00111000]
stg_27              (speclooptripcount) [ 00000000]
exitcond            (icmp             ) [ 00111110]
i_3                 (add              ) [ 01111110]
stg_30              (br               ) [ 00000000]
sel_tmp37_i         (icmp             ) [ 00011110]
sel_tmp44_i         (icmp             ) [ 00000000]
sel_tmp45_i         (icmp             ) [ 00000000]
sel_tmp46_i         (and              ) [ 00011110]
sel_tmp49_i         (icmp             ) [ 00011110]
stg_36              (br               ) [ 00111110]
result_val2_6_i     (phi              ) [ 00011110]
result_val13_6_i    (phi              ) [ 00010110]
result_val14_6_i    (phi              ) [ 00011110]
result_val16_6_i    (phi              ) [ 00011110]
result_val1520_6_i  (phi              ) [ 00011110]
result_val26_6_i    (phi              ) [ 00010110]
result_val_6_i      (phi              ) [ 00011110]
result_val27_6_i    (phi              ) [ 00011110]
result_val28_6_i    (phi              ) [ 00011110]
j                   (phi              ) [ 00010000]
stg_48              (speclooptripcount) [ 00000000]
exitcond7           (icmp             ) [ 00111110]
indvar_next1_i      (add              ) [ 00111110]
stg_51              (br               ) [ 00111110]
sel_tmp38_i         (icmp             ) [ 00000000]
sel_tmp39_i         (and              ) [ 00000000]
sel_tmp47_i         (and              ) [ 00000000]
sel_tmp52_i         (icmp             ) [ 00000000]
sel_tmp54_i         (icmp             ) [ 00000000]
tmp1_i              (and              ) [ 00000000]
sel_tmp58_i         (icmp             ) [ 00001000]
sel_tmp59_i         (and              ) [ 00001000]
sel_tmp61_i         (and              ) [ 00001000]
tmp_63_i            (or               ) [ 00000000]
tmp_64_i            (icmp             ) [ 00001000]
or_cond_i           (or               ) [ 00001000]
tmp                 (or               ) [ 00001000]
sel_tmp62_i         (select           ) [ 00000000]
result_val13_5_i    (select           ) [ 00111110]
result_val26_5_i    (select           ) [ 00111110]
sel_tmp60_i         (and              ) [ 00000000]
or_cond8_i          (or               ) [ 00000000]
or_cond9_i          (and              ) [ 00000000]
newSel_i            (select           ) [ 00000000]
or_cond11_i         (or               ) [ 00000000]
newSel27_i          (select           ) [ 00000000]
tmp5                (or               ) [ 00000000]
or_cond12_i         (and              ) [ 00000000]
newSel28_i          (select           ) [ 00000000]
or_cond13_i         (or               ) [ 00000000]
newSel29_i          (select           ) [ 00111110]
newSel30_i          (select           ) [ 00000000]
newSel31_i          (select           ) [ 00111110]
newSel32_i          (select           ) [ 00000000]
newSel33_i          (select           ) [ 00000000]
newSel34_i          (select           ) [ 00111110]
newSel35_i          (select           ) [ 00000000]
newSel36_i          (select           ) [ 00000000]
newSel37_i          (select           ) [ 00111110]
newSel38_i          (select           ) [ 00000000]
newSel39_i          (select           ) [ 00111110]
newSel40_i          (select           ) [ 00000000]
newSel41_i          (select           ) [ 00000000]
newSel42_i          (select           ) [ 00111110]
newSel43_i          (select           ) [ 00111110]
stg_93              (br               ) [ 00111110]
result_val2_2_i     (phi              ) [ 01100110]
result_val13_2_i    (phi              ) [ 01100100]
result_val14_2_i    (phi              ) [ 01100110]
result_val16_2_i    (phi              ) [ 01100110]
result_val1520_2_i  (phi              ) [ 01100110]
result_val26_2_i    (phi              ) [ 01100100]
result_val_2_i      (phi              ) [ 01100100]
result_val27_2_i    (phi              ) [ 01100110]
result_val28_2_i    (phi              ) [ 01100110]
indvar_i            (phi              ) [ 00000100]
exitcond5_i         (icmp             ) [ 00111110]
stg_105             (speclooptripcount) [ 00000000]
indvar_next_i       (add              ) [ 00111110]
stg_107             (br               ) [ 01111110]
tmp_103             (trunc            ) [ 00000000]
sel_tmp72_i         (icmp             ) [ 00000000]
sel_tmp73_i         (and              ) [ 00000000]
sel_tmp77_i         (and              ) [ 00000000]
sel_tmp80_i         (icmp             ) [ 00000000]
sel_tmp81_i         (icmp             ) [ 00000000]
tmp29_i             (and              ) [ 00000000]
sel_tmp83_i         (icmp             ) [ 00000000]
sel_tmp84_i         (and              ) [ 00000010]
sel_tmp86_i         (and              ) [ 00000010]
sel_tmp87_i         (and              ) [ 00000010]
sel_tmp88_i         (and              ) [ 00000010]
or_cond36_i         (or               ) [ 00000010]
tmp3                (or               ) [ 00000000]
or_cond38_i         (and              ) [ 00000010]
tmp6                (or               ) [ 00000000]
or_cond41_i         (and              ) [ 00000010]
sel_tmp89_i         (select           ) [ 00000000]
result_val13_1_i    (select           ) [ 00111110]
result_val26_1_i    (select           ) [ 00111110]
newSel56_i          (select           ) [ 00000000]
newSel57_i          (select           ) [ 00111110]
or_cond37_i         (or               ) [ 00000000]
newSel44_i          (select           ) [ 00000000]
or_cond40_i         (or               ) [ 00000000]
newSel45_i          (select           ) [ 00000000]
newSel46_i          (select           ) [ 00000000]
or_cond42_i         (or               ) [ 00000000]
newSel47_i          (select           ) [ 00111110]
newSel48_i          (select           ) [ 00000000]
newSel49_i          (select           ) [ 00111110]
newSel50_i          (select           ) [ 00000000]
newSel51_i          (select           ) [ 00000000]
newSel52_i          (select           ) [ 00111110]
newSel53_i          (select           ) [ 00000000]
newSel54_i          (select           ) [ 00000000]
newSel55_i          (select           ) [ 00111110]
newSel58_i          (select           ) [ 00000000]
newSel59_i          (select           ) [ 00000000]
newSel60_i          (select           ) [ 00111110]
newSel61_i          (select           ) [ 00111110]
stg_149             (br               ) [ 00111110]
stg_150             (call             ) [ 00000000]
stg_151             (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_src_data_stream_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst_data_stream_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_dst_data_stream_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_dst_data_stream_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str170"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str167"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str164"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str161"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str158"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str155"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.i12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_opr<erode_kernel,16,16,unsigned char,int,1080,1920,3,3>"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="p_src_cols_V_read_2_wireread_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="12" slack="0"/>
<pin id="60" dir="0" index="1" bw="12" slack="0"/>
<pin id="61" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="p_src_cols_V_read_2/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_src_rows_V_read_2_wireread_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="12" slack="0"/>
<pin id="66" dir="0" index="1" bw="12" slack="0"/>
<pin id="67" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="p_src_rows_V_read_2/1 "/>
</bind>
</comp>

<comp id="70" class="1005" name="temp_kernel_val_0_2_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="1"/>
<pin id="72" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_kernel_val_0_2 (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="temp_kernel_val_0_2_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="8" slack="1"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="temp_kernel_val_0_2/2 "/>
</bind>
</comp>

<comp id="82" class="1005" name="temp_kernel_val_1_0_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="1"/>
<pin id="84" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_kernel_val_1_0 (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="temp_kernel_val_1_0_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="8" slack="1"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="temp_kernel_val_1_0/2 "/>
</bind>
</comp>

<comp id="94" class="1005" name="temp_kernel_val_1_1_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="1"/>
<pin id="96" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_kernel_val_1_1 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="temp_kernel_val_1_1_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="8" slack="1"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="temp_kernel_val_1_1/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="temp_kernel_val_0_1_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="1"/>
<pin id="108" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_kernel_val_0_1 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="temp_kernel_val_0_1_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="8" slack="1"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="temp_kernel_val_0_1/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="temp_kernel_val_1_2_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="1"/>
<pin id="120" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_kernel_val_1_2 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="temp_kernel_val_1_2_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="8" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="temp_kernel_val_1_2/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="temp_kernel_val_2_0_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="1"/>
<pin id="132" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_kernel_val_2_0 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="temp_kernel_val_2_0_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="8" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="temp_kernel_val_2_0/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="temp_kernel_val_0_0_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="1"/>
<pin id="144" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_kernel_val_0_0 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="temp_kernel_val_0_0_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="8" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="temp_kernel_val_0_0/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="temp_kernel_val_2_1_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="1"/>
<pin id="156" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_kernel_val_2_1 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="temp_kernel_val_2_1_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="8" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="temp_kernel_val_2_1/2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="temp_kernel_val_2_2_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="1"/>
<pin id="168" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_kernel_val_2_2 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="temp_kernel_val_2_2_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="8" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="temp_kernel_val_2_2/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="i_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="1"/>
<pin id="180" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="2" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="result_val2_6_i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="1"/>
<pin id="192" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_val2_6_i (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="result_val2_6_i_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="8" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="result_val2_6_i/3 "/>
</bind>
</comp>

<comp id="201" class="1005" name="result_val13_6_i_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="1"/>
<pin id="203" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_val13_6_i (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="result_val13_6_i_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="8" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="result_val13_6_i/3 "/>
</bind>
</comp>

<comp id="212" class="1005" name="result_val14_6_i_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="1"/>
<pin id="214" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_val14_6_i (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="result_val14_6_i_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="8" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="result_val14_6_i/3 "/>
</bind>
</comp>

<comp id="223" class="1005" name="result_val16_6_i_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="1"/>
<pin id="225" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_val16_6_i (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="result_val16_6_i_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="8" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="result_val16_6_i/3 "/>
</bind>
</comp>

<comp id="234" class="1005" name="result_val1520_6_i_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="1"/>
<pin id="236" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_val1520_6_i (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="result_val1520_6_i_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="8" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="result_val1520_6_i/3 "/>
</bind>
</comp>

<comp id="245" class="1005" name="result_val26_6_i_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="1"/>
<pin id="247" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_val26_6_i (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="result_val26_6_i_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="8" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="result_val26_6_i/3 "/>
</bind>
</comp>

<comp id="256" class="1005" name="result_val_6_i_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="1"/>
<pin id="258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_val_6_i (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="result_val_6_i_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="8" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="result_val_6_i/3 "/>
</bind>
</comp>

<comp id="267" class="1005" name="result_val27_6_i_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="1"/>
<pin id="269" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_val27_6_i (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="result_val27_6_i_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="8" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="result_val27_6_i/3 "/>
</bind>
</comp>

<comp id="278" class="1005" name="result_val28_6_i_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="1"/>
<pin id="280" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_val28_6_i (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="result_val28_6_i_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="8" slack="1"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="result_val28_6_i/3 "/>
</bind>
</comp>

<comp id="289" class="1005" name="j_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="1"/>
<pin id="291" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="j_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="0"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="1" slack="1"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="300" class="1005" name="result_val2_2_i_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="1"/>
<pin id="302" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_val2_2_i (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="result_val2_2_i_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="8" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="result_val2_2_i/5 "/>
</bind>
</comp>

<comp id="312" class="1005" name="result_val13_2_i_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="1"/>
<pin id="314" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_val13_2_i (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="result_val13_2_i_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="8" slack="1"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="result_val13_2_i/5 "/>
</bind>
</comp>

<comp id="324" class="1005" name="result_val14_2_i_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="1"/>
<pin id="326" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_val14_2_i (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="result_val14_2_i_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="8" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="result_val14_2_i/5 "/>
</bind>
</comp>

<comp id="336" class="1005" name="result_val16_2_i_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_val16_2_i (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="result_val16_2_i_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="1"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="8" slack="1"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="result_val16_2_i/5 "/>
</bind>
</comp>

<comp id="348" class="1005" name="result_val1520_2_i_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="1"/>
<pin id="350" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_val1520_2_i (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="result_val1520_2_i_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="1"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="8" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="result_val1520_2_i/5 "/>
</bind>
</comp>

<comp id="360" class="1005" name="result_val26_2_i_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="1"/>
<pin id="362" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_val26_2_i (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="result_val26_2_i_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="8" slack="1"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="result_val26_2_i/5 "/>
</bind>
</comp>

<comp id="372" class="1005" name="result_val_2_i_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="1"/>
<pin id="374" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_val_2_i (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="result_val_2_i_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="8" slack="1"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="result_val_2_i/5 "/>
</bind>
</comp>

<comp id="384" class="1005" name="result_val27_2_i_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="1"/>
<pin id="386" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_val27_2_i (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="result_val27_2_i_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="1"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="8" slack="1"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="result_val27_2_i/5 "/>
</bind>
</comp>

<comp id="396" class="1005" name="result_val28_2_i_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="1"/>
<pin id="398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_val28_2_i (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="result_val28_2_i_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="1"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="8" slack="1"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="result_val28_2_i/5 "/>
</bind>
</comp>

<comp id="408" class="1005" name="indvar_i_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_i (phireg) "/>
</bind>
</comp>

<comp id="412" class="1004" name="indvar_i_phi_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="1" slack="1"/>
<pin id="416" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="indvar_i/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="0" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="0"/>
<pin id="423" dir="0" index="2" bw="8" slack="0"/>
<pin id="424" dir="0" index="3" bw="8" slack="0"/>
<pin id="425" dir="0" index="4" bw="8" slack="0"/>
<pin id="426" dir="0" index="5" bw="8" slack="0"/>
<pin id="427" dir="0" index="6" bw="8" slack="0"/>
<pin id="428" dir="0" index="7" bw="8" slack="0"/>
<pin id="429" dir="0" index="8" bw="8" slack="0"/>
<pin id="430" dir="0" index="9" bw="8" slack="0"/>
<pin id="431" dir="0" index="10" bw="8" slack="0"/>
<pin id="432" dir="0" index="11" bw="8" slack="0"/>
<pin id="433" dir="0" index="12" bw="8" slack="0"/>
<pin id="434" dir="0" index="13" bw="8" slack="0"/>
<pin id="435" dir="0" index="14" bw="8" slack="0"/>
<pin id="436" dir="0" index="15" bw="8" slack="0"/>
<pin id="437" dir="0" index="16" bw="12" slack="1"/>
<pin id="438" dir="0" index="17" bw="12" slack="1"/>
<pin id="439" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_37/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="2"/>
<pin id="458" dir="0" index="1" bw="1" slack="2"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/4 tmp6/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="exitcond_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="2" slack="0"/>
<pin id="462" dir="0" index="1" bw="2" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="i_3_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sel_tmp37_i_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="0" index="1" bw="2" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="sel_tmp37_i/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sel_tmp44_i_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="0" index="1" bw="2" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="sel_tmp44_i/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sel_tmp45_i_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="0" index="1" bw="2" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="sel_tmp45_i/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sel_tmp46_i_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp46_i/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sel_tmp49_i_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="0"/>
<pin id="498" dir="0" index="1" bw="2" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="sel_tmp49_i/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="exitcond7_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="0"/>
<pin id="504" dir="0" index="1" bw="2" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond7/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="indvar_next1_i_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next1_i/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sel_tmp38_i_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="0" index="1" bw="2" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="sel_tmp38_i/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sel_tmp39_i_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp39_i/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sel_tmp47_i_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp47_i/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="sel_tmp52_i_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="0"/>
<pin id="532" dir="0" index="1" bw="2" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="sel_tmp52_i/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sel_tmp54_i_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="2" slack="0"/>
<pin id="538" dir="0" index="1" bw="2" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="sel_tmp54_i/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp1_i_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1_i/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="sel_tmp58_i_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="0"/>
<pin id="550" dir="0" index="1" bw="2" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="sel_tmp58_i/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sel_tmp59_i_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp59_i/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="sel_tmp61_i_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp61_i/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_63_i_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="1"/>
<pin id="566" dir="0" index="1" bw="2" slack="0"/>
<pin id="567" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_63_i/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_64_i_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="2" slack="0"/>
<pin id="572" dir="0" index="1" bw="2" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_64_i/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="or_cond_i_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond_i/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="sel_tmp62_i_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="8" slack="0"/>
<pin id="591" dir="0" index="2" bw="8" slack="0"/>
<pin id="592" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="sel_tmp62_i/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="result_val13_5_i_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="8" slack="0"/>
<pin id="599" dir="0" index="2" bw="8" slack="0"/>
<pin id="600" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="result_val13_5_i/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="result_val26_5_i_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="8" slack="0"/>
<pin id="607" dir="0" index="2" bw="8" slack="0"/>
<pin id="608" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="result_val26_5_i/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="sel_tmp60_i_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="2"/>
<pin id="614" dir="0" index="1" bw="1" slack="1"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp60_i/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="or_cond8_i_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="1"/>
<pin id="618" dir="0" index="1" bw="1" slack="1"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond8_i/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="or_cond9_i_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="2"/>
<pin id="622" dir="0" index="1" bw="1" slack="1"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond9_i/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="newSel_i_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="0" index="1" bw="8" slack="1"/>
<pin id="627" dir="0" index="2" bw="8" slack="0"/>
<pin id="628" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel_i/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="or_cond11_i_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="1"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond11_i/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="newSel27_i_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="8" slack="1"/>
<pin id="639" dir="0" index="2" bw="8" slack="0"/>
<pin id="640" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel27_i/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="or_cond12_i_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond12_i/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="newSel28_i_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="8" slack="1"/>
<pin id="652" dir="0" index="2" bw="8" slack="0"/>
<pin id="653" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel28_i/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="or_cond13_i_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond13_i/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="newSel29_i_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="8" slack="0"/>
<pin id="666" dir="0" index="2" bw="8" slack="1"/>
<pin id="667" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel29_i/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="newSel30_i_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="8" slack="0"/>
<pin id="674" dir="0" index="2" bw="8" slack="1"/>
<pin id="675" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel30_i/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="newSel31_i_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="8" slack="1"/>
<pin id="682" dir="0" index="2" bw="8" slack="0"/>
<pin id="683" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel31_i/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="newSel32_i_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="1"/>
<pin id="689" dir="0" index="1" bw="8" slack="0"/>
<pin id="690" dir="0" index="2" bw="8" slack="1"/>
<pin id="691" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel32_i/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="newSel33_i_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="8" slack="1"/>
<pin id="697" dir="0" index="2" bw="8" slack="0"/>
<pin id="698" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel33_i/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="newSel34_i_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="8" slack="1"/>
<pin id="705" dir="0" index="2" bw="8" slack="0"/>
<pin id="706" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel34_i/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="newSel35_i_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="8" slack="1"/>
<pin id="713" dir="0" index="2" bw="8" slack="0"/>
<pin id="714" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel35_i/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="newSel36_i_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="8" slack="0"/>
<pin id="721" dir="0" index="2" bw="8" slack="1"/>
<pin id="722" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel36_i/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="newSel37_i_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="8" slack="1"/>
<pin id="729" dir="0" index="2" bw="8" slack="0"/>
<pin id="730" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel37_i/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="newSel38_i_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="0" index="1" bw="8" slack="0"/>
<pin id="737" dir="0" index="2" bw="8" slack="1"/>
<pin id="738" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel38_i/4 "/>
</bind>
</comp>

<comp id="741" class="1004" name="newSel39_i_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="1"/>
<pin id="743" dir="0" index="1" bw="8" slack="1"/>
<pin id="744" dir="0" index="2" bw="8" slack="0"/>
<pin id="745" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel39_i/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="newSel40_i_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="0" index="1" bw="8" slack="1"/>
<pin id="751" dir="0" index="2" bw="8" slack="0"/>
<pin id="752" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel40_i/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="newSel41_i_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="1"/>
<pin id="757" dir="0" index="1" bw="8" slack="1"/>
<pin id="758" dir="0" index="2" bw="8" slack="0"/>
<pin id="759" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel41_i/4 "/>
</bind>
</comp>

<comp id="762" class="1004" name="newSel42_i_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="8" slack="0"/>
<pin id="765" dir="0" index="2" bw="8" slack="1"/>
<pin id="766" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel42_i/4 "/>
</bind>
</comp>

<comp id="770" class="1004" name="newSel43_i_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="8" slack="1"/>
<pin id="773" dir="0" index="2" bw="8" slack="0"/>
<pin id="774" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel43_i/4 "/>
</bind>
</comp>

<comp id="778" class="1004" name="exitcond5_i_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="0"/>
<pin id="780" dir="0" index="1" bw="32" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond5_i/5 "/>
</bind>
</comp>

<comp id="784" class="1004" name="indvar_next_i_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next_i/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_103_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="0"/>
<pin id="792" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp_103/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="sel_tmp72_i_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="2" slack="0"/>
<pin id="796" dir="0" index="1" bw="2" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="sel_tmp72_i/5 "/>
</bind>
</comp>

<comp id="800" class="1004" name="sel_tmp73_i_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="2"/>
<pin id="802" dir="0" index="1" bw="1" slack="0"/>
<pin id="803" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp73_i/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="sel_tmp77_i_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="2"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp77_i/5 "/>
</bind>
</comp>

<comp id="810" class="1004" name="sel_tmp80_i_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="2" slack="0"/>
<pin id="812" dir="0" index="1" bw="2" slack="0"/>
<pin id="813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="sel_tmp80_i/5 "/>
</bind>
</comp>

<comp id="816" class="1004" name="sel_tmp81_i_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="2" slack="0"/>
<pin id="818" dir="0" index="1" bw="2" slack="0"/>
<pin id="819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="sel_tmp81_i/5 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp29_i_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="1" slack="0"/>
<pin id="825" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp29_i/5 "/>
</bind>
</comp>

<comp id="828" class="1004" name="sel_tmp83_i_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="2" slack="0"/>
<pin id="830" dir="0" index="1" bw="2" slack="0"/>
<pin id="831" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="sel_tmp83_i/5 "/>
</bind>
</comp>

<comp id="834" class="1004" name="sel_tmp84_i_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="2"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp84_i/5 "/>
</bind>
</comp>

<comp id="839" class="1004" name="sel_tmp86_i_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="2"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp86_i/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="sel_tmp87_i_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="2"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp87_i/5 "/>
</bind>
</comp>

<comp id="849" class="1004" name="sel_tmp88_i_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="2"/>
<pin id="851" dir="0" index="1" bw="1" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp88_i/5 "/>
</bind>
</comp>

<comp id="854" class="1004" name="or_cond36_i_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond36_i/5 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp3_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="866" class="1004" name="or_cond38_i_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="2"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond38_i/5 "/>
</bind>
</comp>

<comp id="871" class="1004" name="or_cond41_i_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="0"/>
<pin id="873" dir="0" index="1" bw="1" slack="0"/>
<pin id="874" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond41_i/5 "/>
</bind>
</comp>

<comp id="877" class="1004" name="sel_tmp89_i_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="8" slack="0"/>
<pin id="880" dir="0" index="2" bw="8" slack="0"/>
<pin id="881" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="sel_tmp89_i/5 "/>
</bind>
</comp>

<comp id="885" class="1004" name="result_val13_1_i_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="8" slack="0"/>
<pin id="888" dir="0" index="2" bw="8" slack="0"/>
<pin id="889" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="result_val13_1_i/5 "/>
</bind>
</comp>

<comp id="893" class="1004" name="result_val26_1_i_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="8" slack="0"/>
<pin id="896" dir="0" index="2" bw="8" slack="0"/>
<pin id="897" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="result_val26_1_i/5 "/>
</bind>
</comp>

<comp id="901" class="1004" name="newSel56_i_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="8" slack="0"/>
<pin id="904" dir="0" index="2" bw="8" slack="0"/>
<pin id="905" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel56_i/5 "/>
</bind>
</comp>

<comp id="909" class="1004" name="newSel57_i_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="8" slack="0"/>
<pin id="912" dir="0" index="2" bw="8" slack="0"/>
<pin id="913" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel57_i/5 "/>
</bind>
</comp>

<comp id="917" class="1004" name="or_cond37_i_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="1"/>
<pin id="919" dir="0" index="1" bw="1" slack="1"/>
<pin id="920" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond37_i/6 "/>
</bind>
</comp>

<comp id="921" class="1004" name="newSel44_i_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="1"/>
<pin id="923" dir="0" index="1" bw="8" slack="1"/>
<pin id="924" dir="0" index="2" bw="8" slack="0"/>
<pin id="925" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel44_i/6 "/>
</bind>
</comp>

<comp id="928" class="1004" name="or_cond40_i_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="1"/>
<pin id="930" dir="0" index="1" bw="1" slack="0"/>
<pin id="931" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond40_i/6 "/>
</bind>
</comp>

<comp id="933" class="1004" name="newSel45_i_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="1"/>
<pin id="935" dir="0" index="1" bw="8" slack="1"/>
<pin id="936" dir="0" index="2" bw="8" slack="0"/>
<pin id="937" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel45_i/6 "/>
</bind>
</comp>

<comp id="940" class="1004" name="newSel46_i_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="0"/>
<pin id="942" dir="0" index="1" bw="8" slack="1"/>
<pin id="943" dir="0" index="2" bw="8" slack="0"/>
<pin id="944" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel46_i/6 "/>
</bind>
</comp>

<comp id="948" class="1004" name="or_cond42_i_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="1" slack="1"/>
<pin id="951" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond42_i/6 "/>
</bind>
</comp>

<comp id="953" class="1004" name="newSel47_i_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="0" index="1" bw="8" slack="0"/>
<pin id="956" dir="0" index="2" bw="8" slack="1"/>
<pin id="957" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel47_i/6 "/>
</bind>
</comp>

<comp id="961" class="1004" name="newSel48_i_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="1"/>
<pin id="963" dir="0" index="1" bw="8" slack="0"/>
<pin id="964" dir="0" index="2" bw="8" slack="1"/>
<pin id="965" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel48_i/6 "/>
</bind>
</comp>

<comp id="968" class="1004" name="newSel49_i_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="0" index="1" bw="8" slack="1"/>
<pin id="971" dir="0" index="2" bw="8" slack="0"/>
<pin id="972" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel49_i/6 "/>
</bind>
</comp>

<comp id="976" class="1004" name="newSel50_i_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="1"/>
<pin id="978" dir="0" index="1" bw="8" slack="0"/>
<pin id="979" dir="0" index="2" bw="8" slack="1"/>
<pin id="980" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel50_i/6 "/>
</bind>
</comp>

<comp id="983" class="1004" name="newSel51_i_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="1"/>
<pin id="985" dir="0" index="1" bw="8" slack="1"/>
<pin id="986" dir="0" index="2" bw="8" slack="0"/>
<pin id="987" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel51_i/6 "/>
</bind>
</comp>

<comp id="990" class="1004" name="newSel52_i_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="8" slack="1"/>
<pin id="993" dir="0" index="2" bw="8" slack="0"/>
<pin id="994" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel52_i/6 "/>
</bind>
</comp>

<comp id="998" class="1004" name="newSel53_i_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="1"/>
<pin id="1000" dir="0" index="1" bw="8" slack="1"/>
<pin id="1001" dir="0" index="2" bw="8" slack="0"/>
<pin id="1002" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel53_i/6 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="newSel54_i_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="1"/>
<pin id="1007" dir="0" index="1" bw="8" slack="0"/>
<pin id="1008" dir="0" index="2" bw="8" slack="1"/>
<pin id="1009" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel54_i/6 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="newSel55_i_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="0"/>
<pin id="1014" dir="0" index="1" bw="8" slack="1"/>
<pin id="1015" dir="0" index="2" bw="8" slack="0"/>
<pin id="1016" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel55_i/6 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="newSel58_i_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="1"/>
<pin id="1022" dir="0" index="1" bw="8" slack="1"/>
<pin id="1023" dir="0" index="2" bw="8" slack="0"/>
<pin id="1024" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel58_i/6 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="newSel59_i_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="1"/>
<pin id="1029" dir="0" index="1" bw="8" slack="1"/>
<pin id="1030" dir="0" index="2" bw="8" slack="0"/>
<pin id="1031" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel59_i/6 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="newSel60_i_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="0" index="1" bw="8" slack="0"/>
<pin id="1037" dir="0" index="2" bw="8" slack="1"/>
<pin id="1038" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel60_i/6 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="newSel61_i_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="0"/>
<pin id="1044" dir="0" index="1" bw="8" slack="1"/>
<pin id="1045" dir="0" index="2" bw="8" slack="0"/>
<pin id="1046" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="newSel61_i/6 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="p_src_cols_V_read_2_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="12" slack="1"/>
<pin id="1052" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read_2 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="p_src_rows_V_read_2_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="12" slack="1"/>
<pin id="1057" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read_2 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="i_3_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="2" slack="0"/>
<pin id="1065" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="sel_tmp37_i_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="1"/>
<pin id="1070" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp37_i "/>
</bind>
</comp>

<comp id="1079" class="1005" name="sel_tmp46_i_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="1"/>
<pin id="1081" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp46_i "/>
</bind>
</comp>

<comp id="1087" class="1005" name="sel_tmp49_i_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="1"/>
<pin id="1089" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp49_i "/>
</bind>
</comp>

<comp id="1098" class="1005" name="indvar_next1_i_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="2" slack="0"/>
<pin id="1100" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next1_i "/>
</bind>
</comp>

<comp id="1103" class="1005" name="sel_tmp58_i_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="1"/>
<pin id="1105" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp58_i "/>
</bind>
</comp>

<comp id="1108" class="1005" name="sel_tmp59_i_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="1"/>
<pin id="1110" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp59_i "/>
</bind>
</comp>

<comp id="1114" class="1005" name="sel_tmp61_i_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="1"/>
<pin id="1116" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp61_i "/>
</bind>
</comp>

<comp id="1119" class="1005" name="tmp_64_i_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="1"/>
<pin id="1121" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64_i "/>
</bind>
</comp>

<comp id="1126" class="1005" name="or_cond_i_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="1" slack="1"/>
<pin id="1128" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1133" class="1005" name="tmp_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="1"/>
<pin id="1135" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1139" class="1005" name="result_val13_5_i_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="8" slack="0"/>
<pin id="1141" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="result_val13_5_i "/>
</bind>
</comp>

<comp id="1144" class="1005" name="result_val26_5_i_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="8" slack="0"/>
<pin id="1146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="result_val26_5_i "/>
</bind>
</comp>

<comp id="1149" class="1005" name="newSel29_i_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="8" slack="1"/>
<pin id="1151" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="newSel29_i "/>
</bind>
</comp>

<comp id="1154" class="1005" name="newSel31_i_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="1"/>
<pin id="1156" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="newSel31_i "/>
</bind>
</comp>

<comp id="1159" class="1005" name="newSel34_i_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="8" slack="1"/>
<pin id="1161" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="newSel34_i "/>
</bind>
</comp>

<comp id="1164" class="1005" name="newSel37_i_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="8" slack="1"/>
<pin id="1166" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="newSel37_i "/>
</bind>
</comp>

<comp id="1169" class="1005" name="newSel39_i_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="8" slack="1"/>
<pin id="1171" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="newSel39_i "/>
</bind>
</comp>

<comp id="1174" class="1005" name="newSel42_i_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="8" slack="1"/>
<pin id="1176" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="newSel42_i "/>
</bind>
</comp>

<comp id="1179" class="1005" name="newSel43_i_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="8" slack="1"/>
<pin id="1181" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="newSel43_i "/>
</bind>
</comp>

<comp id="1187" class="1005" name="indvar_next_i_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="32" slack="0"/>
<pin id="1189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next_i "/>
</bind>
</comp>

<comp id="1192" class="1005" name="sel_tmp84_i_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="1"/>
<pin id="1194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp84_i "/>
</bind>
</comp>

<comp id="1198" class="1005" name="sel_tmp86_i_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="1"/>
<pin id="1200" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp86_i "/>
</bind>
</comp>

<comp id="1204" class="1005" name="sel_tmp87_i_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="1" slack="1"/>
<pin id="1206" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp87_i "/>
</bind>
</comp>

<comp id="1209" class="1005" name="sel_tmp88_i_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="1"/>
<pin id="1211" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp88_i "/>
</bind>
</comp>

<comp id="1215" class="1005" name="or_cond36_i_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="1"/>
<pin id="1217" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond36_i "/>
</bind>
</comp>

<comp id="1221" class="1005" name="or_cond38_i_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="1" slack="1"/>
<pin id="1223" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond38_i "/>
</bind>
</comp>

<comp id="1228" class="1005" name="or_cond41_i_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="1"/>
<pin id="1230" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond41_i "/>
</bind>
</comp>

<comp id="1233" class="1005" name="result_val13_1_i_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="8" slack="0"/>
<pin id="1235" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="result_val13_1_i "/>
</bind>
</comp>

<comp id="1238" class="1005" name="result_val26_1_i_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="8" slack="0"/>
<pin id="1240" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="result_val26_1_i "/>
</bind>
</comp>

<comp id="1243" class="1005" name="newSel57_i_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="8" slack="0"/>
<pin id="1245" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="newSel57_i "/>
</bind>
</comp>

<comp id="1248" class="1005" name="newSel47_i_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="8" slack="1"/>
<pin id="1250" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="newSel47_i "/>
</bind>
</comp>

<comp id="1253" class="1005" name="newSel49_i_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="8" slack="1"/>
<pin id="1255" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="newSel49_i "/>
</bind>
</comp>

<comp id="1258" class="1005" name="newSel52_i_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="8" slack="1"/>
<pin id="1260" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="newSel52_i "/>
</bind>
</comp>

<comp id="1263" class="1005" name="newSel55_i_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="8" slack="1"/>
<pin id="1265" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="newSel55_i "/>
</bind>
</comp>

<comp id="1268" class="1005" name="newSel60_i_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="8" slack="1"/>
<pin id="1270" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="newSel60_i "/>
</bind>
</comp>

<comp id="1273" class="1005" name="newSel61_i_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="8" slack="1"/>
<pin id="1275" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="newSel61_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="32" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="32" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="73"><net_src comp="34" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="74" pin="4"/><net_sink comp="70" pin=0"/></net>

<net id="85"><net_src comp="34" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="86" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="98" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="110" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="122" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="134" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="146" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="170" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="199"><net_src comp="70" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="210"><net_src comp="82" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="211"><net_src comp="204" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="221"><net_src comp="94" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="232"><net_src comp="106" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="233"><net_src comp="226" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="243"><net_src comp="118" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="244"><net_src comp="237" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="254"><net_src comp="130" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="255"><net_src comp="248" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="265"><net_src comp="142" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="266"><net_src comp="259" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="276"><net_src comp="154" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="287"><net_src comp="166" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="288"><net_src comp="281" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="292"><net_src comp="36" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="303"><net_src comp="300" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="310"><net_src comp="190" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="311"><net_src comp="304" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="315"><net_src comp="312" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="322"><net_src comp="201" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="323"><net_src comp="316" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="327"><net_src comp="324" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="334"><net_src comp="212" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="335"><net_src comp="328" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="339"><net_src comp="336" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="346"><net_src comp="223" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="347"><net_src comp="340" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="351"><net_src comp="348" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="358"><net_src comp="234" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="359"><net_src comp="352" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="363"><net_src comp="360" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="370"><net_src comp="245" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="371"><net_src comp="364" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="375"><net_src comp="372" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="382"><net_src comp="256" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="383"><net_src comp="376" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="387"><net_src comp="384" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="394"><net_src comp="267" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="395"><net_src comp="388" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="399"><net_src comp="396" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="406"><net_src comp="278" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="407"><net_src comp="400" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="411"><net_src comp="20" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="440"><net_src comp="46" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="441"><net_src comp="4" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="442"><net_src comp="6" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="443"><net_src comp="8" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="444"><net_src comp="10" pin="0"/><net_sink comp="420" pin=4"/></net>

<net id="445"><net_src comp="12" pin="0"/><net_sink comp="420" pin=5"/></net>

<net id="446"><net_src comp="14" pin="0"/><net_sink comp="420" pin=6"/></net>

<net id="447"><net_src comp="146" pin="4"/><net_sink comp="420" pin=7"/></net>

<net id="448"><net_src comp="110" pin="4"/><net_sink comp="420" pin=8"/></net>

<net id="449"><net_src comp="74" pin="4"/><net_sink comp="420" pin=9"/></net>

<net id="450"><net_src comp="86" pin="4"/><net_sink comp="420" pin=10"/></net>

<net id="451"><net_src comp="98" pin="4"/><net_sink comp="420" pin=11"/></net>

<net id="452"><net_src comp="122" pin="4"/><net_sink comp="420" pin=12"/></net>

<net id="453"><net_src comp="134" pin="4"/><net_sink comp="420" pin=13"/></net>

<net id="454"><net_src comp="158" pin="4"/><net_sink comp="420" pin=14"/></net>

<net id="455"><net_src comp="170" pin="4"/><net_sink comp="420" pin=15"/></net>

<net id="464"><net_src comp="182" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="42" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="182" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="44" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="182" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="44" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="182" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="36" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="182" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="44" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="478" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="182" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="36" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="293" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="42" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="293" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="44" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="293" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="36" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="514" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="293" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="36" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="293" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="44" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="530" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="536" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="293" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="44" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="548" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="548" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="178" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="293" pin="4"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="36" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="525" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="520" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="542" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="548" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="593"><net_src comp="520" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="48" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="204" pin="4"/><net_sink comp="588" pin=2"/></net>

<net id="601"><net_src comp="525" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="204" pin="4"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="588" pin="3"/><net_sink comp="596" pin=2"/></net>

<net id="609"><net_src comp="525" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="48" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="248" pin="4"/><net_sink comp="604" pin=2"/></net>

<net id="629"><net_src comp="190" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="630"><net_src comp="48" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="635"><net_src comp="616" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="620" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="190" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="624" pin="3"/><net_sink comp="636" pin=2"/></net>

<net id="648"><net_src comp="456" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="631" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="190" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="636" pin="3"/><net_sink comp="649" pin=2"/></net>

<net id="661"><net_src comp="631" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="644" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="668"><net_src comp="657" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="649" pin="3"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="190" pin="1"/><net_sink comp="663" pin=2"/></net>

<net id="676"><net_src comp="612" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="48" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="212" pin="1"/><net_sink comp="671" pin=2"/></net>

<net id="684"><net_src comp="631" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="212" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="671" pin="3"/><net_sink comp="679" pin=2"/></net>

<net id="692"><net_src comp="48" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="693"><net_src comp="223" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="699"><net_src comp="620" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="223" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="687" pin="3"/><net_sink comp="694" pin=2"/></net>

<net id="707"><net_src comp="631" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="223" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="694" pin="3"/><net_sink comp="702" pin=2"/></net>

<net id="715"><net_src comp="612" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="234" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="717"><net_src comp="48" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="723"><net_src comp="620" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="710" pin="3"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="234" pin="1"/><net_sink comp="718" pin=2"/></net>

<net id="731"><net_src comp="631" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="234" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="718" pin="3"/><net_sink comp="726" pin=2"/></net>

<net id="739"><net_src comp="48" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="740"><net_src comp="256" pin="1"/><net_sink comp="734" pin=2"/></net>

<net id="746"><net_src comp="256" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="747"><net_src comp="734" pin="3"/><net_sink comp="741" pin=2"/></net>

<net id="753"><net_src comp="267" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="754"><net_src comp="48" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="760"><net_src comp="267" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="761"><net_src comp="748" pin="3"/><net_sink comp="755" pin=2"/></net>

<net id="767"><net_src comp="631" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="755" pin="3"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="267" pin="1"/><net_sink comp="762" pin=2"/></net>

<net id="775"><net_src comp="657" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="278" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="777"><net_src comp="48" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="782"><net_src comp="412" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="20" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="412" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="52" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="793"><net_src comp="412" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="798"><net_src comp="790" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="44" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="794" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="809"><net_src comp="794" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="814"><net_src comp="790" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="44" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="820"><net_src comp="790" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="54" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="826"><net_src comp="810" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="816" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="832"><net_src comp="790" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="54" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="838"><net_src comp="828" pin="2"/><net_sink comp="834" pin=1"/></net>

<net id="843"><net_src comp="828" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="848"><net_src comp="828" pin="2"/><net_sink comp="844" pin=1"/></net>

<net id="853"><net_src comp="794" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="858"><net_src comp="805" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="800" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="822" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="828" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="860" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="875"><net_src comp="860" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="456" pin="2"/><net_sink comp="871" pin=1"/></net>

<net id="882"><net_src comp="800" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="883"><net_src comp="56" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="884"><net_src comp="316" pin="4"/><net_sink comp="877" pin=2"/></net>

<net id="890"><net_src comp="805" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="891"><net_src comp="316" pin="4"/><net_sink comp="885" pin=1"/></net>

<net id="892"><net_src comp="877" pin="3"/><net_sink comp="885" pin=2"/></net>

<net id="898"><net_src comp="805" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="899"><net_src comp="56" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="900"><net_src comp="364" pin="4"/><net_sink comp="893" pin=2"/></net>

<net id="906"><net_src comp="849" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="907"><net_src comp="56" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="908"><net_src comp="376" pin="4"/><net_sink comp="901" pin=2"/></net>

<net id="914"><net_src comp="854" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="915"><net_src comp="376" pin="4"/><net_sink comp="909" pin=1"/></net>

<net id="916"><net_src comp="901" pin="3"/><net_sink comp="909" pin=2"/></net>

<net id="926"><net_src comp="300" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="927"><net_src comp="56" pin="0"/><net_sink comp="921" pin=2"/></net>

<net id="932"><net_src comp="917" pin="2"/><net_sink comp="928" pin=1"/></net>

<net id="938"><net_src comp="300" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="939"><net_src comp="921" pin="3"/><net_sink comp="933" pin=2"/></net>

<net id="945"><net_src comp="928" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="946"><net_src comp="300" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="947"><net_src comp="933" pin="3"/><net_sink comp="940" pin=2"/></net>

<net id="952"><net_src comp="928" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="958"><net_src comp="948" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="940" pin="3"/><net_sink comp="953" pin=1"/></net>

<net id="960"><net_src comp="300" pin="1"/><net_sink comp="953" pin=2"/></net>

<net id="966"><net_src comp="56" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="967"><net_src comp="324" pin="1"/><net_sink comp="961" pin=2"/></net>

<net id="973"><net_src comp="928" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="974"><net_src comp="324" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="975"><net_src comp="961" pin="3"/><net_sink comp="968" pin=2"/></net>

<net id="981"><net_src comp="56" pin="0"/><net_sink comp="976" pin=1"/></net>

<net id="982"><net_src comp="336" pin="1"/><net_sink comp="976" pin=2"/></net>

<net id="988"><net_src comp="336" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="989"><net_src comp="976" pin="3"/><net_sink comp="983" pin=2"/></net>

<net id="995"><net_src comp="928" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="996"><net_src comp="336" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="997"><net_src comp="983" pin="3"/><net_sink comp="990" pin=2"/></net>

<net id="1003"><net_src comp="348" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1004"><net_src comp="56" pin="0"/><net_sink comp="998" pin=2"/></net>

<net id="1010"><net_src comp="998" pin="3"/><net_sink comp="1005" pin=1"/></net>

<net id="1011"><net_src comp="348" pin="1"/><net_sink comp="1005" pin=2"/></net>

<net id="1017"><net_src comp="928" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1018"><net_src comp="348" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1019"><net_src comp="1005" pin="3"/><net_sink comp="1012" pin=2"/></net>

<net id="1025"><net_src comp="384" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1026"><net_src comp="56" pin="0"/><net_sink comp="1020" pin=2"/></net>

<net id="1032"><net_src comp="384" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1033"><net_src comp="1020" pin="3"/><net_sink comp="1027" pin=2"/></net>

<net id="1039"><net_src comp="928" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1040"><net_src comp="1027" pin="3"/><net_sink comp="1034" pin=1"/></net>

<net id="1041"><net_src comp="384" pin="1"/><net_sink comp="1034" pin=2"/></net>

<net id="1047"><net_src comp="948" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1048"><net_src comp="396" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1049"><net_src comp="56" pin="0"/><net_sink comp="1042" pin=2"/></net>

<net id="1053"><net_src comp="58" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="420" pin=17"/></net>

<net id="1058"><net_src comp="64" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="420" pin=16"/></net>

<net id="1066"><net_src comp="466" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="1071"><net_src comp="472" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="1074"><net_src comp="1068" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="1075"><net_src comp="1068" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1076"><net_src comp="1068" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1077"><net_src comp="1068" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1078"><net_src comp="1068" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1082"><net_src comp="490" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1084"><net_src comp="1079" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1085"><net_src comp="1079" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1086"><net_src comp="1079" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1090"><net_src comp="496" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1092"><net_src comp="1087" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="1093"><net_src comp="1087" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1094"><net_src comp="1087" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1101"><net_src comp="508" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1106"><net_src comp="548" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="1111"><net_src comp="554" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1113"><net_src comp="1108" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="1117"><net_src comp="559" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="1122"><net_src comp="570" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1124"><net_src comp="1119" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1125"><net_src comp="1119" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1129"><net_src comp="576" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1132"><net_src comp="1126" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1136"><net_src comp="582" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="1138"><net_src comp="1133" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="1142"><net_src comp="596" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="1147"><net_src comp="604" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1152"><net_src comp="663" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1157"><net_src comp="679" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1162"><net_src comp="702" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1167"><net_src comp="726" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1172"><net_src comp="741" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1177"><net_src comp="762" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="1182"><net_src comp="770" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="1190"><net_src comp="784" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1195"><net_src comp="834" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1197"><net_src comp="1192" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1201"><net_src comp="839" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1203"><net_src comp="1198" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1207"><net_src comp="844" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1212"><net_src comp="849" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1214"><net_src comp="1209" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1218"><net_src comp="854" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1220"><net_src comp="1215" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1224"><net_src comp="866" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1226"><net_src comp="1221" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1227"><net_src comp="1221" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1231"><net_src comp="871" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="1236"><net_src comp="885" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="1241"><net_src comp="893" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1246"><net_src comp="909" pin="3"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1251"><net_src comp="953" pin="3"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="1256"><net_src comp="968" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1261"><net_src comp="990" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1266"><net_src comp="1012" pin="3"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1271"><net_src comp="1034" pin="3"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1276"><net_src comp="1042" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="400" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_0_V | {2 7 }
	Port: p_dst_data_stream_1_V | {2 7 }
	Port: p_dst_data_stream_2_V | {2 7 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_3 : 1
		stg_30 : 2
		sel_tmp37_i : 1
		sel_tmp44_i : 1
		sel_tmp45_i : 1
		sel_tmp46_i : 2
		sel_tmp49_i : 1
		stg_37 : 1
	State 3
		exitcond7 : 1
		indvar_next1_i : 1
		stg_51 : 2
		sel_tmp38_i : 1
		sel_tmp39_i : 2
		sel_tmp47_i : 2
		sel_tmp52_i : 1
		sel_tmp54_i : 1
		tmp1_i : 2
		sel_tmp58_i : 1
		sel_tmp59_i : 2
		sel_tmp61_i : 2
		tmp_63_i : 1
		tmp_64_i : 1
		or_cond_i : 2
		tmp : 2
		sel_tmp62_i : 2
		result_val13_5_i : 3
		result_val26_5_i : 2
	State 4
		newSel27_i : 1
		newSel28_i : 2
		newSel33_i : 1
		newSel34_i : 2
		newSel36_i : 1
		newSel37_i : 2
		newSel39_i : 1
		newSel41_i : 1
		newSel42_i : 2
	State 5
		exitcond5_i : 1
		indvar_next_i : 1
		stg_107 : 2
		tmp_103 : 1
		sel_tmp72_i : 2
		sel_tmp73_i : 3
		sel_tmp77_i : 3
		sel_tmp80_i : 2
		sel_tmp81_i : 2
		tmp29_i : 3
		sel_tmp83_i : 2
		sel_tmp84_i : 3
		sel_tmp86_i : 3
		sel_tmp87_i : 3
		sel_tmp88_i : 3
		or_cond36_i : 3
		tmp3 : 3
		or_cond38_i : 3
		or_cond41_i : 3
		sel_tmp89_i : 3
		result_val13_1_i : 4
		result_val26_1_i : 3
		newSel56_i : 3
		newSel57_i : 4
	State 6
		newSel45_i : 1
		newSel46_i : 2
		newSel47_i : 3
		newSel51_i : 1
		newSel52_i : 2
		newSel54_i : 1
		newSel55_i : 2
		newSel59_i : 1
		newSel60_i : 2
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                               Functional Unit                              |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420 |    9    | 28.9204 |   1538  |   1651  |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             sel_tmp62_i_fu_588                             |    0    |    0    |    0    |    8    |
|          |                           result_val13_5_i_fu_596                          |    0    |    0    |    0    |    8    |
|          |                           result_val26_5_i_fu_604                          |    0    |    0    |    0    |    8    |
|          |                               newSel_i_fu_624                              |    0    |    0    |    0    |    8    |
|          |                              newSel27_i_fu_636                             |    0    |    0    |    0    |    8    |
|          |                              newSel28_i_fu_649                             |    0    |    0    |    0    |    8    |
|          |                              newSel29_i_fu_663                             |    0    |    0    |    0    |    8    |
|          |                              newSel30_i_fu_671                             |    0    |    0    |    0    |    8    |
|          |                              newSel31_i_fu_679                             |    0    |    0    |    0    |    8    |
|          |                              newSel32_i_fu_687                             |    0    |    0    |    0    |    8    |
|          |                              newSel33_i_fu_694                             |    0    |    0    |    0    |    8    |
|          |                              newSel34_i_fu_702                             |    0    |    0    |    0    |    8    |
|          |                              newSel35_i_fu_710                             |    0    |    0    |    0    |    8    |
|          |                              newSel36_i_fu_718                             |    0    |    0    |    0    |    8    |
|          |                              newSel37_i_fu_726                             |    0    |    0    |    0    |    8    |
|          |                              newSel38_i_fu_734                             |    0    |    0    |    0    |    8    |
|          |                              newSel39_i_fu_741                             |    0    |    0    |    0    |    8    |
|          |                              newSel40_i_fu_748                             |    0    |    0    |    0    |    8    |
|          |                              newSel41_i_fu_755                             |    0    |    0    |    0    |    8    |
|          |                              newSel42_i_fu_762                             |    0    |    0    |    0    |    8    |
|  select  |                              newSel43_i_fu_770                             |    0    |    0    |    0    |    8    |
|          |                             sel_tmp89_i_fu_877                             |    0    |    0    |    0    |    8    |
|          |                           result_val13_1_i_fu_885                          |    0    |    0    |    0    |    8    |
|          |                           result_val26_1_i_fu_893                          |    0    |    0    |    0    |    8    |
|          |                              newSel56_i_fu_901                             |    0    |    0    |    0    |    8    |
|          |                              newSel57_i_fu_909                             |    0    |    0    |    0    |    8    |
|          |                              newSel44_i_fu_921                             |    0    |    0    |    0    |    8    |
|          |                              newSel45_i_fu_933                             |    0    |    0    |    0    |    8    |
|          |                              newSel46_i_fu_940                             |    0    |    0    |    0    |    8    |
|          |                              newSel47_i_fu_953                             |    0    |    0    |    0    |    8    |
|          |                              newSel48_i_fu_961                             |    0    |    0    |    0    |    8    |
|          |                              newSel49_i_fu_968                             |    0    |    0    |    0    |    8    |
|          |                              newSel50_i_fu_976                             |    0    |    0    |    0    |    8    |
|          |                              newSel51_i_fu_983                             |    0    |    0    |    0    |    8    |
|          |                              newSel52_i_fu_990                             |    0    |    0    |    0    |    8    |
|          |                              newSel53_i_fu_998                             |    0    |    0    |    0    |    8    |
|          |                             newSel54_i_fu_1005                             |    0    |    0    |    0    |    8    |
|          |                             newSel55_i_fu_1012                             |    0    |    0    |    0    |    8    |
|          |                             newSel58_i_fu_1020                             |    0    |    0    |    0    |    8    |
|          |                             newSel59_i_fu_1027                             |    0    |    0    |    0    |    8    |
|          |                             newSel60_i_fu_1034                             |    0    |    0    |    0    |    8    |
|          |                             newSel61_i_fu_1042                             |    0    |    0    |    0    |    8    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               exitcond_fu_460                              |    0    |    0    |    0    |    2    |
|          |                             sel_tmp37_i_fu_472                             |    0    |    0    |    0    |    2    |
|          |                             sel_tmp44_i_fu_478                             |    0    |    0    |    0    |    2    |
|          |                             sel_tmp45_i_fu_484                             |    0    |    0    |    0    |    2    |
|          |                             sel_tmp49_i_fu_496                             |    0    |    0    |    0    |    2    |
|          |                              exitcond7_fu_502                              |    0    |    0    |    0    |    2    |
|          |                             sel_tmp38_i_fu_514                             |    0    |    0    |    0    |    2    |
|   icmp   |                             sel_tmp52_i_fu_530                             |    0    |    0    |    0    |    2    |
|          |                             sel_tmp54_i_fu_536                             |    0    |    0    |    0    |    2    |
|          |                             sel_tmp58_i_fu_548                             |    0    |    0    |    0    |    2    |
|          |                               tmp_64_i_fu_570                              |    0    |    0    |    0    |    2    |
|          |                             exitcond5_i_fu_778                             |    0    |    0    |    0    |    40   |
|          |                             sel_tmp72_i_fu_794                             |    0    |    0    |    0    |    2    |
|          |                             sel_tmp80_i_fu_810                             |    0    |    0    |    0    |    2    |
|          |                             sel_tmp81_i_fu_816                             |    0    |    0    |    0    |    2    |
|          |                             sel_tmp83_i_fu_828                             |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 i_3_fu_466                                 |    0    |    0    |    0    |    2    |
|    add   |                            indvar_next1_i_fu_508                           |    0    |    0    |    0    |    2    |
|          |                            indvar_next_i_fu_784                            |    0    |    0    |    0    |    32   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             sel_tmp46_i_fu_490                             |    0    |    0    |    0    |    2    |
|          |                             sel_tmp39_i_fu_520                             |    0    |    0    |    0    |    2    |
|          |                             sel_tmp47_i_fu_525                             |    0    |    0    |    0    |    2    |
|          |                                tmp1_i_fu_542                               |    0    |    0    |    0    |    2    |
|          |                             sel_tmp59_i_fu_554                             |    0    |    0    |    0    |    2    |
|          |                             sel_tmp61_i_fu_559                             |    0    |    0    |    0    |    2    |
|          |                             sel_tmp60_i_fu_612                             |    0    |    0    |    0    |    2    |
|          |                              or_cond9_i_fu_620                             |    0    |    0    |    0    |    2    |
|    and   |                             or_cond12_i_fu_644                             |    0    |    0    |    0    |    2    |
|          |                             sel_tmp73_i_fu_800                             |    0    |    0    |    0    |    2    |
|          |                             sel_tmp77_i_fu_805                             |    0    |    0    |    0    |    2    |
|          |                               tmp29_i_fu_822                               |    0    |    0    |    0    |    2    |
|          |                             sel_tmp84_i_fu_834                             |    0    |    0    |    0    |    2    |
|          |                             sel_tmp86_i_fu_839                             |    0    |    0    |    0    |    2    |
|          |                             sel_tmp87_i_fu_844                             |    0    |    0    |    0    |    2    |
|          |                             sel_tmp88_i_fu_849                             |    0    |    0    |    0    |    2    |
|          |                             or_cond38_i_fu_866                             |    0    |    0    |    0    |    2    |
|          |                             or_cond41_i_fu_871                             |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 grp_fu_456                                 |    0    |    0    |    0    |    2    |
|          |                               tmp_63_i_fu_564                              |    0    |    0    |    0    |    2    |
|          |                              or_cond_i_fu_576                              |    0    |    0    |    0    |    2    |
|          |                                 tmp_fu_582                                 |    0    |    0    |    0    |    2    |
|          |                              or_cond8_i_fu_616                             |    0    |    0    |    0    |    2    |
|    or    |                             or_cond11_i_fu_631                             |    0    |    0    |    0    |    2    |
|          |                             or_cond13_i_fu_657                             |    0    |    0    |    0    |    2    |
|          |                             or_cond36_i_fu_854                             |    0    |    0    |    0    |    2    |
|          |                                 tmp3_fu_860                                |    0    |    0    |    0    |    2    |
|          |                             or_cond37_i_fu_917                             |    0    |    0    |    0    |    2    |
|          |                             or_cond40_i_fu_928                             |    0    |    0    |    0    |    2    |
|          |                             or_cond42_i_fu_948                             |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
| wireread |                     p_src_cols_V_read_2_wireread_fu_58                     |    0    |    0    |    0    |    0    |
|          |                     p_src_rows_V_read_2_wireread_fu_64                     |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                               tmp_103_fu_790                               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                            |    9    | 28.9204 |   1538  |   2153  |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        i_3_reg_1063        |    2   |
|          i_reg_178         |    2   |
|      indvar_i_reg_408      |   32   |
|   indvar_next1_i_reg_1098  |    2   |
|   indvar_next_i_reg_1187   |   32   |
|          j_reg_289         |    2   |
|     newSel29_i_reg_1149    |    8   |
|     newSel31_i_reg_1154    |    8   |
|     newSel34_i_reg_1159    |    8   |
|     newSel37_i_reg_1164    |    8   |
|     newSel39_i_reg_1169    |    8   |
|     newSel42_i_reg_1174    |    8   |
|     newSel43_i_reg_1179    |    8   |
|     newSel47_i_reg_1248    |    8   |
|     newSel49_i_reg_1253    |    8   |
|     newSel52_i_reg_1258    |    8   |
|     newSel55_i_reg_1263    |    8   |
|     newSel57_i_reg_1243    |    8   |
|     newSel60_i_reg_1268    |    8   |
|     newSel61_i_reg_1273    |    8   |
|    or_cond36_i_reg_1215    |    1   |
|    or_cond38_i_reg_1221    |    1   |
|    or_cond41_i_reg_1228    |    1   |
|     or_cond_i_reg_1126     |    1   |
|p_src_cols_V_read_2_reg_1050|   12   |
|p_src_rows_V_read_2_reg_1055|   12   |
|  result_val13_1_i_reg_1233 |    8   |
|  result_val13_2_i_reg_312  |    8   |
|  result_val13_5_i_reg_1139 |    8   |
|  result_val13_6_i_reg_201  |    8   |
|  result_val14_2_i_reg_324  |    8   |
|  result_val14_6_i_reg_212  |    8   |
| result_val1520_2_i_reg_348 |    8   |
| result_val1520_6_i_reg_234 |    8   |
|  result_val16_2_i_reg_336  |    8   |
|  result_val16_6_i_reg_223  |    8   |
|  result_val26_1_i_reg_1238 |    8   |
|  result_val26_2_i_reg_360  |    8   |
|  result_val26_5_i_reg_1144 |    8   |
|  result_val26_6_i_reg_245  |    8   |
|  result_val27_2_i_reg_384  |    8   |
|  result_val27_6_i_reg_267  |    8   |
|  result_val28_2_i_reg_396  |    8   |
|  result_val28_6_i_reg_278  |    8   |
|   result_val2_2_i_reg_300  |    8   |
|   result_val2_6_i_reg_190  |    8   |
|   result_val_2_i_reg_372   |    8   |
|   result_val_6_i_reg_256   |    8   |
|    sel_tmp37_i_reg_1068    |    1   |
|    sel_tmp46_i_reg_1079    |    1   |
|    sel_tmp49_i_reg_1087    |    1   |
|    sel_tmp58_i_reg_1103    |    1   |
|    sel_tmp59_i_reg_1108    |    1   |
|    sel_tmp61_i_reg_1114    |    1   |
|    sel_tmp84_i_reg_1192    |    1   |
|    sel_tmp86_i_reg_1198    |    1   |
|    sel_tmp87_i_reg_1204    |    1   |
|    sel_tmp88_i_reg_1209    |    1   |
| temp_kernel_val_0_0_reg_142|    8   |
| temp_kernel_val_0_1_reg_106|    8   |
| temp_kernel_val_0_2_reg_70 |    8   |
| temp_kernel_val_1_0_reg_82 |    8   |
| temp_kernel_val_1_1_reg_94 |    8   |
| temp_kernel_val_1_2_reg_118|    8   |
| temp_kernel_val_2_0_reg_130|    8   |
| temp_kernel_val_2_1_reg_154|    8   |
| temp_kernel_val_2_2_reg_166|    8   |
|      tmp_64_i_reg_1119     |    1   |
|        tmp_reg_1133        |    1   |
+----------------------------+--------+
|            Total           |   472  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|  temp_kernel_val_0_2_reg_70 |  p0  |   2  |   8  |   16   ||    8    |
|  temp_kernel_val_1_0_reg_82 |  p0  |   2  |   8  |   16   ||    8    |
|  temp_kernel_val_1_1_reg_94 |  p0  |   2  |   8  |   16   ||    8    |
| temp_kernel_val_0_1_reg_106 |  p0  |   2  |   8  |   16   ||    8    |
| temp_kernel_val_1_2_reg_118 |  p0  |   2  |   8  |   16   ||    8    |
| temp_kernel_val_2_0_reg_130 |  p0  |   2  |   8  |   16   ||    8    |
| temp_kernel_val_0_0_reg_142 |  p0  |   2  |   8  |   16   ||    8    |
| temp_kernel_val_2_1_reg_154 |  p0  |   2  |   8  |   16   ||    8    |
| temp_kernel_val_2_2_reg_166 |  p0  |   2  |   8  |   16   ||    8    |
|          i_reg_178          |  p0  |   2  |   2  |    4   ||    2    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   148  ||  13.843 ||    74   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |   28   |  1538  |  2153  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   74   |
|  Register |    -   |    -   |   472  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   42   |  2010  |  2227  |
+-----------+--------+--------+--------+--------+
