\hypertarget{union__hw__cau__direct10}{}\section{\+\_\+hw\+\_\+cau\+\_\+direct10 Union Reference}
\label{union__hw__cau__direct10}\index{\+\_\+hw\+\_\+cau\+\_\+direct10@{\+\_\+hw\+\_\+cau\+\_\+direct10}}


H\+W\+\_\+\+C\+A\+U\+\_\+\+D\+I\+R\+E\+C\+T10 -\/ Direct access register 10 (WO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+cau.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__cau__direct10_1_1__hw__cau__direct10__bitfields}{\+\_\+hw\+\_\+cau\+\_\+direct10\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__cau__direct10_add66b18ecbf4c54fe1db4e354f0bd163}{}\label{union__hw__cau__direct10_add66b18ecbf4c54fe1db4e354f0bd163}

\item 
struct \hyperlink{struct__hw__cau__direct10_1_1__hw__cau__direct10__bitfields}{\+\_\+hw\+\_\+cau\+\_\+direct10\+::\+\_\+hw\+\_\+cau\+\_\+direct10\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__cau__direct10_a3b18482361c73904ec3ab07afcf5a8cc}{}\label{union__hw__cau__direct10_a3b18482361c73904ec3ab07afcf5a8cc}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+C\+A\+U\+\_\+\+D\+I\+R\+E\+C\+T10 -\/ Direct access register 10 (WO) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+cau.\+h\end{DoxyCompactItemize}
