#define SCI_REG_polarity 0x00000000
#define SCI_REG_inhib 0x00000001
#define SCI_REG_delay 0x00000002
#define SCI_REG_disable_det_0 0x00000003
#define SCI_REG_disable_det_1 0x00000004
#define SCI_REG_disable_det_2 0x00000005
#define SCI_REG_disable_det_3 0x00000006
#define SCI_REG_disable_det_4 0x00000007
#define SCI_REG_disable_det_5 0x00000008
#define SCI_REG_disable_det_6 0x00000009
#define SCI_REG_disable_det_7 0x0000000A
#define SCI_REG_disable_det_8 0x0000000B
#define SCI_REG_disable_det_9 0x0000000C
#define SCI_REG_disable_det_10 0x0000000D
#define SCI_REG_disable_det_11 0x0000000E
#define SCI_REG_disable_det_12 0x0000000F
#define SCI_REG_disable_det_13 0x00000010
#define SCI_REG_disable_det_14 0x00000011
#define SCI_REG_disable_det_15 0x00000012
#define SCI_REG_disable_det_16 0x00000013
#define SCI_REG_disable_det_17 0x00000014
#define SCI_REG_disable_det_18 0x00000015
#define SCI_REG_disable_det_19 0x00000016
#define SCI_REG_disable_det_20 0x00000017
#define SCI_REG_disable_det_21 0x00000018
#define SCI_REG_disable_det_22 0x00000019
#define SCI_REG_disable_det_23 0x0000001A
#define SCI_REG_disable_det_24 0x0000001B
#define SCI_REG_gate_l 0x0000001C
#define SCI_REG_gate_u 0x0000001D
#define SCI_REG_fifo 0x0000001E
#define SCI_REG_read 0x0000001F
#define SCI_REG_empty 0x00000020
#define SCI_REG_full 0x00000021
#define SCI_REG_write 0x00000022
#define SCI_REG_disable_det_25 0x00000023
#define SCI_REG_disable_det_26 0x00000024
#define SCI_REG_disable_det_27 0x00000025
#define SCI_REG_disable_det_28 0x00000026
#define SCI_REG_disable_det_29 0x00000027
#define SCI_REG_disable_det_30 0x00000028
#define SCI_REG_disable_det_31 0x00000029
#define SCI_REG_skip 0x0000002F
#define SCI_REG_stopwrite 0x00000030
#define SCI_REG_reset 0x00040000
#define SCI_REG_int_time 0x00040001
#define SCI_REG_pre_int 0x00040002
#define SCI_REG_baseline 0x00040003
#define SCI_REG_top_1 0x00040004
#define SCI_REG_top_2 0x00040005
#define SCI_REG_top_3 0x00040006
#define SCI_REG_top_4 0x00040007
#define SCI_REG_top_5 0x00040008
#define SCI_REG_top_6 0x00040009
#define SCI_REG_top_7 0x0004000A
#define SCI_REG_top_8 0x0004000B
#define SCI_REG_top_9 0x0004000C
#define SCI_REG_top_10 0x0004000D
#define SCI_REG_top_11 0x0004000E
#define SCI_REG_top_12 0x0004000F
#define SCI_REG_top_13 0x00040010
#define SCI_REG_top_14 0x00040011
#define SCI_REG_top_15 0x00040012
#define SCI_REG_top_16 0x00040013
#define SCI_REG_top_17 0x00040014
#define SCI_REG_top_18 0x00040015
#define SCI_REG_top_19 0x00040016
#define SCI_REG_top_20 0x00040017
#define SCI_REG_top_21 0x00040018
#define SCI_REG_top_22 0x00040019
#define SCI_REG_top_23 0x0004001A
#define SCI_REG_top_24 0x0004001B
#define SCI_REG_top_25 0x0004001C
#define SCI_REG_top_26 0x0004001D
#define SCI_REG_top_27 0x0004001E
#define SCI_REG_top_28 0x0004001F
#define SCI_REG_top_29 0x00040020
#define SCI_REG_top_30 0x00040021
#define SCI_REG_top_31 0x00040022
#define SCI_REG_top_32 0x00040023
#define SCI_REG_top_0 0x00040024
#define SCI_REG_thrsh_0 0x00040025
#define SCI_REG_thrsh_1 0x00040026
#define SCI_REG_thrsh_2 0x00040027
#define SCI_REG_thrsh_3 0x00040028
#define SCI_REG_thrsh_4 0x00040029
#define SCI_REG_thrsh_5 0x0004002A
#define SCI_REG_thrsh_6 0x0004002B
#define SCI_REG_thrsh_7 0x0004002C
#define SCI_REG_thrsh_8 0x0004002D
#define SCI_REG_thrsh_9 0x0004002E
#define SCI_REG_thrsh_10 0x0004002F
#define SCI_REG_thrsh_11 0x00040030
#define SCI_REG_thrsh_12 0x00040031
#define SCI_REG_thrsh_13 0x00040032
#define SCI_REG_thrsh_14 0x00040033
#define SCI_REG_thrsh_15 0x00040034
#define SCI_REG_thrsh_16 0x00040035
#define SCI_REG_thrsh_17 0x00040036
#define SCI_REG_thrsh_18 0x00040037
#define SCI_REG_thrsh_19 0x00040038
#define SCI_REG_thrsh_20 0x00040039
#define SCI_REG_thrsh_21 0x0004003A
#define SCI_REG_thrsh_22 0x0004003B
#define SCI_REG_thrsh_23 0x0004003C
#define SCI_REG_RateMeter_NoSkip_FIFOADDRESS 0x10000

#define SCI_REG_RateMeter_0_FIFOADDRESS 0x30000

#define SCI_REG_Spectrum_0_FIFOADDRESS 0x340000
#define SCI_REG_Spectrum_0_STATUS 0x350000
#define SCI_REG_Spectrum_0_CONFIG 0x350001
#define SCI_REG_Spectrum_0_CONFIG_LIMIT 0x350002
#define SCI_REG_Spectrum_0_CONFIG_REBIN 0x350003
#define SCI_REG_Spectrum_0_CONFIG_MIN 0x350004
#define SCI_REG_Spectrum_0_CONFIG_MAX 0x350005

#define SCI_REG_Spectrum_1_FIFOADDRESS 0x50000
#define SCI_REG_Spectrum_1_STATUS 0x60000
#define SCI_REG_Spectrum_1_CONFIG 0x60001
#define SCI_REG_Spectrum_1_CONFIG_LIMIT 0x60002
#define SCI_REG_Spectrum_1_CONFIG_REBIN 0x60003
#define SCI_REG_Spectrum_1_CONFIG_MIN 0x60004
#define SCI_REG_Spectrum_1_CONFIG_MAX 0x60005

#define SCI_REG_Spectrum_2_FIFOADDRESS 0x70000
#define SCI_REG_Spectrum_2_STATUS 0x80000
#define SCI_REG_Spectrum_2_CONFIG 0x80001
#define SCI_REG_Spectrum_2_CONFIG_LIMIT 0x80002
#define SCI_REG_Spectrum_2_CONFIG_REBIN 0x80003
#define SCI_REG_Spectrum_2_CONFIG_MIN 0x80004
#define SCI_REG_Spectrum_2_CONFIG_MAX 0x80005

#define SCI_REG_Spectrum_3_FIFOADDRESS 0x90000
#define SCI_REG_Spectrum_3_STATUS 0xA0000
#define SCI_REG_Spectrum_3_CONFIG 0xA0001
#define SCI_REG_Spectrum_3_CONFIG_LIMIT 0xA0002
#define SCI_REG_Spectrum_3_CONFIG_REBIN 0xA0003
#define SCI_REG_Spectrum_3_CONFIG_MIN 0xA0004
#define SCI_REG_Spectrum_3_CONFIG_MAX 0xA0005

#define SCI_REG_Spectrum_4_FIFOADDRESS 0xB0000
#define SCI_REG_Spectrum_4_STATUS 0xC0000
#define SCI_REG_Spectrum_4_CONFIG 0xC0001
#define SCI_REG_Spectrum_4_CONFIG_LIMIT 0xC0002
#define SCI_REG_Spectrum_4_CONFIG_REBIN 0xC0003
#define SCI_REG_Spectrum_4_CONFIG_MIN 0xC0004
#define SCI_REG_Spectrum_4_CONFIG_MAX 0xC0005

#define SCI_REG_Spectrum_5_FIFOADDRESS 0xD0000
#define SCI_REG_Spectrum_5_STATUS 0xE0000
#define SCI_REG_Spectrum_5_CONFIG 0xE0001
#define SCI_REG_Spectrum_5_CONFIG_LIMIT 0xE0002
#define SCI_REG_Spectrum_5_CONFIG_REBIN 0xE0003
#define SCI_REG_Spectrum_5_CONFIG_MIN 0xE0004
#define SCI_REG_Spectrum_5_CONFIG_MAX 0xE0005

#define SCI_REG_Spectrum_6_FIFOADDRESS 0xF0000
#define SCI_REG_Spectrum_6_STATUS 0x100000
#define SCI_REG_Spectrum_6_CONFIG 0x100001
#define SCI_REG_Spectrum_6_CONFIG_LIMIT 0x100002
#define SCI_REG_Spectrum_6_CONFIG_REBIN 0x100003
#define SCI_REG_Spectrum_6_CONFIG_MIN 0x100004
#define SCI_REG_Spectrum_6_CONFIG_MAX 0x100005

#define SCI_REG_Spectrum_7_FIFOADDRESS 0x110000
#define SCI_REG_Spectrum_7_STATUS 0x120000
#define SCI_REG_Spectrum_7_CONFIG 0x120001
#define SCI_REG_Spectrum_7_CONFIG_LIMIT 0x120002
#define SCI_REG_Spectrum_7_CONFIG_REBIN 0x120003
#define SCI_REG_Spectrum_7_CONFIG_MIN 0x120004
#define SCI_REG_Spectrum_7_CONFIG_MAX 0x120005

#define SCI_REG_Spectrum_8_FIFOADDRESS 0x130000
#define SCI_REG_Spectrum_8_STATUS 0x140000
#define SCI_REG_Spectrum_8_CONFIG 0x140001
#define SCI_REG_Spectrum_8_CONFIG_LIMIT 0x140002
#define SCI_REG_Spectrum_8_CONFIG_REBIN 0x140003
#define SCI_REG_Spectrum_8_CONFIG_MIN 0x140004
#define SCI_REG_Spectrum_8_CONFIG_MAX 0x140005

#define SCI_REG_Spectrum_9_FIFOADDRESS 0x150000
#define SCI_REG_Spectrum_9_STATUS 0x160000
#define SCI_REG_Spectrum_9_CONFIG 0x160001
#define SCI_REG_Spectrum_9_CONFIG_LIMIT 0x160002
#define SCI_REG_Spectrum_9_CONFIG_REBIN 0x160003
#define SCI_REG_Spectrum_9_CONFIG_MIN 0x160004
#define SCI_REG_Spectrum_9_CONFIG_MAX 0x160005

#define SCI_REG_Spectrum_10_FIFOADDRESS 0x170000
#define SCI_REG_Spectrum_10_STATUS 0x180000
#define SCI_REG_Spectrum_10_CONFIG 0x180001
#define SCI_REG_Spectrum_10_CONFIG_LIMIT 0x180002
#define SCI_REG_Spectrum_10_CONFIG_REBIN 0x180003
#define SCI_REG_Spectrum_10_CONFIG_MIN 0x180004
#define SCI_REG_Spectrum_10_CONFIG_MAX 0x180005

#define SCI_REG_Spectrum_11_FIFOADDRESS 0x190000
#define SCI_REG_Spectrum_11_STATUS 0x1A0000
#define SCI_REG_Spectrum_11_CONFIG 0x1A0001
#define SCI_REG_Spectrum_11_CONFIG_LIMIT 0x1A0002
#define SCI_REG_Spectrum_11_CONFIG_REBIN 0x1A0003
#define SCI_REG_Spectrum_11_CONFIG_MIN 0x1A0004
#define SCI_REG_Spectrum_11_CONFIG_MAX 0x1A0005

#define SCI_REG_Spectrum_12_FIFOADDRESS 0x1B0000
#define SCI_REG_Spectrum_12_STATUS 0x1C0000
#define SCI_REG_Spectrum_12_CONFIG 0x1C0001
#define SCI_REG_Spectrum_12_CONFIG_LIMIT 0x1C0002
#define SCI_REG_Spectrum_12_CONFIG_REBIN 0x1C0003
#define SCI_REG_Spectrum_12_CONFIG_MIN 0x1C0004
#define SCI_REG_Spectrum_12_CONFIG_MAX 0x1C0005

#define SCI_REG_Spectrum_13_FIFOADDRESS 0x1D0000
#define SCI_REG_Spectrum_13_STATUS 0x1E0000
#define SCI_REG_Spectrum_13_CONFIG 0x1E0001
#define SCI_REG_Spectrum_13_CONFIG_LIMIT 0x1E0002
#define SCI_REG_Spectrum_13_CONFIG_REBIN 0x1E0003
#define SCI_REG_Spectrum_13_CONFIG_MIN 0x1E0004
#define SCI_REG_Spectrum_13_CONFIG_MAX 0x1E0005

#define SCI_REG_Spectrum_14_FIFOADDRESS 0x1F0000
#define SCI_REG_Spectrum_14_STATUS 0x200000
#define SCI_REG_Spectrum_14_CONFIG 0x200001
#define SCI_REG_Spectrum_14_CONFIG_LIMIT 0x200002
#define SCI_REG_Spectrum_14_CONFIG_REBIN 0x200003
#define SCI_REG_Spectrum_14_CONFIG_MIN 0x200004
#define SCI_REG_Spectrum_14_CONFIG_MAX 0x200005

#define SCI_REG_Spectrum_15_FIFOADDRESS 0x210000
#define SCI_REG_Spectrum_15_STATUS 0x220000
#define SCI_REG_Spectrum_15_CONFIG 0x220001
#define SCI_REG_Spectrum_15_CONFIG_LIMIT 0x220002
#define SCI_REG_Spectrum_15_CONFIG_REBIN 0x220003
#define SCI_REG_Spectrum_15_CONFIG_MIN 0x220004
#define SCI_REG_Spectrum_15_CONFIG_MAX 0x220005

#define SCI_REG_Spectrum_16_FIFOADDRESS 0x230000
#define SCI_REG_Spectrum_16_STATUS 0x240000
#define SCI_REG_Spectrum_16_CONFIG 0x240001
#define SCI_REG_Spectrum_16_CONFIG_LIMIT 0x240002
#define SCI_REG_Spectrum_16_CONFIG_REBIN 0x240003
#define SCI_REG_Spectrum_16_CONFIG_MIN 0x240004
#define SCI_REG_Spectrum_16_CONFIG_MAX 0x240005

#define SCI_REG_Spectrum_17_FIFOADDRESS 0x250000
#define SCI_REG_Spectrum_17_STATUS 0x260000
#define SCI_REG_Spectrum_17_CONFIG 0x260001
#define SCI_REG_Spectrum_17_CONFIG_LIMIT 0x260002
#define SCI_REG_Spectrum_17_CONFIG_REBIN 0x260003
#define SCI_REG_Spectrum_17_CONFIG_MIN 0x260004
#define SCI_REG_Spectrum_17_CONFIG_MAX 0x260005

#define SCI_REG_Spectrum_18_FIFOADDRESS 0x270000
#define SCI_REG_Spectrum_18_STATUS 0x280000
#define SCI_REG_Spectrum_18_CONFIG 0x280001
#define SCI_REG_Spectrum_18_CONFIG_LIMIT 0x280002
#define SCI_REG_Spectrum_18_CONFIG_REBIN 0x280003
#define SCI_REG_Spectrum_18_CONFIG_MIN 0x280004
#define SCI_REG_Spectrum_18_CONFIG_MAX 0x280005

#define SCI_REG_Spectrum_19_FIFOADDRESS 0x290000
#define SCI_REG_Spectrum_19_STATUS 0x2A0000
#define SCI_REG_Spectrum_19_CONFIG 0x2A0001
#define SCI_REG_Spectrum_19_CONFIG_LIMIT 0x2A0002
#define SCI_REG_Spectrum_19_CONFIG_REBIN 0x2A0003
#define SCI_REG_Spectrum_19_CONFIG_MIN 0x2A0004
#define SCI_REG_Spectrum_19_CONFIG_MAX 0x2A0005

#define SCI_REG_Spectrum_20_FIFOADDRESS 0x2B0000
#define SCI_REG_Spectrum_20_STATUS 0x2C0000
#define SCI_REG_Spectrum_20_CONFIG 0x2C0001
#define SCI_REG_Spectrum_20_CONFIG_LIMIT 0x2C0002
#define SCI_REG_Spectrum_20_CONFIG_REBIN 0x2C0003
#define SCI_REG_Spectrum_20_CONFIG_MIN 0x2C0004
#define SCI_REG_Spectrum_20_CONFIG_MAX 0x2C0005

#define SCI_REG_Spectrum_21_FIFOADDRESS 0x2D0000
#define SCI_REG_Spectrum_21_STATUS 0x2E0000
#define SCI_REG_Spectrum_21_CONFIG 0x2E0001
#define SCI_REG_Spectrum_21_CONFIG_LIMIT 0x2E0002
#define SCI_REG_Spectrum_21_CONFIG_REBIN 0x2E0003
#define SCI_REG_Spectrum_21_CONFIG_MIN 0x2E0004
#define SCI_REG_Spectrum_21_CONFIG_MAX 0x2E0005

#define SCI_REG_Spectrum_22_FIFOADDRESS 0x2F0000
#define SCI_REG_Spectrum_22_STATUS 0x300000
#define SCI_REG_Spectrum_22_CONFIG 0x300001
#define SCI_REG_Spectrum_22_CONFIG_LIMIT 0x300002
#define SCI_REG_Spectrum_22_CONFIG_REBIN 0x300003
#define SCI_REG_Spectrum_22_CONFIG_MIN 0x300004
#define SCI_REG_Spectrum_22_CONFIG_MAX 0x300005

#define SCI_REG_Spectrum_23_FIFOADDRESS 0x310000
#define SCI_REG_Spectrum_23_STATUS 0x320000
#define SCI_REG_Spectrum_23_CONFIG 0x320001
#define SCI_REG_Spectrum_23_CONFIG_LIMIT 0x320002
#define SCI_REG_Spectrum_23_CONFIG_REBIN 0x320003
#define SCI_REG_Spectrum_23_CONFIG_MIN 0x320004
#define SCI_REG_Spectrum_23_CONFIG_MAX 0x320005

#define SCI_REG_Oscilloscope_0_FIFOADDRESS 0x328000
#define SCI_REG_Oscilloscope_0_READ_STATUS 0x330000
#define SCI_REG_Oscilloscope_0_READ_POSITION 0x330001
#define SCI_REG_Oscilloscope_0_CONFIG_TRIGGER_MODE 0x330002
#define SCI_REG_Oscilloscope_0_CONFIG_PRETRIGGER 0x330003
#define SCI_REG_Oscilloscope_0_CONFIG_TRIGGER_LEVEL 0x330004
#define SCI_REG_Oscilloscope_0_CONFIG_ARM 0x330005
#define SCI_REG_Oscilloscope_0_CONFIG_DECIMATOR 0x330006

#define SCI_REG_disable_detector_0 0x350008
#define SCI_REG_disable_detector_1 0x350009
#define SCI_REG_disable_detector_2 0x35000A
#define SCI_REG_disable_detector_3 0x35000B
#define SCI_REG_disable_detector_4 0x35000C
#define SCI_REG_disable_detector_5 0x35000D
#define SCI_REG_disable_detector_6 0x35000E
#define SCI_REG_disable_detector_7 0x35000F
#define SCI_REG_disable_detector_8 0x350010
#define SCI_REG_disable_detector_9 0x350011
#define SCI_REG_disable_detector_10 0x350012
#define SCI_REG_disable_detector_11 0x350013
#define SCI_REG_disable_detector_12 0x350014
#define SCI_REG_disable_detector_13 0x350015
#define SCI_REG_disable_detector_14 0x350016
#define SCI_REG_disable_detector_15 0x350017
#define SCI_REG_disable_detector_16 0x350018
#define SCI_REG_disable_detector_17 0x350019
#define SCI_REG_disable_detector_18 0x35001A
#define SCI_REG_disable_detector_19 0x35001B
#define SCI_REG_disable_detector_20 0x35001C
#define SCI_REG_disable_detector_21 0x35001D
#define SCI_REG_disable_detector_22 0x35001E
#define SCI_REG_disable_detector_23 0x35001F

