// Seed: 219927773
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  id_9 :
  assert property (@(id_7) (1 == 1))
  else id_8 = 1;
  wire id_10;
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    input wand id_2
);
  always @(id_0) id_1 <= 1;
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
endmodule
