{"vcs1":{"timestamp_begin":1731903343.283385226, "rt":2.79, "ut":0.88, "st":0.25}}
{"vcselab":{"timestamp_begin":1731903346.158917963, "rt":1.31, "ut":0.29, "st":0.20}}
{"link":{"timestamp_begin":1731903347.553742539, "rt":0.42, "ut":0.13, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731903342.581885348}
{"VCS_COMP_START_TIME": 1731903342.581885348}
{"VCS_COMP_END_TIME": 1731903351.127160517}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+FUNC +notimingchecks"}
{"vcs1": {"peak_mem": 334256}}
{"stitch_vcselab": {"peak_mem": 231576}}
