<!doctype html><html lang=ja><head><meta charset=utf-8><title>wagadao-y's Blog</title><link rel=stylesheet href=https://wagadao-y.github.io/blog/css/reset.css><link rel=stylesheet href=https://wagadao-y.github.io/blog/css/style.css></head><body><header><a href=https://wagadao-y.github.io/blog/index.html class=header-title><div>wagadao-y's Blog</div></a></header><main><article><h1>Quartus Prime LEでもVHDL-2008が使える？</h1><p><a href=https://www.intel.co.jp/content/www/jp/ja/software/programmable/quartus-prime/download.html>Quartus Primeダウンロードページ</a>の比較表をみると、Lite EditionはVHDL-2008が使えない模様。…と、思っていたらQuartus Prime LEのプロジェクト設定を開くとVHDL-2008が選択できることを発見。</p><p>適当にVHDL-2008の構文(process(all))を含むファイルをコンパイルしたところ、普通にFitterまで実行できてしまった。というわけで、Quartus Prime LEでもVHDL-2008が使えるっぽい。</p><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-vhdl data-lang=vhdl><span style=color:#66d9ef>library</span> ieee;
<span style=color:#66d9ef>use</span> ieee.std_logic_1164.<span style=color:#66d9ef>all</span>;
<span style=color:#66d9ef>use</span> ieee.std_logic_arith.<span style=color:#66d9ef>all</span>;
<span style=color:#66d9ef>use</span> ieee.std_logic_unsigned.<span style=color:#66d9ef>all</span>;

<span style=color:#66d9ef>entity</span> <span style=color:#a6e22e>uart_tx</span> <span style=color:#66d9ef>is</span>
    <span style=color:#66d9ef>port</span> (
        clk   <span style=color:#f92672>:</span> <span style=color:#66d9ef>in</span> <span style=color:#66d9ef>std_logic</span>;
        rst_n <span style=color:#f92672>:</span> <span style=color:#66d9ef>in</span> <span style=color:#66d9ef>std_logic</span>
    );
<span style=color:#66d9ef>end</span> <span style=color:#66d9ef>entity</span>;

<span style=color:#66d9ef>architecture</span> <span style=color:#a6e22e>rtl</span> <span style=color:#66d9ef>of</span> <span style=color:#a6e22e>uart_tx</span> <span style=color:#66d9ef>is</span>
    <span style=color:#66d9ef>type</span> reg_type <span style=color:#66d9ef>is</span> <span style=color:#66d9ef>record</span>
        data <span style=color:#f92672>:</span> <span style=color:#66d9ef>std_logic_vector</span>(<span style=color:#ae81ff>7</span> <span style=color:#66d9ef>downto</span> <span style=color:#ae81ff>0</span>);
    <span style=color:#66d9ef>end</span> <span style=color:#66d9ef>record</span>;

    <span style=color:#66d9ef>signal</span> r, rin <span style=color:#f92672>:</span> reg_type;
<span style=color:#66d9ef>begin</span>
    comb <span style=color:#f92672>:</span> <span style=color:#66d9ef>process</span> (<span style=color:#66d9ef>all</span>)
    <span style=color:#66d9ef>begin</span>
        rin      <span style=color:#f92672>&lt;=</span> r;
        rin.data <span style=color:#f92672>&lt;=</span> r.data <span style=color:#f92672>+</span> <span style=color:#e6db74>&#34;00000001&#34;</span>;
    <span style=color:#66d9ef>end</span> <span style=color:#66d9ef>process</span>;

    reg <span style=color:#f92672>:</span> <span style=color:#66d9ef>process</span> (clk, rst_n) <span style=color:#66d9ef>begin</span>
        <span style=color:#66d9ef>if</span> rst_n <span style=color:#f92672>=</span> <span style=color:#e6db74>&#39;1&#39;</span> <span style=color:#66d9ef>then</span>
        <span style=color:#66d9ef>elsif</span> rising_edge(clk) <span style=color:#66d9ef>then</span>
            r <span style=color:#f92672>&lt;=</span> rin;
        <span style=color:#66d9ef>end</span> <span style=color:#66d9ef>if</span>;
    <span style=color:#66d9ef>end</span> <span style=color:#66d9ef>process</span>;
<span style=color:#66d9ef>end</span> <span style=color:#66d9ef>architecture</span>;
</code></pre></div></article></main><script src=js/instantclick.min.js data-no-instant></script><script data-no-instant>InstantClick.init();</script></body></html>