// Seed: 3697916691
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always begin
    id_1 <= id_3;
  end
  assign id_4 = 1;
  uwire id_5 = 1;
  module_0(
      id_5, id_5, id_5, id_4, id_5, id_2
  );
endmodule
