library ieee;
use ieee.std_logic_1164.all;

ENTITY full_adder_1bit IS
	PORT(
		INPUT_A, INPUT_B, CARRY_IN: in std_logic