$date
	Thu Apr 23 19:57:54 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module UserInputTop $end
$scope module myCountUp $end
$var wire 4 ! count [3:0] $end
$var wire 7 " hex [6:0] $end
$var reg 7 # current [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111 #
b1111111 "
bx !
$end
#20
b0 !
#40
b1001111 #
b1001111 "
b1 !
#60
b100100 #
b100100 "
b10 !
#80
b110000 #
b110000 "
b11 !
#100
b11001 #
b11001 "
b100 !
#120
b10010 #
b10010 "
b101 !
#140
b10 #
b10 "
b110 !
#160
b1111000 #
b1111000 "
b111 !
#180
b0 #
b0 "
b1000 !
#200
b1111111 #
b1111111 "
b1001 !
#220
b1010 !
#240
b1011 !
#260
b1100 !
#280
b1101 !
#300
b1110 !
#320
b1111 !
#340
b0 !
#420
