*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: /Users/033103kennedymensah/MENSAH_LC3
INFO: Auto-config - VHDL: /Users/033103kennedymensah/MENSAH_LC3
INFO: Auto-config - Wrote:
    .dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /Users/033103kennedymensah/MENSAH_LC3/.dvt/default.build
    -f /Users/033103kennedymensah/MENSAH_LC3/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /Users/033103kennedymensah/MENSAH_LC3/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [424 ms] ***

*** Start VHDL build ***
*** Invocation #1***
Loading (1) /Users/033103kennedymensah/MENSAH_LC3/MENSAH_DATA_PATH.vhd ...
Done /Users/033103kennedymensah/MENSAH_LC3/MENSAH_DATA_PATH.vhd [34 ms, 611 lines, VHDL_2008] ...
Loading (2) /Users/033103kennedymensah/MENSAH_LC3/MENSAH_COMPONENTS.vhd ...
Done /Users/033103kennedymensah/MENSAH_LC3/MENSAH_COMPONENTS.vhd [63 ms, 918 lines, VHDL_2008] ...
Loading (3) /Users/033103kennedymensah/MENSAH_LC3/clock.vhd ...
Done /Users/033103kennedymensah/MENSAH_LC3/clock.vhd [27 ms, 229 lines, VHDL_2008] ...
Loading (4) /Users/033103kennedymensah/MENSAH_LC3/txt_util.vhd ...
Done /Users/033103kennedymensah/MENSAH_LC3/txt_util.vhd [60 ms, 587 lines, VHDL_2008] ...
Loading (5) /Users/033103kennedymensah/MENSAH_LC3/MENSAH_TB_LC3.vhd ...
Done /Users/033103kennedymensah/MENSAH_LC3/MENSAH_TB_LC3.vhd [10 ms, 66 lines, VHDL_2008] ...
Loading (6) /Users/033103kennedymensah/MENSAH_LC3/MENSAH_LC3.vhd ...
Done /Users/033103kennedymensah/MENSAH_LC3/MENSAH_LC3.vhd [24 ms, 558 lines, VHDL_2008] ...
Loading (7) /Users/033103kennedymensah/MENSAH_LC3/util_pkg.vhd ...
Done /Users/033103kennedymensah/MENSAH_LC3/util_pkg.vhd [4 ms, 26 lines, VHDL_2008] ...
*** Done invocation #1 [251 ms] ***
*** Done parsing [834 ms] ***
*** Total number of lines [2 995] ***
Performing post full build step 1 (VHDL - RU) [104 ms] ...
*** Files summary [7 total, 7 unique] ***
*** Done VHDL build [940 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VHDL - RU) [10 ms] ...
*** Warning: DEPRECATED_PACKAGE: Package 'ieee.std_logic_unsigned' is deprecated, use 'IEEE.NUMERIC_STD' standard package
    at line 48 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_COMPONENTS.vhd:48 [compile index 2]
*** Warning: DEPRECATED_PACKAGE: Package 'ieee.std_logic_signed' is deprecated, use 'IEEE.NUMERIC_STD' standard package
    at line 84 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_COMPONENTS.vhd:84 [compile index 2]
*** Warning: DEPRECATED_PACKAGE: Package 'ieee.std_logic_unsigned' is deprecated, use 'IEEE.NUMERIC_STD' standard package
    at line 141 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_COMPONENTS.vhd:141 [compile index 2]
*** Warning: DEPRECATED_PACKAGE: Package 'ieee.std_logic_unsigned' is deprecated, use 'IEEE.NUMERIC_STD' standard package
    at line 186 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_COMPONENTS.vhd:186 [compile index 2]
*** Warning: DEPRECATED_PACKAGE: Package 'IEEE.STD_LOGIC_UNSIGNED' is deprecated, use 'IEEE.NUMERIC_STD' standard package
    at line 333 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_COMPONENTS.vhd:333 [compile index 2]
*** Warning: DEPRECATED_PACKAGE: Package 'IEEE.STD_LOGIC_UNSIGNED' is deprecated, use 'IEEE.NUMERIC_STD' standard package
    at line 429 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_COMPONENTS.vhd:429 [compile index 2]
*** Warning: DEPRECATED_PACKAGE: Package 'ieee.std_logic_unsigned' is deprecated, use 'IEEE.NUMERIC_STD' standard package
    at line 455 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_COMPONENTS.vhd:455 [compile index 2]
*** Warning: DEPRECATED_PACKAGE: Package 'ieee.std_logic_unsigned' is deprecated, use 'IEEE.NUMERIC_STD' standard package
    at line 497 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_COMPONENTS.vhd:497 [compile index 2]
*** Warning: DEPRECATED_PACKAGE: Package 'IEEE.std_logic_unsigned' is deprecated, use 'IEEE.NUMERIC_STD' standard package
    at line 116 in /Users/033103kennedymensah/MENSAH_LC3/clock.vhd:116 [compile index 3]
*** Warning: DEPRECATED_PACKAGE: Package 'IEEE.std_logic_arith' is deprecated, use 'IEEE.NUMERIC_STD' standard package
    at line 9 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_TB_LC3.vhd:9 [compile index 5]
*** Warning: DEPRECATED_PACKAGE: Package 'IEEE.std_logic_unsigned' is deprecated, use 'IEEE.NUMERIC_STD' standard package
    at line 10 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_TB_LC3.vhd:10 [compile index 5]
*** Warning: DEPRECATED_PACKAGE: Package 'Ieee.std_logic_unsigned' is deprecated, use 'IEEE.NUMERIC_STD' standard package
    at line 5 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_LC3.vhd:5 [compile index 6]
Performing mixed post full build step (VHDL - RT) [619 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.PATH, work.MENSAH_TB_LC3
Performing mixed post full build step (MIXED - ELAB) [616 ms] ...
Performing mixed post full build step (MIXED - UNEL) [84 ms] ...
*** Warning: SENSITIVITY_MISSING: Missing 'PC_DATA' from sensitivity list
    at line 526 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_COMPONENTS.vhd:526 [compile index 2]
*** Warning: SENSITIVITY_MISSING: Missing 'PC_DATA_PLUS' from sensitivity list
    at line 527 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_COMPONENTS.vhd:527 [compile index 2]
*** Warning: SENSITIVITY_MISSING: Missing 'GATE_DATA' from sensitivity list
    at line 208 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_COMPONENTS.vhd:208 [compile index 2]
*** Warning: SENSITIVITY_MISSING: Missing 'sOP_Q' from sensitivity list
    at line 125 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_COMPONENTS.vhd:125 [compile index 2]
*** Warning: SENSITIVITY_MISSING: Missing 'data' from sensitivity list
    at line 126 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_COMPONENTS.vhd:126 [compile index 2]
*** Warning: SENSITIVITY_MISSING: Missing 'MDR_DATA' from sensitivity list
    at line 169 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_COMPONENTS.vhd:169 [compile index 2]
*** Warning: UNRESOLVED_COMPONENT: Component 'MENSAH_LC3' of instance 'datap' is not bound
    at line 58 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_TB_LC3.vhd:58 [compile index 5]
*** Warning: UNELABORATED_PACKAGE: Package 'work.CLOCKS' is not elaborated
    at line 7 in /Users/033103kennedymensah/MENSAH_LC3/clock.vhd:7 [compile index 3]
*** Warning: UNELABORATED_ENTITY: Entity 'work.CLOCK' is not elaborated
    at line 90 in /Users/033103kennedymensah/MENSAH_LC3/clock.vhd:90 [compile index 3]
*** Warning: UNELABORATED_ENTITY: Entity 'work.LC3_MEMORY' is not elaborated
    at line 118 in /Users/033103kennedymensah/MENSAH_LC3/clock.vhd:118 [compile index 3]
*** Warning: UNELABORATED_PACKAGE: Package 'work.txt_util' is not elaborated
    at line 6 in /Users/033103kennedymensah/MENSAH_LC3/txt_util.vhd:6 [compile index 4]
*** Warning: MISSING_OTHERS_CHOICE: Case choice 'others' is not defined
    at line 121 in /Users/033103kennedymensah/MENSAH_LC3/txt_util.vhd:121 [compile index 4]
*** Warning: UNELABORATED_PACKAGE: Package 'work.util_package' is not elaborated
    at line 3 in /Users/033103kennedymensah/MENSAH_LC3/util_pkg.vhd:3 [compile index 7]
*** Warning: UNELABORATED_ENTITY: Entity 'work.LC3_FSM' is not elaborated
    at line 9 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_LC3.vhd:9 [compile index 6]
*** Warning: SENSITIVITY_UNUSED: The process is not sensitive to 'FROM_NZP'
    at line 67 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_LC3.vhd:67 [compile index 6]
*** Warning: SENSITIVITY_UNUSED: The process is not sensitive to 'next_state'
    at line 67 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_LC3.vhd:67 [compile index 6]
*** Warning: MISSING_OTHERS_CHOICE: Case choice 'others' is not defined
    at line 502 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_LC3.vhd:502 [compile index 6]
*** Warning: REDUNDANT_OTHERS_CHOICE: Case choice 'others' is redundant
    at line 542 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_LC3.vhd:542 [compile index 6]
Performing mixed post full build step (VHDL - RD) [7 ms] ...
Performing mixed post full build step (VHDL - US) [34 ms] ...
Performing mixed post full build step (VHDL - USBD) [56 ms] ...
*** Warning: SIGNAL_NEVER_READ: Signal 'S_D' is never read
    at line 260 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_COMPONENTS.vhd:260 [compile index 2]
*** Warning: SIGNAL_NEVER_READ: Signal 'CH' is never read
    at line 261 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_COMPONENTS.vhd:261 [compile index 2]
*** Warning: SIGNAL_NEVER_READ: Signal 'ADD_WIDTH' is never read
    at line 19 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_TB_LC3.vhd:19 [compile index 5]
*** Warning: SIGNAL_NEVER_READ: Signal 'WIDTH' is never read
    at line 20 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_TB_LC3.vhd:20 [compile index 5]
*** Warning: SIGNAL_NEVER_READ: Signal 'REG_ADD' is never read
    at line 21 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_TB_LC3.vhd:21 [compile index 5]
*** Warning: SIGNAL_NEVER_READ: Signal 'E' is never read
    at line 22 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_TB_LC3.vhd:22 [compile index 5]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'cpu_state' is never written
    at line 47 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_LC3.vhd:47 [compile index 6]
*** Warning: SIGNAL_NEVER_READ: Signal 'BR' is never read
    at line 52 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_LC3.vhd:52 [compile index 6]
*** Warning: SIGNAL_NEVER_READ: Signal 'JMP' is never read
    at line 53 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_LC3.vhd:53 [compile index 6]
*** Warning: SIGNAL_NEVER_READ: Signal 'RTI' is never read
    at line 60 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_LC3.vhd:60 [compile index 6]
*** Warning: SIGNAL_NEVER_READ: Signal 'ST' is never read
    at line 61 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_LC3.vhd:61 [compile index 6]
*** Warning: SIGNAL_NEVER_READ: Signal 'TRAP' is never read
    at line 64 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_LC3.vhd:64 [compile index 6]
*** Warning: SIGNAL_NEVER_USED: Signal 'CLK' is never used
    at line 11 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_LC3.vhd:11 [compile index 6]
*** Warning: SIGNAL_NEVER_USED: Signal 'RSTn' is never used
    at line 12 in /Users/033103kennedymensah/MENSAH_LC3/MENSAH_LC3.vhd:12 [compile index 6]
*** Done mixed mode extension build [1s.454ms] ***
*** Total build time [2s.872ms] ***
