5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (param17.1.vcd) 2 -o (param17.1.cdd) 2 -v (param17.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 param17.1.v 11 29 1 
1 a 1 13 7000a 1 0 3 0 4 17 0 f 0 1 0 0
3 0 foo "main.f" 0 param17.1.v 32 44 1 
2 1 42 42 42 c000c 2 1 100c 0 0 4 1 a
2 2 42 42 42 b000c 2 1b 1008 1 0 4 18 0 f 1 f 0 0
2 3 42 42 42 70007 0 1 1410 0 0 4 1 b
2 4 42 42 42 7000c 3 35 a 2 3
1 a 2 38 13 1 0 3 0 4 17 f f 0 1 0 0
1 b 3 40 60015 1 0 3 0 4 17 f f 0 0 1 0
1 SIZE 4 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
4 4 f 4 4 4
3 1 main.u$0 "main.u$0" 0 param17.1.v 17 27 1 
