<html>
<head>
<meta charset="UTF-8">
<title>Vl-clkassign</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL____VL-CLKASSIGN">Click for Vl-clkassign in the Full Manual</a></h3>

<p>Representation of a single clocking assignment (clocking blocks).</p><p>This is a product type introduced by <a href="FTY____DEFPROD.html">defprod</a>.</p> 
<h5>Fields</h5> 
<dl>
<dt>name — <a href="COMMON-LISP____STRINGP.html">stringp</a>
</dt> 
<dd>Name of the wire being sampled or expression being named.</dd> 
 
<dt>loc — <a href="VL____VL-LOCATION.html">vl-location</a>
</dt> 
<dd>Location of this clocking assignment.</dd> 
 
<dt>inputp — <a href="ACL2____BOOLEANP.html">booleanp</a>
</dt> 
<dd>Indicates whether this is an <span class="v">input</span> or <span class="v">output</span> clocking 
            variable.  See below for notes on inouts.</dd> 
 
<dt>rhs — <a href="VL____VL-MAYBE-EXPR.html">vl-maybe-expr</a>
</dt> 
<dd>Expression to sample, or <span class="v">nil</span> if there is no such expression. 
            When provided, this might typically be a hierarchical reference to 
            some signal, but it could also be something more complex like a 
            concatenation.</dd> 
 
<dt>skew — <a href="VL____VL-MAYBE-CLKSKEW.html">vl-maybe-clkskew</a>
</dt> 
<dd>Clock skew for when to sample this variable, if specified.</dd> 
 
</dl><p>Some examples:</p> 
         <pre class="code">clocking @(posedge clk);
   input #3 foo;                 // &lt;-- clkassign with delay and no rhs
   output bar = top.sub.mybar;   // &lt;-- clkassign with an rhs
   inout baz;                    // &lt;-- two clkassigns, one input, one output
endclocking</pre> 
 
         <p>The SystemVerilog-2012 grammar allows <span class="v">inout</span>s here, but note 
         from Section 14.1 (page 303) that ``a clockvar whose 
         clocking_direction is inout shall behave as if it were two clockvars, 
         one input and one output, having the same name and same 
         clocking_signal.''  We take this approach in VL: when the parser 
         encounters an inout, we explicitly split it up into separate 
         input/output clkassigns.</p>
</body>
</html>
