
---------- Begin Simulation Statistics ----------
final_tick                               1932906258500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 757894                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742560                       # Number of bytes of host memory used
host_op_rate                                  1400191                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   923.61                       # Real time elapsed on the host
host_tick_rate                             2092767306                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   700000000                       # Number of instructions simulated
sim_ops                                    1293234315                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.932906                       # Number of seconds simulated
sim_ticks                                1932906258500                       # Number of ticks simulated
system.cpu.Branches                         137752406                       # Number of branches fetched
system.cpu.committedInsts                   700000000                       # Number of instructions committed
system.cpu.committedOps                    1293234315                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       3865812517                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 3865812517                       # Number of busy cycles
system.cpu.num_cc_register_reads            666761728                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           444530686                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    113957265                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               67201302                       # Number of float alu accesses
system.cpu.num_fp_insts                      67201302                       # number of float instructions
system.cpu.num_fp_register_reads             66689841                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              589858                       # number of times the floating registers were written
system.cpu.num_func_calls                    11352697                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1290977512                       # Number of integer alu accesses
system.cpu.num_int_insts                   1290977512                       # number of integer instructions
system.cpu.num_int_register_reads          2420651485                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1030990281                       # number of times the integer registers were written
system.cpu.num_load_insts                   143596086                       # Number of load instructions
system.cpu.num_mem_refs                     271542610                       # number of memory refs
system.cpu.num_store_insts                  127946524                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               2022962      0.16%      0.16% # Class of executed instruction
system.cpu.op_class::IntAlu                1017019988     78.64%     78.80% # Class of executed instruction
system.cpu.op_class::IntMult                    53102      0.00%     78.80% # Class of executed instruction
system.cpu.op_class::IntDiv                   2603714      0.20%     79.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1877      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1286      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                     8912      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                       12      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                     8318      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                   14964      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdShift                    727      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  43      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   7      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  7      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.00% # Class of executed instruction
system.cpu.op_class::MemRead                143043208     11.06%     90.06% # Class of executed instruction
system.cpu.op_class::MemWrite                61339559      4.74%     94.81% # Class of executed instruction
system.cpu.op_class::FloatMemRead              552878      0.04%     94.85% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           66606965      5.15%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1293278561                       # Class of executed instruction
system.cpu.workload.numSyscalls                   208                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8436908                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16906794                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11612921                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1404                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23226865                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1404                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    261654407                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        261654407                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    261654407                       # number of overall hits
system.cpu.dcache.overall_hits::total       261654407                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9844432                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9844432                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9844432                       # number of overall misses
system.cpu.dcache.overall_misses::total       9844432                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 716499011500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 716499011500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 716499011500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 716499011500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    271498839                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271498839                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    271498839                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271498839                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.036260                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036260                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.036260                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036260                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72782.158635                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72782.158635                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72782.158635                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72782.158635                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9322979                       # number of writebacks
system.cpu.dcache.writebacks::total           9322979                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      9844432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9844432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      9844432                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9844432                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 706654579500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 706654579500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 706654579500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 706654579500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036260                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036260                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036260                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036260                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71782.158635                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71782.158635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71782.158635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71782.158635                       # average overall mshr miss latency
system.cpu.dcache.replacements                9843920                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    142602122                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       142602122                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       994158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        994158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  26031974000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26031974000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    143596280                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    143596280                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006923                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006923                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26184.946457                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26184.946457                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       994158                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       994158                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  25037816000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25037816000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25184.946457                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25184.946457                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    119052285                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      119052285                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      8850274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8850274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 690467037500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 690467037500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    127902559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    127902559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.069195                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.069195                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78016.458869                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78016.458869                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      8850274                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8850274                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 681616763500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 681616763500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.069195                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.069195                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77016.458869                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77016.458869                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1932906258500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.984213                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           271498839                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9844432                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.578924                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.984213                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          220                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         552842110                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        552842110                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1932906258500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   143596331                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   127946546                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        357454                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        242130                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1932906258500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1932906258500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1932906258500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    931559166                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        931559166                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    931559166                       # number of overall hits
system.cpu.icache.overall_hits::total       931559166                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1769512                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1769512                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1769512                       # number of overall misses
system.cpu.icache.overall_misses::total       1769512                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  23194115500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  23194115500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  23194115500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  23194115500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    933328678                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    933328678                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    933328678                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    933328678                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001896                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001896                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001896                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001896                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13107.633913                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13107.633913                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13107.633913                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13107.633913                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1769001                       # number of writebacks
system.cpu.icache.writebacks::total           1769001                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1769512                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1769512                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1769512                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1769512                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  21424603500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  21424603500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  21424603500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  21424603500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001896                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001896                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001896                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001896                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12107.633913                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12107.633913                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12107.633913                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12107.633913                       # average overall mshr miss latency
system.cpu.icache.replacements                1769001                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    931559166                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       931559166                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1769512                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1769512                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  23194115500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  23194115500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    933328678                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    933328678                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001896                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001896                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13107.633913                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13107.633913                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1769512                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1769512                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  21424603500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  21424603500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001896                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001896                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12107.633913                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12107.633913                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1932906258500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           498.582184                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           933328678                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1769512                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            527.449759                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   498.582184                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.973793                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.973793                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1868426868                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1868426868                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1932906258500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   933328732                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           206                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1932906258500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1932906258500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1932906258500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1932906258500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              1767186                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1376872                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3144058                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1767186                       # number of overall hits
system.l2.overall_hits::.cpu.data             1376872                       # number of overall hits
system.l2.overall_hits::total                 3144058                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2326                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            8467560                       # number of demand (read+write) misses
system.l2.demand_misses::total                8469886                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2326                       # number of overall misses
system.l2.overall_misses::.cpu.data           8467560                       # number of overall misses
system.l2.overall_misses::total               8469886                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    189265000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 677391916500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     677581181500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    189265000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 677391916500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    677581181500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1769512                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          9844432                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11613944                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1769512                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         9844432                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11613944                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001314                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.860137                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.729286                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001314                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.860137                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.729286                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81369.303525                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79998.478487                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79998.854943                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81369.303525                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79998.478487                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79998.854943                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8408318                       # number of writebacks
system.l2.writebacks::total                   8408318                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       8467560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8469886                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      8467560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8469886                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    166005000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 592716316500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 592882321500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    166005000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 592716316500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 592882321500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.860137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.729286                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.860137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.729286                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71369.303525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69998.478487                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69998.854943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71369.303525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69998.478487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69998.854943                       # average overall mshr miss latency
system.l2.replacements                        8438310                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9322979                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9322979                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9322979                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9322979                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1769001                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1769001                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1769001                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1769001                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            549245                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                549245                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         8301029                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8301029                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 662569070500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  662569070500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       8850274                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8850274                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.937940                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.937940                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79817.703384                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79817.703384                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      8301029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8301029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 579558780500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 579558780500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.937940                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.937940                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69817.703384                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69817.703384                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1767186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1767186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2326                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2326                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    189265000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    189265000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1769512                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1769512                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001314                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001314                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81369.303525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81369.303525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2326                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2326                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    166005000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    166005000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001314                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001314                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71369.303525                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71369.303525                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        827627                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            827627                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       166531                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          166531                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  14822846000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14822846000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       994158                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        994158                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.167510                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.167510                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89009.529757                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89009.529757                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       166531                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       166531                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13157536000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13157536000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.167510                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.167510                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79009.529757                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79009.529757                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1932906258500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32716.347572                       # Cycle average of tags in use
system.l2.tags.total_refs                    23226862                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8471078                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.741902                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     130.103289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       209.932040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32376.312243                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.988047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998424                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1262                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31343                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 194285990                       # Number of tag accesses
system.l2.tags.data_accesses                194285990                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1932906258500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   8408318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   8467547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005550990500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       524548                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       524548                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25313734                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7898286                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8469886                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8408318                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8469886                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8408318                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     13                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8469886                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8408318                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8469872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 521961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 524571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 524567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 524557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 524555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 524557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 524572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 524558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 527244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 524564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 524555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 524552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 524548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 524548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 524551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 524548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       524548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.146963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.070175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.595892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       524545    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        524548                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       524548                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.029589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.027879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.243540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           516863     98.53%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      0.01%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7478      1.43%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              171      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        524548                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               542072704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            538132352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    280.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    278.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1932906127500                       # Total gap between requests
system.mem_ctrls.avgGap                     114520.84                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       148864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    541923008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    538130496                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 77015.633502849450                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 280366937.411931395531                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 278404859.849544525146                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2326                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      8467560                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      8408318                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     70764000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 247549947500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 46456685473750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30423.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29235.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5525086.64                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       148864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    541923840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     542072704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       148864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       148864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    538132352                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    538132352                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2326                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      8467560                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        8469886                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      8408318                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       8408318                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        77016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    280367368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        280444383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        77016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        77016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    278405820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       278405820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    278405820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        77016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    280367368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       558850204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              8469873                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             8408289                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       528854                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       528950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       529514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       529339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       529300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       529725                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       529718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       529384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       529626                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       529921                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       529499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       529346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       529372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       529267                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       529312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       528746                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       525033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       525182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       525485                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       525379                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       525359                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       525778                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       525892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       525646                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       526026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       526060                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       525606                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       525573                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       525501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       525400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       525355                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       525014                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             88810592750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           42349365000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       247620711500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10485.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29235.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             7655340                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            7673917                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.38                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           91.27                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1548904                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   697.397840                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   450.186446                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   417.029497                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       373125     24.09%     24.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        40775      2.63%     26.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        48430      3.13%     29.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        47316      3.05%     32.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        34434      2.22%     35.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        55465      3.58%     38.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        31499      2.03%     40.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        71817      4.64%     45.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       846043     54.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1548904                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             542071872                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          538130496                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              280.443953                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              278.404860                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1932906258500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      5534006940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2941390650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    30236357760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   21943595880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 152581921440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 324079631490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 469326840000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1006643744160                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   520.792842                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1212765170000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  64543960000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 655597128500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      5525174760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2936700030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    30238535460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   21947672700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 152581921440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 323257904100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 470018820960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1006506729450                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   520.721957                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1214574144500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  64543960000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 653788154000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1932906258500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             168857                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8408318                       # Transaction distribution
system.membus.trans_dist::CleanEvict            28590                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8301029                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8301029                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        168857                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     25376680                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total     25376680                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               25376680                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port   1080205056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total   1080205056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              1080205056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8469886                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8469886    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8469886                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1932906258500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         50555421500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44565224250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           2763670                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17731297                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1769001                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          550933                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8850274                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8850274                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1769512                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       994158                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      5308025                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     29532784                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              34840809                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    226464832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1226714304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1453179136                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         8438310                       # Total snoops (count)
system.tol2bus.snoopTraffic                 538132352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         20052254                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000070                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008370                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20050849     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1405      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20052254                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1932906258500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        22705412500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2654268000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14766648000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
