<stg><name>Seuil_calc1::do_gen</name>


<trans_list>

<trans id="309" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:0  %buffer_V_1_01066 = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_V_1_01066"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:1  %buffer_1_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_1_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:2  %buffer_2_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_2_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:3  %buffer_3_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_3_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:4  %buffer_4_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_4_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:5  %buffer_5_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_5_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:6  %buffer_6_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_6_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:7  %buffer_7_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_7_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:8  %buffer_8_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_8_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:9  %buffer_9_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_9_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:10  %buffer_10_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_10_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:11  %buffer_11_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_11_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:12  %buffer_12_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_12_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:13  %buffer_13_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_13_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:14  %buffer_14_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_14_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:15  %buffer_15_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_15_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:16  %buffer_16_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_16_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:17  %buffer_17_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_17_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:18  %buffer_18_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_18_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:19  %buffer_19_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_19_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:20  %buffer_20_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_20_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:21  %buffer_21_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_21_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:22  %buffer_22_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_22_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:23  %buffer_23_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_23_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:24  %buffer_24_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_24_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:25  %buffer_25_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_25_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:26  %buffer_26_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_26_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:27  %buffer_27_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_27_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:28  %buffer_28_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_28_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:29  %buffer_29_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_29_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:30  %buffer_30_V = alloca i8

]]></Node>
<StgValue><ssdm name="buffer_30_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
__ssdm_reset__:31  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !253

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
__ssdm_reset__:32  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !257

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
__ssdm_reset__:33  call void (...)* @_ssdm_op_SpecBitsMap(i8* %e), !map !261

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
__ssdm_reset__:34  call void (...)* @_ssdm_op_SpecBitsMap(i1* %detect), !map !265

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
__ssdm_reset__:35  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str67, i32 0, [7 x i8]* @p_str26, [6 x i8]* @p_str27, i32 0, i32 0, i1* %clock) nounwind

]]></Node>
<StgValue><ssdm name="specport_ln36"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
__ssdm_reset__:36  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str67, i32 0, [7 x i8]* @p_str26, [6 x i8]* @p_str28, i32 0, i32 0, i1* %reset) nounwind

]]></Node>
<StgValue><ssdm name="specport_ln37"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__ssdm_reset__:37  call void (...)* @_ssdm_op_SpecInterface(i8* %e, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln38"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__ssdm_reset__:38  call void (...)* @_ssdm_op_SpecInterface(i1* %detect, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln39"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
__ssdm_reset__:39  call void (...)* @_ssdm_op_SpecProcessDef([12 x i8]* @p_str67, i32 2, [7 x i8]* @p_str42) nounwind

]]></Node>
<StgValue><ssdm name="specprocessdef_ln40"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
__ssdm_reset__:40  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str44)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
__ssdm_reset__:41  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str30) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln40"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
__ssdm_reset__:42  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="p_ssdm_reset_v"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__ssdm_reset__:43  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
__ssdm_reset__:44  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str44, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
__ssdm_reset__:45  br label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:34  %val_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:0  %buffer_V_1_01066_loa = load i8* %buffer_V_1_01066

]]></Node>
<StgValue><ssdm name="buffer_V_1_01066_loa"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:1  %buffer_1_V_load = load i8* %buffer_1_V

]]></Node>
<StgValue><ssdm name="buffer_1_V_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:2  %buffer_2_V_load = load i8* %buffer_2_V

]]></Node>
<StgValue><ssdm name="buffer_2_V_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:3  %buffer_3_V_load = load i8* %buffer_3_V

]]></Node>
<StgValue><ssdm name="buffer_3_V_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:4  %buffer_4_V_load = load i8* %buffer_4_V

]]></Node>
<StgValue><ssdm name="buffer_4_V_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:5  %buffer_5_V_load = load i8* %buffer_5_V

]]></Node>
<StgValue><ssdm name="buffer_5_V_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:6  %buffer_6_V_load = load i8* %buffer_6_V

]]></Node>
<StgValue><ssdm name="buffer_6_V_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:7  %buffer_7_V_load = load i8* %buffer_7_V

]]></Node>
<StgValue><ssdm name="buffer_7_V_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:8  %buffer_8_V_load = load i8* %buffer_8_V

]]></Node>
<StgValue><ssdm name="buffer_8_V_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:9  %buffer_9_V_load = load i8* %buffer_9_V

]]></Node>
<StgValue><ssdm name="buffer_9_V_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:10  %buffer_10_V_load = load i8* %buffer_10_V

]]></Node>
<StgValue><ssdm name="buffer_10_V_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:11  %buffer_11_V_load = load i8* %buffer_11_V

]]></Node>
<StgValue><ssdm name="buffer_11_V_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:12  %buffer_12_V_load = load i8* %buffer_12_V

]]></Node>
<StgValue><ssdm name="buffer_12_V_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:13  %buffer_13_V_load = load i8* %buffer_13_V

]]></Node>
<StgValue><ssdm name="buffer_13_V_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:14  %buffer_14_V_load = load i8* %buffer_14_V

]]></Node>
<StgValue><ssdm name="buffer_14_V_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:15  %buffer_15_V_load = load i8* %buffer_15_V

]]></Node>
<StgValue><ssdm name="buffer_15_V_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:16  %buffer_16_V_load = load i8* %buffer_16_V

]]></Node>
<StgValue><ssdm name="buffer_16_V_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:17  %buffer_17_V_load = load i8* %buffer_17_V

]]></Node>
<StgValue><ssdm name="buffer_17_V_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:18  %buffer_18_V_load = load i8* %buffer_18_V

]]></Node>
<StgValue><ssdm name="buffer_18_V_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:19  %buffer_19_V_load = load i8* %buffer_19_V

]]></Node>
<StgValue><ssdm name="buffer_19_V_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:20  %buffer_20_V_load = load i8* %buffer_20_V

]]></Node>
<StgValue><ssdm name="buffer_20_V_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:21  %buffer_21_V_load = load i8* %buffer_21_V

]]></Node>
<StgValue><ssdm name="buffer_21_V_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:22  %buffer_22_V_load = load i8* %buffer_22_V

]]></Node>
<StgValue><ssdm name="buffer_22_V_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:23  %buffer_23_V_load = load i8* %buffer_23_V

]]></Node>
<StgValue><ssdm name="buffer_23_V_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:24  %buffer_24_V_load = load i8* %buffer_24_V

]]></Node>
<StgValue><ssdm name="buffer_24_V_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:25  %buffer_25_V_load = load i8* %buffer_25_V

]]></Node>
<StgValue><ssdm name="buffer_25_V_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:26  %buffer_26_V_load = load i8* %buffer_26_V

]]></Node>
<StgValue><ssdm name="buffer_26_V_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:27  %buffer_27_V_load = load i8* %buffer_27_V

]]></Node>
<StgValue><ssdm name="buffer_27_V_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:28  %buffer_28_V_load = load i8* %buffer_28_V

]]></Node>
<StgValue><ssdm name="buffer_28_V_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:29  %buffer_29_V_load = load i8* %buffer_29_V

]]></Node>
<StgValue><ssdm name="buffer_29_V_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0:30  %buffer_30_V_load = load i8* %buffer_30_V

]]></Node>
<StgValue><ssdm name="buffer_30_V_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="8">
<![CDATA[
hls_label_0:35  %zext_ln215 = zext i8 %buffer_V_1_01066_loa to i9

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="8">
<![CDATA[
hls_label_0:36  %zext_ln215_1 = zext i8 %buffer_1_V_load to i9

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="8">
<![CDATA[
hls_label_0:37  %zext_ln215_2 = zext i8 %buffer_4_V_load to i9

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="8">
<![CDATA[
hls_label_0:38  %zext_ln215_3 = zext i8 %buffer_5_V_load to i9

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="8">
<![CDATA[
hls_label_0:39  %zext_ln215_4 = zext i8 %buffer_14_V_load to i9

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="8">
<![CDATA[
hls_label_0:40  %zext_ln215_5 = zext i8 %buffer_15_V_load to i9

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="8">
<![CDATA[
hls_label_0:41  %zext_ln215_6 = zext i8 %buffer_18_V_load to i9

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="8">
<![CDATA[
hls_label_0:42  %zext_ln215_7 = zext i8 %buffer_19_V_load to i9

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:43  %add_ln215 = add i9 %zext_ln215, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="9">
<![CDATA[
hls_label_0:44  %zext_ln215_40 = zext i9 %add_ln215 to i10

]]></Node>
<StgValue><ssdm name="zext_ln215_40"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:45  %add_ln215_1 = add i9 %zext_ln215_3, %zext_ln215_2

]]></Node>
<StgValue><ssdm name="add_ln215_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="9">
<![CDATA[
hls_label_0:46  %zext_ln215_41 = zext i9 %add_ln215_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln215_41"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:47  %add_ln215_2 = add i10 %zext_ln215_40, %zext_ln215_41

]]></Node>
<StgValue><ssdm name="add_ln215_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="10">
<![CDATA[
hls_label_0:48  %zext_ln215_42 = zext i10 %add_ln215_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln215_42"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:49  %add_ln215_3 = add i9 %zext_ln215_5, %zext_ln215_4

]]></Node>
<StgValue><ssdm name="add_ln215_3"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="9">
<![CDATA[
hls_label_0:50  %zext_ln215_43 = zext i9 %add_ln215_3 to i10

]]></Node>
<StgValue><ssdm name="zext_ln215_43"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:51  %add_ln215_4 = add i9 %zext_ln215_7, %zext_ln215_6

]]></Node>
<StgValue><ssdm name="add_ln215_4"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="9">
<![CDATA[
hls_label_0:52  %zext_ln215_44 = zext i9 %add_ln215_4 to i10

]]></Node>
<StgValue><ssdm name="zext_ln215_44"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:53  %add_ln215_5 = add i10 %zext_ln215_43, %zext_ln215_44

]]></Node>
<StgValue><ssdm name="add_ln215_5"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="10">
<![CDATA[
hls_label_0:54  %zext_ln215_45 = zext i10 %add_ln215_5 to i11

]]></Node>
<StgValue><ssdm name="zext_ln215_45"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_0:55  %ps_V = add i11 %zext_ln215_42, %zext_ln215_45

]]></Node>
<StgValue><ssdm name="ps_V"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:56  %zext_ln215_8 = zext i8 %buffer_V_1_01066_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_8"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:57  %mul_ln1352 = mul i16 %zext_ln215_8, %zext_ln215_8

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:58  %zext_ln215_46 = zext i16 %mul_ln1352 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_46"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:59  %zext_ln215_9 = zext i8 %buffer_1_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_9"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:60  %mul_ln1352_1 = mul i16 %zext_ln215_9, %zext_ln215_9

]]></Node>
<StgValue><ssdm name="mul_ln1352_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:61  %zext_ln215_47 = zext i16 %mul_ln1352_1 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_47"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:62  %zext_ln215_10 = zext i8 %buffer_2_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_10"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:63  %mul_ln1352_2 = mul i16 %zext_ln215_10, %zext_ln215_10

]]></Node>
<StgValue><ssdm name="mul_ln1352_2"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:64  %zext_ln215_48 = zext i16 %mul_ln1352_2 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_48"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:65  %zext_ln215_11 = zext i8 %buffer_3_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_11"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:66  %mul_ln1352_3 = mul i16 %zext_ln215_11, %zext_ln215_11

]]></Node>
<StgValue><ssdm name="mul_ln1352_3"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:67  %zext_ln215_49 = zext i16 %mul_ln1352_3 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_49"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:68  %zext_ln215_12 = zext i8 %buffer_4_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_12"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:69  %mul_ln1352_4 = mul i16 %zext_ln215_12, %zext_ln215_12

]]></Node>
<StgValue><ssdm name="mul_ln1352_4"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:70  %zext_ln215_50 = zext i16 %mul_ln1352_4 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_50"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:71  %zext_ln215_13 = zext i8 %buffer_5_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_13"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:72  %mul_ln1352_5 = mul i16 %zext_ln215_13, %zext_ln215_13

]]></Node>
<StgValue><ssdm name="mul_ln1352_5"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:73  %zext_ln215_51 = zext i16 %mul_ln1352_5 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_51"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:74  %zext_ln215_14 = zext i8 %buffer_6_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_14"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:75  %mul_ln1352_6 = mul i16 %zext_ln215_14, %zext_ln215_14

]]></Node>
<StgValue><ssdm name="mul_ln1352_6"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:76  %zext_ln215_52 = zext i16 %mul_ln1352_6 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_52"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:77  %zext_ln215_15 = zext i8 %buffer_7_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_15"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:78  %mul_ln1352_7 = mul i16 %zext_ln215_15, %zext_ln215_15

]]></Node>
<StgValue><ssdm name="mul_ln1352_7"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:79  %zext_ln215_53 = zext i16 %mul_ln1352_7 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_53"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:80  %zext_ln215_16 = zext i8 %buffer_8_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_16"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:81  %mul_ln1352_8 = mul i16 %zext_ln215_16, %zext_ln215_16

]]></Node>
<StgValue><ssdm name="mul_ln1352_8"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:82  %zext_ln215_54 = zext i16 %mul_ln1352_8 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_54"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:83  %zext_ln215_17 = zext i8 %buffer_9_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_17"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:84  %mul_ln1352_9 = mul i16 %zext_ln215_17, %zext_ln215_17

]]></Node>
<StgValue><ssdm name="mul_ln1352_9"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:85  %zext_ln215_55 = zext i16 %mul_ln1352_9 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_55"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:86  %zext_ln215_18 = zext i8 %buffer_10_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_18"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:87  %mul_ln1352_10 = mul i16 %zext_ln215_18, %zext_ln215_18

]]></Node>
<StgValue><ssdm name="mul_ln1352_10"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:88  %zext_ln215_56 = zext i16 %mul_ln1352_10 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_56"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:89  %zext_ln215_19 = zext i8 %buffer_11_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_19"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:90  %mul_ln1352_11 = mul i16 %zext_ln215_19, %zext_ln215_19

]]></Node>
<StgValue><ssdm name="mul_ln1352_11"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:91  %zext_ln215_57 = zext i16 %mul_ln1352_11 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_57"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:92  %zext_ln215_20 = zext i8 %buffer_12_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_20"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:93  %mul_ln1352_12 = mul i16 %zext_ln215_20, %zext_ln215_20

]]></Node>
<StgValue><ssdm name="mul_ln1352_12"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:94  %zext_ln215_58 = zext i16 %mul_ln1352_12 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_58"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:95  %zext_ln215_21 = zext i8 %buffer_13_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_21"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:96  %mul_ln1352_13 = mul i16 %zext_ln215_21, %zext_ln215_21

]]></Node>
<StgValue><ssdm name="mul_ln1352_13"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:97  %zext_ln215_59 = zext i16 %mul_ln1352_13 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_59"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:98  %zext_ln215_22 = zext i8 %buffer_14_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_22"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:99  %mul_ln1352_14 = mul i16 %zext_ln215_22, %zext_ln215_22

]]></Node>
<StgValue><ssdm name="mul_ln1352_14"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:100  %zext_ln215_60 = zext i16 %mul_ln1352_14 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_60"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:101  %zext_ln215_23 = zext i8 %buffer_15_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_23"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:102  %mul_ln1352_15 = mul i16 %zext_ln215_23, %zext_ln215_23

]]></Node>
<StgValue><ssdm name="mul_ln1352_15"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:103  %zext_ln215_61 = zext i16 %mul_ln1352_15 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_61"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:104  %zext_ln215_24 = zext i8 %buffer_16_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_24"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:105  %mul_ln1352_16 = mul i16 %zext_ln215_24, %zext_ln215_24

]]></Node>
<StgValue><ssdm name="mul_ln1352_16"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:106  %zext_ln215_62 = zext i16 %mul_ln1352_16 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_62"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:107  %zext_ln215_25 = zext i8 %buffer_17_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_25"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:108  %mul_ln1352_17 = mul i16 %zext_ln215_25, %zext_ln215_25

]]></Node>
<StgValue><ssdm name="mul_ln1352_17"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:109  %zext_ln215_63 = zext i16 %mul_ln1352_17 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_63"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:110  %zext_ln215_26 = zext i8 %buffer_18_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_26"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:111  %mul_ln1352_18 = mul i16 %zext_ln215_26, %zext_ln215_26

]]></Node>
<StgValue><ssdm name="mul_ln1352_18"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:112  %zext_ln215_64 = zext i16 %mul_ln1352_18 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_64"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:113  %zext_ln215_27 = zext i8 %buffer_19_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_27"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:114  %mul_ln1352_19 = mul i16 %zext_ln215_27, %zext_ln215_27

]]></Node>
<StgValue><ssdm name="mul_ln1352_19"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:115  %zext_ln215_65 = zext i16 %mul_ln1352_19 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_65"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:116  %zext_ln215_28 = zext i8 %buffer_20_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_28"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:117  %mul_ln1352_20 = mul i16 %zext_ln215_28, %zext_ln215_28

]]></Node>
<StgValue><ssdm name="mul_ln1352_20"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:118  %zext_ln215_66 = zext i16 %mul_ln1352_20 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_66"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:119  %zext_ln215_29 = zext i8 %buffer_21_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_29"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:120  %mul_ln1352_21 = mul i16 %zext_ln215_29, %zext_ln215_29

]]></Node>
<StgValue><ssdm name="mul_ln1352_21"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:121  %zext_ln215_67 = zext i16 %mul_ln1352_21 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_67"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:122  %zext_ln215_30 = zext i8 %buffer_22_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_30"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:123  %mul_ln1352_22 = mul i16 %zext_ln215_30, %zext_ln215_30

]]></Node>
<StgValue><ssdm name="mul_ln1352_22"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:124  %zext_ln215_68 = zext i16 %mul_ln1352_22 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_68"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:125  %zext_ln215_31 = zext i8 %buffer_23_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_31"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:126  %mul_ln1352_23 = mul i16 %zext_ln215_31, %zext_ln215_31

]]></Node>
<StgValue><ssdm name="mul_ln1352_23"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:127  %zext_ln215_69 = zext i16 %mul_ln1352_23 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_69"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:128  %zext_ln215_32 = zext i8 %buffer_24_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_32"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:129  %mul_ln1352_24 = mul i16 %zext_ln215_32, %zext_ln215_32

]]></Node>
<StgValue><ssdm name="mul_ln1352_24"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:130  %zext_ln215_70 = zext i16 %mul_ln1352_24 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_70"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:131  %zext_ln215_33 = zext i8 %buffer_25_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_33"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:132  %mul_ln1352_25 = mul i16 %zext_ln215_33, %zext_ln215_33

]]></Node>
<StgValue><ssdm name="mul_ln1352_25"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:133  %zext_ln215_71 = zext i16 %mul_ln1352_25 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_71"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:134  %zext_ln215_34 = zext i8 %buffer_26_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_34"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:135  %mul_ln1352_26 = mul i16 %zext_ln215_34, %zext_ln215_34

]]></Node>
<StgValue><ssdm name="mul_ln1352_26"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:136  %zext_ln215_72 = zext i16 %mul_ln1352_26 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_72"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:137  %zext_ln215_35 = zext i8 %buffer_27_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_35"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:138  %mul_ln1352_27 = mul i16 %zext_ln215_35, %zext_ln215_35

]]></Node>
<StgValue><ssdm name="mul_ln1352_27"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:139  %zext_ln215_73 = zext i16 %mul_ln1352_27 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_73"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:140  %zext_ln215_36 = zext i8 %buffer_28_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_36"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:141  %mul_ln1352_28 = mul i16 %zext_ln215_36, %zext_ln215_36

]]></Node>
<StgValue><ssdm name="mul_ln1352_28"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:142  %zext_ln215_74 = zext i16 %mul_ln1352_28 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_74"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:143  %zext_ln215_37 = zext i8 %buffer_29_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_37"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:144  %mul_ln1352_29 = mul i16 %zext_ln215_37, %zext_ln215_37

]]></Node>
<StgValue><ssdm name="mul_ln1352_29"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:145  %zext_ln215_75 = zext i16 %mul_ln1352_29 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_75"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:146  %zext_ln215_38 = zext i8 %buffer_30_V_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_38"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:147  %mul_ln1352_30 = mul i16 %zext_ln215_38, %zext_ln215_38

]]></Node>
<StgValue><ssdm name="mul_ln1352_30"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:148  %zext_ln215_76 = zext i16 %mul_ln1352_30 to i17

]]></Node>
<StgValue><ssdm name="zext_ln215_76"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0:149  %zext_ln215_39 = zext i8 %val_V to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_39"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:150  %mul_ln1352_31 = mul i16 %zext_ln215_39, %zext_ln215_39

]]></Node>
<StgValue><ssdm name="mul_ln1352_31"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:151  %zext_ln700 = zext i16 %mul_ln1352_31 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:152  %add_ln700 = add i17 %zext_ln215_46, %zext_ln215_47

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:154  %add_ln700_1 = add i17 %zext_ln215_49, %zext_ln215_48

]]></Node>
<StgValue><ssdm name="add_ln700_1"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:158  %add_ln700_3 = add i17 %zext_ln215_51, %zext_ln215_50

]]></Node>
<StgValue><ssdm name="add_ln700_3"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:160  %add_ln700_4 = add i17 %zext_ln215_53, %zext_ln215_52

]]></Node>
<StgValue><ssdm name="add_ln700_4"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:166  %add_ln700_7 = add i17 %zext_ln215_55, %zext_ln215_54

]]></Node>
<StgValue><ssdm name="add_ln700_7"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:168  %add_ln700_8 = add i17 %zext_ln215_57, %zext_ln215_56

]]></Node>
<StgValue><ssdm name="add_ln700_8"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:172  %add_ln700_10 = add i17 %zext_ln215_59, %zext_ln215_58

]]></Node>
<StgValue><ssdm name="add_ln700_10"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:174  %add_ln700_11 = add i17 %zext_ln215_61, %zext_ln215_60

]]></Node>
<StgValue><ssdm name="add_ln700_11"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:181  %add_ln700_15 = add i17 %zext_ln215_63, %zext_ln215_62

]]></Node>
<StgValue><ssdm name="add_ln700_15"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:183  %add_ln700_16 = add i17 %zext_ln215_65, %zext_ln215_64

]]></Node>
<StgValue><ssdm name="add_ln700_16"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:187  %add_ln700_18 = add i17 %zext_ln215_67, %zext_ln215_66

]]></Node>
<StgValue><ssdm name="add_ln700_18"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:189  %add_ln700_19 = add i17 %zext_ln215_69, %zext_ln215_68

]]></Node>
<StgValue><ssdm name="add_ln700_19"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:195  %add_ln700_22 = add i17 %zext_ln215_71, %zext_ln215_70

]]></Node>
<StgValue><ssdm name="add_ln700_22"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:197  %add_ln700_23 = add i17 %zext_ln215_73, %zext_ln215_72

]]></Node>
<StgValue><ssdm name="add_ln700_23"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:201  %add_ln700_25 = add i17 %zext_ln215_75, %zext_ln215_74

]]></Node>
<StgValue><ssdm name="add_ln700_25"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:203  %add_ln700_26 = add i17 %zext_ln700, %zext_ln215_76

]]></Node>
<StgValue><ssdm name="add_ln700_26"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:223  store i8 %val_V, i8* %buffer_30_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:224  store i8 %buffer_30_V_load, i8* %buffer_29_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:225  store i8 %buffer_29_V_load, i8* %buffer_28_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:226  store i8 %buffer_28_V_load, i8* %buffer_27_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:227  store i8 %buffer_27_V_load, i8* %buffer_26_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:228  store i8 %buffer_26_V_load, i8* %buffer_25_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:229  store i8 %buffer_25_V_load, i8* %buffer_24_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:230  store i8 %buffer_24_V_load, i8* %buffer_23_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:231  store i8 %buffer_23_V_load, i8* %buffer_22_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:232  store i8 %buffer_22_V_load, i8* %buffer_21_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:233  store i8 %buffer_21_V_load, i8* %buffer_20_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:234  store i8 %buffer_20_V_load, i8* %buffer_19_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:235  store i8 %buffer_19_V_load, i8* %buffer_18_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:236  store i8 %buffer_18_V_load, i8* %buffer_17_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:237  store i8 %buffer_17_V_load, i8* %buffer_16_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:238  store i8 %buffer_16_V_load, i8* %buffer_15_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:239  store i8 %buffer_15_V_load, i8* %buffer_14_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:240  store i8 %buffer_14_V_load, i8* %buffer_13_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:241  store i8 %buffer_13_V_load, i8* %buffer_12_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:242  store i8 %buffer_12_V_load, i8* %buffer_11_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:243  store i8 %buffer_11_V_load, i8* %buffer_10_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:244  store i8 %buffer_10_V_load, i8* %buffer_9_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:245  store i8 %buffer_9_V_load, i8* %buffer_8_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:246  store i8 %buffer_8_V_load, i8* %buffer_7_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:247  store i8 %buffer_7_V_load, i8* %buffer_6_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:248  store i8 %buffer_6_V_load, i8* %buffer_5_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:249  store i8 %buffer_5_V_load, i8* %buffer_4_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:250  store i8 %buffer_4_V_load, i8* %buffer_3_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:251  store i8 %buffer_3_V_load, i8* %buffer_2_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:252  store i8 %buffer_2_V_load, i8* %buffer_1_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:253  store i8 %buffer_1_V_load, i8* %buffer_V_1_01066

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="18" op_0_bw="17">
<![CDATA[
hls_label_0:153  %zext_ln700_1 = zext i17 %add_ln700 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_1"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="18" op_0_bw="17">
<![CDATA[
hls_label_0:155  %zext_ln700_2 = zext i17 %add_ln700_1 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_2"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_0:156  %add_ln700_2 = add i18 %zext_ln700_1, %zext_ln700_2

]]></Node>
<StgValue><ssdm name="add_ln700_2"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="19" op_0_bw="18">
<![CDATA[
hls_label_0:157  %zext_ln700_3 = zext i18 %add_ln700_2 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_3"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="17">
<![CDATA[
hls_label_0:159  %zext_ln700_4 = zext i17 %add_ln700_3 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_4"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="18" op_0_bw="17">
<![CDATA[
hls_label_0:161  %zext_ln700_5 = zext i17 %add_ln700_4 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_5"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_0:162  %add_ln700_5 = add i18 %zext_ln700_4, %zext_ln700_5

]]></Node>
<StgValue><ssdm name="add_ln700_5"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="19" op_0_bw="18">
<![CDATA[
hls_label_0:163  %zext_ln700_6 = zext i18 %add_ln700_5 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_6"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
hls_label_0:164  %add_ln700_6 = add i19 %zext_ln700_3, %zext_ln700_6

]]></Node>
<StgValue><ssdm name="add_ln700_6"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="18" op_0_bw="17">
<![CDATA[
hls_label_0:167  %zext_ln700_8 = zext i17 %add_ln700_7 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_8"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="18" op_0_bw="17">
<![CDATA[
hls_label_0:169  %zext_ln700_9 = zext i17 %add_ln700_8 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_9"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_0:170  %add_ln700_9 = add i18 %zext_ln700_8, %zext_ln700_9

]]></Node>
<StgValue><ssdm name="add_ln700_9"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="19" op_0_bw="18">
<![CDATA[
hls_label_0:171  %zext_ln700_10 = zext i18 %add_ln700_9 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_10"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="18" op_0_bw="17">
<![CDATA[
hls_label_0:173  %zext_ln700_11 = zext i17 %add_ln700_10 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_11"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="18" op_0_bw="17">
<![CDATA[
hls_label_0:175  %zext_ln700_12 = zext i17 %add_ln700_11 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_12"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_0:176  %add_ln700_12 = add i18 %zext_ln700_11, %zext_ln700_12

]]></Node>
<StgValue><ssdm name="add_ln700_12"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="19" op_0_bw="18">
<![CDATA[
hls_label_0:177  %zext_ln700_13 = zext i18 %add_ln700_12 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_13"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
hls_label_0:178  %add_ln700_13 = add i19 %zext_ln700_10, %zext_ln700_13

]]></Node>
<StgValue><ssdm name="add_ln700_13"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="18" op_0_bw="17">
<![CDATA[
hls_label_0:182  %zext_ln700_15 = zext i17 %add_ln700_15 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_15"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="18" op_0_bw="17">
<![CDATA[
hls_label_0:184  %zext_ln700_16 = zext i17 %add_ln700_16 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_16"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_0:185  %add_ln700_17 = add i18 %zext_ln700_15, %zext_ln700_16

]]></Node>
<StgValue><ssdm name="add_ln700_17"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="19" op_0_bw="18">
<![CDATA[
hls_label_0:186  %zext_ln700_17 = zext i18 %add_ln700_17 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_17"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="18" op_0_bw="17">
<![CDATA[
hls_label_0:188  %zext_ln700_18 = zext i17 %add_ln700_18 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_18"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="18" op_0_bw="17">
<![CDATA[
hls_label_0:190  %zext_ln700_19 = zext i17 %add_ln700_19 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_19"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_0:191  %add_ln700_20 = add i18 %zext_ln700_18, %zext_ln700_19

]]></Node>
<StgValue><ssdm name="add_ln700_20"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="19" op_0_bw="18">
<![CDATA[
hls_label_0:192  %zext_ln700_20 = zext i18 %add_ln700_20 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_20"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
hls_label_0:193  %add_ln700_21 = add i19 %zext_ln700_17, %zext_ln700_20

]]></Node>
<StgValue><ssdm name="add_ln700_21"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="20" op_0_bw="19">
<![CDATA[
hls_label_0:194  %zext_ln700_21 = zext i19 %add_ln700_21 to i20

]]></Node>
<StgValue><ssdm name="zext_ln700_21"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="18" op_0_bw="17">
<![CDATA[
hls_label_0:196  %zext_ln700_22 = zext i17 %add_ln700_22 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_22"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="18" op_0_bw="17">
<![CDATA[
hls_label_0:198  %zext_ln700_23 = zext i17 %add_ln700_23 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_23"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_0:199  %add_ln700_24 = add i18 %zext_ln700_22, %zext_ln700_23

]]></Node>
<StgValue><ssdm name="add_ln700_24"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="19" op_0_bw="18">
<![CDATA[
hls_label_0:200  %zext_ln700_24 = zext i18 %add_ln700_24 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_24"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="18" op_0_bw="17">
<![CDATA[
hls_label_0:202  %zext_ln700_25 = zext i17 %add_ln700_25 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_25"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="18" op_0_bw="17">
<![CDATA[
hls_label_0:204  %zext_ln700_26 = zext i17 %add_ln700_26 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_26"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_0:205  %add_ln700_27 = add i18 %zext_ln700_25, %zext_ln700_26

]]></Node>
<StgValue><ssdm name="add_ln700_27"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="19" op_0_bw="18">
<![CDATA[
hls_label_0:206  %zext_ln700_27 = zext i18 %add_ln700_27 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_27"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
hls_label_0:207  %add_ln700_28 = add i19 %zext_ln700_24, %zext_ln700_27

]]></Node>
<StgValue><ssdm name="add_ln700_28"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="20" op_0_bw="19">
<![CDATA[
hls_label_0:208  %zext_ln700_28 = zext i19 %add_ln700_28 to i20

]]></Node>
<StgValue><ssdm name="zext_ln700_28"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_0:209  %add_ln700_29 = add i20 %zext_ln700_21, %zext_ln700_28

]]></Node>
<StgValue><ssdm name="add_ln700_29"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="20" op_0_bw="19">
<![CDATA[
hls_label_0:165  %zext_ln700_7 = zext i19 %add_ln700_6 to i20

]]></Node>
<StgValue><ssdm name="zext_ln700_7"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="20" op_0_bw="19">
<![CDATA[
hls_label_0:179  %zext_ln700_14 = zext i19 %add_ln700_13 to i20

]]></Node>
<StgValue><ssdm name="zext_ln700_14"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_0:180  %add_ln700_14 = add i20 %zext_ln700_7, %zext_ln700_14

]]></Node>
<StgValue><ssdm name="add_ln700_14"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_0:210  %add_ln700_30 = add i20 %add_ln700_29, %add_ln700_14

]]></Node>
<StgValue><ssdm name="add_ln700_30"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="17" op_0_bw="17" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:213  %r_V = call i17 @_ssdm_op_PartSelect.i17.i20.i32.i32(i20 %add_ln700_30, i32 2, i32 18)

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:214  %icmp_ln879 = icmp eq i17 %r_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_0:215  %res_2_V_1 = select i1 %icmp_ln879, i17 31, i17 %r_V

]]></Node>
<StgValue><ssdm name="res_2_V_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="22" op_0_bw="11">
<![CDATA[
hls_label_0:211  %lhs_V = zext i11 %ps_V to i22

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_0:212  %ret_V = mul i22 %lhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="27" op_0_bw="17">
<![CDATA[
hls_label_0:216  %zext_ln895 = zext i17 %res_2_V_1 to i27

]]></Node>
<StgValue><ssdm name="zext_ln895"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:217  %mul_ln895 = mul i27 %zext_ln895, 27

]]></Node>
<StgValue><ssdm name="mul_ln895"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="300" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:31  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

]]></Node>
<StgValue><ssdm name="loop_begin"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:32  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str69)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:33  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str30) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln45"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="27" op_0_bw="22">
<![CDATA[
hls_label_0:218  %zext_ln895_1 = zext i22 %ret_V to i27

]]></Node>
<StgValue><ssdm name="zext_ln895_1"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:219  %icmp_ln895 = icmp ult i27 %zext_ln895_1, %mul_ln895

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:220  %condition = xor i1 %icmp_ln895, true

]]></Node>
<StgValue><ssdm name="condition"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:221  call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %detect, i1 %condition)

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:222  %empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str69, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:254  br label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
