// Seed: 2994998368
module module_0 (
    input wand id_0,
    output supply1 id_1,
    output wand id_2
);
  wire id_4, id_5;
  assign id_1 = id_5;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input uwire id_2,
    input supply1 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input uwire id_8,
    input tri0 id_9,
    input tri0 id_10,
    input tri1 id_11,
    output uwire id_12,
    output wire id_13#(
        .id_19(-1),
        .id_20(1)
    ),
    input tri0 id_14,
    output logic id_15,
    output tri0 id_16,
    output wand id_17
);
  module_0 modCall_1 (
      id_14,
      id_16,
      id_5
  );
  assign modCall_1.id_2 = 0;
  always @* begin : LABEL_0
    if (1) id_15 = -1;
  end
endmodule
