{"vcs1":{"timestamp_begin":1681678647.604500048, "rt":0.96, "ut":0.22, "st":0.13}}
{"vcselab":{"timestamp_begin":1681678648.599415565, "rt":1.08, "ut":0.19, "st":0.14}}
{"link":{"timestamp_begin":1681678649.700214167, "rt":0.91, "ut":0.06, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681678647.309389216}
{"VCS_COMP_START_TIME": 1681678647.309389216}
{"VCS_COMP_END_TIME": 1681678651.475528597}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222600}}
