<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - ZynqBF_2t_ip_src_in_fifo.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../ZynqBF_2t_ip_src_in_fifo.vhd" target="rtwreport_document_frame" id="linkToText_plain">ZynqBF_2t_ip_src_in_fifo.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_in_fifo.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2019-02-11 10:11:27</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.5 and HDL Coder 3.13</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: ZynqBF_2t_ip_src_in_fifo</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: ZynqBF_2tx_fpga/channel_estimator/in_fifo</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 2</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> ZynqBF_2t_ip_src_in_fifo <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb_1_128_0                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        enb_1_128_1                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="28">   28   </a>        enb_1_1_1                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="29">   29   </a>        rxi_in                            :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="30">   30   </a>        rxq_in                            :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="31">   31   </a>        rxv_in                            :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="32">   32   </a>        pd_en                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="33">   33   </a>        cf_en                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="34">   34   </a>        rxi_out                           :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="35">   35   </a>        rxq_out                           :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="36">   36   </a>        rxv_out                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="37">   37   </a>        empty                             :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="38">   38   </a>        );
</span><span><a class="LN" id="39">   39   </a><span class="KW">END</span> ZynqBF_2t_ip_src_in_fifo;
</span><span><a class="LN" id="40">   40   </a>
</span><span><a class="LN" id="41">   41   </a>
</span><span><a class="LN" id="42">   42   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> ZynqBF_2t_ip_src_in_fifo <span class="KW">IS</span>
</span><span><a class="LN" id="43">   43   </a>
</span><span><a class="LN" id="44">   44   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="45">   45   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_rx_q_fifo
</span><span><a class="LN" id="46">   46   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="47">   47   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="48">   48   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="49">   49   </a>          enb_1_128_1                     :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="50">   50   </a>          enb_1_1_1                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="51">   51   </a>          In_rsvd                         :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="52">   52   </a>          Push                            :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="53">   53   </a>          Pop                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="54">   54   </a>          Out_rsvd                        :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="55">   55   </a>          Empty                           :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="56">   56   </a>          );
</span><span><a class="LN" id="57">   57   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="58">   58   </a>
</span><span><a class="LN" id="59">   59   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_rx_i_fifo
</span><span><a class="LN" id="60">   60   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="61">   61   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="62">   62   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="63">   63   </a>          enb_1_128_1                     :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="64">   64   </a>          enb_1_1_1                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="65">   65   </a>          In_rsvd                         :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="66">   66   </a>          Push                            :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="67">   67   </a>          Pop                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="68">   68   </a>          Out_rsvd                        :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="69">   69   </a>          Empty                           :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="70">   70   </a>          );
</span><span><a class="LN" id="71">   71   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="72">   72   </a>
</span><span><a class="LN" id="73">   73   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="74">   74   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_rx_q_fifo
</span><span><a class="LN" id="75">   75   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_rx_q_fifo(rtl);
</span><span><a class="LN" id="76">   76   </a>
</span><span><a class="LN" id="77">   77   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_rx_i_fifo
</span><span><a class="LN" id="78">   78   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_rx_i_fifo(rtl);
</span><span><a class="LN" id="79">   79   </a>
</span><span><a class="LN" id="80">   80   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="81">   81   </a>  <span class="KW">SIGNAL</span> rxi_in_signed                    : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="82">   82   </a>  <span class="KW">SIGNAL</span> Delay_out1                       : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="83">   83   </a>  <span class="KW">SIGNAL</span> Rate_Transition_bypass_reg       : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="84">   84   </a>  <span class="KW">SIGNAL</span> Rate_Transition_out1             : std_logic;
</span><span><a class="LN" id="85">   85   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1           : std_logic;
</span><span><a class="LN" id="86">   86   </a>  <span class="KW">SIGNAL</span> rxq_in_signed                    : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="87">   87   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="88">   88   </a>  <span class="KW">SIGNAL</span> fifo_ready                       : std_logic;
</span><span><a class="LN" id="89">   89   </a>  <span class="KW">SIGNAL</span> Logical_Operator4_out1           : std_logic;
</span><span><a class="LN" id="90">   90   </a>  <span class="KW">SIGNAL</span> Logical_Operator5_out1           : std_logic;
</span><span><a class="LN" id="91">   91   </a>  <span class="KW">SIGNAL</span> rx_q_fifo_out1                   : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="92">   92   </a>  <span class="KW">SIGNAL</span> rx_q_fifo_out2                   : std_logic;
</span><span><a class="LN" id="93">   93   </a>  <span class="KW">SIGNAL</span> rx_i_fifo_out2                   : std_logic;
</span><span><a class="LN" id="94">   94   </a>  <span class="KW">SIGNAL</span> Logical_Operator2_out1           : std_logic;
</span><span><a class="LN" id="95">   95   </a>  <span class="KW">SIGNAL</span> rx_i_fifo_out1                   : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="96">   96   </a>  <span class="KW">SIGNAL</span> Delay4_reg                       : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="97">   97   </a>  <span class="KW">SIGNAL</span> Delay4_out1                      : std_logic;
</span><span><a class="LN" id="98">   98   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1            : std_logic;
</span><span><a class="LN" id="99">   99   </a>  <span class="KW">SIGNAL</span> Delay5_out1                      : std_logic;
</span><span><a class="LN" id="100">  100   </a>
</span><span><a class="LN" id="101">  101   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="102" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3181')" name="code2model">  102   </a>  u_rx_q_fifo : ZynqBF_2t_ip_src_rx_q_fifo
</span><span><a class="LN" id="103" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3181')" name="code2model">  103   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="104" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3181')" name="code2model">  104   </a>              reset =&gt; reset,
</span><span><a class="LN" id="105" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3181')" name="code2model">  105   </a>              enb =&gt; enb,
</span><span><a class="LN" id="106" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3181')" name="code2model">  106   </a>              enb_1_128_1 =&gt; enb_1_128_1,
</span><span><a class="LN" id="107" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3181')" name="code2model">  107   </a>              enb_1_1_1 =&gt; enb_1_1_1,
</span><span><a class="LN" id="108" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3181')" name="code2model">  108   </a>              In_rsvd =&gt; std_logic_vector(Delay1_out1),  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="109" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3181')" name="code2model">  109   </a>              Push =&gt; Logical_Operator1_out1,
</span><span><a class="LN" id="110" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3181')" name="code2model">  110   </a>              Pop =&gt; Logical_Operator5_out1,
</span><span><a class="LN" id="111" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3181')" name="code2model">  111   </a>              Out_rsvd =&gt; rx_q_fifo_out1,  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="112" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3181')" name="code2model">  112   </a>              Empty =&gt; rx_q_fifo_out2
</span><span><a class="LN" id="113" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3181')" name="code2model">  113   </a>              );
</span><span><a class="LN" id="114">  114   </a>
</span><span><a class="LN" id="115" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3180')" name="code2model">  115   </a>  u_rx_i_fifo : ZynqBF_2t_ip_src_rx_i_fifo
</span><span><a class="LN" id="116" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3180')" name="code2model">  116   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="117" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3180')" name="code2model">  117   </a>              reset =&gt; reset,
</span><span><a class="LN" id="118" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3180')" name="code2model">  118   </a>              enb =&gt; enb,
</span><span><a class="LN" id="119" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3180')" name="code2model">  119   </a>              enb_1_128_1 =&gt; enb_1_128_1,
</span><span><a class="LN" id="120" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3180')" name="code2model">  120   </a>              enb_1_1_1 =&gt; enb_1_1_1,
</span><span><a class="LN" id="121" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3180')" name="code2model">  121   </a>              In_rsvd =&gt; std_logic_vector(Delay_out1),  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="122" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3180')" name="code2model">  122   </a>              Push =&gt; Logical_Operator1_out1,
</span><span><a class="LN" id="123" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3180')" name="code2model">  123   </a>              Pop =&gt; Logical_Operator5_out1,
</span><span><a class="LN" id="124" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3180')" name="code2model">  124   </a>              Out_rsvd =&gt; rx_i_fifo_out1,  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="125" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3180')" name="code2model">  125   </a>              Empty =&gt; rx_i_fifo_out2
</span><span><a class="LN" id="126" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3180')" name="code2model">  126   </a>              );
</span><span><a class="LN" id="127">  127   </a>
</span><span><a class="LN" id="128">  128   </a>  rxi_in_signed &lt;= signed(rxi_in);
</span><span><a class="LN" id="129">  129   </a>
</span><span><a class="LN" id="130" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3198')" name="code2model">  130   </a>  Delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="131" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3198')" name="code2model">  131   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="132" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3198')" name="code2model">  132   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="133" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3198')" name="code2model">  133   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="134" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3198')" name="code2model">  134   </a>        Delay_out1 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="135" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3198')" name="code2model">  135   </a>      <span class="KW">ELSIF</span> enb_1_128_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="136" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3198')" name="code2model">  136   </a>        Delay_out1 &lt;= rxi_in_signed;
</span><span><a class="LN" id="137" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3198')" name="code2model">  137   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="138" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3198')" name="code2model">  138   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="139" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3198')" name="code2model">  139   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_process;
</span><span><a class="LN" id="140">  140   </a>
</span><span><a class="LN" id="141">  141   </a>
</span><span><a class="LN" id="142" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3221')" name="code2model">  142   </a>  Rate_Transition_bypass_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="143" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3221')" name="code2model">  143   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="144" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3221')" name="code2model">  144   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="145" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3221')" name="code2model">  145   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="146" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3221')" name="code2model">  146   </a>        Rate_Transition_bypass_reg &lt;= '0';
</span><span><a class="LN" id="147" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3221')" name="code2model">  147   </a>      <span class="KW">ELSIF</span> enb_1_128_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="148" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3221')" name="code2model">  148   </a>        Rate_Transition_bypass_reg &lt;= pd_en;
</span><span><a class="LN" id="149" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3221')" name="code2model">  149   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="150" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3221')" name="code2model">  150   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="151" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3221')" name="code2model">  151   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Rate_Transition_bypass_process;
</span><span><a class="LN" id="152">  152   </a>
</span><span><a class="LN" id="153">  153   </a>
</span><span><a class="LN" id="154" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3221')" name="code2model">  154   </a>  Rate_Transition_out1 &lt;= pd_en <span class="KW">WHEN</span> enb_1_128_1 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" id="155" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3221')" name="code2model">  155   </a>      Rate_Transition_bypass_reg;
</span><span><a class="LN" id="156">  156   </a>
</span><span><a class="LN" id="157" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3197')" name="code2model">  157   </a>  Logical_Operator1_out1 &lt;= rxv_in <span class="KW">AND</span> Rate_Transition_out1;
</span><span><a class="LN" id="158">  158   </a>
</span><span><a class="LN" id="159">  159   </a>  rxq_in_signed &lt;= signed(rxq_in);
</span><span><a class="LN" id="160">  160   </a>
</span><span><a class="LN" id="161" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3199')" name="code2model">  161   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="162" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3199')" name="code2model">  162   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="163" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3199')" name="code2model">  163   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="164" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3199')" name="code2model">  164   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="165" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3199')" name="code2model">  165   </a>        Delay1_out1 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="166" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3199')" name="code2model">  166   </a>      <span class="KW">ELSIF</span> enb_1_128_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="167" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3199')" name="code2model">  167   </a>        Delay1_out1 &lt;= rxq_in_signed;
</span><span><a class="LN" id="168" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3199')" name="code2model">  168   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="169" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3199')" name="code2model">  169   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="170" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3199')" name="code2model">  170   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" id="171">  171   </a>
</span><span><a class="LN" id="172">  172   </a>
</span><span><a class="LN" id="173" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3203')" name="code2model">  173   </a>  Logical_Operator4_out1 &lt;= pd_en <span class="KW">AND</span> fifo_ready;
</span><span><a class="LN" id="174">  174   </a>
</span><span><a class="LN" id="175" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3202')" name="code2model">  175   </a>  fifo_ready &lt;=  <span class="KW">NOT</span> (rx_i_fifo_out2 <span class="KW">OR</span> rx_q_fifo_out2);
</span><span><a class="LN" id="176">  176   </a>
</span><span><a class="LN" id="177" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3211')" name="code2model">  177   </a>  Logical_Operator2_out1 &lt;= cf_en <span class="KW">AND</span> fifo_ready;
</span><span><a class="LN" id="178">  178   </a>
</span><span><a class="LN" id="179" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3212')" name="code2model">  179   </a>  Logical_Operator5_out1 &lt;= Logical_Operator2_out1 <span class="KW">OR</span> Logical_Operator4_out1;
</span><span><a class="LN" id="180">  180   </a>
</span><span><a class="LN" id="181" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3205')" name="code2model">  181   </a>  Delay4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="182" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3205')" name="code2model">  182   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="183" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3205')" name="code2model">  183   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="184" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3205')" name="code2model">  184   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="185" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3205')" name="code2model">  185   </a>        Delay4_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="186" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3205')" name="code2model">  186   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="187" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3205')" name="code2model">  187   </a>        Delay4_reg(0) &lt;= Logical_Operator4_out1;
</span><span><a class="LN" id="188" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3205')" name="code2model">  188   </a>        Delay4_reg(1) &lt;= Delay4_reg(0);
</span><span><a class="LN" id="189" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3205')" name="code2model">  189   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="190" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3205')" name="code2model">  190   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="191" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3205')" name="code2model">  191   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_process;
</span><span><a class="LN" id="192">  192   </a>
</span><span><a class="LN" id="193" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3205')" name="code2model">  193   </a>  Delay4_out1 &lt;= Delay4_reg(1);
</span><span><a class="LN" id="194">  194   </a>
</span><span><a class="LN" id="195" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3193')" name="code2model">  195   </a>  Logical_Operator_out1 &lt;= rx_i_fifo_out2 <span class="KW">AND</span> rx_q_fifo_out2;
</span><span><a class="LN" id="196">  196   </a>
</span><span><a class="LN" id="197" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3207')" name="code2model">  197   </a>  Delay5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="198" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3207')" name="code2model">  198   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="199" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3207')" name="code2model">  199   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="200" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3207')" name="code2model">  200   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="201" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3207')" name="code2model">  201   </a>        Delay5_out1 &lt;= '0';
</span><span><a class="LN" id="202" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3207')" name="code2model">  202   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="203" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3207')" name="code2model">  203   </a>        Delay5_out1 &lt;= Logical_Operator_out1;
</span><span><a class="LN" id="204" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3207')" name="code2model">  204   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="205" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3207')" name="code2model">  205   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="206" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3207')" name="code2model">  206   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_process;
</span><span><a class="LN" id="207">  207   </a>
</span><span><a class="LN" id="208">  208   </a>
</span><span><a class="LN" id="209">  209   </a>  rxi_out &lt;= rx_i_fifo_out1;
</span><span><a class="LN" id="210">  210   </a>
</span><span><a class="LN" id="211">  211   </a>  rxq_out &lt;= rx_q_fifo_out1;
</span><span><a class="LN" id="212">  212   </a>
</span><span><a class="LN" id="213">  213   </a>  rxv_out &lt;= Delay4_out1;
</span><span><a class="LN" id="214">  214   </a>
</span><span><a class="LN" id="215">  215   </a>  empty &lt;= Delay5_out1;
</span><span><a class="LN" id="216">  216   </a>
</span><span><a class="LN" id="217">  217   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="218">  218   </a>
</span><span><a class="LN" id="219">  219   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
