#ifndef ACPM_FRAMEWORK

struct pmucal_seq aud_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SPARE_CTRL", 0x11860000, 0x3c30, (0x1 << 6), (0x1 << 6), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x14e10000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aud_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AUD_CONFIGURATION", 0x11860000, 0x1940, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "AUD_STATUS", 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aud_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_LOCKTIME_PLL_AUD", 0x14e00000, 0x0004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON2_PLL_AUD", 0x14e00000, 0x0108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON4_PLL_AUD", 0x14e00000, 0x0110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON5_PLL_AUD", 0x14e00000, 0x0114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON6_PLL_AUD", 0x14e00000, 0x0118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON7_PLL_AUD", 0x14e00000, 0x011c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON8_PLL_AUD", 0x14e00000, 0x0000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_ACLK", 0x14e00000, 0x1800, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_AUDIF", 0x14e00000, 0x1804, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_CNT", 0x14e00000, 0x1808, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_CPU", 0x14e00000, 0x180c, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_CPU_ACP", 0x14e00000, 0x1810, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_CPU_PCLKDBG", 0x14e00000, 0x1814, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_DSIF", 0x14e00000, 0x1818, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_FM", 0x14e00000, 0x181c, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_FM_SPDY", 0x14e00000, 0x1820, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_MCLK", 0x14e00000, 0x1824, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_NOCD", 0x14e00000, 0x1828, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_NOCP", 0x14e00000, 0x182c, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_PCMC", 0x14e00000, 0x1830, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_SERIAL_LIF", 0x14e00000, 0x1834, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_SERIAL_LIF_CORE", 0x14e00000, 0x1838, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_UAIF0", 0x14e00000, 0x183c, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_UAIF1", 0x14e00000, 0x1840, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_UAIF2", 0x14e00000, 0x1844, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_UAIF3", 0x14e00000, 0x1848, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_UAIF4", 0x14e00000, 0x184c, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_UAIF5", 0x14e00000, 0x1850, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_UAIF6", 0x14e00000, 0x1854, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLKVTS_AUD_DMIC", 0x14e00000, 0x1000, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_AUDIF", 0x14e00000, 0x1004, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_CPU", 0x14e00000, 0x1008, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_CPU_PLL", 0x14e00000, 0x100c, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_DSIF", 0x14e00000, 0x1010, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_FM", 0x14e00000, 0x1014, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_MISC", 0x14e00000, 0x1018, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_NOC", 0x14e00000, 0x101c, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_NOC_PLL", 0x14e00000, 0x1020, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_PCMC", 0x14e00000, 0x1024, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_UAIF0", 0x14e00000, 0x1028, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_UAIF1", 0x14e00000, 0x102c, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_UAIF2", 0x14e00000, 0x1030, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_UAIF3", 0x14e00000, 0x1034, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_UAIF4", 0x14e00000, 0x1038, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_UAIF5", 0x14e00000, 0x103c, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_UAIF6", 0x14e00000, 0x1040, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_HCHGEN_CLK_AUD_CPU", 0x14e00000, 0x1044, 0xffffffff, 0, 0x11860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AUD_CPU_USER", 0x14e00000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AUD_NOC_USER", 0x14e00000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CP_PCMC_CLK_USER", 0x14e00000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON3_PLL_AUD", 0x14e00000, 0x010c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_SKIP, "PLL_CON3_PLL_AUD", 0x14e00000, 0x010c, (0x1 << 31), (0x0 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON3_PLL_AUD", 0x14e00000, 0x010c, (0x1 << 29), (0x1 << 29), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_PLL_AUD", 0x14e00000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON1_PLL_AUD", 0x14e00000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CMU_CUSTOM_HCHGEN_CLKMUX_AUD", 0x14e00000, 0x0840, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "AUD_CONTROLLER_OPTION0_CMU_CTRL", 0x14e00000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x14e10000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aud_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "AUD_STATUS", 0x11860000, 0x1944, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aud_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AUD_CONTROLLER_OPTION0_CMU_CTRL", 0x14e00000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_AUD", 0x14e00000, 0x0100, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AUD_CONFIGURATION", 0x11860000, 0x1940, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "AUD_STATUS", 0x11860000, 0x1944, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq cstat_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_CSTAT_NOCP", 0x17800000, 0x1800, (0xf << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_CSTAT_BYRP_USER", 0x17800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_CSTAT_NOC_USER", 0x17800000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_CSTAT_MCSC_USER", 0x17800000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSTAT_CONTROLLER_OPTION0_CMU_CTRL", 0x17800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x17820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq cstat_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSTAT_CONFIGURATION", 0x11860000, 0x1c80, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CSTAT_STATUS", 0x11860000, 0x1c84, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq cstat_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_CSTAT_NOCP", 0x17800000, 0x1800, 0xffffffff, 0, 0x11860000, 0x1c84, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CSTAT_BYRP_USER", 0x17800000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CSTAT_MCSC_USER", 0x17800000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CSTAT_NOC_USER", 0x17800000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CSTAT_CONTROLLER_OPTION0_CMU_CTRL", 0x17800000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x17820000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq cstat_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "CSTAT_STATUS", 0x11860000, 0x1c84, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq cstat_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSTAT_CONTROLLER_OPTION0_CMU_CTRL", 0x17800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSTAT_CONFIGURATION", 0x11860000, 0x1c80, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CSTAT_STATUS", 0x11860000, 0x1c84, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq csis_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_CSIS_NOCP", 0x17400000, 0x1804, (0xf << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_CSIS_DCPHY", 0x17400000, 0x1800, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_CSIS_DCPHY", 0x17400000, 0x1000, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_CSIS_NOC_USER", 0x17400000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_CSIS_DCPHY_USER", 0x17400000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_CSIS_OIS_USER", 0x17400000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSIS_CONTROLLER_OPTION0_CMU_CTRL", 0x17400000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_OIS_MCU_TOP_QCH", 0x17400000, 0x30a8, (0x7 << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x17420000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq csis_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MIPI_DCPHY_M0S4S4S4S4", 0x11860000, 0x0604, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSIS_CONFIGURATION", 0x11860000, 0x1c40, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CSIS_STATUS", 0x11860000, 0x1c44, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq csis_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_CSIS_DCPHY", 0x17400000, 0x1800, 0xffffffff, 0, 0x11860000, 0x1c44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_CSIS_NOCP", 0x17400000, 0x1804, 0xffffffff, 0, 0x11860000, 0x1c44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_CSIS_DCPHY", 0x17400000, 0x1000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CSIS_DCPHY_USER", 0x17400000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CSIS_NOC_USER", 0x17400000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CSIS_OIS_USER", 0x17400000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_OIS_MCU_TOP_QCH", 0x17400000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CSIS_CONTROLLER_OPTION0_CMU_CTRL", 0x17400000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x17420000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq csis_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "CSIS_STATUS", 0x11860000, 0x1c44, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq csis_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSIS_CONTROLLER_OPTION0_CMU_CTRL", 0x17400000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_OIS_MCU_TOP_QCH", 0x17400000, 0x30a8, (0x7 << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSIS_CONFIGURATION", 0x11860000, 0x1c40, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CSIS_STATUS", 0x11860000, 0x1c44, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MIPI_DCPHY_M0S4S4S4S4", 0x11860000, 0x0604, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpu_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_DPU_NOCP", 0x16800000, 0x1804, (0xf << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_DPU_NOC_USER", 0x16800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_DPU_DSIM", 0x16800000, 0x1800, (0x1 << 4), (0x3 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPU_CONTROLLER_OPTION0_CMU_CTRL", 0x16800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x16820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpu_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPU_CONFIGURATION", 0x11860000, 0x1cc0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPU_STATUS", 0x11860000, 0x1cc4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPU_OPTION", 0x11860000, 0x1ccc, (0x1 << 1), (0x0 << 1), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpu_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DPU_DSIM", 0x16800000, 0x1800, 0xffffffff, 0, 0x11860000, 0x1cc4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DPU_NOCP", 0x16800000, 0x1804, 0xffffffff, 0, 0x11860000, 0x1cc4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DPU_NOC_USER", 0x16800000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DPU_CONTROLLER_OPTION0_CMU_CTRL", 0x16800000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x16820000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpu_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DPU_STATUS", 0x11860000, 0x1cc4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpu_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPU_OPTION", 0x11860000, 0x1ccc, (0x1 << 1), (0x1 << 1), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPU_CONTROLLER_OPTION0_CMU_CTRL", 0x16800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPU_CONFIGURATION", 0x11860000, 0x1cc0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPU_STATUS", 0x11860000, 0x1cc4, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3dcore_cmu_init[] = {
};

struct pmucal_seq g3dcore_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "BG3D_PWRCTL_CTL2", 0x10cd0000, 0x0004, (0x1ff << 0), (0x12 << 0), 0x10cd0000, 0x0004, (0x3 << 7), (0x0 << 7)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "BG3D_PWRCTL_CTL2", 0x10cd0000, 0x0004, (0x1ff << 0), (0x8a << 0), 0x10cd0000, 0x0004, (0x3 << 7), (0x1 << 7)),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "BG3D_PWRCTL_STATUS", 0x10cd0000, 0x0008, (0x1 << 1), (0x1 << 1), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "G3DCORE_STATUS", 0x11860000, 0x2144, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3dcore_save[] = {
};

struct pmucal_seq g3dcore_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "G3DCORE_STATUS", 0x11860000, 0x2144, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3dcore_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BG3D_PWRCTL_CTL2", 0x10cd0000, 0x0004, (0x1ff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "BG3D_PWRCTL_STATUS", 0x10cd0000, 0x0008, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "G3DCORE_STATUS", 0x11860000, 0x2144, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu0_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_GNPU0_NOCP", 0x13400000, 0x1804, (0xf << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_GNPU0_NOC_USER", 0x13400000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_GNPU0_XMAA_USER", 0x13400000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU0_CONTROLLER_OPTION0_CMU_CTRL", 0x13400000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_CON_DIV_CLK_GNPU0_NOC", 0x13400000, 0x0838, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_DIV_CLK_GNPU0_NOC", 0x13400000, 0x0830, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_CON_DIV_CLK_GNPU0_XMAA", 0x13400000, 0x0840, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_DIV_CLK_GNPU0_XMAA", 0x13400000, 0x0834, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x13420000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu0_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU0_CONFIGURATION", 0x11860000, 0x1ec0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "GNPU0_STATUS", 0x11860000, 0x1ec4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu0_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_GNPU0_NOCP", 0x13400000, 0x1804, 0xffffffff, 0, 0x11860000, 0x1ec4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_GNPU0_NOC_USER", 0x13400000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_GNPU0_XMAA_USER", 0x13400000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GNPU0_CONTROLLER_OPTION0_CMU_CTRL", 0x13400000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_CON_DIV_CLK_GNPU0_NOC", 0x13400000, 0x0838, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_DIV_CLK_GNPU0_NOC", 0x13400000, 0x0830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_CON_DIV_CLK_GNPU0_XMAA", 0x13400000, 0x0840, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_DIV_CLK_GNPU0_XMAA", 0x13400000, 0x0834, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x13420000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu0_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "GNPU0_STATUS", 0x11860000, 0x1ec4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu0_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU0_CONTROLLER_OPTION0_CMU_CTRL", 0x13400000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU0_CONFIGURATION", 0x11860000, 0x1ec0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "GNPU0_STATUS", 0x11860000, 0x1ec4, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq usb_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_USB_USB20DRD", 0x13000000, 0x1000, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_USB_NOC_USER", 0x13000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_USB_USB20DRD_USER", 0x13000000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "USB_CONTROLLER_OPTION0_CMU_CTRL", 0x13000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x13020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq usb_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "USB_CONFIGURATION", 0x11860000, 0x1f80, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "USB_STATUS", 0x11860000, 0x1f84, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq usb_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_USB_NOC_DIV3", 0x13000000, 0x1800, 0xffffffff, 0, 0x11860000, 0x1f84, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_USB_USB20DRD", 0x13000000, 0x1000, 0xffffffff, 0, 0x11860000, 0x1f84, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_USB_NOC_USER", 0x13000000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_USB_USB20DRD_USER", 0x13000000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "USB_CONTROLLER_OPTION0_CMU_CTRL", 0x13000000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x13020000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq usb_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "USB_STATUS", 0x11860000, 0x1f84, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq usb_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "USB_CONTROLLER_OPTION0_CMU_CTRL", 0x13000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "USB_CONFIGURATION", 0x11860000, 0x1f80, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "USB_STATUS", 0x11860000, 0x1f84, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq m2m_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_M2M_NOCP", 0x16000000, 0x1800, (0xf << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER", 0x16000000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_M2M_NOC_USER", 0x16000000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_M2M_GDC_USER", 0x16000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "M2M_CONTROLLER_OPTION0_CMU_CTRL", 0x16000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x16020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq m2m_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "M2M_CONFIGURATION", 0x11860000, 0x1d00, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "M2M_STATUS", 0x11860000, 0x1d04, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq m2m_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_M2M_NOCP", 0x16000000, 0x1800, 0xffffffff, 0, 0x11860000, 0x1d04, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_M2M_GDC_USER", 0x16000000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER", 0x16000000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_M2M_NOC_USER", 0x16000000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "M2M_CONTROLLER_OPTION0_CMU_CTRL", 0x16000000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x16020000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq m2m_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "M2M_STATUS", 0x11860000, 0x1d04, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq m2m_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "M2M_CONTROLLER_OPTION0_CMU_CTRL", 0x16000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "M2M_CONFIGURATION", 0x11860000, 0x1d00, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "M2M_STATUS", 0x11860000, 0x1d04, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_MFC_NOCP", 0x15c00000, 0x1800, (0xf << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_MFC_NOC_USER", 0x15c00000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFC_CONTROLLER_OPTION0_CMU_CTRL", 0x15c00000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x15c20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFC_CONFIGURATION", 0x11860000, 0x1dc0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFC_STATUS", 0x11860000, 0x1dc4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_MFC_NOCP", 0x15c00000, 0x1800, 0xffffffff, 0, 0x11860000, 0x1dc4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MFC_NOC_USER", 0x15c00000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MFC_CONTROLLER_OPTION0_CMU_CTRL", 0x15c00000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x15c20000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "MFC_STATUS", 0x11860000, 0x1dc4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFC_CONTROLLER_OPTION0_CMU_CTRL", 0x15c00000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFC_CONFIGURATION", 0x11860000, 0x1dc0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFC_STATUS", 0x11860000, 0x1dc4, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dnc_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_DNC_NOCP", 0x12a00000, 0x1804, (0xf << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_DNC_NOC_USER", 0x12a00000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DNC_CONTROLLER_OPTION0_CMU_CTRL", 0x12a00000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_CON_DIV_CLK_DNC_NOCD", 0x12a00000, 0x0838, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_DIV_CLK_DNC_NOCD", 0x12a00000, 0x0830, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HTU_DNC_GLOBALTHROTTEN", 0x12bd0000, 0x0200, (0xffffffff << 0), (0x80000002 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HTU_DNC_SMPLFILTER", 0x12bd0000, 0x0304, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x12a20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_LH_PERI", 0x12a20000, 0x040c, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_LH_IPDNC", 0x12a20000, 0x0410, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_SDMA", 0x12a20000, 0x0414, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_GNPU0", 0x12a20000, 0x041c, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_BLK", 0x12a20000, 0x0424, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dnc_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DNC_CONFIGURATION", 0x11860000, 0x1e80, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DNC_STATUS", 0x11860000, 0x1e84, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dnc_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DNC_NOCP", 0x12a00000, 0x1804, 0xffffffff, 0, 0x11860000, 0x1e84, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DNC_HTU_USER", 0x12a00000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DNC_NOC_USER", 0x12a00000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DNC_CONTROLLER_OPTION0_CMU_CTRL", 0x12a00000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_DIV_CLK_DNC_NOCD", 0x12a00000, 0x0830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_CON_DIV_CLK_DNC_NOCD", 0x12a00000, 0x0838, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "HTU_DNC_GLOBALTHROTTEN", 0x12bd0000, 0x0200, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "HTU_DNC_SMPLFILTER", 0x12bd0000, 0x0304, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x12a20000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_LH_PERI", 0x12a20000, 0x040c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_LH_IPDNC", 0x12a20000, 0x0410, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_SDMA", 0x12a20000, 0x0414, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_GNPU0", 0x12a20000, 0x041c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_BLK", 0x12a20000, 0x0424, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dnc_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DNC_STATUS", 0x11860000, 0x1e84, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dnc_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DNC_CONTROLLER_OPTION0_CMU_CTRL", 0x12a00000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DNC_CONFIGURATION", 0x11860000, 0x1e80, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DNC_STATUS", 0x11860000, 0x1e84, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vts_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_NOC", 0x11700000, 0x180c, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_DMIC_IF", 0x11700000, 0x1804, (0xff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_DMIC_AUD", 0x11700000, 0x1800, (0xff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_DMIC_IF_DIV2", 0x11700000, 0x1808, (0xf << 0), (0x7 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_SERIAL_LIF", 0x11700000, 0x1810, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_SERIAL_LIF_CORE", 0x11700000, 0x1814, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_VTS_NOC_USER", 0x11700000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_VTS_DMIC_AUD", 0x11700000, 0x1000, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_VTS_NOC", 0x11700000, 0x1004, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_VTS_RCO_USER", 0x11700000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_CONTROLLER_OPTION0_CMU_CTRL", 0x11700000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x11710000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vts_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_CONFIGURATION", 0x11860000, 0x1a40, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VTS_STATUS", 0x11860000, 0x1a44, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vts_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_DMIC_AUD", 0x11700000, 0x1800, 0xffffffff, 0, 0x11860000, 0x1a44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_DMIC_IF", 0x11700000, 0x1804, 0xffffffff, 0, 0x11860000, 0x1a44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_DMIC_IF_DIV2", 0x11700000, 0x1808, 0xffffffff, 0, 0x11860000, 0x1a44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_NOC", 0x11700000, 0x180c, 0xffffffff, 0, 0x11860000, 0x1a44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_SERIAL_LIF", 0x11700000, 0x1810, 0xffffffff, 0, 0x11860000, 0x1a44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_SERIAL_LIF_CORE", 0x11700000, 0x1814, 0xffffffff, 0, 0x11860000, 0x1a44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_VTS_DMIC_AUD", 0x11700000, 0x1000, 0xffffffff, 0, 0x11860000, 0x1a44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_VTS_NOC", 0x11700000, 0x1004, 0xffffffff, 0, 0x11860000, 0x1a44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AUD_DMIC_BUS_USER", 0x11700000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_VTS_NOC_USER", 0x11700000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_VTS_RCO_USER", 0x11700000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "VTS_CONTROLLER_OPTION0_CMU_CTRL", 0x11700000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x11710000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vts_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "VTS_STATUS", 0x11860000, 0x1a44, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vts_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_CONTROLLER_OPTION0_CMU_CTRL", 0x11700000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_CONFIGURATION", 0x11860000, 0x1a40, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VTS_STATUS", 0x11860000, 0x1a44, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq yuvp_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_YUVP_NOCP", 0x16c00000, 0x1800, (0xf << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER", 0x16c00000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "YUVP_CONTROLLER_OPTION0_CMU_CTRL", 0x16c00000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x16c20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq yuvp_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "YUVP_CONFIGURATION", 0x11860000, 0x2040, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "YUVP_STATUS", 0x11860000, 0x2044, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq yuvp_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_YUVP_NOCP", 0x16c00000, 0x1800, 0xffffffff, 0, 0x11860000, 0x2044, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER", 0x16c00000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "YUVP_CONTROLLER_OPTION0_CMU_CTRL", 0x16c00000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x16c20000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq yuvp_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "YUVP_STATUS", 0x11860000, 0x2044, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq yuvp_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "YUVP_CONTROLLER_OPTION0_CMU_CTRL", 0x16c00000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "YUVP_CONFIGURATION", 0x11860000, 0x2040, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "YUVP_STATUS", 0x11860000, 0x2044, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq sdma_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_SDMA_NOCP", 0x14800000, 0x1804, (0xf << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUC_CLKCMU_SDMA_NOC_USER", 0x14800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SDMA_CONTROLLER_OPTION0_CMU_CTRL", 0x14800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_CON_DIV_CLK_SDMA_NOCD", 0x14800000, 0x0838, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_DIV_CLK_SDMA_NOCD", 0x14800000, 0x0830, (0xffffffff << 0), (0x31 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x14820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_IP_SDMA_WRAP_DRCG_EN", 0x14820000, 0x0420, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq sdma_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SDMA_CONFIGURATION", 0x11860000, 0x2100, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SDMA_STATUS", 0x11860000, 0x2104, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq sdma_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_SDMA_NOCP", 0x14800000, 0x1804, 0xffffffff, 0, 0x11860000, 0x2104, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUC_CLKCMU_SDMA_NOC_USER", 0x14800000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "SDMA_CONTROLLER_OPTION0_CMU_CTRL", 0x14800000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_CON_DIV_CLK_SDMA_NOCD", 0x14800000, 0x0838, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_DIV_CLK_SDMA_NOCD", 0x14800000, 0x0830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x14820000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_IP_SDMA_WRAP_DRCG_EN", 0x14820000, 0x0420, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq sdma_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "SDMA_STATUS", 0x11860000, 0x2104, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq sdma_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SDMA_CONTROLLER_OPTION0_CMU_CTRL", 0x14800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SDMA_CONFIGURATION", 0x11860000, 0x2100, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SDMA_STATUS", 0x11860000, 0x2104, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq rgbp_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_RGBP_NOCP", 0x17c00000, 0x1800, (0xf << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_RGBP_CMUREF", 0x17c00000, 0x1000, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_RGBP_NOC_USER", 0x17c00000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RGBP_CONTROLLER_OPTION0_CMU_CTRL", 0x17c00000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x17c20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq rgbp_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RGBP_CONFIGURATION", 0x11860000, 0x1f40, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "RGBP_STATUS", 0x11860000, 0x1f44, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq rgbp_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_RGBP_NOCP", 0x17c00000, 0x1800, 0xffffffff, 0, 0x11860000, 0x1f44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_RGBP_CMUREF", 0x17c00000, 0x1000, 0xffffffff, 0, 0x11860000, 0x1f44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_RGBP_NOC_USER", 0x17c00000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "RGBP_CONTROLLER_OPTION0_CMU_CTRL", 0x17c00000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x17c20000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq rgbp_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "RGBP_STATUS", 0x11860000, 0x1f44, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq rgbp_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RGBP_CONTROLLER_OPTION0_CMU_CTRL", 0x17c00000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RGBP_CONFIGURATION", 0x11860000, 0x1f40, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "RGBP_STATUS", 0x11860000, 0x1f44, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq icpu_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_ICPU_NOCP", 0x15800000, 0x1800, (0xf << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_ICPU_PCLKDBG", 0x15800000, 0x1804, (0xf << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_ICPU_NOC_0_USER", 0x15800000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_ICPU_NOCD_1_USER", 0x15800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ICPU_CONTROLLER_OPTION0_CMU_CTRL", 0x15800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x15820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq icpu_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ICPU_CONFIGURATION", 0x11860000, 0x2080, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ICPU_STATUS", 0x11860000, 0x2084, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq icpu_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_ICPU_NOCP", 0x15800000, 0x1800, 0xffffffff, 0, 0x11860000, 0x2084, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_ICPU_PCLKDBG", 0x15800000, 0x1804, 0xffffffff, 0, 0x11860000, 0x2084, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_ICPU_NOCD_1_USER", 0x15800000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_ICPU_NOC_0_USER", 0x15800000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "ICPU_CONTROLLER_OPTION0_CMU_CTRL", 0x15800000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x15820000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq icpu_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "ICPU_STATUS", 0x11860000, 0x2084, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq icpu_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ICPU_CONTROLLER_OPTION0_CMU_CTRL", 0x15800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ICPU_CONFIGURATION", 0x11860000, 0x2080, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ICPU_STATUS", 0x11860000, 0x2084, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq nocl1b_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_NOCL1B_NOCP", 0x16600000, 0x1800, (0x7 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_NOCL1B_CMUREF", 0x16600000, 0x1000, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_NOCL1B_NOC_USER", 0x16600000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NOCL1B_CONTROLLER_OPTION0_CMU_CTRL", 0x16600000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x16620000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq nocl1b_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NOCL1B_CONFIGURATION", 0x11860000, 0x2200, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "NOCL1B_STATUS", 0x11860000, 0x2204, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq nocl1b_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_NOCL1B_NOCP", 0x16600000, 0x1800, 0xffffffff, 0, 0x11860000, 0x2204, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_NOCL1B_CMUREF", 0x16600000, 0x1000, 0xffffffff, 0, 0x11860000, 0x2204, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_NOCL1B_NOC_USER", 0x16600000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "NOCL1B_CONTROLLER_OPTION0_CMU_CTRL", 0x16600000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x16620000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq nocl1b_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "NOCL1B_STATUS", 0x11860000, 0x2204, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq nocl1b_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_GAT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B", 0x16600000  , 0x2090, (0x3 << 20), (0x3 << 20), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_GAT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK", 0x16600000  , 0x2094, (0x3 << 20), (0x3 << 20), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_TREX_P_NOCL1B_QCH ", 0x16600000  , 0x30CC, (0x7 << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NOCL1B_CONTROLLER_OPTION0_CMU_CTRL", 0x16600000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NOCL1B_CONFIGURATION", 0x11860000, 0x2200, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "NOCL1B_STATUS", 0x11860000, 0x2204, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3dcore_ifpo_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BG3D_PWRCTL_CTL2", 0x10cd0000, 0x0004, (0x1ff << 0), (0x89 << 0), 0, 0, 0xffffffff, 0),
};

enum pmucal_local_pdnum {
	PD_AUD,
	PD_CSIS,
	PD_CSTAT,
	PD_DPU,
	PD_G3DCORE,
	PD_GNPU0,
	PD_USB,
	PD_M2M,
	PD_MFC,
	PD_DNC,
	PD_VTS,
	PD_YUVP,
	PD_SDMA,
	PD_RGBP,
	PD_ICPU,
	PD_NOCL1B,
	PD_G3DIFPO,
	PD_MAX,
};

struct pmucal_pd pmucal_pd_list[] = {
	PMUCAL_PD_DESC(PD_AUD, "blkpwr_aud", aud_cmu_init, aud_on, aud_save, aud_off, aud_status),
	PMUCAL_PD_DESC(PD_CSIS, "blkpwr_csis", csis_cmu_init, csis_on, csis_save, csis_off, csis_status),
	PMUCAL_PD_DESC(PD_CSTAT, "blkpwr_cstat", cstat_cmu_init, cstat_on, cstat_save, cstat_off, cstat_status),
	PMUCAL_PD_DESC(PD_DPU, "blkpwr_dpu", dpu_cmu_init, dpu_on, dpu_save, dpu_off, dpu_status),
	PMUCAL_PD_DESC(PD_G3DCORE, "blkpwr_g3dcore", g3dcore_cmu_init, g3dcore_on, g3dcore_save, g3dcore_off, g3dcore_status),
	PMUCAL_PD_DESC(PD_GNPU0, "blkpwr_gnpu0", gnpu0_cmu_init, gnpu0_on, gnpu0_save, gnpu0_off, gnpu0_status),
	PMUCAL_PD_DESC(PD_USB, "blkpwr_usb", usb_cmu_init, usb_on, usb_save, usb_off, usb_status),
	PMUCAL_PD_DESC(PD_M2M, "blkpwr_m2m", m2m_cmu_init, m2m_on, m2m_save, m2m_off, m2m_status),
	PMUCAL_PD_DESC(PD_MFC, "blkpwr_mfc", mfc_cmu_init, mfc_on, mfc_save, mfc_off, mfc_status),
	PMUCAL_PD_DESC(PD_DNC, "blkpwr_dnc", dnc_cmu_init, dnc_on, dnc_save, dnc_off, dnc_status),
	PMUCAL_PD_DESC(PD_VTS, "blkpwr_vts", vts_cmu_init, vts_on, vts_save, vts_off, vts_status),
	PMUCAL_PD_DESC(PD_YUVP, "blkpwr_yuvp", yuvp_cmu_init, yuvp_on, yuvp_save, yuvp_off, yuvp_status),
	PMUCAL_PD_DESC(PD_SDMA, "blkpwr_sdma", sdma_cmu_init, sdma_on, sdma_save, sdma_off, sdma_status),
	PMUCAL_PD_DESC(PD_RGBP, "blkpwr_rgbp", rgbp_cmu_init, rgbp_on, rgbp_save, rgbp_off, rgbp_status),
	PMUCAL_PD_DESC(PD_ICPU, "blkpwr_icpu", icpu_cmu_init, icpu_on, icpu_save, icpu_off, icpu_status),
	PMUCAL_PD_DESC(PD_NOCL1B, "blkpwr_nocl1b", nocl1b_cmu_init, nocl1b_on, nocl1b_save, nocl1b_off, nocl1b_status),
	PMUCAL_PD_DESC(PD_G3DIFPO, "blkpwr_g3difpo", g3dcore_cmu_init, g3dcore_on, g3dcore_save, g3dcore_ifpo_off, g3dcore_status),
};
unsigned int pmucal_pd_list_size = ARRAY_SIZE(pmucal_pd_list);
#else


enum pmucal_local_pdnum {
	PD_MAX,
};

struct pmucal_pd pmucal_pd_list[] = {
};
unsigned int pmucal_pd_list_size = ARRAY_SIZE(pmucal_pd_list);
#endif
