// Seed: 3112326435
module module_0 (
    output tri  id_0,
    input  tri1 id_1,
    output wand id_2
);
  assign module_1.id_6 = 0;
  assign id_2 = -1;
  assign id_2 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wire id_4,
    output wor id_5,
    input tri id_6,
    input wand id_7,
    output supply0 id_8,
    input wor id_9,
    input wand id_10,
    output tri id_11
);
  wor id_13;
  if (1 & 1) begin : LABEL_0
    wire id_14;
    if (1)
      always @(posedge -1 or id_9) begin : LABEL_1
        $unsigned(44);
        ;
      end
    else begin : LABEL_2
      assign id_13 = (id_9 !== 1);
    end
  end else if (1 / 1) begin : LABEL_3
    logic id_15;
  end else begin : LABEL_4
    if (-1'b0) assign id_11 = -1;
  end
  and primCall (id_8, id_1, id_6, id_3, id_9, id_4, id_2, id_13, id_10, id_0, id_7);
  module_0 modCall_1 (
      id_11,
      id_7,
      id_8
  );
  assign id_13 = id_0;
endmodule
