initSidebarItems({"struct":[["CLK_ADC_ADC_W","Write proxy for field `clk_adc_adc`"],["CLK_PERI_SPI0_W","Write proxy for field `clk_peri_spi0`"],["CLK_PERI_SPI1_W","Write proxy for field `clk_peri_spi1`"],["CLK_RTC_RTC_W","Write proxy for field `clk_rtc_rtc`"],["CLK_SYS_ADC_W","Write proxy for field `clk_sys_adc`"],["CLK_SYS_BUSCTRL_W","Write proxy for field `clk_sys_busctrl`"],["CLK_SYS_BUSFABRIC_W","Write proxy for field `clk_sys_busfabric`"],["CLK_SYS_CLOCKS_W","Write proxy for field `clk_sys_clocks`"],["CLK_SYS_DMA_W","Write proxy for field `clk_sys_dma`"],["CLK_SYS_I2C0_W","Write proxy for field `clk_sys_i2c0`"],["CLK_SYS_I2C1_W","Write proxy for field `clk_sys_i2c1`"],["CLK_SYS_IO_W","Write proxy for field `clk_sys_io`"],["CLK_SYS_JTAG_W","Write proxy for field `clk_sys_jtag`"],["CLK_SYS_PADS_W","Write proxy for field `clk_sys_pads`"],["CLK_SYS_PIO0_W","Write proxy for field `clk_sys_pio0`"],["CLK_SYS_PIO1_W","Write proxy for field `clk_sys_pio1`"],["CLK_SYS_PLL_SYS_W","Write proxy for field `clk_sys_pll_sys`"],["CLK_SYS_PLL_USB_W","Write proxy for field `clk_sys_pll_usb`"],["CLK_SYS_PSM_W","Write proxy for field `clk_sys_psm`"],["CLK_SYS_PWM_W","Write proxy for field `clk_sys_pwm`"],["CLK_SYS_RESETS_W","Write proxy for field `clk_sys_resets`"],["CLK_SYS_ROM_W","Write proxy for field `clk_sys_rom`"],["CLK_SYS_ROSC_W","Write proxy for field `clk_sys_rosc`"],["CLK_SYS_RTC_W","Write proxy for field `clk_sys_rtc`"],["CLK_SYS_SIO_W","Write proxy for field `clk_sys_sio`"],["CLK_SYS_SPI0_W","Write proxy for field `clk_sys_spi0`"],["CLK_SYS_SPI1_W","Write proxy for field `clk_sys_spi1`"],["CLK_SYS_SRAM0_W","Write proxy for field `clk_sys_sram0`"],["CLK_SYS_SRAM1_W","Write proxy for field `clk_sys_sram1`"],["CLK_SYS_SRAM2_W","Write proxy for field `clk_sys_sram2`"],["CLK_SYS_SRAM3_W","Write proxy for field `clk_sys_sram3`"],["CLK_SYS_VREG_AND_CHIP_RESET_W","Write proxy for field `clk_sys_vreg_and_chip_reset`"]],"type":[["CLK_ADC_ADC_R","Reader of field `clk_adc_adc`"],["CLK_PERI_SPI0_R","Reader of field `clk_peri_spi0`"],["CLK_PERI_SPI1_R","Reader of field `clk_peri_spi1`"],["CLK_RTC_RTC_R","Reader of field `clk_rtc_rtc`"],["CLK_SYS_ADC_R","Reader of field `clk_sys_adc`"],["CLK_SYS_BUSCTRL_R","Reader of field `clk_sys_busctrl`"],["CLK_SYS_BUSFABRIC_R","Reader of field `clk_sys_busfabric`"],["CLK_SYS_CLOCKS_R","Reader of field `clk_sys_clocks`"],["CLK_SYS_DMA_R","Reader of field `clk_sys_dma`"],["CLK_SYS_I2C0_R","Reader of field `clk_sys_i2c0`"],["CLK_SYS_I2C1_R","Reader of field `clk_sys_i2c1`"],["CLK_SYS_IO_R","Reader of field `clk_sys_io`"],["CLK_SYS_JTAG_R","Reader of field `clk_sys_jtag`"],["CLK_SYS_PADS_R","Reader of field `clk_sys_pads`"],["CLK_SYS_PIO0_R","Reader of field `clk_sys_pio0`"],["CLK_SYS_PIO1_R","Reader of field `clk_sys_pio1`"],["CLK_SYS_PLL_SYS_R","Reader of field `clk_sys_pll_sys`"],["CLK_SYS_PLL_USB_R","Reader of field `clk_sys_pll_usb`"],["CLK_SYS_PSM_R","Reader of field `clk_sys_psm`"],["CLK_SYS_PWM_R","Reader of field `clk_sys_pwm`"],["CLK_SYS_RESETS_R","Reader of field `clk_sys_resets`"],["CLK_SYS_ROM_R","Reader of field `clk_sys_rom`"],["CLK_SYS_ROSC_R","Reader of field `clk_sys_rosc`"],["CLK_SYS_RTC_R","Reader of field `clk_sys_rtc`"],["CLK_SYS_SIO_R","Reader of field `clk_sys_sio`"],["CLK_SYS_SPI0_R","Reader of field `clk_sys_spi0`"],["CLK_SYS_SPI1_R","Reader of field `clk_sys_spi1`"],["CLK_SYS_SRAM0_R","Reader of field `clk_sys_sram0`"],["CLK_SYS_SRAM1_R","Reader of field `clk_sys_sram1`"],["CLK_SYS_SRAM2_R","Reader of field `clk_sys_sram2`"],["CLK_SYS_SRAM3_R","Reader of field `clk_sys_sram3`"],["CLK_SYS_VREG_AND_CHIP_RESET_R","Reader of field `clk_sys_vreg_and_chip_reset`"],["R","Reader of register SLEEP_EN0"],["W","Writer for register SLEEP_EN0"]]});