# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/dma/xilinx/zynqmp_dma.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Xilinx ZynqMP DMA engine, it does support memory to memory transfers,

maintainers:
  - Kedareswara rao Appana <appana.durga.rao@xilinx.com>
description: test

properties:
  compatible:
    items:
      - const: xlnx,zynqmp-dma-1.0
    minItems: 1
    maxItems: 1
    additionalItems: false
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  interrupt-parent: {}
  interrupts: {}
  clock-names:
    items:
      - const: clk_main
      - const: clk_apb
    minItems: 2
    maxItems: 2
    additionalItems: false
  xlnx,bus-width:
    description: FIXME
  clocks: {}
historical: |+
  Xilinx ZynqMP DMA engine, it does support memory to memory transfers,
  memory to device and device to memory transfers. It also has flow
  control and rate control support for slave/peripheral dma access.

  Required properties:
  - compatible		: Should be "xlnx,zynqmp-dma-1.0"
  - reg			: Memory map for gdma/adma module access.
  - interrupt-parent	: Interrupt controller the interrupt is routed through
  - interrupts		: Should contain DMA channel interrupt.
  - xlnx,bus-width	: Axi buswidth in bits. Should contain 128 or 64
  - clock-names		: List of input clocks "clk_main", "clk_apb"
  			  (see clock bindings for details)

  Optional properties:
  - dma-coherent		: Present if dma operations are coherent.

...
