Coverage Report by instance with details

=================================================================================
=== Instance: /FIFO_top/F_if
=== Design Unit: work.FIFO_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86        86         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /FIFO_top/F_if --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         43 
Toggled Node Count   =         43 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (86 of 86 bins)

=================================================================================
=== Instance: /FIFO_top/dut/FIFO_sva_inst
=== Design Unit: work.FIFO_sva
=================================================================================

Assertion Coverage:
    Assertions                      10        10         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/FIFO_top/dut/FIFO_sva_inst/rst_assertion
                     FIFO_sva.sv(69)                    0          1
/FIFO_top/dut/FIFO_sva_inst/full_assertion
                     FIFO_sva.sv(70)                    0          1
/FIFO_top/dut/FIFO_sva_inst/almostfull_assertion
                     FIFO_sva.sv(71)                    0          1
/FIFO_top/dut/FIFO_sva_inst/almostempty_assertion
                     FIFO_sva.sv(72)                    0          1
/FIFO_top/dut/FIFO_sva_inst/empty_assertion
                     FIFO_sva.sv(73)                    0          1
/FIFO_top/dut/FIFO_sva_inst/underflow_assertion
                     FIFO_sva.sv(74)                    0          1
/FIFO_top/dut/FIFO_sva_inst/overflow_assertion
                     FIFO_sva.sv(75)                    0          1
/FIFO_top/dut/FIFO_sva_inst/rd_ptr_assertion
                     FIFO_sva.sv(76)                    0          1
/FIFO_top/dut/FIFO_sva_inst/wr_ptr_assertion
                     FIFO_sva.sv(77)                    0          1
/FIFO_top/dut/FIFO_sva_inst/wr_ack_assertion
                     FIFO_sva.sv(78)                    0          1

Directive Coverage:
    Directives                      10        10         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/FIFO_top/dut/FIFO_sva_inst/rst_cover    FIFO_sva Verilog  SVA  FIFO_sva.sv(80)  312 Covered   
/FIFO_top/dut/FIFO_sva_inst/full_cover   FIFO_sva Verilog  SVA  FIFO_sva.sv(81)  236 Covered   
/FIFO_top/dut/FIFO_sva_inst/almostfull_cover 
                                         FIFO_sva Verilog  SVA  FIFO_sva.sv(82)  447 Covered   
/FIFO_top/dut/FIFO_sva_inst/almostempty_cover 
                                         FIFO_sva Verilog  SVA  FIFO_sva.sv(83) 2444 Covered   
/FIFO_top/dut/FIFO_sva_inst/empty_cover  FIFO_sva Verilog  SVA  FIFO_sva.sv(84) 2029 Covered   
/FIFO_top/dut/FIFO_sva_inst/underflow_cover 
                                         FIFO_sva Verilog  SVA  FIFO_sva.sv(85)  855 Covered   
/FIFO_top/dut/FIFO_sva_inst/overflow_cover 
                                         FIFO_sva Verilog  SVA  FIFO_sva.sv(86)  124 Covered   
/FIFO_top/dut/FIFO_sva_inst/rd_ptr_cover FIFO_sva Verilog  SVA  FIFO_sva.sv(87) 3841 Covered   
/FIFO_top/dut/FIFO_sva_inst/wr_ptr_cover FIFO_sva Verilog  SVA  FIFO_sva.sv(88) 4602 Covered   
/FIFO_top/dut/FIFO_sva_inst/wr_ack_cover FIFO_sva Verilog  SVA  FIFO_sva.sv(89) 4744 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        16         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_top/dut/FIFO_sva_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_sva.sv
    1                                                module FIFO_sva(FIFO_if.DUT F_if);
    2                                                parameter FIFO_WIDTH = 16;
    3                                                parameter FIFO_DEPTH = 8;
    4                                                localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    5                                                logic [FIFO_WIDTH-1:0] data_in;
    6                                                logic clk, rst_n, wr_en, rd_en;
    7                                                logic [FIFO_WIDTH-1:0] data_out;
    8                                                logic wr_ack, overflow;
    9                                                logic full, empty, almostfull, almostempty, underflow;
    10                                               logic [max_fifo_addr:0] count;
    11                                               
    12              1                      20083     assign clk = F_if.clk;
    13              1                      10042     assign data_in = F_if.data_in;
    14              1                        603     assign rst_n = F_if.rst_n;
    15              1                       4952     assign wr_en = F_if.wr_en;
    16              1                       4865     assign rd_en = F_if.rd_en;
    17              1                       3958     assign data_out = F_if.data_out;
    18              1                       4962     assign wr_ack = F_if.wr_ack;
    19              1                        170     assign overflow = F_if.overflow;
    20              1                        242     assign full = F_if.full;
    21              1                       1655     assign empty = F_if.empty;
    22              1                        482     assign almostfull = F_if.almostfull;
    23              1                       2510     assign almostempty = F_if.almostempty;
    24              1                       1284     assign underflow = F_if.underflow;
    25              1                       5014     assign wr_ptr = dut.wr_ptr;
    26              1                       4207     assign rd_ptr = dut.rd_ptr;
    27              1                       5047     assign count = dut.count;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         98        98         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /FIFO_top/dut/FIFO_sva_inst --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                        count[3-0]           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                            rd_ptr           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 
                                            wr_ptr           1           1      100.00 

Total Node Count     =         49 
Toggled Node Count   =         49 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (98 of 98 bins)

=================================================================================
=== Instance: /FIFO_top/dut
=== Design Unit: work.FIFO
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        25        25         0   100.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_top/dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
------------------------------------IF Branch------------------------------------
    39                                     10342     Count coming in to IF
    39              1                        613     	if (!rst_n) begin
    45              1                       4744     	else if (wr_en && count < FIFO_DEPTH) begin
    51              1                       4985     	else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    53                                      4985     Count coming in to IF
    53              1                        127     		if (full && wr_en)
    55              1                       4858     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                      9089     Count coming in to IF
    61              1                        607     	if (!rst_n) begin
    64              1                       3957     	else if (rd_en && count != 0) begin
    69              1                       4525     	else begin //added this else as underflow is a sequential signal not combinational
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    70                                      4525     Count coming in to IF
    70              1                        813     		if ((empty && rd_en))
    72              1                       3712     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    78                                      9062     Count coming in to IF
    78              1                        611     	if (!rst_n) begin
    81              1                       8451     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                      8451     Count coming in to IF
    82              1                       2364     		if	( ({wr_en, rd_en} == 2'b10) && !full) 
    84              1                       1943     		else if ( ({wr_en, rd_en} == 2'b01) && !empty)
    86              1                        426     		else if ( ({wr_en, rd_en} == 2'b11) && empty)//added this case as only write happens which should increment the counter
    88              1                         60     		else if ( ({wr_en, rd_en} == 2'b11) && full)//added this case as only read happens which should decrement the counter
                                            3658     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    93                                      5046     Count coming in to IF
    93              1                        120     assign full = (count == FIFO_DEPTH)? 1 : 0;
    93              2                       4926     assign full = (count == FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                      5046     Count coming in to IF
    94              1                        827     assign empty = (count == 0)? 1 : 0;
    94              2                       4219     assign empty = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    96                                      5046     Count coming in to IF
    96              1                        240     assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0;//changed from FIFO_DEPTH-2 to FIFO_DEPTH-1
    96              2                       4806     assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0;//changed from FIFO_DEPTH-2 to FIFO_DEPTH-1
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    97                                      5046     Count coming in to IF
    97              1                       1254     assign almostempty = (count == 1)? 1 : 0;
    97              2                       3792     assign almostempty = (count == 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      24        24         0   100.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_top/dut --

  File FIFO.sv
----------------Focused Condition View-------------------
Line       45 Item    1  (wr_en && (count < 8))
Condition totals: 2 of 2 input terms covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
        wr_en         Y
  (count < 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  wr_en_0               -                             
  Row   2:          1  wr_en_1               (count < 8)                   
  Row   3:          1  (count < 8)_0         wr_en                         
  Row   4:          1  (count < 8)_1         wr_en                         

----------------Focused Condition View-------------------
Line       53 Item    1  (full && wr_en)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        full         Y
       wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  full_0                -                             
  Row   2:          1  full_1                wr_en                         
  Row   3:          1  wr_en_0               full                          
  Row   4:          1  wr_en_1               full                          

----------------Focused Condition View-------------------
Line       64 Item    1  (rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
         rd_en         Y
  (count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               -                             
  Row   2:          1  rd_en_1               (count != 0)                  
  Row   3:          1  (count != 0)_0        rd_en                         
  Row   4:          1  (count != 0)_1        rd_en                         

----------------Focused Condition View-------------------
Line       70 Item    1  (empty && rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       empty         Y
       rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  empty_0               -                             
  Row   2:          1  empty_1               rd_en                         
  Row   3:          1  rd_en_0               empty                         
  Row   4:          1  rd_en_1               empty                         

----------------Focused Condition View-------------------
Line       82 Item    1  ((~rd_en && wr_en) && ~full)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rd_en         Y
       wr_en         Y
        full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               (~full && wr_en)              
  Row   2:          1  rd_en_1               -                             
  Row   3:          1  wr_en_0               ~rd_en                        
  Row   4:          1  wr_en_1               (~full && ~rd_en)             
  Row   5:          1  full_0                (~rd_en && wr_en)             
  Row   6:          1  full_1                (~rd_en && wr_en)             

----------------Focused Condition View-------------------
Line       84 Item    1  ((rd_en && ~wr_en) && ~empty)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rd_en         Y
       wr_en         Y
       empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               -                             
  Row   2:          1  rd_en_1               (~empty && ~wr_en)            
  Row   3:          1  wr_en_0               (~empty && rd_en)             
  Row   4:          1  wr_en_1               rd_en                         
  Row   5:          1  empty_0               (rd_en && ~wr_en)             
  Row   6:          1  empty_1               (rd_en && ~wr_en)             

----------------Focused Condition View-------------------
Line       86 Item    1  ((rd_en && wr_en) && empty)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rd_en         Y
       wr_en         Y
       empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               -                             
  Row   2:          1  rd_en_1               (empty && wr_en)              
  Row   3:          1  wr_en_0               rd_en                         
  Row   4:          1  wr_en_1               (empty && rd_en)              
  Row   5:          1  empty_0               (rd_en && wr_en)              
  Row   6:          1  empty_1               (rd_en && wr_en)              

----------------Focused Condition View-------------------
Line       88 Item    1  ((rd_en && wr_en) && full)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rd_en         Y
       wr_en         Y
        full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               -                             
  Row   2:          1  rd_en_1               (full && wr_en)               
  Row   3:          1  wr_en_0               rd_en                         
  Row   4:          1  wr_en_1               (full && rd_en)               
  Row   5:          1  full_0                (rd_en && wr_en)              
  Row   6:          1  full_1                (rd_en && wr_en)              

----------------Focused Condition View-------------------
Line       93 Item    1  (count == 8)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 8)_0        -                             
  Row   2:          1  (count == 8)_1        -                             

----------------Focused Condition View-------------------
Line       94 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       96 Item    1  (count == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (count == (8 - 1))         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == (8 - 1))_0  -                             
  Row   2:          1  (count == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       97 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      34        34         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_top/dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
    8                                                module FIFO(FIFO_if.DUT F_if);
    9                                                parameter FIFO_WIDTH = 16;
    10                                               parameter FIFO_DEPTH = 8;
    11                                               logic [FIFO_WIDTH-1:0] data_in;
    12                                               logic clk, rst_n, wr_en, rd_en;
    13                                               logic [FIFO_WIDTH-1:0] data_out;
    14                                               logic wr_ack, overflow;
    15                                               logic full, empty, almostfull, almostempty, underflow;
    16                                                
    17                                               localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    18                                               
    19                                               reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
    20                                               
    21                                               reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    22                                               reg [max_fifo_addr:0] count;
    23                                               
    24              1                      20083     assign clk = F_if.clk;
    25              1                      10042     assign data_in = F_if.data_in;
    26              1                        603     assign rst_n = F_if.rst_n;
    27              1                       4952     assign wr_en = F_if.wr_en;
    28              1                       4865     assign rd_en = F_if.rd_en;
    29                                               assign F_if.data_out = data_out;
    30                                               assign F_if.wr_ack = wr_ack;
    31                                               assign F_if.overflow = overflow;
    32                                               assign F_if.full = full;
    33                                               assign F_if.empty = empty;
    34                                               assign F_if.almostfull = almostfull;
    35                                               assign F_if.almostempty = almostempty;
    36                                               assign F_if.underflow = underflow;
    37                                               
    38              1                      10342     always @(posedge clk or negedge rst_n) begin
    39                                               	if (!rst_n) begin
    40              1                        613     		wr_ptr <= 0;
    41              1                        613     		overflow <= 0;
    42              1                        613     		underflow <= 0;//underflow is sure to be low as no operations occur other than rst
    43              1                        613     		wr_ack <=0;//wr_ack is sure to be low as no operations occur other than rst
    44                                               	end
    45                                               	else if (wr_en && count < FIFO_DEPTH) begin
    46              1                       4744     		mem[wr_ptr] <= data_in;
    47              1                       4744     		wr_ack <= 1;
    48              1                       4744     		wr_ptr <= wr_ptr + 1;
    49              1                       4744     		overflow <= 0;//no overflow occurs if write happens
    50                                               	end
    51                                               	else begin 
    52              1                       4985     		wr_ack <= 0; 
    53                                               		if (full && wr_en)
    54              1                        127     			overflow <= 1;
    55                                               		else
    56              1                       4858     			overflow <= 0;
    57                                               	end
    58                                               end
    59                                               
    60              1                       9089     always @(posedge clk or negedge rst_n) begin
    61                                               	if (!rst_n) begin
    62              1                        607     		rd_ptr <= 0;
    63                                               	end
    64                                               	else if (rd_en && count != 0) begin
    65              1                       3957     		data_out <= mem[rd_ptr];
    66              1                       3957     		rd_ptr <= rd_ptr + 1;
    67              1                       3957     		underflow <= 0;//no underflow occurs if read happens
    68                                               	end
    69                                               	else begin //added this else as underflow is a sequential signal not combinational
    70                                               		if ((empty && rd_en))
    71              1                        813     			underflow <= 1;
    72                                               		else
    73              1                       3712     			underflow <= 0;
    74                                               	end
    75                                               end
    76                                               
    77              1                       9062     always @(posedge clk or negedge rst_n) begin
    78                                               	if (!rst_n) begin
    79              1                        611     		count <= 0;
    80                                               	end
    81                                               	else begin
    82                                               		if	( ({wr_en, rd_en} == 2'b10) && !full) 
    83              1                       2364     			count <= count + 1;
    84                                               		else if ( ({wr_en, rd_en} == 2'b01) && !empty)
    85              1                       1943     			count <= count - 1;
    86                                               		else if ( ({wr_en, rd_en} == 2'b11) && empty)//added this case as only write happens which should increment the counter
    87              1                        426     			count <= count + 1;	
    88                                               		else if ( ({wr_en, rd_en} == 2'b11) && full)//added this case as only read happens which should decrement the counter
    89              1                         60     			count <= count - 1;	
    90                                               	end
    91                                               end
    92                                               
    93              1                       5047     assign full = (count == FIFO_DEPTH)? 1 : 0;
    94              1                       5047     assign empty = (count == 0)? 1 : 0;
    95                                               //assign underflow = (empty && rd_en)? 1 : 0; removed this as underflow is a sequential signal not combinational
    96              1                       5047     assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0;//changed from FIFO_DEPTH-2 to FIFO_DEPTH-1
    97              1                       5047     assign almostempty = (count == 1)? 1 : 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        106       106         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /FIFO_top/dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                        count[3-0]           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                       rd_ptr[2-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 
                                       wr_ptr[2-0]           1           1      100.00 

Total Node Count     =         53 
Toggled Node Count   =         53 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (106 of 106 bins)

=================================================================================
=== Instance: /FIFO_top
=== Design Unit: work.FIFO_top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       6         6         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_top.sv
    6                                                module FIFO_top();
    7                                                 bit clk;
    8                                                
    9                                                 initial begin
    10              1                          1         clk = 0;
    11              1                          1         forever
    12              1                      20083          #1 clk = ~clk;
    12              2                      20082     
    13                                                end    
    14                                               
    15                                                FIFO_if F_if(clk);
    16                                                FIFO dut(F_if);
    17                                                bind FIFO FIFO_sva FIFO_sva_inst(F_if);
    18                                               
    19                                               initial begin
    20              1                          1       uvm_config_db#(virtual FIFO_if)::set(null, "uvm_test_top","FIFO_if", F_if);
    21              1                          1       run_test("FIFO_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /FIFO_top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /sequence_item_pkg
=== Design Unit: work.sequence_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /sequence_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_sequence_item.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***      `uvm_object_utils(FIFO_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***      `uvm_object_utils(FIFO_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***      `uvm_object_utils(FIFO_seq_item)
    7               4                    ***0***      `uvm_object_utils(FIFO_seq_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***      `uvm_object_utils(FIFO_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***      `uvm_object_utils(FIFO_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /sequence_item_pkg --

  File FIFO_sequence_item.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13         2        11    15.38%

================================Statement Details================================

Statement Coverage for instance /sequence_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_sequence_item.sv
    1                                                package sequence_item_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                parameter FIFO_WIDTH = 16;
    5                                                parameter FIFO_DEPTH = 8;
    6                                                class FIFO_seq_item extends uvm_sequence_item;
    7               1                    ***0***      `uvm_object_utils(FIFO_seq_item)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                      10041     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                rand bit [FIFO_WIDTH-1:0] data_in;
    9                                                rand bit rst_n, wr_en, rd_en;
    10                                               logic [FIFO_WIDTH-1:0] data_out;
    11                                               logic wr_ack, overflow;
    12                                               logic full, empty, almostfull, almostempty, underflow;
    13                                               
    14                                                 function new(string name = "FIFO_seq_item");
    15              1                      30125       super.new(name);
    16                                                 endfunction
    17                                               
    18                                                 function string convert2string();
    19              1                    ***0***        return $sformatf("%s data_in = 0b%b,rst_n = 0b%b,wr_en = 0b%b,rd_en = 0b%b,data_out = 0b%b,wr_ack = 0b%b,overflow = 0b%b,full = 0b%b, empty = 0b%b,almostfull = 0b%b,almostempty = 0b%b,underflow = 0b%b",
    20                                                  super.convert2string(),data_in,rst_n,wr_en,rd_en,data_out,wr_ack,overflow,full,empty,almostfull,almostempty,underflow);
    21                                                 endfunction
    22                                               
    23                                                 function string convert2string_stimulus();
    24              1                    ***0***        return $sformatf("data_in = 0b%b,rst_n = 0b%b,wr_en = 0b%b,rd_en = 0b%b"


=================================================================================
=== Instance: /sequence_pkg
=== Design Unit: work.sequence_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/sequence_pkg/FIFO_main_sequence/body/#ublk#50851543#14/immed__17
                     FIFO_sequences.sv(17)              0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        40         0        40     0.00%

================================Branch Details================================

Branch Coverage for instance /sequence_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_sequences.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***      `uvm_object_utils(FIFO_main_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***      `uvm_object_utils(FIFO_main_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***      `uvm_object_utils(FIFO_main_sequence)
    6               4                    ***0***      `uvm_object_utils(FIFO_main_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***      `uvm_object_utils(FIFO_main_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***      `uvm_object_utils(FIFO_main_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    24                                   ***0***     Count coming in to IF
    24              1                    ***0***      `uvm_object_utils(FIFO_reset_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    24                                   ***0***     Count coming in to IF
    24              2                    ***0***      `uvm_object_utils(FIFO_reset_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    24                                   ***0***     Count coming in to IF
    24              3                    ***0***      `uvm_object_utils(FIFO_reset_sequence)
    24              4                    ***0***      `uvm_object_utils(FIFO_reset_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    24                                   ***0***     Count coming in to IF
    24              5                    ***0***      `uvm_object_utils(FIFO_reset_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    24                                   ***0***     Count coming in to IF
    24              6                    ***0***      `uvm_object_utils(FIFO_reset_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    43                                   ***0***     Count coming in to IF
    43              1                    ***0***      `uvm_object_utils(FIFO_write_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    43                                   ***0***     Count coming in to IF
    43              2                    ***0***      `uvm_object_utils(FIFO_write_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    43                                   ***0***     Count coming in to IF
    43              3                    ***0***      `uvm_object_utils(FIFO_write_sequence)
    43              4                    ***0***      `uvm_object_utils(FIFO_write_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    43                                   ***0***     Count coming in to IF
    43              5                    ***0***      `uvm_object_utils(FIFO_write_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    43                                   ***0***     Count coming in to IF
    43              6                    ***0***      `uvm_object_utils(FIFO_write_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    64                                   ***0***     Count coming in to IF
    64              1                    ***0***      `uvm_object_utils(FIFO_read_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    64                                   ***0***     Count coming in to IF
    64              2                    ***0***      `uvm_object_utils(FIFO_read_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    64                                   ***0***     Count coming in to IF
    64              3                    ***0***      `uvm_object_utils(FIFO_read_sequence)
    64              4                    ***0***      `uvm_object_utils(FIFO_read_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    64                                   ***0***     Count coming in to IF
    64              5                    ***0***      `uvm_object_utils(FIFO_read_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    64                                   ***0***     Count coming in to IF
    64              6                    ***0***      `uvm_object_utils(FIFO_read_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       8         0         8     0.00%

================================Condition Details================================

Condition Coverage for instance /sequence_pkg --

  File FIFO_sequences.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       24 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       24 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       43 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       43 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       64 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       64 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      71        35        36    49.29%

================================Statement Details================================

Statement Coverage for instance /sequence_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_sequences.sv
    1                                                package sequence_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                import sequence_item_pkg::*;
    5                                                class FIFO_main_sequence extends uvm_sequence #(FIFO_seq_item);
    6               1                    ***0***      `uvm_object_utils(FIFO_main_sequence)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                          1     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                 FIFO_seq_item seq_item;
    8                                                  
    9                                                function new(string name = "FIFO_main_sequence");
    10              1                          1       super.new(name);
    11                                               endfunction
    12                                               
    13                                               task body;
    14              1                      10000      repeat(10000) begin
    15              1                      10000         seq_item = FIFO_seq_item::type_id::create("seq_item");
    16              1                      10000         start_item(seq_item);
    17                                                   assert(seq_item.randomize);
    18              1                      10000         finish_item(seq_item);
    19                                                end
    20                                               endtask
    21                                               endclass 
    22                                               
    23                                               class FIFO_reset_sequence extends uvm_sequence #(FIFO_seq_item);
    24              1                    ***0***      `uvm_object_utils(FIFO_reset_sequence)
    24              2                    ***0***     
    24              3                    ***0***     
    24              4                    ***0***     
    24              5                    ***0***     
    24              6                          1     
    24              7                    ***0***     
    24              8                    ***0***     
    24              9                    ***0***     
    24             10                    ***0***     
    25                                                FIFO_seq_item seq_item;
    26                                                 
    27                                               function new(string name = "FIFO_reset_sequence");
    28              1                          1       super.new(name);
    29                                               endfunction
    30                                               
    31                                               task body;
    32              1                          1         seq_item = FIFO_seq_item::type_id::create("seq_item");
    33              1                          1         start_item(seq_item);
    34              1                          1         seq_item.rst_n=0;
    35              1                          1         seq_item.data_in=0;
    36              1                          1         seq_item.wr_en=0;
    37              1                          1         seq_item.rd_en=0;
    38              1                          1         finish_item(seq_item);
    39                                               endtask
    40                                               endclass 
    41                                               
    42                                               class FIFO_write_sequence extends uvm_sequence #(FIFO_seq_item);
    43              1                    ***0***      `uvm_object_utils(FIFO_write_sequence)
    43              2                    ***0***     
    43              3                    ***0***     
    43              4                    ***0***     
    43              5                    ***0***     
    43              6                          1     
    43              7                    ***0***     
    43              8                    ***0***     
    43              9                    ***0***     
    43             10                    ***0***     
    44                                                FIFO_seq_item seq_item;
    45                                                 
    46                                               function new(string name = "FIFO_write_sequence");
    47              1                          1       super.new(name);
    48                                               endfunction
    49                                               
    50                                               task body;
    51              1                         20      repeat(20) begin
    52              1                         20         seq_item = FIFO_seq_item::type_id::create("seq_item");
    53              1                         20         start_item(seq_item);
    54              1                         20         seq_item.rst_n=1;
    55              1                         20         seq_item.data_in=$random;
    56              1                         20         seq_item.wr_en=1;
    57              1                         20         seq_item.rd_en=0;
    58              1                         20         finish_item(seq_item);
    59                                                end
    60                                               endtask
    61                                               endclass 
    62                                               
    63                                               class FIFO_read_sequence extends uvm_sequence #(FIFO_seq_item);
    64              1                    ***0***      `uvm_object_utils(FIFO_read_sequence)
    64              2                    ***0***     
    64              3                    ***0***     
    64              4                    ***0***     
    64              5                    ***0***     
    64              6                          1     
    64              7                    ***0***     
    64              8                    ***0***     
    64              9                    ***0***     
    64             10                    ***0***     
    65                                                FIFO_seq_item seq_item;
    66                                                 
    67                                               function new(string name = "FIFO_read_sequence");
    68              1                          1       super.new(name);
    69                                               endfunction
    70                                               
    71                                               task body;
    72              1                         20      repeat(20) begin
    73              1                         20         seq_item = FIFO_seq_item::type_id::create("seq_item");
    74              1                         20         start_item(seq_item);
    75              1                         20         seq_item.rst_n=1;
    76              1                         20         seq_item.data_in=$random;
    77              1                         20         seq_item.wr_en=0;
    78              1                         20         seq_item.rd_en=1;
    79              1                         20         finish_item(seq_item);


=================================================================================
=== Instance: /Scoreboard_pkg
=== Design Unit: work.Scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        24        18         6    75.00%

================================Branch Details================================

Branch Coverage for instance /Scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_Scoreboard.sv
------------------------------------IF Branch------------------------------------
    40                                     10041     Count coming in to IF
    40              1                    ***0***         if(data_out_ref!== seq_item_sb.data_out || 
    51              1                      10041      else
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    48                                   ***0***     Count coming in to IF
    48              1                    ***0***           `uvm_error("run_phase", $sformatf("comparison failed, transaction received by the DUT:%s while the reference data_out:0b%0b ,wr_ack:0b%0b ,overflow:0b%0b ,full:0b%0b ,empty:0b%0b ,almostfull:0b%0b ,almostempty:0b%0b ,underflow:0b%0b ", seq_item_sb.convert2string(),data_out_ref,wr_ack_ref,overflow_ref,full_ref,empty_ref,almostfull_ref,almostempty_ref,underflow_ref));
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    52                                     10041     Count coming in to IF
    52              1                    ***0***      `uvm_info("run_phase", $sformatf("Correct FIFO out: %s", seq_item_sb.convert2string()), UVM_HIGH);
                                           10041     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    58                                     10041     Count coming in to IF
    58              1                        312     if(seq_item_chk.rst_n==0) begin
    69              1                         60     else if(seq_item_chk.wr_en==1 && seq_item_chk.rd_en==1 && count==8)begin
    76              1                        426     else if(seq_item_chk.wr_en==1 && seq_item_chk.rd_en==1 && count==0)begin
    83              1                         67     else if(seq_item_chk.wr_en==1 && count==8)begin
    88              1                        463     else if(seq_item_chk.rd_en==1 && count==0)begin
    93              1                       1954     else if(seq_item_chk.wr_en==1 && seq_item_chk.rd_en==1)begin
    100             1                       2364     else if(seq_item_chk.wr_en==1)begin
    107             1                       1943     else if(seq_item_chk.rd_en==1)begin
    114             1                       2452     else begin
Branch totals: 9 hits of 9 branches = 100.00%

------------------------------------IF Branch------------------------------------
    119                                    10041     Count coming in to IF
    119             1                       1776     if(count == 0)begin
    125             1                        242     else if(count == 8)begin
    131             1                        462     else if(count == 7)begin
    137             1                       2516     else if(count == 1)begin
    143             1                       5045     else begin
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    153                                        1     Count coming in to IF
    153             1                          1      `uvm_info("report_phase", $sformatf("Total successful transactions: %0d",correct_count), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    154                                        1     Count coming in to IF
    154             1                          1      `uvm_info("report_phase", $sformatf("Total failed transactions: %0d",error_count), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      24        16         8    66.66%

================================Condition Details================================

Condition Coverage for instance /Scoreboard_pkg --

  File FIFO_Scoreboard.sv
----------------Focused Condition View-------------------
Line       40 Item    1  ((this.data_out_ref !== this.seq_item_sb.data_out) || (this.wr_ack_ref !== this.seq_item_sb.wr_ack) || (this.overflow_ref !== this.seq_item_sb.overflow) || (this.full_ref !== this.seq_item_sb.full) || (this.empty_ref !== this.seq_item_sb.empty) || (this.almostfull_ref !== this.seq_item_sb.almostfull) || (this.almostempty_ref !== this.seq_item_sb.almostempty) || (this.underflow_ref !== this.seq_item_sb.underflow))
Condition totals: 0 of 8 input terms covered = 0.00%

                                               Input Term   Covered  Reason for no coverage   Hint
                                              -----------  --------  -----------------------  --------------
        (this.data_out_ref !== this.seq_item_sb.data_out)         N  '_1' not hit             Hit '_1'
            (this.wr_ack_ref !== this.seq_item_sb.wr_ack)         N  '_1' not hit             Hit '_1'
        (this.overflow_ref !== this.seq_item_sb.overflow)         N  '_1' not hit             Hit '_1'
                (this.full_ref !== this.seq_item_sb.full)         N  '_1' not hit             Hit '_1'
              (this.empty_ref !== this.seq_item_sb.empty)         N  '_1' not hit             Hit '_1'
    (this.almostfull_ref !== this.seq_item_sb.almostfull)         N  '_1' not hit             Hit '_1'
  (this.almostempty_ref !== this.seq_item_sb.almostempty)         N  '_1' not hit             Hit '_1'
      (this.underflow_ref !== this.seq_item_sb.underflow)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                 Non-masking condition(s)      
 ---------  ---------  --------------------                                       -------------------------     
  Row   1:          1  (this.data_out_ref !== this.seq_item_sb.data_out)_0        ~((this.wr_ack_ref !== this.seq_item_sb.wr_ack) || ((this.overflow_ref !== this.seq_item_sb.overflow) || ((this.full_ref !== this.seq_item_sb.full) || ((this.empty_ref !== this.seq_item_sb.empty) || ((this.almostfull_ref !== this.seq_item_sb.almostfull) || ((this.almostempty_ref !== this.seq_item_sb.almostempty) || (this.underflow_ref !== this.seq_item_sb.underflow)))))))
  Row   2:    ***0***  (this.data_out_ref !== this.seq_item_sb.data_out)_1        -                             
  Row   3:          1  (this.wr_ack_ref !== this.seq_item_sb.wr_ack)_0            (~(this.data_out_ref !== this.seq_item_sb.data_out) && ~((this.overflow_ref !== this.seq_item_sb.overflow) || ((this.full_ref !== this.seq_item_sb.full) || ((this.empty_ref !== this.seq_item_sb.empty) || ((this.almostfull_ref !== this.seq_item_sb.almostfull) || ((this.almostempty_ref !== this.seq_item_sb.almostempty) || (this.underflow_ref !== this.seq_item_sb.underflow)))))))
  Row   4:    ***0***  (this.wr_ack_ref !== this.seq_item_sb.wr_ack)_1            ~(this.data_out_ref !== this.seq_item_sb.data_out)
  Row   5:          1  (this.overflow_ref !== this.seq_item_sb.overflow)_0        (~(this.data_out_ref !== this.seq_item_sb.data_out) && ~(this.wr_ack_ref !== this.seq_item_sb.wr_ack) && ~((this.full_ref !== this.seq_item_sb.full) || ((this.empty_ref !== this.seq_item_sb.empty) || ((this.almostfull_ref !== this.seq_item_sb.almostfull) || ((this.almostempty_ref !== this.seq_item_sb.almostempty) || (this.underflow_ref !== this.seq_item_sb.underflow))))))
  Row   6:    ***0***  (this.overflow_ref !== this.seq_item_sb.overflow)_1        (~(this.data_out_ref !== this.seq_item_sb.data_out) && ~(this.wr_ack_ref !== this.seq_item_sb.wr_ack))
  Row   7:          1  (this.full_ref !== this.seq_item_sb.full)_0                (~(this.data_out_ref !== this.seq_item_sb.data_out) && ~(this.wr_ack_ref !== this.seq_item_sb.wr_ack) && ~(this.overflow_ref !== this.seq_item_sb.overflow) && ~((this.empty_ref !== this.seq_item_sb.empty) || ((this.almostfull_ref !== this.seq_item_sb.almostfull) || ((this.almostempty_ref !== this.seq_item_sb.almostempty) || (this.underflow_ref !== this.seq_item_sb.underflow)))))
  Row   8:    ***0***  (this.full_ref !== this.seq_item_sb.full)_1                (~(this.data_out_ref !== this.seq_item_sb.data_out) && ~(this.wr_ack_ref !== this.seq_item_sb.wr_ack) && ~(this.overflow_ref !== this.seq_item_sb.overflow))
  Row   9:          1  (this.empty_ref !== this.seq_item_sb.empty)_0              (~(this.data_out_ref !== this.seq_item_sb.data_out) && ~(this.wr_ack_ref !== this.seq_item_sb.wr_ack) && ~(this.overflow_ref !== this.seq_item_sb.overflow) && ~(this.full_ref !== this.seq_item_sb.full) && ~((this.almostfull_ref !== this.seq_item_sb.almostfull) || ((this.almostempty_ref !== this.seq_item_sb.almostempty) || (this.underflow_ref !== this.seq_item_sb.underflow))))
 Row   10:    ***0***  (this.empty_ref !== this.seq_item_sb.empty)_1              (~(this.data_out_ref !== this.seq_item_sb.data_out) && ~(this.wr_ack_ref !== this.seq_item_sb.wr_ack) && ~(this.overflow_ref !== this.seq_item_sb.overflow) && ~(this.full_ref !== this.seq_item_sb.full))
 Row   11:          1  (this.almostfull_ref !== this.seq_item_sb.almostfull)_0    (~(this.data_out_ref !== this.seq_item_sb.data_out) && ~(this.wr_ack_ref !== this.seq_item_sb.wr_ack) && ~(this.overflow_ref !== this.seq_item_sb.overflow) && ~(this.full_ref !== this.seq_item_sb.full) && ~(this.empty_ref !== this.seq_item_sb.empty) && ~((this.almostempty_ref !== this.seq_item_sb.almostempty) || (this.underflow_ref !== this.seq_item_sb.underflow)))
 Row   12:    ***0***  (this.almostfull_ref !== this.seq_item_sb.almostfull)_1    (~(this.data_out_ref !== this.seq_item_sb.data_out) && ~(this.wr_ack_ref !== this.seq_item_sb.wr_ack) && ~(this.overflow_ref !== this.seq_item_sb.overflow) && ~(this.full_ref !== this.seq_item_sb.full) && ~(this.empty_ref !== this.seq_item_sb.empty))
 Row   13:          1  (this.almostempty_ref !== this.seq_item_sb.almostempty)_0  (~(this.data_out_ref !== this.seq_item_sb.data_out) && ~(this.wr_ack_ref !== this.seq_item_sb.wr_ack) && ~(this.overflow_ref !== this.seq_item_sb.overflow) && ~(this.full_ref !== this.seq_item_sb.full) && ~(this.empty_ref !== this.seq_item_sb.empty) && ~(this.almostfull_ref !== this.seq_item_sb.almostfull) && ~(this.underflow_ref !== this.seq_item_sb.underflow))
 Row   14:    ***0***  (this.almostempty_ref !== this.seq_item_sb.almostempty)_1  (~(this.data_out_ref !== this.seq_item_sb.data_out) && ~(this.wr_ack_ref !== this.seq_item_sb.wr_ack) && ~(this.overflow_ref !== this.seq_item_sb.overflow) && ~(this.full_ref !== this.seq_item_sb.full) && ~(this.empty_ref !== this.seq_item_sb.empty) && ~(this.almostfull_ref !== this.seq_item_sb.almostfull))
 Row   15:          1  (this.underflow_ref !== this.seq_item_sb.underflow)_0      (~(this.data_out_ref !== this.seq_item_sb.data_out) && ~(this.wr_ack_ref !== this.seq_item_sb.wr_ack) && ~(this.overflow_ref !== this.seq_item_sb.overflow) && ~(this.full_ref !== this.seq_item_sb.full) && ~(this.empty_ref !== this.seq_item_sb.empty) && ~(this.almostfull_ref !== this.seq_item_sb.almostfull) && ~(this.almostempty_ref !== this.seq_item_sb.almostempty))
 Row   16:    ***0***  (this.underflow_ref !== this.seq_item_sb.underflow)_1      (~(this.data_out_ref !== this.seq_item_sb.data_out) && ~(this.wr_ack_ref !== this.seq_item_sb.wr_ack) && ~(this.overflow_ref !== this.seq_item_sb.overflow) && ~(this.full_ref !== this.seq_item_sb.full) && ~(this.empty_ref !== this.seq_item_sb.empty) && ~(this.almostfull_ref !== this.seq_item_sb.almostfull) && ~(this.almostempty_ref !== this.seq_item_sb.almostempty))

----------------Focused Condition View-------------------
Line       69 Item    1  (seq_item_chk.wr_en && seq_item_chk.rd_en && (this.count == 8))
Condition totals: 3 of 3 input terms covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  seq_item_chk.wr_en         Y
  seq_item_chk.rd_en         Y
   (this.count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  seq_item_chk.wr_en_0  -                             
  Row   2:          1  seq_item_chk.wr_en_1  (seq_item_chk.rd_en && (this.count == 8))
  Row   3:          1  seq_item_chk.rd_en_0  seq_item_chk.wr_en            
  Row   4:          1  seq_item_chk.rd_en_1  (seq_item_chk.wr_en && (this.count == 8))
  Row   5:          1  (this.count == 8)_0   (seq_item_chk.wr_en && seq_item_chk.rd_en)
  Row   6:          1  (this.count == 8)_1   (seq_item_chk.wr_en && seq_item_chk.rd_en)

----------------Focused Condition View-------------------
Line       76 Item    1  (seq_item_chk.wr_en && seq_item_chk.rd_en && (this.count == 0))
Condition totals: 3 of 3 input terms covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  seq_item_chk.wr_en         Y
  seq_item_chk.rd_en         Y
   (this.count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  seq_item_chk.wr_en_0  -                             
  Row   2:          1  seq_item_chk.wr_en_1  (seq_item_chk.rd_en && (this.count == 0))
  Row   3:          1  seq_item_chk.rd_en_0  seq_item_chk.wr_en            
  Row   4:          1  seq_item_chk.rd_en_1  (seq_item_chk.wr_en && (this.count == 0))
  Row   5:          1  (this.count == 0)_0   (seq_item_chk.wr_en && seq_item_chk.rd_en)
  Row   6:          1  (this.count == 0)_1   (seq_item_chk.wr_en && seq_item_chk.rd_en)

----------------Focused Condition View-------------------
Line       83 Item    1  (seq_item_chk.wr_en && (this.count == 8))
Condition totals: 2 of 2 input terms covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  seq_item_chk.wr_en         Y
   (this.count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  seq_item_chk.wr_en_0  -                             
  Row   2:          1  seq_item_chk.wr_en_1  (this.count == 8)             
  Row   3:          1  (this.count == 8)_0   seq_item_chk.wr_en            
  Row   4:          1  (this.count == 8)_1   seq_item_chk.wr_en            

----------------Focused Condition View-------------------
Line       88 Item    1  (seq_item_chk.rd_en && (this.count == 0))
Condition totals: 2 of 2 input terms covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  seq_item_chk.rd_en         Y
   (this.count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  seq_item_chk.rd_en_0  -                             
  Row   2:          1  seq_item_chk.rd_en_1  (this.count == 0)             
  Row   3:          1  (this.count == 0)_0   seq_item_chk.rd_en            
  Row   4:          1  (this.count == 0)_1   seq_item_chk.rd_en            

----------------Focused Condition View-------------------
Line       93 Item    1  (seq_item_chk.wr_en && seq_item_chk.rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  seq_item_chk.wr_en         Y
  seq_item_chk.rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  seq_item_chk.wr_en_0  -                             
  Row   2:          1  seq_item_chk.wr_en_1  seq_item_chk.rd_en            
  Row   3:          1  seq_item_chk.rd_en_0  seq_item_chk.wr_en            
  Row   4:          1  seq_item_chk.rd_en_1  seq_item_chk.wr_en            

----------------Focused Condition View-------------------
Line       119 Item    1  (this.count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (this.count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count == 0)_0   -                             
  Row   2:          1  (this.count == 0)_1   -                             

----------------Focused Condition View-------------------
Line       125 Item    1  (this.count == 8)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (this.count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count == 8)_0   -                             
  Row   2:          1  (this.count == 8)_1   -                             

----------------Focused Condition View-------------------
Line       131 Item    1  (this.count == 7)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (this.count == 7)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count == 7)_0   -                             
  Row   2:          1  (this.count == 7)_1   -                             

----------------Focused Condition View-------------------
Line       137 Item    1  (this.count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (this.count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count == 1)_0   -                             
  Row   2:          1  (this.count == 1)_1   -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      86        80         6    93.02%

================================Statement Details================================

Statement Coverage for instance /Scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_Scoreboard.sv
    1                                                package Scoreboard_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                import sequence_item_pkg::*;
    5                                                class FIFO_Scoreboard extends uvm_scoreboard;
    6               1                    ***0***      `uvm_component_utils(FIFO_Scoreboard)
    6               2                    ***0***     
    6               3                    ***0***     
    7                                                  uvm_analysis_export #(FIFO_seq_item) sb_export;
    8                                                  uvm_tlm_analysis_fifo #(FIFO_seq_item) sb_fifo;
    9                                                  FIFO_seq_item seq_item_sb;  
    10                                               
    11                                               logic [FIFO_WIDTH-1:0] data_out_ref;
    12                                               logic wr_ack_ref, overflow_ref;
    13                                               logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
    14                                               bit [FIFO_WIDTH-1:0] FIFO_queue[$];  
    15              1                          1     integer count=0;
    16                                               
    17              1                          1     int error_count = 0;
    18              1                          1     int correct_count =0;
    19                                               
    20                                               function new(string name = "FIFO_Scoreboard" , uvm_component parent = null);
    21              1                          1       super.new(name,parent);
    22                                               endfunction
    23                                               
    24                                               function void build_phase(uvm_phase phase);
    25              1                          1      super.build_phase(phase);
    26              1                          1      sb_export = new("sb_export",this);
    27              1                          1      sb_fifo = new("sb_fifo",this);
    28                                               endfunction
    29                                               
    30                                               function void connect_phase(uvm_phase phase);
    31              1                          1       super.connect_phase(phase);
    32              1                          1       sb_export.connect(sb_fifo.analysis_export);
    33                                               endfunction
    34                                               
    35                                               task run_phase(uvm_phase phase);
    36              1                          1       super.run_phase(phase);
    37              1                          1       forever begin
    38              1                      10042         sb_fifo.get(seq_item_sb);
    39              1                      10041         reference_model(seq_item_sb);
    40                                                   if(data_out_ref!== seq_item_sb.data_out || 
    41                                                    (wr_ack_ref!== seq_item_sb.wr_ack) || 
    42                                                    (overflow_ref!== seq_item_sb.overflow) || 
    43                                                    (full_ref!== seq_item_sb.full) || 
    44                                                    (empty_ref!== seq_item_sb.empty) || 
    45                                                    (almostfull_ref!== seq_item_sb.almostfull) || 
    46                                                    (almostempty_ref!== seq_item_sb.almostempty) || 
    47                                                    (underflow_ref!== seq_item_sb.underflow))begin
    48              1                    ***0***           `uvm_error("run_phase", $sformatf("comparison failed, transaction received by the DUT:%s while the reference data_out:0b%0b ,wr_ack:0b%0b ,overflow:0b%0b ,full:0b%0b ,empty:0b%0b ,almostfull:0b%0b ,almostempty:0b%0b ,underflow:0b%0b ", seq_item_sb.convert2string(),data_out_ref,wr_ack_ref,overflow_ref,full_ref,empty_ref,almostfull_ref,almostempty_ref,underflow_ref));
    49              1                    ***0***           error_count = error_count + 1;
    50                                                   end
    51                                                else
    52              1                    ***0***      `uvm_info("run_phase", $sformatf("Correct FIFO out: %s", seq_item_sb.convert2string()), UVM_HIGH);
    53              1                      10041      correct_count = correct_count + 1;
    54                                                 end
    55                                               endtask  
    56                                               
    57                                               task reference_model (FIFO_seq_item seq_item_chk);
    58                                               if(seq_item_chk.rst_n==0) begin
    59              1                        312       overflow_ref=0;
    60              1                        312       full_ref=0;
    61              1                        312       empty_ref=1; 
    62              1                        312       almostfull_ref=0;
    63              1                        312       almostempty_ref=0; 
    64              1                        312       count=0;
    65              1                        312       wr_ack_ref=0;
    66              1                        312       FIFO_queue.delete();
    67              1                        312       underflow_ref=0;
    68                                               end
    69                                               else if(seq_item_chk.wr_en==1 && seq_item_chk.rd_en==1 && count==8)begin
    70              1                         60        data_out_ref=FIFO_queue.pop_back();
    71              1                         60        wr_ack_ref=0;
    72              1                         60        overflow_ref=1;
    73              1                         60        underflow_ref=0;
    74              1                         60        count=count-1;
    75                                               end
    76                                               else if(seq_item_chk.wr_en==1 && seq_item_chk.rd_en==1 && count==0)begin
    77              1                        426        FIFO_queue.push_front(seq_item_chk.data_in);
    78              1                        426        wr_ack_ref=1;
    79              1                        426        overflow_ref=0;
    80              1                        426        underflow_ref=1;
    81              1                        426        count=count+1;
    82                                               end
    83                                               else if(seq_item_chk.wr_en==1 && count==8)begin
    84              1                         67        wr_ack_ref=0;
    85              1                         67        overflow_ref=1;
    86              1                         67        underflow_ref=0;
    87                                               end
    88                                               else if(seq_item_chk.rd_en==1 && count==0)begin
    89              1                        463        wr_ack_ref=0;
    90              1                        463        overflow_ref=0;  
    91              1                        463        underflow_ref=1;
    92                                               end
    93                                               else if(seq_item_chk.wr_en==1 && seq_item_chk.rd_en==1)begin
    94              1                       1954        FIFO_queue.push_front(seq_item_chk.data_in);
    95              1                       1954        data_out_ref=FIFO_queue.pop_back();
    96              1                       1954        wr_ack_ref=1;
    97              1                       1954        overflow_ref=0;
    98              1                       1954        underflow_ref=0;
    99                                               end
    100                                              else if(seq_item_chk.wr_en==1)begin
    101             1                       2364        FIFO_queue.push_front(seq_item_chk.data_in);
    102             1                       2364        count=count+1;
    103             1                       2364        wr_ack_ref=1;
    104             1                       2364        overflow_ref=0;
    105             1                       2364        underflow_ref=0;
    106                                              end
    107                                              else if(seq_item_chk.rd_en==1)begin
    108             1                       1943        data_out_ref=FIFO_queue.pop_back();
    109             1                       1943        count=count-1;
    110             1                       1943        wr_ack_ref=0;
    111             1                       1943        overflow_ref=0;
    112             1                       1943        underflow_ref=0;
    113                                              end
    114                                              else begin
    115             1                       2452        overflow_ref=0;
    116             1                       2452        underflow_ref=0;
    117             1                       2452        wr_ack_ref=0;
    118                                              end   
    119                                              if(count == 0)begin
    120             1                       1776       full_ref=0;
    121             1                       1776       empty_ref=1; 
    122             1                       1776       almostfull_ref=0;
    123             1                       1776       almostempty_ref=0; 
    124                                              end  
    125                                              else if(count == 8)begin
    126             1                        242       full_ref=1;
    127             1                        242       empty_ref=0; 
    128             1                        242       almostfull_ref=0;
    129             1                        242       almostempty_ref=0; 
    130                                              end  
    131                                              else if(count == 7)begin
    132             1                        462       full_ref=0;
    133             1                        462       empty_ref=0; 
    134             1                        462       almostfull_ref=1;
    135             1                        462       almostempty_ref=0; 
    136                                              end  
    137                                              else if(count == 1)begin
    138             1                       2516       full_ref=0;
    139             1                       2516       empty_ref=0; 
    140             1                       2516       almostfull_ref=0;
    141             1                       2516       almostempty_ref=1;
    142                                              end 
    143                                              else begin
    144             1                       5045       full_ref=0;
    145             1                       5045       empty_ref=0; 
    146             1                       5045       almostfull_ref=0;
    147             1                       5045       almostempty_ref=0; 
    148                                              end
    149                                              endtask
    150                                              
    151                                              function void report_phase(uvm_phase phase);
    152             1                          1      super.report_phase(phase);
    153             1                          1      `uvm_info("report_phase", $sformatf("Total successful transactions: %0d",correct_count), UVM_MEDIUM);
    154             1                          1      `uvm_info("report_phase", $sformatf("Total failed transactions: %0d",error_count), UVM_MEDIUM);


=================================================================================
=== Instance: /Coverage_pkg
=== Design Unit: work.Coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         16        na        na        na
            Covergroup Bins         66        66         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /Coverage_pkg/FIFO_Coverage/cvr_gp              100.00%        100          -    Covered              
    covered/total bins:                                    66         66          -                      
    missing/total bins:                                     0         66          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint wr_en                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      5013          1          -    Covered              
        bin auto[1]                                      5028          1          -    Covered              
    Coverpoint rd_en                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      5057          1          -    Covered              
        bin auto[1]                                      4984          1          -    Covered              
    Coverpoint overflow                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9914          1          -    Covered              
        bin auto[1]                                       127          1          -    Covered              
    Coverpoint almostempty                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7525          1          -    Covered              
        bin auto[1]                                      2516          1          -    Covered              
    Coverpoint empty                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      8265          1          -    Covered              
        bin auto[1]                                      1776          1          -    Covered              
    Coverpoint almostfull                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9579          1          -    Covered              
        bin auto[1]                                       462          1          -    Covered              
    Coverpoint underflow                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9152          1          -    Covered              
        bin auto[1]                                       889          1          -    Covered              
    Coverpoint full                                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9799          1          -    Covered              
        bin auto[1]                                       242          1          -    Covered              
    Coverpoint wr_ack                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      5297          1          -    Covered              
        bin auto[1]                                      4744          1          -    Covered              
    Cross wr_ack_cvr                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                2380          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                2364          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 128          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                2476          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 156          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2537          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin wr_wr_ack                           0                     -    ZERO                 
    Cross overflow_cvr                                100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  60          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  67          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2448          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                2476          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                2453          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2537          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin write_overflow                      0                     -    ZERO                 
    Cross full_cvr                                    100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[0]>                2508          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                2476          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 187          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                2333          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  55          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2482          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin read_full                           0                     -    ZERO                 
    Cross empty_cvr                                   100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  68          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                1107          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  89          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 512          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2440          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                1369          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                2431          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2025          1          -    Covered              
    Cross almostfull_cvr                              100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 178          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  54          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 126          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 104          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2330          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                2422          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                2394          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2433          1          -    Covered              
    Cross almostempty_cvr                             100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1053          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 427          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 401          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 635          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1455          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                2049          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                2119          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                1902          1          -    Covered              
    Cross underflow_cvr                               100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 426          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2082          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 463          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                2013          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                2520          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2537          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin read_full                           0                     -    ZERO                 
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        11         3    78.57%

================================Statement Details================================

Statement Coverage for instance /Coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_coverage.sv
    1                                                package Coverage_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                import sequence_item_pkg::*;
    5                                                class FIFO_Coverage extends uvm_component;
    6               1                    ***0***      `uvm_component_utils(FIFO_Coverage)
    6               2                    ***0***     
    6               3                    ***0***     
    7                                                  uvm_analysis_export #(FIFO_seq_item) cov_export;
    8                                                  uvm_tlm_analysis_fifo #(FIFO_seq_item) cov_fifo;
    9                                                  FIFO_seq_item seq_item_cov;  
    10                                               
    11                                               
    12                                               covergroup cvr_gp;
    13                                               
    14                                               wr_en: coverpoint seq_item_cov.wr_en;
    15                                               rd_en: coverpoint seq_item_cov.rd_en;
    16                                               overflow: coverpoint seq_item_cov.overflow;
    17                                               almostempty: coverpoint seq_item_cov.almostempty;
    18                                               empty: coverpoint seq_item_cov.empty;
    19                                               almostfull: coverpoint seq_item_cov.almostfull;
    20                                               underflow: coverpoint seq_item_cov.underflow;
    21                                               full: coverpoint seq_item_cov.full;
    22                                               wr_ack: coverpoint seq_item_cov.wr_ack;
    23                                               
    24                                               wr_ack_cvr:cross wr_en, rd_en, wr_ack {illegal_bins wr_wr_ack = binsof(wr_en) intersect {0} && binsof(wr_ack) intersect {1};}//no write achknowlege can happen if there is no write operation 
    25                                               overflow_cvr:cross wr_en, rd_en, overflow{illegal_bins write_overflow = binsof(wr_en) intersect {0} && binsof(overflow) intersect {1};}//no overflow can happen if there is no write operation
    26                                               full_cvr:cross wr_en, rd_en, full{illegal_bins read_full = binsof(rd_en) intersect {1} && binsof(full) intersect {1};}//the fifo can't be full if a read operation occured
    27                                               empty_cvr:cross wr_en, rd_en, empty;
    28                                               almostfull_cvr:cross wr_en, rd_en, almostfull;
    29                                               almostempty_cvr:cross wr_en, rd_en, almostempty;
    30                                               underflow_cvr:cross wr_en, rd_en, underflow{illegal_bins read_full = binsof(rd_en) intersect {0} && binsof(underflow) intersect {1};}//no underflow can happen if there is no read operation
    31                                               endgroup
    32                                               
    33                                               function new(string name = "FIFO_Coverage" , uvm_component parent = null);
    34              1                          1       super.new(name,parent);
    35              1                          1        cvr_gp=new();
    36                                               endfunction
    37                                               
    38                                               function void build_phase(uvm_phase phase);
    39              1                          1      super.build_phase(phase);
    40              1                          1      cov_export = new("cov_export",this);
    41              1                          1      cov_fifo = new("cov_fifo",this);
    42                                               endfunction
    43                                               
    44                                               function void connect_phase(uvm_phase phase);
    45              1                          1       super.connect_phase(phase);
    46              1                          1       cov_export.connect(cov_fifo.analysis_export);
    47                                               endfunction
    48                                               
    49                                               task run_phase(uvm_phase phase);
    50              1                          1       super.run_phase(phase);
    51              1                          1       forever begin
    52              1                      10042         cov_fifo.get(seq_item_cov);
    53              1                      10041         cvr_gp.sample();


=================================================================================
=== Instance: /monitor_pkg
=== Design Unit: work.monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_monitor_pkg.sv
------------------------------------IF Branch------------------------------------
    39                                     10041     Count coming in to IF
    39              1                    ***0***         `uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH)
                                           10041     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        20         4    83.33%

================================Statement Details================================

Statement Coverage for instance /monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_monitor_pkg.sv
    1                                                package monitor_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                import sequence_item_pkg::*;
    5                                                class FIFO_monitor extends uvm_monitor;
    6               1                    ***0***      `uvm_component_utils(FIFO_monitor)
    6               2                    ***0***     
    6               3                    ***0***     
    7                                                  virtual FIFO_if FIFO_vif;
    8                                                  FIFO_seq_item rsp_seq_item;
    9                                                  uvm_analysis_port #(FIFO_seq_item) mon_ap;
    10                                                 
    11                                               
    12                                               function new(string name = "FIFO_monitor" , uvm_component parent = null);
    13              1                          1       super.new(name,parent);
    14                                               endfunction
    15                                               
    16                                               function void build_phase(uvm_phase phase);
    17              1                          1      super.build_phase(phase);
    18              1                          1      mon_ap = new("mon_ap",this);
    19                                               endfunction
    20                                               
    21                                               task run_phase(uvm_phase phase);
    22              1                          1       super.run_phase(phase);
    23              1                          1       forever begin
    24              1                      10042         rsp_seq_item = FIFO_seq_item::type_id::create("rsp_seq_item");
    25              1                      10042         @(negedge FIFO_vif.clk);
    26              1                      10041         rsp_seq_item.data_in=FIFO_vif.data_in;
    27              1                      10041         rsp_seq_item.rst_n=FIFO_vif.rst_n;
    28              1                      10041         rsp_seq_item.wr_en=FIFO_vif.wr_en;
    29              1                      10041         rsp_seq_item.rd_en=FIFO_vif.rd_en;
    30              1                      10041         rsp_seq_item.data_out=FIFO_vif.data_out;
    31              1                      10041         rsp_seq_item.wr_ack=FIFO_vif.wr_ack;
    32              1                      10041         rsp_seq_item.overflow=FIFO_vif.overflow;
    33              1                      10041         rsp_seq_item.full=FIFO_vif.full;
    34              1                      10041         rsp_seq_item.empty=FIFO_vif.empty;
    35              1                      10041         rsp_seq_item.almostfull=FIFO_vif.almostfull;
    36              1                      10041         rsp_seq_item.almostempty=FIFO_vif.almostempty;
    37              1                      10041         rsp_seq_item.underflow=FIFO_vif.underflow;
    38              1                      10041         mon_ap.write(rsp_seq_item);
    39              1                    ***0***         `uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH)


=================================================================================
=== Instance: /FIFO_config_pkg
=== Design Unit: work.FIFO_config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_config_pkg.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***     `uvm_object_utils(FIFO_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               2                    ***0***     `uvm_object_utils(FIFO_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***     `uvm_object_utils(FIFO_config_obj)
    5               4                    ***0***     `uvm_object_utils(FIFO_config_obj)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               5                    ***0***     `uvm_object_utils(FIFO_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***     `uvm_object_utils(FIFO_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_config_pkg --

  File FIFO_config_pkg.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /FIFO_config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_config_pkg.sv
    1                                                package FIFO_config_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                class FIFO_config_obj extends uvm_object;
    5               1                    ***0***     `uvm_object_utils(FIFO_config_obj)
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                    ***0***     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    6                                                
    7                                                virtual FIFO_if FIFO_vif;
    8                                                
    9                                                function new(string name = "FIFO_config_obj");
    10              1                          1       super.new(name);


=================================================================================
=== Instance: /FIFO_driver_pkg
=== Design Unit: work.FIFO_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_driver.sv
------------------------------------IF Branch------------------------------------
    26                                     10041     Count coming in to IF
    26              1                    ***0***         `uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH)
                                           10041     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        11         4    73.33%

================================Statement Details================================

Statement Coverage for instance /FIFO_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_driver.sv
    1                                                package FIFO_driver_pkg;
    2                                                import uvm_pkg::*;
    3                                                import FIFO_config_pkg::*;
    4                                                import sequence_item_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                class FIFO_driver extends uvm_driver #(FIFO_seq_item);
    7               1                    ***0***      `uvm_component_utils(FIFO_driver)
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                virtual FIFO_if FIFO_vif;
    9                                                FIFO_seq_item stim_seq_item;
    10                                               
    11                                               function new(string name = "FIFO_driver" , uvm_component parent = null);
    12              1                          1       super.new(name,parent);
    13                                               endfunction
    14                                               
    15                                               task run_phase(uvm_phase phase);
    16              1                          1     super.run_phase(phase);
    17              1                          1       forever begin
    18              1                      10042         stim_seq_item = FIFO_seq_item::type_id::create("stim_seq_item");
    19              1                      10042         seq_item_port.get_next_item(stim_seq_item);
    20              1                      10041         FIFO_vif.data_in=stim_seq_item.data_in;
    21              1                      10041         FIFO_vif.rst_n=stim_seq_item.rst_n;
    22              1                      10041         FIFO_vif.wr_en=stim_seq_item.wr_en;
    23              1                      10041         FIFO_vif.rd_en=stim_seq_item.rd_en;
    24              1                      10041         @(negedge FIFO_vif.clk);
    25              1                      10041         seq_item_port.item_done();
    26              1                    ***0***         `uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH)


=================================================================================
=== Instance: /sequencer_pkg
=== Design Unit: work.sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         1         3    25.00%

================================Statement Details================================

Statement Coverage for instance /sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_sequencer.sv
    1                                                package sequencer_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                import sequence_item_pkg::*;
    5                                                class FIFO_sequencer extends uvm_sequencer #(FIFO_seq_item);
    6               1                    ***0***      `uvm_component_utils(FIFO_sequencer)
    6               2                    ***0***     
    6               3                    ***0***     
    7                                                  
    8                                                function new(string name = "FIFO_sequencer" , uvm_component parent = null);
    9               1                          1       super.new(name,parent);


=================================================================================
=== Instance: /agent_pkg
=== Design Unit: work.agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         1         3    25.00%

================================Branch Details================================

Branch Coverage for instance /agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_agent.sv
------------------------------------IF Branch------------------------------------
    25                                         1     Count coming in to IF
    25              1                    ***0***      if(!uvm_config_db #(FIFO_config_obj)::get(this,"","CFG",FIFO_cfg ))begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    26                                   ***0***     Count coming in to IF
    26              1                    ***0***        `uvm_fatal("build_phase", "unable to get configuration object");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_agent.sv
    1                                                package agent_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                import sequencer_pkg::*;
    5                                                import FIFO_driver_pkg::*;
    6                                                import monitor_pkg::*;
    7                                                import FIFO_config_pkg::*;
    8                                                import sequence_item_pkg::*;
    9                                                class FIFO_agent extends uvm_agent;
    10              1                    ***0***      `uvm_component_utils(FIFO_agent)
    10              2                    ***0***     
    10              3                    ***0***     
    11                                                 FIFO_sequencer sqr; 
    12                                                 FIFO_driver drv;
    13                                                 FIFO_monitor mon;
    14                                                 FIFO_config_obj FIFO_cfg;
    15                                                 uvm_analysis_port #(FIFO_seq_item) agt_ap;
    16                                               
    17                                                 
    18                                               
    19                                               function new(string name = "FIFO_agent" , uvm_component parent = null);
    20              1                          1       super.new(name,parent);
    21                                               endfunction
    22                                               
    23                                               function void build_phase(uvm_phase phase);
    24              1                          1      super.build_phase(phase);
    25                                                if(!uvm_config_db #(FIFO_config_obj)::get(this,"","CFG",FIFO_cfg ))begin
    26              1                    ***0***        `uvm_fatal("build_phase", "unable to get configuration object");
    27                                                end
    28              1                          1      sqr= FIFO_sequencer::type_id::create("sqr",this);
    29              1                          1      drv= FIFO_driver::type_id::create("drv",this);
    30              1                          1      mon= FIFO_monitor::type_id::create("mon",this);
    31              1                          1      agt_ap= new("agt_ap",this);
    32                                               endfunction
    33                                               
    34                                               function void connect_phase (uvm_phase phase);
    35              1                          1       drv.FIFO_vif = FIFO_cfg.FIFO_vif;
    36              1                          1       mon.FIFO_vif = FIFO_cfg.FIFO_vif;
    37              1                          1       drv.seq_item_port.connect(sqr.seq_item_export);
    38              1                          1       mon.mon_ap.connect(agt_ap);


=================================================================================
=== Instance: /FIFO_env_pkg
=== Design Unit: work.FIFO_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      10         7         3    70.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_env.sv
    1                                                package FIFO_env_pkg;
    2                                                import uvm_pkg::*;
    3                                                import agent_pkg::*;
    4                                                import Coverage_pkg::*;
    5                                                import Scoreboard_pkg::*;
    6                                                `include "uvm_macros.svh"
    7                                                class FIFO_env extends uvm_env;
    8               1                    ***0***       `uvm_component_utils(FIFO_env); 
    8               2                    ***0***     
    8               3                    ***0***     
    9                                                
    10                                               FIFO_agent agt;
    11                                               FIFO_Scoreboard sb;
    12                                               FIFO_Coverage cov;
    13                                               
    14                                               function new(string name = "FIFO_env" , uvm_component parent = null);
    15              1                          1       super.new(name,parent);
    16                                               endfunction
    17                                               
    18                                               function void build_phase(uvm_phase phase);
    19              1                          1      super.build_phase(phase);
    20              1                          1      agt = FIFO_agent::type_id::create("agt",this);
    21              1                          1      sb = FIFO_Scoreboard::type_id::create("sb",this);
    22              1                          1      cov = FIFO_Coverage::type_id::create("cov",this);
    23                                               endfunction: build_phase
    24                                               
    25                                               function void connect_phase(uvm_phase phase);
    26              1                          1       agt.agt_ap.connect(sb.sb_export);
    27              1                          1       agt.agt_ap.connect(cov.cov_export);


=================================================================================
=== Instance: /FIFO_test_pkg
=== Design Unit: work.FIFO_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20         9        11    45.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_test.sv
------------------------------------IF Branch------------------------------------
    33                                         1     Count coming in to IF
    33              1                    ***0***      if(!uvm_config_db #(virtual FIFO_if)::get(this,"","FIFO_if",FIFO_config_obj_test.FIFO_vif ))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    34                                   ***0***     Count coming in to IF
    34              1                    ***0***        `uvm_fatal("build_phase", "Test - unable to get the virtual interface of the FIFO from the uvm_config_db");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    43                                         1     Count coming in to IF
    43              1                          1      `uvm_info("run_phase","reset Asserted", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    45                                         1     Count coming in to IF
    45              1                          1      `uvm_info("run_phase","reset Deasserted", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    47                                         1     Count coming in to IF
    47              1                          1      `uvm_info("run_phase","full write operation started", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    49                                         1     Count coming in to IF
    49              1                          1      `uvm_info("run_phase","full write operation  ended", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    51                                         1     Count coming in to IF
    51              1                          1      `uvm_info("run_phase","full read operation  started", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    53                                         1     Count coming in to IF
    53              1                          1      `uvm_info("run_phase","full read operation  ended", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    55                                         1     Count coming in to IF
    55              1                          1      `uvm_info("run_phase","Stimulus Generation started", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    57                                         1     Count coming in to IF
    57              1                          1      `uvm_info("run_phase","Stimulus Generation ended", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      28        25         3    89.28%

================================Statement Details================================

Statement Coverage for instance /FIFO_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_test.sv
    1                                                package FIFO_test_pkg;
    2                                                import uvm_pkg::*;
    3                                                import FIFO_env_pkg::*; 
    4                                                import FIFO_driver_pkg::*;
    5                                                import FIFO_config_pkg::*;
    6                                                import sequence_pkg::*;
    7                                                `include "uvm_macros.svh"
    8                                                
    9                                                class FIFO_test extends uvm_test;
    10              1                    ***0***     `uvm_component_utils(FIFO_test)
    10              2                    ***0***     
    10              3                          1     
    11                                               
    12                                               FIFO_env env;
    13                                               virtual FIFO_if FIFO_vif;
    14                                               FIFO_config_obj FIFO_config_obj_test;
    15                                               FIFO_main_sequence main_seq;
    16                                               FIFO_reset_sequence reset_seq;
    17                                               FIFO_write_sequence write_seq;
    18                                               FIFO_read_sequence read_seq;
    19                                               
    20                                               function new(string name = "FIFO_test" , uvm_component parent = null);
    21              1                          1       super.new(name,parent);
    22                                               endfunction
    23                                               
    24                                               function void build_phase(uvm_phase phase);
    25              1                          1      super.build_phase(phase);
    26              1                          1      env = FIFO_env::type_id::create("env",this);
    27              1                          1      FIFO_config_obj_test = FIFO_config_obj::type_id::create("FIFO_config_obj_test",this); 
    28              1                          1      main_seq = FIFO_main_sequence::type_id::create("main_seq",this); 
    29              1                          1      reset_seq = FIFO_reset_sequence::type_id::create("reset_seq",this); 
    30              1                          1      write_seq = FIFO_write_sequence::type_id::create("write_seq",this);
    31              1                          1      read_seq = FIFO_read_sequence::type_id::create("read_seq",this);
    32                                                
    33                                                if(!uvm_config_db #(virtual FIFO_if)::get(this,"","FIFO_if",FIFO_config_obj_test.FIFO_vif ))
    34              1                    ***0***        `uvm_fatal("build_phase", "Test - unable to get the virtual interface of the FIFO from the uvm_config_db");
    35                                               
    36              1                          1      uvm_config_db #(FIFO_config_obj)::set(this, "*", "CFG", FIFO_config_obj_test);
    37                                               endfunction
    38                                               
    39                                               task run_phase(uvm_phase phase);
    40              1                          1      super.run_phase(phase);
    41              1                          1      phase.raise_objection(this);
    42                                                //
    43              1                          1      `uvm_info("run_phase","reset Asserted", UVM_LOW)
    44              1                          1      reset_seq.start(env.agt.sqr);
    45              1                          1      `uvm_info("run_phase","reset Deasserted", UVM_LOW)
    46                                                //
    47              1                          1      `uvm_info("run_phase","full write operation started", UVM_LOW)
    48              1                          1      write_seq.start(env.agt.sqr);
    49              1                          1      `uvm_info("run_phase","full write operation  ended", UVM_LOW)
    50                                                //
    51              1                          1      `uvm_info("run_phase","full read operation  started", UVM_LOW)
    52              1                          1      read_seq.start(env.agt.sqr);
    53              1                          1      `uvm_info("run_phase","full read operation  ended", UVM_LOW)
    54                                                //
    55              1                          1      `uvm_info("run_phase","Stimulus Generation started", UVM_LOW)
    56              1                          1      main_seq.start(env.agt.sqr);
    57              1                          1      `uvm_info("run_phase","Stimulus Generation ended", UVM_LOW)
    58              1                          1      phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /Coverage_pkg/FIFO_Coverage/cvr_gp              100.00%        100          -    Covered              
    covered/total bins:                                    66         66          -                      
    missing/total bins:                                     0         66          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint wr_en                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      5013          1          -    Covered              
        bin auto[1]                                      5028          1          -    Covered              
    Coverpoint rd_en                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      5057          1          -    Covered              
        bin auto[1]                                      4984          1          -    Covered              
    Coverpoint overflow                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9914          1          -    Covered              
        bin auto[1]                                       127          1          -    Covered              
    Coverpoint almostempty                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7525          1          -    Covered              
        bin auto[1]                                      2516          1          -    Covered              
    Coverpoint empty                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      8265          1          -    Covered              
        bin auto[1]                                      1776          1          -    Covered              
    Coverpoint almostfull                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9579          1          -    Covered              
        bin auto[1]                                       462          1          -    Covered              
    Coverpoint underflow                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9152          1          -    Covered              
        bin auto[1]                                       889          1          -    Covered              
    Coverpoint full                                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9799          1          -    Covered              
        bin auto[1]                                       242          1          -    Covered              
    Coverpoint wr_ack                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      5297          1          -    Covered              
        bin auto[1]                                      4744          1          -    Covered              
    Cross wr_ack_cvr                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                2380          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                2364          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 128          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                2476          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 156          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2537          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin wr_wr_ack                           0                     -    ZERO                 
    Cross overflow_cvr                                100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  60          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  67          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2448          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                2476          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                2453          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2537          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin write_overflow                      0                     -    ZERO                 
    Cross full_cvr                                    100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[0]>                2508          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                2476          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 187          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                2333          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  55          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2482          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin read_full                           0                     -    ZERO                 
    Cross empty_cvr                                   100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  68          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                1107          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  89          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 512          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2440          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                1369          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                2431          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2025          1          -    Covered              
    Cross almostfull_cvr                              100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 178          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  54          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 126          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 104          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2330          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                2422          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                2394          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2433          1          -    Covered              
    Cross almostempty_cvr                             100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1053          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 427          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 401          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 635          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1455          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                2049          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                2119          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                1902          1          -    Covered              
    Cross underflow_cvr                               100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 426          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2082          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 463          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                2013          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                2520          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2537          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin read_full                           0                     -    ZERO                 

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/FIFO_top/dut/FIFO_sva_inst/rst_cover    FIFO_sva Verilog  SVA  FIFO_sva.sv(80)  312 Covered   
/FIFO_top/dut/FIFO_sva_inst/full_cover   FIFO_sva Verilog  SVA  FIFO_sva.sv(81)  236 Covered   
/FIFO_top/dut/FIFO_sva_inst/almostfull_cover 
                                         FIFO_sva Verilog  SVA  FIFO_sva.sv(82)  447 Covered   
/FIFO_top/dut/FIFO_sva_inst/almostempty_cover 
                                         FIFO_sva Verilog  SVA  FIFO_sva.sv(83) 2444 Covered   
/FIFO_top/dut/FIFO_sva_inst/empty_cover  FIFO_sva Verilog  SVA  FIFO_sva.sv(84) 2029 Covered   
/FIFO_top/dut/FIFO_sva_inst/underflow_cover 
                                         FIFO_sva Verilog  SVA  FIFO_sva.sv(85)  855 Covered   
/FIFO_top/dut/FIFO_sva_inst/overflow_cover 
                                         FIFO_sva Verilog  SVA  FIFO_sva.sv(86)  124 Covered   
/FIFO_top/dut/FIFO_sva_inst/rd_ptr_cover FIFO_sva Verilog  SVA  FIFO_sva.sv(87) 3841 Covered   
/FIFO_top/dut/FIFO_sva_inst/wr_ptr_cover FIFO_sva Verilog  SVA  FIFO_sva.sv(88) 4602 Covered   
/FIFO_top/dut/FIFO_sva_inst/wr_ack_cover FIFO_sva Verilog  SVA  FIFO_sva.sv(89) 4744 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 10

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/FIFO_top/dut/FIFO_sva_inst/rst_assertion
                     FIFO_sva.sv(69)                    0          1
/FIFO_top/dut/FIFO_sva_inst/full_assertion
                     FIFO_sva.sv(70)                    0          1
/FIFO_top/dut/FIFO_sva_inst/almostfull_assertion
                     FIFO_sva.sv(71)                    0          1
/FIFO_top/dut/FIFO_sva_inst/almostempty_assertion
                     FIFO_sva.sv(72)                    0          1
/FIFO_top/dut/FIFO_sva_inst/empty_assertion
                     FIFO_sva.sv(73)                    0          1
/FIFO_top/dut/FIFO_sva_inst/underflow_assertion
                     FIFO_sva.sv(74)                    0          1
/FIFO_top/dut/FIFO_sva_inst/overflow_assertion
                     FIFO_sva.sv(75)                    0          1
/FIFO_top/dut/FIFO_sva_inst/rd_ptr_assertion
                     FIFO_sva.sv(76)                    0          1
/FIFO_top/dut/FIFO_sva_inst/wr_ptr_assertion
                     FIFO_sva.sv(77)                    0          1
/FIFO_top/dut/FIFO_sva_inst/wr_ack_assertion
                     FIFO_sva.sv(78)                    0          1
/sequence_pkg/FIFO_main_sequence/body/#ublk#50851543#14/immed__17
                     FIFO_sequences.sv(17)              0          1

Total Coverage By Instance (filtered view): 83.09%

