Analysis for QUEUE_SIZE = 127, ENQ_ENA = 1

Frequency: 100 MHz -> Synthesis: 22s -> 22s
Frequency: 100 MHz -> Implementation: 2m 59s -> 179s
Frequency: 100 MHz -> Power: 5.964 W
Frequency: 100 MHz -> CLB LUTs Used: 4057
Frequency: 100 MHz -> CLB LUTs Util%: 0.10 %
Frequency: 100 MHz -> CLB Registers Used: 2040
Frequency: 100 MHz -> CLB Registers Util%: 0.02 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 5.810 ns
Frequency: 100 MHz -> Achieved Frequency: 238.663 MHz


Frequency: 150 MHz -> Synthesis: 17s -> 17s
Frequency: 150 MHz -> Implementation: 2m 28s -> 148s
Frequency: 150 MHz -> Power: 6.034 W
Frequency: 150 MHz -> CLB LUTs Used: 4058
Frequency: 150 MHz -> CLB LUTs Util%: 0.10 %
Frequency: 150 MHz -> CLB Registers Used: 2040
Frequency: 150 MHz -> CLB Registers Util%: 0.02 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 3.318 ns
Frequency: 150 MHz -> Achieved Frequency: 298.626 MHz


Frequency: 200 MHz -> Synthesis: 19s -> 19s
Frequency: 200 MHz -> Implementation: 2m 29s -> 149s
Frequency: 200 MHz -> Power: 6.106 W
Frequency: 200 MHz -> CLB LUTs Used: 4058
Frequency: 200 MHz -> CLB LUTs Util%: 0.10 %
Frequency: 200 MHz -> CLB Registers Used: 2040
Frequency: 200 MHz -> CLB Registers Util%: 0.02 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 1.878 ns
Frequency: 200 MHz -> Achieved Frequency: 320.307 MHz


Frequency: 250 MHz -> Synthesis: 18s -> 18s
Frequency: 250 MHz -> Implementation: 2m 26s -> 146s
Frequency: 250 MHz -> Power: 6.180 W
Frequency: 250 MHz -> CLB LUTs Used: 4058
Frequency: 250 MHz -> CLB LUTs Util%: 0.10 %
Frequency: 250 MHz -> CLB Registers Used: 2040
Frequency: 250 MHz -> CLB Registers Util%: 0.02 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 0.846 ns
Frequency: 250 MHz -> Achieved Frequency: 317.058 MHz


Frequency: 300 MHz -> Synthesis: 19s -> 19s
Frequency: 300 MHz -> Implementation: 2m 29s -> 149s
Frequency: 300 MHz -> Power: 6.255 W
Frequency: 300 MHz -> CLB LUTs Used: 4058
Frequency: 300 MHz -> CLB LUTs Util%: 0.10 %
Frequency: 300 MHz -> CLB Registers Used: 2040
Frequency: 300 MHz -> CLB Registers Util%: 0.02 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 0.576 ns
Frequency: 300 MHz -> Achieved Frequency: 362.669 MHz


Frequency: 350 MHz -> Synthesis: 19s -> 19s
Frequency: 350 MHz -> Implementation: 2m 35s -> 155s
Frequency: 350 MHz -> Power: 6.323 W
Frequency: 350 MHz -> CLB LUTs Used: 4084
Frequency: 350 MHz -> CLB LUTs Util%: 0.10 %
Frequency: 350 MHz -> CLB Registers Used: 2040
Frequency: 350 MHz -> CLB Registers Util%: 0.02 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.233 ns
Frequency: 350 MHz -> Achieved Frequency: 381.077 MHz


Frequency: 400 MHz -> Synthesis: 18s -> 18s
Frequency: 400 MHz -> Implementation: 2m 41s -> 161s
Frequency: 400 MHz -> Power: 6.396 W
Frequency: 400 MHz -> CLB LUTs Used: 4078
Frequency: 400 MHz -> CLB LUTs Util%: 0.10 %
Frequency: 400 MHz -> CLB Registers Used: 2040
Frequency: 400 MHz -> CLB Registers Util%: 0.02 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.212 ns
Frequency: 400 MHz -> Achieved Frequency: 437.063 MHz


Frequency: 450 MHz -> Synthesis: 19s -> 19s
Frequency: 450 MHz -> Implementation: 2m 44s -> 164s
Frequency: 450 MHz -> Power: 6.454 W
Frequency: 450 MHz -> CLB LUTs Used: 4078
Frequency: 450 MHz -> CLB LUTs Util%: 0.10 %
Frequency: 450 MHz -> CLB Registers Used: 2040
Frequency: 450 MHz -> CLB Registers Util%: 0.02 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.061 ns
Frequency: 450 MHz -> Achieved Frequency: 462.701 MHz


Frequency: 500 MHz -> Synthesis: 19s -> 19s
Frequency: 500 MHz -> Implementation: 4m 6s -> 246s
Frequency: 500 MHz -> Power: 6.540 W
Frequency: 500 MHz -> CLB LUTs Used: 4122
Frequency: 500 MHz -> CLB LUTs Util%: 0.10 %
Frequency: 500 MHz -> CLB Registers Used: 2040
Frequency: 500 MHz -> CLB Registers Util%: 0.02 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: -0.280 ns
Frequency: 500 MHz -> Achieved Frequency: 438.596 MHz


Frequency: 550 MHz -> Synthesis: 19s -> 19s
Frequency: 550 MHz -> Implementation: 4m 8s -> 248s
Frequency: 550 MHz -> Power: 6.586 W
Frequency: 550 MHz -> CLB LUTs Used: 4226
Frequency: 550 MHz -> CLB LUTs Util%: 0.10 %
Frequency: 550 MHz -> CLB Registers Used: 2038
Frequency: 550 MHz -> CLB Registers Util%: 0.02 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: -0.370 ns
Frequency: 550 MHz -> Achieved Frequency: 457.000 MHz


Frequency: 600 MHz -> Synthesis: 20s -> 20s
Frequency: 600 MHz -> Implementation: 4m 21s -> 261s
Frequency: 600 MHz -> Power: 6.670 W
Frequency: 600 MHz -> CLB LUTs Used: 4728
Frequency: 600 MHz -> CLB LUTs Util%: 0.12 %
Frequency: 600 MHz -> CLB Registers Used: 2040
Frequency: 600 MHz -> CLB Registers Util%: 0.02 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: -0.011 ns
Frequency: 600 MHz -> Achieved Frequency: 596.066 MHz


Frequency: 650 MHz -> Synthesis: 20s -> 20s
Frequency: 650 MHz -> Implementation: 4m 45s -> 285s
Frequency: 650 MHz -> Power: 6.749 W
Frequency: 650 MHz -> CLB LUTs Used: 5033
Frequency: 650 MHz -> CLB LUTs Util%: 0.12 %
Frequency: 650 MHz -> CLB Registers Used: 2040
Frequency: 650 MHz -> CLB Registers Util%: 0.02 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: -0.071 ns
Frequency: 650 MHz -> Achieved Frequency: 621.326 MHz


Frequency: 700 MHz -> Synthesis: 20s -> 20s
Frequency: 700 MHz -> Implementation: 4m 56s -> 296s
Frequency: 700 MHz -> Power: 6.863 W
Frequency: 700 MHz -> CLB LUTs Used: 5067
Frequency: 700 MHz -> CLB LUTs Util%: 0.12 %
Frequency: 700 MHz -> CLB Registers Used: 2040
Frequency: 700 MHz -> CLB Registers Util%: 0.02 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: -0.200 ns
Frequency: 700 MHz -> Achieved Frequency: 614.035 MHz


Frequency: 750 MHz -> Synthesis: 20s -> 20s
Frequency: 750 MHz -> Implementation: 5m 5s -> 305s
Frequency: 750 MHz -> Power: 6.939 W
Frequency: 750 MHz -> CLB LUTs Used: 5069
Frequency: 750 MHz -> CLB LUTs Util%: 0.12 %
Frequency: 750 MHz -> CLB Registers Used: 2040
Frequency: 750 MHz -> CLB Registers Util%: 0.02 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -0.270 ns
Frequency: 750 MHz -> Achieved Frequency: 623.701 MHz


Frequency: 800 MHz -> Synthesis: 20s -> 20s
Frequency: 800 MHz -> Implementation: 4m 55s -> 295s
Frequency: 800 MHz -> Power: 7.010 W
Frequency: 800 MHz -> CLB LUTs Used: 5069
Frequency: 800 MHz -> CLB LUTs Util%: 0.12 %
Frequency: 800 MHz -> CLB Registers Used: 2040
Frequency: 800 MHz -> CLB Registers Util%: 0.02 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: -0.358 ns
Frequency: 800 MHz -> Achieved Frequency: 621.891 MHz


