#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001b010c81250 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum000001b010c59cf0 .enum2/s (32)
   "READ" 0,
   "WRITE" 1
 ;
S_000001b010c7c4c0 .scope module, "cache_controller" "cache_controller" 3 161;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
o000001b010c8a308 .functor BUFZ 1, C4<z>; HiZ drive
v000001b010c86d20_0 .net "clk", 0 0, o000001b010c8a308;  0 drivers
S_000001b010bc6d20 .scope module, "tb" "tb" 3 18;
 .timescale 0 0;
v000001b010cc5920_0 .var "activate", 0 0;
v000001b010cc5ce0_0 .var "address", 15 0;
v000001b010cc59c0_0 .net "address_f_cache", 15 0, v000001b010cc7400_0;  1 drivers
v000001b010cc5a60_0 .net "block_f_cache", 31 0, v000001b010cc6460_0;  1 drivers
v000001b010cc5e20_0 .net "cache_output_rdy", 0 0, v000001b010cc72c0_0;  1 drivers
v000001b010cc5b00_0 .var "clk", 0 0;
v000001b010cc5ba0_0 .var "data", 15 0;
v000001b010cc5ec0_0 .net "data_f_dut", 15 0, v000001b010cc5c40_0;  1 drivers
v000001b010cec380_0 .var/2s "instr_type", 31 0;
v000001b010cec2e0_0 .net "mem_data", 31 0, v000001b010cc5f60_0;  1 drivers
v000001b010ceb480_0 .net "mem_load_req_f_cache", 0 0, v000001b010cc7180_0;  1 drivers
v000001b010cebc00_0 .net "mem_load_req_rdy", 0 0, v000001b010cc6e60_0;  1 drivers
v000001b010cec060_0 .net "mem_store_ack", 0 0, v000001b010cc6000_0;  1 drivers
v000001b010ceba20_0 .net "mem_store_completed", 0 0, v000001b010cc5d80_0;  1 drivers
v000001b010cebd40_0 .net "mem_store_req_f_cache", 0 0, v000001b010cc6780_0;  1 drivers
v000001b010ceb980_0 .var "rst_n", 0 0;
S_000001b010bc6eb0 .scope module, "dut" "cache" 3 50, 3 167 0, S_000001b010bc6d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "address_in";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 16 "data_out";
    .port_info 5 /INPUT 32 "instr_type";
    .port_info 6 /OUTPUT 32 "data_to_mem";
    .port_info 7 /INPUT 32 "data_f_mem";
    .port_info 8 /OUTPUT 1 "mem_load_req";
    .port_info 9 /OUTPUT 1 "mem_store_req";
    .port_info 10 /OUTPUT 1 "mem_store_ack";
    .port_info 11 /INPUT 1 "mem_store_completed";
    .port_info 12 /INPUT 1 "mem_load_req_rdy";
    .port_info 13 /OUTPUT 16 "address_to_mem";
    .port_info 14 /OUTPUT 1 "cache_output_rdy";
P_000001b010c60a20 .param/l "BL_NUM_BYTES" 0 3 199, +C4<00000000000000000000000000000100>;
P_000001b010c60a58 .param/l "CACHE_NUM_ROW" 0 3 168, +C4<00000000000000000000000000001000>;
P_000001b010c60a90 .param/l "CACHE_NUM_SET" 0 3 169, +C4<00000000000000000000000000000100>;
P_000001b010c60ac8 .param/l "LRU_BPS" 0 3 170, +C4<00000000000000000000000000000100>;
P_000001b010c60b00 .param/l "LRU_BPS_SQRD" 0 3 171, +C4<00000000000000000000000000000000000000000000000000000000000001111>;
v000001b010cc6500 .array "LRU", 31 0, 3 0;
v000001b010cc7360_0 .var "activate", 0 0;
v000001b010cc63c0_0 .net "address_in", 15 0, v000001b010cc5ce0_0;  1 drivers
v000001b010cc7400_0 .var "address_to_mem", 15 0;
v000001b010cc6640_0 .var "block_address", 15 0;
v000001b010cc68c0_0 .var "block_num", 15 0;
v000001b010cc65a0 .array "cache_data", 31 0, 31 0;
v000001b010cc72c0_0 .var "cache_output_rdy", 0 0;
v000001b010cc6960_0 .net "clk", 0 0, v000001b010cc5b00_0;  1 drivers
v000001b010cc6aa0_0 .net "data_f_mem", 31 0, v000001b010cc5f60_0;  alias, 1 drivers
v000001b010cc5560_0 .net "data_in", 15 0, v000001b010cc5ba0_0;  1 drivers
v000001b010cc5c40_0 .var "data_out", 15 0;
v000001b010cc6460_0 .var "data_to_mem", 31 0;
v000001b010cc66e0_0 .net/2s "instr_type", 31 0, v000001b010cec380_0;  1 drivers
v000001b010cc7180_0 .var "mem_load_req", 0 0;
v000001b010cc5600_0 .net "mem_load_req_rdy", 0 0, v000001b010cc6e60_0;  alias, 1 drivers
v000001b010cc6000_0 .var "mem_store_ack", 0 0;
v000001b010cc70e0_0 .net "mem_store_completed", 0 0, v000001b010cc5d80_0;  alias, 1 drivers
v000001b010cc6780_0 .var "mem_store_req", 0 0;
v000001b010cc57e0_0 .var "output_ready", 0 0;
v000001b010cc6b40_0 .var "read_success", 0 0;
v000001b010cc5880_0 .net "rst_n", 0 0, v000001b010ceb980_0;  1 drivers
v000001b010cc6c80 .array "tag_number_set", 31 0, 10 0;
v000001b010cc6d20 .array "vld_set", 31 0, 0 0;
E_000001b010c7e8e0 .event anyedge, v000001b010cc66e0_0, v000001b010cc5560_0, v000001b010cc63c0_0, v000001b010cc7360_0;
E_000001b010c7dde0/0 .event negedge, v000001b010cc5880_0;
E_000001b010c7dde0/1 .event posedge, v000001b010cc6960_0;
E_000001b010c7dde0 .event/or E_000001b010c7dde0/0, E_000001b010c7dde0/1;
S_000001b010bc7040 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 3 341, 3 341 0, S_000001b010bc6eb0;
 .timescale 0 0;
v000001b010c86a00_0 .var/2s "i", 31 0;
S_000001b010c53390 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 3 342, 3 342 0, S_000001b010bc7040;
 .timescale 0 0;
v000001b010c868c0_0 .var/2s "j", 31 0;
S_000001b010c53520 .scope begin, "$unm_blk_37" "$unm_blk_37" 3 365, 3 365 0, S_000001b010bc6eb0;
 .timescale 0 0;
v000001b010c86aa0_0 .var "set_match_stm", 0 0;
v000001b010c87040_0 .var "set_num_fsis", 1 0;
v000001b010c86f00_0 .var "set_num_stm", 1 0;
v000001b010c866e0_0 .var "space_found_fsis", 0 0;
E_000001b010c7e420 .event anyedge, v000001b010cc5600_0;
S_000001b010c536b0 .scope begin, "$unm_blk_46" "$unm_blk_46" 3 420, 3 420 0, S_000001b010bc6eb0;
 .timescale 0 0;
v000001b010c86e60_0 .var "set_num_st", 1 0;
v000001b010c86be0_0 .var "space_found_st", 0 0;
S_000001b010c202f0 .scope autotask, "find_oldest_set_col" "find_oldest_set_col" 3 281, 3 281 0, S_000001b010bc6eb0;
 .timescale 0 0;
v000001b010c86460_0 .var "highest_index", 1 0;
v000001b010c86640_0 .var "highest_val", 3 0;
v000001b010c86fa0_0 .var "oldest_set_col", 1 0;
v000001b010c87180_0 .var/2s "row", 7 0;
TD_tb.dut.find_oldest_set_col ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b010c86460_0, 0, 2;
    %load/vec4 v000001b010c87180_0;
    %pad/s 11;
    %pad/s 13;
    %muli 4, 0, 13;
    %ix/vec4/s 4;
    %load/vec4a v000001b010cc6500, 4;
    %store/vec4 v000001b010c86640_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b010c86460_0, 0, 2;
    %fork t_1, S_000001b010c20480;
    %jmp t_0;
    .scope S_000001b010c20480;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b010c870e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001b010c870e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001b010c86640_0;
    %load/vec4 v000001b010c87180_0;
    %pad/s 11;
    %pad/s 13;
    %muli 4, 0, 13;
    %pad/s 14;
    %load/vec4 v000001b010c870e0_0;
    %pad/s 14;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001b010cc6500, 4;
    %cmp/u;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v000001b010c87180_0;
    %pad/s 11;
    %pad/s 13;
    %muli 4, 0, 13;
    %pad/s 14;
    %load/vec4 v000001b010c870e0_0;
    %pad/s 14;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001b010cc6500, 4;
    %store/vec4 v000001b010c86640_0, 0, 4;
    %load/vec4 v000001b010c870e0_0;
    %pad/s 2;
    %store/vec4 v000001b010c86460_0, 0, 2;
T_0.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b010c870e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001b010c870e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_000001b010c202f0;
t_0 %join;
    %load/vec4 v000001b010c86460_0;
    %store/vec4 v000001b010c86fa0_0, 0, 2;
    %end;
S_000001b010c20480 .scope autobegin, "$ivl_for_loop2" "$ivl_for_loop2" 3 292, 3 292 0, S_000001b010c202f0;
 .timescale 0 0;
v000001b010c870e0_0 .var/2s "i", 31 0;
S_000001b010c20610 .scope autotask, "find_space_in_set" "find_space_in_set" 3 257, 3 257 0, S_000001b010bc6eb0;
 .timescale 0 0;
v000001b010c86780_0 .var/2s "row", 7 0;
v000001b010c87220_0 .var "set_num", 1 0;
v000001b010c86dc0_0 .var "space_found", 0 0;
v000001b010c86b40_0 .var "state", 0 0;
TD_tb.dut.find_space_in_set ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b010c86b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b010c86dc0_0, 0, 1;
    %fork t_3, S_000001b010c207a0;
    %jmp t_2;
    .scope S_000001b010c207a0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b010c86320_0, 0, 32;
T_1.4 ;
    %load/vec4 v000001b010c86320_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v000001b010c86780_0;
    %pad/s 11;
    %pad/s 13;
    %muli 4, 0, 13;
    %pad/s 14;
    %load/vec4 v000001b010c86320_0;
    %pad/s 14;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001b010cc6d20, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001b010c86b40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b010c86dc0_0, 0, 1;
    %load/vec4 v000001b010c86320_0;
    %pad/s 2;
    %store/vec4 v000001b010c87220_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b010c86b40_0, 0, 1;
    %vpi_call/w 3 271 "$display", "find_space_in_set - space at vld_set[%d][%d]", v000001b010c86780_0, v000001b010c86320_0 {0 0 0};
T_1.6 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b010c86320_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001b010c86320_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
    .scope S_000001b010c20610;
t_2 %join;
    %load/vec4 v000001b010c86dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %vpi_call/w 3 275 "$display", "find_space_in_set - space_found at col %d, block_num is %d", v000001b010c87220_0, v000001b010c86780_0 {0 0 0};
T_1.8 ;
    %end;
S_000001b010c207a0 .scope autobegin, "$ivl_for_loop1" "$ivl_for_loop1" 3 266, 3 266 0, S_000001b010c20610;
 .timescale 0 0;
v000001b010c86320_0 .var/2s "i", 31 0;
S_000001b010c20930 .scope task, "send_to_mem" "send_to_mem" 3 206, 3 206 0, S_000001b010bc6eb0;
 .timescale 0 0;
v000001b010c86c80_0 .var/2s "row", 7 0;
v000001b010c86960_0 .var "set_col", 1 0;
E_000001b010c7ea20 .event anyedge, v000001b010cc70e0_0;
TD_tb.dut.send_to_mem ;
    %load/vec4 v000001b010c86c80_0;
    %pad/s 11;
    %pad/s 13;
    %muli 4, 0, 13;
    %pad/s 14;
    %load/vec4 v000001b010c86960_0;
    %pad/u 4;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001b010cc65a0, 4;
    %store/vec4 v000001b010cc6460_0, 0, 32;
    %vpi_call/w 3 212 "$display", "Send to mem, set column is %d", v000001b010c86960_0 {0 0 0};
    %load/vec4 v000001b010c86c80_0;
    %pad/s 11;
    %pad/s 13;
    %muli 4, 0, 13;
    %pad/s 14;
    %load/vec4 v000001b010c86960_0;
    %pad/u 4;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001b010cc65a0, 4;
    %vpi_call/w 3 213 "$display", "Send to mem, data[%d][%d] is %h", v000001b010c86c80_0, v000001b010c86960_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b010cc6780_0, 0, 1;
    %load/vec4 v000001b010cc63c0_0;
    %store/vec4 v000001b010cc7400_0, 0, 16;
    %vpi_call/w 3 216 "$display", "%0t", $time {0 0 0};
T_2.10 ;
    %load/vec4 v000001b010cc70e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.11, 6;
    %wait E_000001b010c7ea20;
    %jmp T_2.10;
T_2.11 ;
    %vpi_call/w 3 218 "$display", "Memory store has been processed - from cache" {0 0 0};
    %vpi_call/w 3 219 "$display", "%0t", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b010cc6780_0, 0, 1;
T_2.12 ;
    %load/vec4 v000001b010cc70e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.13, 6;
    %wait E_000001b010c7ea20;
    %jmp T_2.12;
T_2.13 ;
    %vpi_call/w 3 224 "$display", "Memory store has fully completed - from cache" {0 0 0};
    %vpi_call/w 3 225 "$display", "%0t", $time {0 0 0};
    %end;
S_000001b010c20ac0 .scope autotask, "set_tag_match" "set_tag_match" 3 233, 3 233 0, S_000001b010bc6eb0;
 .timescale 0 0;
v000001b010c863c0_0 .var/2s "row", 7 0;
v000001b010c86500_0 .var "set_num", 1 0;
v000001b010c865a0_0 .var "state", 0 0;
v000001b010cc60a0_0 .var "tag", 10 0;
v000001b010cc7220_0 .var "vld_bool", 0 0;
TD_tb.dut.set_tag_match ;
    %fork t_5, S_000001b010cc5380;
    %jmp t_4;
    .scope S_000001b010cc5380;
t_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b010c865a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b010c86820_0, 0, 32;
T_3.14 ;
    %load/vec4 v000001b010c86820_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.15, 5;
    %load/vec4 v000001b010cc68c0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001b010c86820_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001b010cc6d20, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001b010c863c0_0;
    %pad/s 11;
    %pad/s 13;
    %muli 4, 0, 13;
    %pad/s 14;
    %load/vec4 v000001b010c86820_0;
    %pad/s 14;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001b010cc6c80, 4;
    %load/vec4 v000001b010cc60a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b010c865a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b010cc7220_0, 0, 1;
    %load/vec4 v000001b010c86820_0;
    %pad/s 2;
    %store/vec4 v000001b010c86500_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b010c865a0_0, 0, 1;
T_3.16 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b010c86820_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001b010c86820_0, 0, 32;
    %jmp T_3.14;
T_3.15 ;
    %end;
    .scope S_000001b010c20ac0;
t_4 %join;
    %end;
S_000001b010cc5380 .scope autobegin, "$ivl_for_loop0" "$ivl_for_loop0" 3 240, 3 240 0, S_000001b010c20ac0;
 .timescale 0 0;
v000001b010c86820_0 .var/2s "i", 31 0;
S_000001b010cc7520 .scope autotask, "update_lru" "update_lru" 3 304, 3 304 0, S_000001b010bc6eb0;
 .timescale 0 0;
v000001b010cc61e0_0 .var/2s "row", 7 0;
v000001b010cc6be0_0 .var "set_num", 1 0;
TD_tb.dut.update_lru ;
    %fork t_7, S_000001b010cea070;
    %jmp t_6;
    .scope S_000001b010cea070;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b010cc6a00_0, 0, 32;
T_4.18 ;
    %load/vec4 v000001b010cc6a00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.19, 5;
    %fork t_9, S_000001b010cea200;
    %jmp t_8;
    .scope S_000001b010cea200;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b010cc6820_0, 0, 32;
T_4.20 ;
    %load/vec4 v000001b010cc6820_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.21, 5;
    %load/vec4 v000001b010cc6a00_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v000001b010cc6820_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001b010cc6500, 4;
    %pad/u 65;
    %cmpi/ne 15, 0, 65;
    %jmp/0xz  T_4.22, 4;
    %load/vec4 v000001b010cc6a00_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v000001b010cc6820_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001b010cc6500, 4;
    %addi 1, 0, 4;
    %load/vec4 v000001b010cc6a00_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v000001b010cc6820_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001b010cc6500, 4, 0;
T_4.22 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b010cc6820_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001b010cc6820_0, 0, 32;
    %jmp T_4.20;
T_4.21 ;
    %end;
    .scope S_000001b010cea070;
t_8 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b010cc6a00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001b010cc6a00_0, 0, 32;
    %jmp T_4.18;
T_4.19 ;
    %end;
    .scope S_000001b010cc7520;
t_6 %join;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000001b010cc61e0_0;
    %pad/s 11;
    %pad/s 13;
    %muli 4, 0, 13;
    %pad/s 14;
    %load/vec4 v000001b010cc6be0_0;
    %pad/u 4;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v000001b010cc6500, 4, 0;
    %end;
S_000001b010cea070 .scope autobegin, "$ivl_for_loop3" "$ivl_for_loop3" 3 310, 3 310 0, S_000001b010cc7520;
 .timescale 0 0;
v000001b010cc6a00_0 .var/2s "i", 31 0;
S_000001b010cea200 .scope autobegin, "$ivl_for_loop4" "$ivl_for_loop4" 3 311, 3 311 0, S_000001b010cea070;
 .timescale 0 0;
v000001b010cc6820_0 .var/2s "j", 31 0;
S_000001b010cea6b0 .scope module, "simple_ram" "RAM" 3 69, 3 462 0, S_000001b010bc6d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "address_in";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 1 "load_completed";
    .port_info 6 /OUTPUT 1 "store_completed";
    .port_info 7 /INPUT 1 "store_ack";
    .port_info 8 /INPUT 1 "mem_load_req";
    .port_info 9 /OUTPUT 1 "load_toggle";
P_000001b010c2e060 .param/l "D_WIDTH" 0 3 463, +C4<00000000000000000000000000100000>;
P_000001b010c2e098 .param/l "WIDTH_AD" 0 3 464, +C4<00000000000000000000000000010000>;
v000001b010cc6dc0_0 .net "address_in", 15 0, v000001b010cc7400_0;  alias, 1 drivers
v000001b010cc56a0_0 .net "clk", 0 0, v000001b010cc5b00_0;  alias, 1 drivers
v000001b010cc6280_0 .net "data_in", 31 0, v000001b010cc6460_0;  alias, 1 drivers
v000001b010cc5f60_0 .var "data_out", 31 0;
v000001b010cc6e60_0 .var "load_completed", 0 0;
v000001b010cc6f00_0 .var "load_toggle", 0 0;
v000001b010cc5740 .array "mem", 65535 0, 31 0;
v000001b010cc6fa0_0 .net "mem_load_req", 0 0, v000001b010cc7180_0;  alias, 1 drivers
v000001b010cc6320_0 .net "store_ack", 0 0, v000001b010cc6000_0;  alias, 1 drivers
v000001b010cc5d80_0 .var "store_completed", 0 0;
v000001b010cc7040_0 .net "wren", 0 0, v000001b010cc6780_0;  alias, 1 drivers
E_000001b010c7dfe0 .event posedge, v000001b010cc6960_0;
S_000001b010ceae80 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 3 483, 3 483 0, S_000001b010cea6b0;
 .timescale 0 0;
v000001b010cc6140_0 .var/2s "i", 31 0;
    .scope S_000001b010bc6eb0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b010cc6b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b010cc57e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b010cc7360_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_000001b010bc6eb0;
T_6 ;
    %wait E_000001b010c7dde0;
    %load/vec4 v000001b010cc5880_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b010cc7360_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001b010cc5880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b010cc7360_0, 0;
    %load/vec4 v000001b010cc57e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b010cc72c0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b010cc72c0_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001b010c53520;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b010c86aa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b010c86f00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b010c866e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b010c87040_0, 0, 2;
    %end;
    .thread T_7, $init;
    .scope S_000001b010c536b0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b010c86be0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b010c86e60_0, 0, 2;
    %end;
    .thread T_8, $init;
    .scope S_000001b010bc6eb0;
T_9 ;
    %wait E_000001b010c7e8e0;
    %load/vec4 v000001b010cc7360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %fork t_11, S_000001b010bc7040;
    %jmp t_10;
    .scope S_000001b010bc7040;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b010c86a00_0, 0, 32;
T_9.2 ;
    %load/vec4 v000001b010c86a00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.3, 5;
    %fork t_13, S_000001b010c53390;
    %jmp t_12;
    .scope S_000001b010c53390;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b010c868c0_0, 0, 32;
T_9.4 ;
    %load/vec4 v000001b010c868c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001b010c86a00_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v000001b010c868c0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001b010cc6d20, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b010c868c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001b010c868c0_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
    %end;
    .scope S_000001b010bc7040;
t_12 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b010c86a00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001b010c86a00_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %end;
    .scope S_000001b010bc6eb0;
t_10 %join;
T_9.0 ;
    %load/vec4 v000001b010cc7360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b010cc57e0_0, 0, 1;
    %vpi_call/w 3 350 "$display", "instr type is %d, time is: %0t", v000001b010cc66e0_0, $time {0 0 0};
    %load/vec4 v000001b010cc63c0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %vpi_call/w 3 352 "$display", "Address needs to be word aligned (divisible by 2) for now" {0 0 0};
    %vpi_call/w 3 353 "$display", "This most likely means to load a byte. If address 0x03, we should actually load word at 0x02. Then only return the upper 8 bits" {0 0 0};
    %vpi_call/w 3 354 "$finish" {0 0 0};
T_9.8 ;
    %load/vec4 v000001b010cc63c0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %pad/u 16;
    %store/vec4 v000001b010cc6640_0, 0, 16;
    %load/vec4 v000001b010cc6640_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 16;
    %store/vec4 v000001b010cc68c0_0, 0, 16;
    %vpi_call/w 3 359 "$display", "block_address is %d", v000001b010cc6640_0 {0 0 0};
    %vpi_call/w 3 360 "$display", "block_num is %d", v000001b010cc68c0_0 {0 0 0};
    %vpi_call/w 3 361 "$display", "tag is %d", &PV<v000001b010cc63c0_0, 5, 11> {0 0 0};
    %vpi_call/w 3 362 "$display", "offset is %d", &PV<v000001b010cc63c0_0, 0, 2> {0 0 0};
    %load/vec4 v000001b010cc66e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %fork t_15, S_000001b010c53520;
    %jmp t_14;
    .scope S_000001b010c53520;
t_15 ;
    %vpi_call/w 3 374 "$display", "Got a read instruction" {0 0 0};
    %alloc S_000001b010c20ac0;
    %load/vec4 v000001b010cc68c0_0;
    %cast2;
    %pad/u 8;
    %store/vec4 v000001b010c863c0_0, 0, 8;
    %load/vec4 v000001b010cc63c0_0;
    %parti/s 11, 5, 4;
    %store/vec4 v000001b010cc60a0_0, 0, 11;
    %fork TD_tb.dut.set_tag_match, S_000001b010c20ac0;
    %join;
    %load/vec4 v000001b010cc7220_0;
    %store/vec4 v000001b010c86aa0_0, 0, 1;
    %load/vec4 v000001b010c86500_0;
    %store/vec4 v000001b010c86f00_0, 0, 2;
    %free S_000001b010c20ac0;
    %load/vec4 v000001b010c86aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %vpi_call/w 3 377 "$display", "vld[block_num] passed" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b010cc6b40_0, 0, 1;
    %load/vec4 v000001b010cc63c0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %load/vec4 v000001b010cc68c0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001b010c86f00_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001b010cc65a0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v000001b010cc5c40_0, 0, 16;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v000001b010cc63c0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.16, 4;
    %load/vec4 v000001b010cc68c0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001b010c86f00_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001b010cc65a0, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v000001b010cc5c40_0, 0, 16;
T_9.16 ;
T_9.15 ;
    %alloc S_000001b010cc7520;
    %load/vec4 v000001b010cc68c0_0;
    %cast2;
    %pad/u 8;
    %store/vec4 v000001b010cc61e0_0, 0, 8;
    %load/vec4 v000001b010c86f00_0;
    %store/vec4 v000001b010cc6be0_0, 0, 2;
    %fork TD_tb.dut.update_lru, S_000001b010cc7520;
    %join;
    %free S_000001b010cc7520;
T_9.12 ;
    %load/vec4 v000001b010cc6b40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.18, 4;
    %vpi_call/w 3 390 "$display", "The tag did not match the address, going to memory" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b010cc7180_0, 0, 1;
    %load/vec4 v000001b010cc63c0_0;
    %store/vec4 v000001b010cc7400_0, 0, 16;
    %alloc S_000001b010c20610;
    %load/vec4 v000001b010cc68c0_0;
    %cast2;
    %pad/u 8;
    %store/vec4 v000001b010c86780_0, 0, 8;
    %fork TD_tb.dut.find_space_in_set, S_000001b010c20610;
    %join;
    %load/vec4 v000001b010c86dc0_0;
    %store/vec4 v000001b010c866e0_0, 0, 1;
    %load/vec4 v000001b010c87220_0;
    %store/vec4 v000001b010c87040_0, 0, 2;
    %free S_000001b010c20610;
    %load/vec4 v000001b010c866e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.20, 8;
T_9.22 ;
    %load/vec4 v000001b010cc5600_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.23, 6;
    %wait E_000001b010c7e420;
    %jmp T_9.22;
T_9.23 ;
    %load/vec4 v000001b010cc6aa0_0;
    %load/vec4 v000001b010cc68c0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001b010c87040_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v000001b010cc65a0, 4, 0;
    %vpi_call/w 3 400 "$display", "inside read, data_f_mem is %h", v000001b010cc6aa0_0 {0 0 0};
    %load/vec4 v000001b010cc63c0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.24, 4;
    %load/vec4 v000001b010cc68c0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001b010c87040_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001b010cc65a0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v000001b010cc5c40_0, 0, 16;
    %jmp T_9.25;
T_9.24 ;
    %load/vec4 v000001b010cc63c0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.26, 4;
    %load/vec4 v000001b010cc68c0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001b010c87040_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001b010cc65a0, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v000001b010cc5c40_0, 0, 16;
T_9.26 ;
T_9.25 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001b010cc68c0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001b010c87040_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v000001b010cc6d20, 4, 0;
    %load/vec4 v000001b010cc63c0_0;
    %parti/s 11, 5, 4;
    %load/vec4 v000001b010cc68c0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001b010c87040_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v000001b010cc6c80, 4, 0;
    %alloc S_000001b010cc7520;
    %load/vec4 v000001b010cc68c0_0;
    %cast2;
    %pad/u 8;
    %store/vec4 v000001b010cc61e0_0, 0, 8;
    %load/vec4 v000001b010c87040_0;
    %store/vec4 v000001b010cc6be0_0, 0, 2;
    %fork TD_tb.dut.update_lru, S_000001b010cc7520;
    %join;
    %free S_000001b010cc7520;
T_9.20 ;
T_9.18 ;
    %vpi_call/w 3 416 "$display", "Read data from ram, data_out from cache is %h", v000001b010cc5c40_0 {0 0 0};
    %end;
    .scope S_000001b010bc6eb0;
t_14 %join;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v000001b010cc66e0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.28, 4;
    %fork t_17, S_000001b010c536b0;
    %jmp t_16;
    .scope S_000001b010c536b0;
t_17 ;
    %vpi_call/w 3 424 "$display", "Got a write instruction" {0 0 0};
    %alloc S_000001b010c20610;
    %load/vec4 v000001b010cc68c0_0;
    %cast2;
    %pad/u 8;
    %store/vec4 v000001b010c86780_0, 0, 8;
    %fork TD_tb.dut.find_space_in_set, S_000001b010c20610;
    %join;
    %load/vec4 v000001b010c86dc0_0;
    %store/vec4 v000001b010c86be0_0, 0, 1;
    %load/vec4 v000001b010c87220_0;
    %store/vec4 v000001b010c86e60_0, 0, 2;
    %free S_000001b010c20610;
    %load/vec4 v000001b010c86be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.30, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001b010cc68c0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001b010c86e60_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v000001b010cc6d20, 4, 0;
    %load/vec4 v000001b010cc68c0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001b010c86e60_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001b010cc6d20, 4;
    %vpi_call/w 3 429 "$display", "vld_set[%d][%d] is %d", v000001b010cc68c0_0, v000001b010c86e60_0, S<0,vec4,u1> {1 0 0};
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b010cc68c0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001b010c86e60_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v000001b010cc65a0, 4, 0;
    %jmp T_9.31;
T_9.30 ;
    %load/vec4 v000001b010c86be0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.32, 4;
    %vpi_call/w 3 436 "$display", "cache block is full, sending old set column to memory" {0 0 0};
    %alloc S_000001b010c202f0;
    %load/vec4 v000001b010cc68c0_0;
    %cast2;
    %pad/u 8;
    %store/vec4 v000001b010c87180_0, 0, 8;
    %fork TD_tb.dut.find_oldest_set_col, S_000001b010c202f0;
    %join;
    %load/vec4 v000001b010c86fa0_0;
    %store/vec4 v000001b010c86e60_0, 0, 2;
    %free S_000001b010c202f0;
    %load/vec4 v000001b010cc68c0_0;
    %cast2;
    %pad/u 8;
    %store/vec4 v000001b010c86c80_0, 0, 8;
    %load/vec4 v000001b010c86e60_0;
    %store/vec4 v000001b010c86960_0, 0, 2;
    %fork TD_tb.dut.send_to_mem, S_000001b010c20930;
    %join;
T_9.32 ;
T_9.31 ;
    %load/vec4 v000001b010cc63c0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.34, 4;
    %load/vec4 v000001b010cc5560_0;
    %load/vec4 v000001b010cc68c0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001b010c86e60_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001b010cc65a0, 4, 5;
    %jmp T_9.35;
T_9.34 ;
    %load/vec4 v000001b010cc63c0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.36, 4;
    %load/vec4 v000001b010cc5560_0;
    %load/vec4 v000001b010cc68c0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001b010c86e60_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001b010cc65a0, 4, 5;
T_9.36 ;
T_9.35 ;
    %load/vec4 v000001b010cc63c0_0;
    %parti/s 11, 5, 4;
    %load/vec4 v000001b010cc68c0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v000001b010c86e60_0;
    %pad/u 4;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v000001b010cc6c80, 4, 0;
    %alloc S_000001b010cc7520;
    %load/vec4 v000001b010cc68c0_0;
    %cast2;
    %pad/u 8;
    %store/vec4 v000001b010cc61e0_0, 0, 8;
    %load/vec4 v000001b010c86e60_0;
    %store/vec4 v000001b010cc6be0_0, 0, 2;
    %fork TD_tb.dut.update_lru, S_000001b010cc7520;
    %join;
    %free S_000001b010cc7520;
    %end;
    .scope S_000001b010bc6eb0;
t_16 %join;
T_9.28 ;
T_9.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b010cc6b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b010cc57e0_0, 0, 1;
    %vpi_call/w 3 457 "$display", "--------------" {0 0 0};
T_9.6 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001b010cea6b0;
T_10 ;
    %fork t_19, S_000001b010ceae80;
    %jmp t_18;
    .scope S_000001b010ceae80;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b010cc6140_0, 0, 32;
T_10.0 ;
    %load/vec4 v000001b010cc6140_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v000001b010cc6140_0;
    %ix/getv/s 4, v000001b010cc6140_0;
    %store/vec4a v000001b010cc5740, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b010cc6140_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001b010cc6140_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .scope S_000001b010cea6b0;
t_18 %join;
    %end;
    .thread T_10;
    .scope S_000001b010cea6b0;
T_11 ;
    %wait E_000001b010c7dfe0;
    %load/vec4 v000001b010cc7040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001b010cc6280_0;
    %load/vec4 v000001b010cc6dc0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b010cc5740, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b010cc5d80_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b010cc5d80_0, 0;
T_11.1 ;
    %load/vec4 v000001b010cc6fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b010cc6e60_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b010cc6e60_0, 0;
T_11.3 ;
    %load/vec4 v000001b010cc6dc0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v000001b010cc5740, 4;
    %assign/vec4 v000001b010cc5f60_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000001b010bc6d20;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b010cc5b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b010ceb980_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001b010cc5ce0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001b010cc5ba0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b010cc5920_0, 0, 1;
    %end;
    .thread T_12, $init;
    .scope S_000001b010bc6d20;
T_13 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b010cec380_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_000001b010bc6d20;
T_14 ;
    %vpi_call/w 3 44 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 45 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
    .scope S_000001b010bc6d20;
T_15 ;
    %delay 5, 0;
    %load/vec4 v000001b010cc5b00_0;
    %inv;
    %store/vec4 v000001b010cc5b00_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_000001b010bc6d20;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b010ceb980_0, 0, 1;
    %wait E_000001b010c7dfe0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b010ceb980_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b010cec380_0, 0, 32;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v000001b010cc5ce0_0, 0, 16;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000001b010cc5ba0_0, 0, 16;
    %wait E_000001b010c7dfe0;
T_16.0 ;
    %load/vec4 v000001b010cc5e20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz T_16.1, 4;
    %wait E_000001b010c7dfe0;
    %jmp T_16.0;
T_16.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b010cec380_0, 0, 32;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v000001b010cc5ce0_0, 0, 16;
    %pushi/vec4 57005, 0, 16;
    %store/vec4 v000001b010cc5ba0_0, 0, 16;
    %wait E_000001b010c7dfe0;
T_16.2 ;
    %load/vec4 v000001b010cc5e20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz T_16.3, 4;
    %wait E_000001b010c7dfe0;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b010cec380_0, 0, 32;
    %pushi/vec4 40, 0, 16;
    %store/vec4 v000001b010cc5ce0_0, 0, 16;
    %pushi/vec4 48879, 0, 16;
    %store/vec4 v000001b010cc5ba0_0, 0, 16;
    %wait E_000001b010c7dfe0;
T_16.4 ;
    %load/vec4 v000001b010cc5e20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz T_16.5, 4;
    %wait E_000001b010c7dfe0;
    %jmp T_16.4;
T_16.5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b010cec380_0, 0, 32;
    %pushi/vec4 104, 0, 16;
    %store/vec4 v000001b010cc5ce0_0, 0, 16;
    %pushi/vec4 61469, 0, 16;
    %store/vec4 v000001b010cc5ba0_0, 0, 16;
    %wait E_000001b010c7dfe0;
T_16.6 ;
    %load/vec4 v000001b010cc5e20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz T_16.7, 4;
    %wait E_000001b010c7dfe0;
    %jmp T_16.6;
T_16.7 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b010cec380_0, 0, 32;
    %pushi/vec4 136, 0, 16;
    %store/vec4 v000001b010cc5ce0_0, 0, 16;
    %pushi/vec4 61469, 0, 16;
    %store/vec4 v000001b010cc5ba0_0, 0, 16;
    %wait E_000001b010c7dfe0;
T_16.8 ;
    %load/vec4 v000001b010cc5e20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz T_16.9, 4;
    %wait E_000001b010c7dfe0;
    %jmp T_16.8;
T_16.9 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b010cec380_0, 0, 32;
    %pushi/vec4 168, 0, 16;
    %store/vec4 v000001b010cc5ce0_0, 0, 16;
    %pushi/vec4 51729, 0, 16;
    %store/vec4 v000001b010cc5ba0_0, 0, 16;
    %wait E_000001b010c7dfe0;
T_16.10 ;
    %load/vec4 v000001b010cc5e20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz T_16.11, 4;
    %wait E_000001b010c7dfe0;
    %jmp T_16.10;
T_16.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b010cec380_0, 0, 32;
    %pushi/vec4 168, 0, 16;
    %store/vec4 v000001b010cc5ce0_0, 0, 16;
    %wait E_000001b010c7dfe0;
T_16.12 ;
    %load/vec4 v000001b010cc5e20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz T_16.13, 4;
    %wait E_000001b010c7dfe0;
    %jmp T_16.12;
T_16.13 ;
    %vpi_call/w 3 156 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "cache_set.sv";
