Source Block: hdl/library/axi_logic_analyzer/axi_logic_analyzer_trigger.v@62:72@HdlIdDef
  reg     [ 17:0]   edge_detect = 'd0;
  reg     [ 17:0]   rise_edge = 'd0;
  reg     [ 17:0]   fall_edge = 'd0;

  reg              trigger_active;
  reg              trigger_active_mux;
  reg              trigger_active_d1;

  always @(posedge clk) begin
    if (data_valid == 1'b1) begin
      trigger_active_d1 <= trigger_active_mux;

Diff Content:
- 67   reg              trigger_active_mux;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_logic_analyzer/axi_logic_analyzer_trigger.v@63:73
  reg     [ 17:0]   rise_edge = 'd0;
  reg     [ 17:0]   fall_edge = 'd0;

  reg              trigger_active;
  reg              trigger_active_mux;
  reg              trigger_active_d1;

  always @(posedge clk) begin
    if (data_valid == 1'b1) begin
      trigger_active_d1 <= trigger_active_mux;
      trigger_out <= trigger_active_d1;

Clone Blocks 2:
hdl/library/axi_logic_analyzer/axi_logic_analyzer_trigger.v@61:71
  reg     [ 17:0]   high_level = 'd0;
  reg     [ 17:0]   edge_detect = 'd0;
  reg     [ 17:0]   rise_edge = 'd0;
  reg     [ 17:0]   fall_edge = 'd0;

  reg              trigger_active;
  reg              trigger_active_mux;
  reg              trigger_active_d1;

  always @(posedge clk) begin
    if (data_valid == 1'b1) begin

