{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1503638437591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503638437591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 25 13:20:37 2017 " "Processing started: Fri Aug 25 13:20:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503638437591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1503638437591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1503638437591 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1503638438043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503638438106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503638438106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/speed_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503638438121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503638438121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "uart_rx.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503638438121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503638438121 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tx.v(85) " "Verilog HDL warning at uart_tx.v(85): extended using \"x\" or \"z\"" {  } { { "uart_tx.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/uart_tx.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1503638438121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "uart_tx.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503638438121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503638438121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_recieve.v 1 1 " "Found 1 design units, including 1 entities, in source file ir_recieve.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir_recieve " "Found entity 1: ir_recieve" {  } { { "ir_recieve.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/ir_recieve.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503638438137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503638438137 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pin_check.v(35) " "Verilog HDL warning at pin_check.v(35): extended using \"x\" or \"z\"" {  } { { "pin_check.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/pin_check.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1503638438137 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pin_check.v(121) " "Verilog HDL warning at pin_check.v(121): extended using \"x\" or \"z\"" {  } { { "pin_check.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/pin_check.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1503638438137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pin_check.v 1 1 " "Found 1 design units, including 1 entities, in source file pin_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_pin " "Found entity 1: check_pin" {  } { { "pin_check.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/pin_check.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503638438137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503638438137 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1503638438184 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "linkBIM top.v(100) " "Verilog HDL or VHDL warning at top.v(100): object \"linkBIM\" assigned a value but never read" {  } { { "top.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/top.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1503638438184 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.v(184) " "Verilog HDL Case Statement information at top.v(184): all case item expressions in this case statement are onehot" {  } { { "top.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/top.v" 184 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1503638438199 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.v(231) " "Verilog HDL assignment warning at top.v(231): truncated value with size 32 to match size of target (24)" {  } { { "top.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/top.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503638438199 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select speed_select:speed_select " "Elaborating entity \"speed_select\" for hierarchy \"speed_select:speed_select\"" {  } { { "top.v" "speed_select" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/top.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503638438215 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(40) " "Verilog HDL assignment warning at speed_select.v(40): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/speed_select.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503638438215 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(41) " "Verilog HDL assignment warning at speed_select.v(41): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/speed_select.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503638438215 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(44) " "Verilog HDL assignment warning at speed_select.v(44): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/speed_select.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503638438215 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(45) " "Verilog HDL assignment warning at speed_select.v(45): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/speed_select.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503638438215 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(48) " "Verilog HDL assignment warning at speed_select.v(48): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/speed_select.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503638438215 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(49) " "Verilog HDL assignment warning at speed_select.v(49): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/speed_select.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503638438215 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(52) " "Verilog HDL assignment warning at speed_select.v(52): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/speed_select.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503638438215 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(53) " "Verilog HDL assignment warning at speed_select.v(53): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/speed_select.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503638438215 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(56) " "Verilog HDL assignment warning at speed_select.v(56): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/speed_select.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503638438215 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(57) " "Verilog HDL assignment warning at speed_select.v(57): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/speed_select.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503638438215 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(60) " "Verilog HDL assignment warning at speed_select.v(60): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/speed_select.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503638438215 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(61) " "Verilog HDL assignment warning at speed_select.v(61): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/speed_select.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503638438215 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uart_ctrl speed_select.v(31) " "Verilog HDL Always Construct warning at speed_select.v(31): inferring latch(es) for variable \"uart_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "speed_select.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/speed_select.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1503638438215 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.101 speed_select.v(31) " "Inferred latch for \"uart_ctrl.101\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503638438215 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.100 speed_select.v(31) " "Inferred latch for \"uart_ctrl.100\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503638438215 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.011 speed_select.v(31) " "Inferred latch for \"uart_ctrl.011\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503638438215 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.010 speed_select.v(31) " "Inferred latch for \"uart_ctrl.010\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503638438215 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.001 speed_select.v(31) " "Inferred latch for \"uart_ctrl.001\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503638438215 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.000 speed_select.v(31) " "Inferred latch for \"uart_ctrl.000\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503638438215 "|top|speed_select:speed_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx my_uart_rx:my_uart_rx " "Elaborating entity \"my_uart_rx\" for hierarchy \"my_uart_rx:my_uart_rx\"" {  } { { "top.v" "my_uart_rx" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/top.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503638438215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx:my_uart_tx\"" {  } { { "top.v" "my_uart_tx" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/top.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503638438215 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "error uart_tx.v(10) " "Output port \"error\" at uart_tx.v(10) has no driver" {  } { { "uart_tx.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/uart_tx.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1503638438215 "|top|my_uart_tx:my_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_recieve ir_recieve:ir_recieve_instance " "Elaborating entity \"ir_recieve\" for hierarchy \"ir_recieve:ir_recieve_instance\"" {  } { { "top.v" "ir_recieve_instance" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/top.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503638438215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_pin check_pin:check_pin_instance " "Elaborating entity \"check_pin\" for hierarchy \"check_pin:check_pin_instance\"" {  } { { "top.v" "check_pin_instance" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/top.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503638438231 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pin_check.v(35) " "Verilog HDL assignment warning at pin_check.v(35): truncated value with size 32 to match size of target (8)" {  } { { "pin_check.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/pin_check.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503638438231 "|top|check_pin:check_pin_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pin_check.v(121) " "Verilog HDL assignment warning at pin_check.v(121): truncated value with size 32 to match size of target (8)" {  } { { "pin_check.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/pin_check.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503638438231 "|top|check_pin:check_pin_instance"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[0\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[0\]\" feeding internal logic into a wire" {  } { { "pin_check.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/pin_check.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1503638438309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[1\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[1\]\" feeding internal logic into a wire" {  } { { "pin_check.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/pin_check.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1503638438309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[2\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[2\]\" feeding internal logic into a wire" {  } { { "pin_check.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/pin_check.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1503638438309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[3\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[3\]\" feeding internal logic into a wire" {  } { { "pin_check.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/pin_check.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1503638438309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[4\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[4\]\" feeding internal logic into a wire" {  } { { "pin_check.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/pin_check.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1503638438309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[5\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[5\]\" feeding internal logic into a wire" {  } { { "pin_check.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/pin_check.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1503638438309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[6\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[6\]\" feeding internal logic into a wire" {  } { { "pin_check.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/pin_check.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1503638438309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[7\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[7\]\" feeding internal logic into a wire" {  } { { "pin_check.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/pin_check.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1503638438309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[0\]~0 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[0\]~0\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1503638438309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[1\]~1 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[1\]~1\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1503638438309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[2\]~2 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[2\]~2\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1503638438309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[3\]~3 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[3\]~3\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1503638438309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[4\]~4 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[4\]~4\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1503638438309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[5\]~5 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[5\]~5\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1503638438309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[6\]~6 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[6\]~6\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1503638438309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[7\]~7 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[7\]~7\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1503638438309 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1503638438309 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1503638438637 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[1\] " "Bidir \"BusA\[1\]\" has no driver" {  } { { "top.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1503638438637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[16\] " "Bidir \"BusB\[16\]\" has no driver" {  } { { "top.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1503638438637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[81\] " "Bidir \"BusD\[81\]\" has no driver" {  } { { "top.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1503638438637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[4\] " "Bidir \"BusA\[4\]\" has no driver" {  } { { "top.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1503638438637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[5\] " "Bidir \"BusA\[5\]\" has no driver" {  } { { "top.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1503638438637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[6\] " "Bidir \"BusA\[6\]\" has no driver" {  } { { "top.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1503638438637 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1503638438637 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ir_sda ir_recieve:ir_recieve_instance\|sda_reg\[0\] " "Converted the fan-out from the tri-state buffer \"ir_sda\" to the node \"ir_recieve:ir_recieve_instance\|sda_reg\[0\]\" into an OR gate" {  } { { "top.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/top.v" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1503638438637 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1503638438637 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_rx.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/uart_rx.v" 42 -1 0 } } { "ir_recieve.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/ir_recieve.v" 72 -1 0 } } { "pin_check.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/pin_check.v" 20 -1 0 } } { "uart_tx.v" "" { Text "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/uart_tx.v" 41 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1503638438809 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1503638438965 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "407 " "Implemented 407 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1503638439012 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1503638439012 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "11 " "Implemented 11 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1503638439012 ""} { "Info" "ICUT_CUT_TM_LCELLS" "392 " "Implemented 392 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1503638439012 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1503638439012 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/top.map.smsg " "Generated suppressed messages file E:/git/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/jn518x_ir_receive/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1503638439058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "497 " "Peak virtual memory: 497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503638439074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 25 13:20:39 2017 " "Processing ended: Fri Aug 25 13:20:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503638439074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503638439074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503638439074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1503638439074 ""}
