// Seed: 3466215677
module module_0 (
    input  tri0  id_0,
    output wand  id_1,
    input  uwire id_2
);
  genvar id_4;
  wire id_5;
  ;
  wire id_6;
  assign module_1.id_4 = 0;
  parameter id_7 = 1;
  wire id_8;
endmodule
module module_1 (
    output tri   id_0,
    input  tri   id_1,
    output uwire id_2,
    input  tri0  id_3,
    inout  tri1  id_4
    , id_7,
    inout  tri0  id_5
);
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5
  );
endmodule
module module_2;
  parameter id_1 = 1;
endmodule
module module_3 #(
    parameter id_1 = 32'd14,
    parameter id_4 = 32'd38,
    parameter id_6 = 32'd89,
    parameter id_7 = 32'd26,
    parameter id_8 = 32'd67
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  output logic [7:0] id_5;
  inout wire _id_4;
  output wire id_3;
  output wire id_2;
  input wire _id_1;
  wire _id_6;
  assign id_5[id_4&id_6&id_1] = id_1;
  logic _id_7;
  ;
  logic _id_8 = id_4 - -1;
  parameter [-1 : 1 'b0] id_9 = -1;
  parameter id_10 = -1 ? -1 : -1 ? (-1'b0) == 1 : -1'b0;
  wire id_11;
  module_2 modCall_1 ();
  logic [id_8 : id_7] id_12;
  ;
  assign id_6  = id_7;
  assign id_12 = id_7;
endmodule
