# One 8-bit MAC unit accelerator

## Architecture:



## Area and Speed Analysis


## power Analysis


# Four 8-bit MAC unit accelerator


## Motivation:
Since,area of MAC unit is very small (0.00235 mm^2) (264 gate cells) and the speed of one unit is 2.2ns less than 0.25% of clk cycle period, and to avoid the over head of using another clk, we propose that ML accelerator can consists of 4 8-bit MAC units.


## Architecture :

![Untitled Diagram drawio (2)](https://user-images.githubusercontent.com/72893623/145666664-f81cddb1-433d-43c4-b72f-98bdea884c77.png)


## Area and Speed Analysis:

#gates: 2593		area(um2):23068.38		delay(ps):4859.73

<img width="453" alt="Area_speed_4" src="https://user-images.githubusercontent.com/72893623/145666760-da3464cb-7c72-4080-b6e1-323b80c391d3.png">



## Cycles Analysis:




# Parallep MAC paths Accelerator

## Motivation:


## Architecture :
![Untitled Diagram2 drawio](https://user-images.githubusercontent.com/72893623/145666681-c4b636fd-2805-4e9d-9af7-9a038ea49d84.png)


## Cycles Analysis:









