INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/ten_gig_eth_mac_v15_1_1/hdl/bd_efdb_0_xmac_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xmac_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_0_xmac_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xmac_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_0_xmac_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xmac_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_0_xmac_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xmac_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_7_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/ip_0/sim/bd_efdb_0_xpcs_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/ip_0/sim/bd_efdb_0_xpcs_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/ip_0/sim/bd_efdb_0_xpcs_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/ip_0/sim/bd_efdb_0_xpcs_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_shared_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_shared_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_7_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_gt_common
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL0PD, assumed default net type wire [E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_gt_common.v:117]
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL1PD, assumed default net type wire [E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_gt_common.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_ff_synchronizer_rst2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_ff_synchronizer_rst2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_2/sim/bd_efdb_0_prtad_driver_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_prtad_driver_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_3/sim/bd_efdb_0_dcm_locked_driver_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_dcm_locked_driver_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_4/sim/bd_efdb_0_pma_pmd_type_driver_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_pma_pmd_type_driver_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/sim/bd_efdb_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/sim/axi_10g_ethernet_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_axi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_axi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_axi_lite_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_axi_lite_sm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_axi_pat_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_axi_pat_check
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_axi_pat_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_axi_pat_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_clocking.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_clocking
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_example_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_example_design
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_fifo_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_fifo_block
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_fifo_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_fifo_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_ip_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_ip_block
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_ip_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_ip_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_ip_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_ip_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_sync_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_sync_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_xgmac_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_xgmac_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_demo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_typ_axi_10g_ethernet_0
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_demo_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
