m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/FPGA_WS1/FPGA_MiniProject/simulation
vFPGA_MiniProject
Z1 !s110 1554924053
!i10b 1
!s100 _CIQRZlfdA=a`9hgR:kIK0
I`Yn?h`Kfe484gn[<O_oWB1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1554919161
8E:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v
FE:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v
L0 7
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1554924053.000000
!s107 E:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA_WS1/FPGA_MiniProject|E:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+E:/FPGA_WS1/FPGA_MiniProject
Z8 tCvgOpt 0
n@f@p@g@a_@mini@project
vVGA_clock
Z9 !s110 1554924054
!i10b 1
!s100 IQL_D=I5[67iRYI9@MJfV0
IT[]giREBWAgnK99b`Imzn0
R2
R0
R3
8E:/FPGA_WS1/FPGA_MiniProject/VGAClock.v
FE:/FPGA_WS1/FPGA_MiniProject/VGAClock.v
L0 1
R4
r1
!s85 0
31
Z10 !s108 1554924054.000000
!s107 E:/FPGA_WS1/FPGA_MiniProject/VGAClock.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA_WS1/FPGA_MiniProject|E:/FPGA_WS1/FPGA_MiniProject/VGAClock.v|
!i113 1
R6
R7
R8
n@v@g@a_clock
vVGA_drawPixel
R1
!i10b 1
!s100 JnGFdC3k<`S_iGj`hNXGW0
I=@_@Hb;@U`N9`HiZiX8[62
R2
R0
w1554924040
8E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v
FE:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v
L0 1
R4
r1
!s85 0
31
R5
!s107 E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA_WS1/FPGA_MiniProject|E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v|
!i113 1
R6
R7
R8
n@v@g@a_draw@pixel
vVGATest_tb
R9
!i10b 1
!s100 dbCBnE>BQn6ca>a;jl2_Y2
I1[jL[1]XgC^bjdJ5m>3Sf2
R2
R0
R3
8E:/FPGA_WS1/FPGA_MiniProject/VGATB.v
FE:/FPGA_WS1/FPGA_MiniProject/VGATB.v
L0 6
R4
r1
!s85 0
31
R10
!s107 E:/FPGA_WS1/FPGA_MiniProject/VGATB.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA_WS1/FPGA_MiniProject|E:/FPGA_WS1/FPGA_MiniProject/VGATB.v|
!i113 1
R6
R7
R8
n@v@g@a@test_tb
