// Seed: 3058558311
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_8 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input logic [7:0] id_3;
  inout wire id_2;
  output wire id_1;
  wand id_4;
  assign id_4 = 1;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_2
  );
  assign id_1 = id_3[1'b0-:1];
  assign id_1 = id_3;
endmodule
