#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar  2 19:24:32 2021
# Process ID: 10740
# Current directory: F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14160 F:\_Study\计组课设\资料\CDE-back\CDE\soc_axi_func\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/vivado.log
# Journal file: F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.xpr
INFO: [Project 1-313] Project file moved from 'E:/nscscc2019/develop/func_test_v0.03/soc_axi_func/run_vivado/mycpu_prj1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'axi_crossbar_1x2_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'clk_pll_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'axi_ram_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files', nor could it be found using path 'E:/nscscc2019/develop/func_test_v0.03/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2018.3/data/ip'.
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
open_project: Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1057.953 ; gain = 446.832
update_compile_order -fileset sources_1
add_files {F:/_Study/计组课设/CPU_back/core/stage/ex/EXMEM.v F:/_Study/计组课设/CPU_back/core/stage/wb/WB.v F:/_Study/计组课设/CPU_back/core/stage/id/IDEX.v F:/_Study/计组课设/CPU_back/core/pipeline/PipelineDeliver.v F:/_Study/计组课设/CPU_back/mmu/StaticMMU.v F:/_Study/计组课设/CPU_back/core/stage/id/BranchGen.v F:/_Study/计组课设/CPU_back/core/storage/HILO.v F:/_Study/计组课设/CPU_back/core/stage/mem/MEMWB.v F:/_Study/计组课设/CPU_back/include/funct.v F:/_Study/计组课设/CPU_back/include/cp0def.v F:/_Study/计组课设/CPU_back/include/opcode.v F:/_Study/计组课设/CPU_back/include/pcdef.v F:/_Study/计组课设/CPU_back/include/bus.v F:/_Study/计组课设/CPU_back/core/stage/ex/MultDiv.v F:/_Study/计组课设/CPU_back/TinyMIPS.v F:/_Study/计组课设/CPU_back/core/stage/if/IFID.v F:/_Study/计组课设/CPU_back/core/storage/RegFile.v F:/_Study/计组课设/CPU_back/core/stage/id/ExceptionGen.v F:/_Study/计组课设/CPU_back/include/sim.v F:/_Study/计组课设/CPU_back/core/stage/ex/EX.v F:/_Study/计组课设/CPU_back/core/storage/CP0.v F:/_Study/计组课设/CPU_back/include/iobuf.v F:/_Study/计组课设/CPU_back/core/stage/id/CP0Gen.v F:/_Study/计组课设/CPU_back/core/Core.v F:/_Study/计组课设/CPU_back/core/stage/id/FunctGen.v F:/_Study/计组课设/CPU_back/ip/DivGen/DivGen.xci F:/_Study/计组课设/CPU_back/sim/ROM.v F:/_Study/计组课设/CPU_back/bus/AXIAdapter.v F:/_Study/计组课设/CPU_back/core/stage/id/ID.v F:/_Study/计组课设/CPU_back/core/stage/id/OperandGen.v F:/_Study/计组课设/CPU_back/include/debug.v F:/_Study/计组课设/CPU_back/ip/InternalCrossbar/InternalCrossbar.xci F:/_Study/计组课设/CPU_back/core/stage/mem/MEM.v F:/_Study/计组课设/CPU_back/sim/RAM.v F:/_Study/计组课设/CPU_back/ip/MultGen/MultGen.xci F:/_Study/计组课设/CPU_back/mycpu_top.v F:/_Study/计组课设/CPU_back/core/pipeline/PipelineController.v F:/_Study/计组课设/CPU_back/core/stage/if/PC.v F:/_Study/计组课设/CPU_back/core/stage/id/RegGen.v F:/_Study/计组课设/CPU_back/core/storage/CP0ReadProxy.v F:/_Study/计组课设/CPU_back/core/stage/id/MemGen.v F:/_Study/计组课设/CPU_back/core/storage/RegReadProxy.v F:/_Study/计组课设/CPU_back/core/storage/HILOReadProxy.v F:/_Study/计组课设/CPU_back/include/segpos.v}
export_ip_user_files -of_objects  [get_files  {F:/_Study/计组课设/CPU_back/ip/DivGen/DivGen.xci F:/_Study/计组课设/CPU_back/ip/InternalCrossbar/InternalCrossbar.xci F:/_Study/计组课设/CPU_back/ip/MultGen/MultGen.xci}] -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
add_files -scan_for_includes {F:/_Study/计组课设/CPU_back/core/stage/ex/EXMEM.v F:/_Study/计组课设/CPU_back/core/stage/wb/WB.v F:/_Study/计组课设/CPU_back/core/stage/id/IDEX.v F:/_Study/计组课设/CPU_back/core/pipeline/PipelineDeliver.v F:/_Study/计组课设/CPU_back/mmu/StaticMMU.v F:/_Study/计组课设/CPU_back/core/stage/id/BranchGen.v F:/_Study/计组课设/CPU_back/core/storage/HILO.v F:/_Study/计组课设/CPU_back/core/stage/mem/MEMWB.v F:/_Study/计组课设/CPU_back/include/funct.v F:/_Study/计组课设/CPU_back/include/cp0def.v F:/_Study/计组课设/CPU_back/include/opcode.v F:/_Study/计组课设/CPU_back/include/pcdef.v F:/_Study/计组课设/CPU_back/include/bus.v F:/_Study/计组课设/CPU_back/core/stage/ex/MultDiv.v F:/_Study/计组课设/CPU_back/TinyMIPS.v F:/_Study/计组课设/CPU_back/core/stage/if/IFID.v F:/_Study/计组课设/CPU_back/core/storage/RegFile.v F:/_Study/计组课设/CPU_back/core/stage/id/ExceptionGen.v F:/_Study/计组课设/CPU_back/include/sim.v F:/_Study/计组课设/CPU_back/core/stage/ex/EX.v F:/_Study/计组课设/CPU_back/core/storage/CP0.v F:/_Study/计组课设/CPU_back/include/iobuf.v F:/_Study/计组课设/CPU_back/core/stage/id/CP0Gen.v F:/_Study/计组课设/CPU_back/core/Core.v F:/_Study/计组课设/CPU_back/core/stage/id/FunctGen.v F:/_Study/计组课设/CPU_back/ip/DivGen/DivGen.xci F:/_Study/计组课设/CPU_back/sim/ROM.v F:/_Study/计组课设/CPU_back/bus/AXIAdapter.v F:/_Study/计组课设/CPU_back/core/stage/id/ID.v F:/_Study/计组课设/CPU_back/core/stage/id/OperandGen.v F:/_Study/计组课设/CPU_back/include/debug.v F:/_Study/计组课设/CPU_back/ip/InternalCrossbar/InternalCrossbar.xci F:/_Study/计组课设/CPU_back/core/stage/mem/MEM.v F:/_Study/计组课设/CPU_back/sim/RAM.v F:/_Study/计组课设/CPU_back/ip/MultGen/MultGen.xci F:/_Study/计组课设/CPU_back/mycpu_top.v F:/_Study/计组课设/CPU_back/core/pipeline/PipelineController.v F:/_Study/计组课设/CPU_back/core/stage/if/PC.v F:/_Study/计组课设/CPU_back/core/stage/id/RegGen.v F:/_Study/计组课设/CPU_back/core/storage/CP0ReadProxy.v F:/_Study/计组课设/CPU_back/core/stage/id/MemGen.v F:/_Study/计组课设/CPU_back/core/storage/RegReadProxy.v F:/_Study/计组课设/CPU_back/core/storage/HILOReadProxy.v F:/_Study/计组课设/CPU_back/include/segpos.v}
CRITICAL WARNING: [Vivado 12-1462] The source file is already part of the fileset 'sources_1'. Requested source 'F:/_Study/计组课设/CPU_back/ip/DivGen/DivGen.xci' will not be added.
CRITICAL WARNING: [Vivado 12-1462] The source file is already part of the fileset 'sources_1'. Requested source 'F:/_Study/计组课设/CPU_back/ip/InternalCrossbar/InternalCrossbar.xci' will not be added.
CRITICAL WARNING: [Vivado 12-1462] The source file is already part of the fileset 'sources_1'. Requested source 'F:/_Study/计组课设/CPU_back/ip/MultGen/MultGen.xci' will not be added.
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/stage/ex/EXMEM.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/stage/wb/WB.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/stage/id/IDEX.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/pipeline/PipelineDeliver.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/mmu/StaticMMU.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/stage/id/BranchGen.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/storage/HILO.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/stage/mem/MEMWB.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/include/funct.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/include/cp0def.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/include/opcode.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/include/pcdef.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/include/bus.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/stage/ex/MultDiv.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/TinyMIPS.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/stage/if/IFID.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/storage/RegFile.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/stage/id/ExceptionGen.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/include/sim.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/stage/ex/EX.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/storage/CP0.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/include/iobuf.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/stage/id/CP0Gen.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/Core.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/stage/id/FunctGen.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/sim/ROM.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/bus/AXIAdapter.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/stage/id/ID.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/stage/id/OperandGen.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/include/debug.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/stage/mem/MEM.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/sim/RAM.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/mycpu_top.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/pipeline/PipelineController.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/stage/if/PC.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/stage/id/RegGen.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/storage/CP0ReadProxy.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/stage/id/MemGen.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/storage/RegReadProxy.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/core/storage/HILOReadProxy.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/_Study/计组课设/CPU_back/include/segpos.v' cannot be added to the project because it already exists in the project, skipping this file
INFO: [filemgmt 56-200] Setting project included file 'F:/_Study/计组课设/CPU_back/include/bus.v' to type 'Verilog Header'.
export_ip_user_files -of_objects  [get_files  {F:/_Study/计组课设/CPU_back/ip/DivGen/DivGen.xci F:/_Study/计组课设/CPU_back/ip/InternalCrossbar/InternalCrossbar.xci F:/_Study/计组课设/CPU_back/ip/MultGen/MultGen.xci}] -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
set_property is_global_include true [get_files  {F:/_Study/计组课设/CPU_back/include/debug.v F:/_Study/计组课设/CPU_back/include/funct.v F:/_Study/计组课设/CPU_back/include/opcode.v F:/_Study/计组课设/CPU_back/include/sim.v F:/_Study/计组课设/CPU_back/include/pcdef.v F:/_Study/计组课设/CPU_back/include/cp0def.v F:/_Study/计组课设/CPU_back/include/segpos.v}]
update_compile_order -fileset sources_1
generate_target all [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_pll'...
export_ip_user_files -of_objects [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xci] -directory F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'axi_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_ram'...
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1144.195 ; gain = 0.000
export_ip_user_files -of_objects [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.xci] -directory F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_crossbar_1x2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_crossbar_1x2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_crossbar_1x2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_crossbar_1x2'...
export_ip_user_files -of_objects [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -directory F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_clock_converter'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_clock_converter'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_clock_converter'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'axi_clock_converter'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_clock_converter'...
export_ip_user_files -of_objects [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci] -directory F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset axi_clock_converter
set_property top axi_clock_converter [get_fileset axi_clock_converter]
move_files -fileset [get_fileset axi_clock_converter] [get_files -of_objects [get_fileset sources_1] F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci]
launch_run {clk_pll_synth_1 axi_ram_synth_1 axi_crossbar_1x2_synth_1 axi_clock_converter_synth_1}
[Tue Mar  2 19:27:52 2021] Launched clk_pll_synth_1, axi_ram_synth_1, axi_crossbar_1x2_synth_1, axi_clock_converter_synth_1...
Run output will be captured here:
clk_pll_synth_1: F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/clk_pll_synth_1/runme.log
axi_ram_synth_1: F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/axi_ram_synth_1/runme.log
axi_crossbar_1x2_synth_1: F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/axi_crossbar_1x2_synth_1/runme.log
axi_clock_converter_synth_1: F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/axi_clock_converter_synth_1/runme.log
wait_on_run clk_pll_synth_1

[Tue Mar  2 19:27:53 2021] Waiting for clk_pll_synth_1 to finish...
[Tue Mar  2 19:27:58 2021] Waiting for clk_pll_synth_1 to finish...
[Tue Mar  2 19:28:03 2021] Waiting for clk_pll_synth_1 to finish...
[Tue Mar  2 19:28:08 2021] Waiting for clk_pll_synth_1 to finish...

*** Running vivado
    with args -log clk_pll.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_pll.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source clk_pll.tcl -notrace
Command: synth_design -top clk_pll -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4964 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 396.816 ; gain = 102.188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [f:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_pll_clk_wiz' [f:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [F:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [F:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [F:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41045]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 9 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 18 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [F:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41045]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [F:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [F:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll_clk_wiz' (4#1) [f:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (5#1) [f:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v:71]
TclStackFree: incorrect freePtr. Call out of sequence?
[Tue Mar  2 19:28:14 2021] clk_pll_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1144.871 ; gain = 0.000
wait_on_run clk_pll_synth_1
wait_on_run axi_ram_synth_1

[Tue Mar  2 19:28:14 2021] Waiting for clk_pll_synth_1 to finish...

*** Running vivado
    with args -log clk_pll.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_pll.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source clk_pll.tcl -notrace
Command: synth_design -top clk_pll -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4964 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 396.816 ; gain = 102.188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [f:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_pll_clk_wiz' [f:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [F:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [F:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [F:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41045]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 9 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 18 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [F:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41045]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [F:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [F:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll_clk_wiz' (4#1) [f:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (5#1) [f:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v:71]
TclStackFree: incorrect freePtr. Call out of sequence?
[Tue Mar  2 19:28:14 2021] clk_pll_synth_1 finished
[Tue Mar  2 19:28:14 2021] Waiting for axi_ram_synth_1 to finish...
[Tue Mar  2 19:28:19 2021] Waiting for axi_ram_synth_1 to finish...
[Tue Mar  2 19:28:24 2021] Waiting for axi_ram_synth_1 to finish...
[Tue Mar  2 19:28:29 2021] Waiting for axi_ram_synth_1 to finish...
[Tue Mar  2 19:28:40 2021] Waiting for axi_ram_synth_1 to finish...
[Tue Mar  2 19:28:50 2021] Waiting for axi_ram_synth_1 to finish...
[Tue Mar  2 19:29:00 2021] Waiting for axi_ram_synth_1 to finish...
[Tue Mar  2 19:29:10 2021] Waiting for axi_ram_synth_1 to finish...
[Tue Mar  2 19:29:30 2021] Waiting for axi_ram_synth_1 to finish...
[Tue Mar  2 19:29:50 2021] Waiting for axi_ram_synth_1 to finish...
[Tue Mar  2 19:30:11 2021] Waiting for axi_ram_synth_1 to finish...
[Tue Mar  2 19:30:31 2021] Waiting for axi_ram_synth_1 to finish...
[Tue Mar  2 19:31:11 2021] Waiting for axi_ram_synth_1 to finish...
[Tue Mar  2 19:31:52 2021] Waiting for axi_ram_synth_1 to finish...
[Tue Mar  2 19:32:32 2021] Waiting for axi_ram_synth_1 to finish...
[Tue Mar  2 19:33:13 2021] Waiting for axi_ram_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Tue Mar  2 19:34:08 2021] Interrupt received

*** Running vivado
    with args -log axi_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_ram.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source axi_ram.tcl -notrace
Command: synth_design -top axi_ram -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8860 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 396.184 ; gain = 102.375
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_ram' [f:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_ram/synth/axi_ram.vhd:95]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: axi_ram.mif - type: string 
	Parameter C_INIT_FILE bound to: axi_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 262144 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 262144 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 262144 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 262144 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 256 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     21.018106 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'f:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [f:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_ram/synth/axi_ram.vhd:289]
wait_on_run: Time (s): cpu = 00:00:14 ; elapsed = 00:05:54 . Memory (MB): peak = 1144.871 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_run' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/axi_ram.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/include/sim.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/include/segpos.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/include/pcdef.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/include/opcode.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/include/funct.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/include/debug.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/include/cp0def.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_ram/sim/axi_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/sim/axi_clock_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/ip/InternalCrossbar/sim/InternalCrossbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InternalCrossbar
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/bus/AXIAdapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIAdapter
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [F:/_Study/计组课设/CPU_back/bus/AXIAdapter.v:73]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [F:/_Study/计组课设/CPU_back/bus/AXIAdapter.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/stage/id/BranchGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchGen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/storage/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/stage/id/CP0Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/storage/CP0ReadProxy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0ReadProxy
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/stage/ex/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/stage/ex/EXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/stage/id/ExceptionGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionGen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/stage/id/FunctGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FunctGen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/storage/HILO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/storage/HILOReadProxy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILOReadProxy
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/stage/id/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/stage/id/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/stage/if/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/stage/mem/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/stage/mem/MEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/stage/id/MemGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemGen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/stage/ex/MultDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/stage/id/OperandGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OperandGen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/stage/if/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/pipeline/PipelineController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineController
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/pipeline/PipelineDeliver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineDeliver
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/storage/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/stage/id/RegGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegGen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/storage/RegReadProxy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegReadProxy
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/mmu/StaticMMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StaticMMU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/TinyMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TinyMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/core/stage/wb/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/axi_wrap/axi_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/CPU_back/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/soc_axi_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_axi_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/_Study/计组课设/CPU_back/ip/MultGen/sim/MultGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MultGen'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/_Study/计组课设/CPU_back/ip/DivGen/sim/DivGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DivGen'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1158.922 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_clock_converter_v2_1_17 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_utils_v2_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'int' [F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/soc_axi_lite_top.v:320]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/soc_axi_lite_top.v:692]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/soc_axi_lite_top.v:708]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_14.div_gen_v5_1_14_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_14.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_14.pkg_addsub
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PipelineDeliver(WIDTH=32)
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.RegGen
Compiling module xil_defaultlib.FunctGen
Compiling module xil_defaultlib.OperandGen
Compiling module xil_defaultlib.BranchGen
Compiling module xil_defaultlib.MemGen
Compiling module xil_defaultlib.CP0Gen
Compiling module xil_defaultlib.ExceptionGen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.PipelineDeliver
Compiling module xil_defaultlib.PipelineDeliver(WIDTH=8)
Compiling module xil_defaultlib.PipelineDeliver(WIDTH=6)
Compiling module xil_defaultlib.PipelineDeliver(WIDTH=5)
Compiling module xil_defaultlib.PipelineDeliver(WIDTH=4)
Compiling module xil_defaultlib.IDEX
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_14.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_14.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_v5_1_14_viv [\div_gen_v5_1_14_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_14.div_gen_v5_1_14 [\div_gen_v5_1_14(c_xdevicefamily...]
Compiling architecture divgen_arch of entity xil_defaultlib.DivGen [divgen_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture multgen_arch of entity xil_defaultlib.MultGen [multgen_default]
Compiling module xil_defaultlib.MultDiv
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.CP0ReadProxy
Compiling module xil_defaultlib.HILO
Compiling module xil_defaultlib.HILOReadProxy
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RegReadProxy
Compiling module xil_defaultlib.PipelineController
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.StaticMMU
Compiling module xil_defaultlib.AXIAdapter
Compiling module xil_defaultlib.TinyMIPS
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_route...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_decerr_slav...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar(C_...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.InternalCrossbar
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.axi_wrap
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_DATA_CO...
Compiling module axi_clock_converter_v2_1_17.axi_clock_converter_v2_1_17_axi_...
Compiling module xil_defaultlib.axi_clock_converter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_route...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar(C_...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.axi_crossbar_1x2
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_clr_v8_4(INIT=1'b0)
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_pre_v8_4(INIT=1'b1)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_2.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_ce_clr_v8_4(INIT=1'b...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_2.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_2.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.axi_ram
Compiling module xil_defaultlib.axi_wrap_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_axi_lite_top(SIMULATION=1'b1...
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar  2 19:35:18 2021...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 1158.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.u_axi_ram.ram.inst.axi_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1226.098 ; gain = 67.176
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:01:10 . Memory (MB): peak = 1226.227 ; gain = 67.305
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0x9fc021a8
        [  32000 ns] Test is running, debug_wb_pc = 0x9fc0223c
        [  42000 ns] Test is running, debug_wb_pc = 0x9fc022d4
        [  52000 ns] Test is running, debug_wb_pc = 0x9fc0236c
        [  62000 ns] Test is running, debug_wb_pc = 0x9fc02404
        [  72000 ns] Test is running, debug_wb_pc = 0x9fc0249c
        [  82000 ns] Test is running, debug_wb_pc = 0x9fc02534
        [  92000 ns] Test is running, debug_wb_pc = 0x9fc025cc
        [ 102000 ns] Test is running, debug_wb_pc = 0x9fc02664
        [ 112000 ns] Test is running, debug_wb_pc = 0x9fc026f8
        [ 122000 ns] Test is running, debug_wb_pc = 0x9fc02790
        [ 132000 ns] Test is running, debug_wb_pc = 0x9fc02828
        [ 142000 ns] Test is running, debug_wb_pc = 0x9fc028c0
        [ 152000 ns] Test is running, debug_wb_pc = 0x9fc02958
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v: file does not exist.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1233.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/axi_ram.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_clock_converter_v2_1_17 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_utils_v2_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'int' [F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/soc_axi_lite_top.v:320]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/soc_axi_lite_top.v:692]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/soc_axi_lite_top.v:708]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1233.941 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.u_axi_ram.ram.inst.axi_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1233.941 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[  11162 ns] Error!!!
    reference: PC = 0x9fc042d0, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00000001
    mycpu    : PC = 0x9fc02100, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00000001
--------------------------------------------------------------
$finish called at time : 11201500 ps : File "F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/testbench/mycpu_tb.v" Line 168
reset_run axi_crossbar_1x2_synth_1
reset_run axi_clock_converter_synth_1
reset_run axi_ram_synth_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  2 19:37:37 2021...
