m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/simulation/modelsim
vALU
Z1 !s110 1626011194
!i10b 1
!s100 SQDCaP_@UdCVkm_53oK?X0
Ij@db`Gke>GIo9igI?lKaj2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1626010214
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/ALU.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/ALU.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1626011194.000000
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/ALU.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier
Z7 tCvgOpt 0
n@a@l@u
vcontrol_unit
Z8 !s110 1626011196
!i10b 1
!s100 EQLkN_^3L`5AzD4AgQ`?b2
I5RXEBOOaY;N<Ea=A4JzYn0
R2
R0
w1626010984
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/control_unit.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/control_unit.v
L0 1
R3
r1
!s85 0
31
Z9 !s108 1626011196.000000
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/control_unit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/control_unit.v|
!i113 1
R5
R6
R7
vcore
R8
!i10b 1
!s100 lAhIb`HUnehU7hz4DLU^j1
IC>F2_fEM>W0fQSXE^9JJD2
R2
R0
w1626010983
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/core.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/core.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/core.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/core.v|
!i113 1
R5
R6
R7
vdecoder_3to8
R8
!i10b 1
!s100 MGLTBLDUobTTa^e@]:gJ62
Io5olD4o?a62Ck<Xj`<f:m3
R2
R0
Z10 w1624124023
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/decoder_3to8.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/decoder_3to8.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/decoder_3to8.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/decoder_3to8.v|
!i113 1
R5
R6
R7
vdecoder_4to16
R1
!i10b 1
!s100 `<C2D^9:Eo>KSaCGARG[I1
IQRj@Z2Meb30=KI_IbKQE=1
R2
R0
Z11 w1626009824
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/decoder_4to16.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/decoder_4to16.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/decoder_4to16.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/decoder_4to16.v|
!i113 1
R5
R6
R7
vDRAM
Z12 !s110 1626011197
!i10b 1
!s100 fmhaUcf67WMHMDNYbcO3m3
IglXl4NK8oX4LKVSk@gcYN0
R2
R0
R11
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/DRAM.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/DRAM.v
Z13 L0 39
R3
r1
!s85 0
31
Z14 !s108 1626011197.000000
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/DRAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/DRAM.v|
!i113 1
R5
R6
R7
n@d@r@a@m
vIRAM
R12
!i10b 1
!s100 J3YLHdo4OMh5PMAJAg3LA1
IL;7Jnn^UmHnLf[4L7j@0h3
R2
R0
R11
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/IRAM.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/IRAM.v
R13
R3
r1
!s85 0
31
R14
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/IRAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/IRAM.v|
!i113 1
R5
R6
R7
n@i@r@a@m
vmux_16
R1
!i10b 1
!s100 RFHhlV38Y`VnQ2j4Az2523
IMQ7]0Dh_>G_QGdF:G7B_i2
R2
R0
R10
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/mux_16.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/mux_16.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/mux_16.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/mux_16.v|
!i113 1
R5
R6
R7
vreg16
R1
!i10b 1
!s100 Gj;3zk9UYRl4VJmhD?RGk3
INfhXcRDhmVDAd?g==3oaS1
R2
R0
R10
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg16.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg16.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg16.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg16.v|
!i113 1
R5
R6
R7
vreg16_inc
Z15 !s110 1626011195
!i10b 1
!s100 SWfmFLdb=oQ5H5:h2PchG0
I]>e=M6NXH?EaE>@]eaTRG2
R2
R0
R10
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg16_inc.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg16_inc.v
L0 1
R3
r1
!s85 0
31
Z16 !s108 1626011195.000000
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg16_inc.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg16_inc.v|
!i113 1
R5
R6
R7
vreg8
R8
!i10b 1
!s100 zgDd`BQDbz>1>]Xhik9GV2
I^GGK>X<>NdJ<m5CfCE?lI0
R2
R0
R10
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg8.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg8.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg8.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg8.v|
!i113 1
R5
R6
R7
vreg8_inc
R15
!i10b 1
!s100 ZaFg3=HN]zH3SZ:n^@lzg3
IeCOF?Tm=:om90WBY4Q<AV2
R2
R0
w1625672502
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg8_inc.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg8_inc.v
L0 1
R3
r1
!s85 0
31
R16
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg8_inc.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg8_inc.v|
!i113 1
R5
R6
R7
vregAC
R8
!i10b 1
!s100 g5XF5?lDKM]GH?2Cb^_h?1
I?[WG@Z7R6_Da5_d`RT4j20
R2
R0
R11
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/regAC.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/regAC.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/regAC.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/regAC.v|
!i113 1
R5
R6
R7
nreg@a@c
vtb_top
R12
!i10b 1
!s100 1ToZnJifib1f[KnLdBV3@3
ICPZMTWjz2e5dUKK`cPoT72
R2
R0
R11
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/tb_top.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/tb_top.v
L0 2
R3
r1
!s85 0
31
R14
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/tb_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/tb_top.v|
!i113 1
R5
R6
R7
vtop
R8
!i10b 1
!s100 Z9k_ajNf^TK4b2d;b^oh<1
I_59RDG]]fW:cSWDaTmCU_2
R2
R0
R11
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/top.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/top.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/top.v|
!i113 1
R5
R6
R7
