#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jan 30 13:16:09 2025
# Process ID         : 19996
# Current directory  : C:/CSEE4280/project_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent3856 C:\CSEE4280\project_1\project_1.xpr
# Log file           : C:/CSEE4280/project_1/vivado.log
# Journal file       : C:/CSEE4280/project_1\vivado.jou
# Running On         : LAPTOP-RH96MGM6
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-1235U
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 8216 MB
# Swap memory        : 9586 MB
# Total Virtual      : 17802 MB
# Available Virtual  : 5811 MB
#-----------------------------------------------------------
start_gui
open_project C:/CSEE4280/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/CSEE4280/project_1/project_1.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/CSEE4280/project_1/project_1.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1349.578 ; gain = 250.977
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Thu Jan 30 13:20:34 2025] Launched synth_1...
Run output will be captured here: C:/CSEE4280/project_1/project_1.runs/synth_1/runme.log
[Thu Jan 30 13:20:34 2025] Launched impl_1...
Run output will be captured here: C:/CSEE4280/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1578.953 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1694.500 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2301.543 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2301.543 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 2301.543 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2301.543 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2301.543 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 2301.543 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 2301.543 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2301.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 36 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2635.152 ; gain = 1248.758
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-14:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2793.039 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BB36A2A
set_property PROGRAM.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Thu Jan 30 13:31:06 2025] Launched synth_1...
Run output will be captured here: C:/CSEE4280/project_1/project_1.runs/synth_1/runme.log
[Thu Jan 30 13:31:06 2025] Launched impl_1...
Run output will be captured here: C:/CSEE4280/project_1/project_1.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BB36A2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BB36A2A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Thu Jan 30 13:37:32 2025] Launched synth_1...
Run output will be captured here: C:/CSEE4280/project_1/project_1.runs/synth_1/runme.log
[Thu Jan 30 13:37:32 2025] Launched impl_1...
Run output will be captured here: C:/CSEE4280/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Thu Jan 30 13:55:21 2025] Launched synth_1...
Run output will be captured here: C:/CSEE4280/project_1/project_1.runs/synth_1/runme.log
[Thu Jan 30 13:55:21 2025] Launched impl_1...
Run output will be captured here: C:/CSEE4280/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BB36A2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BB36A2A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BB36A2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BB36A2A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Thu Jan 30 14:01:43 2025] Launched synth_1...
Run output will be captured here: C:/CSEE4280/project_1/project_1.runs/synth_1/runme.log
[Thu Jan 30 14:01:43 2025] Launched impl_1...
Run output will be captured here: C:/CSEE4280/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Thu Jan 30 14:12:21 2025] Launched synth_1...
Run output will be captured here: C:/CSEE4280/project_1/project_1.runs/synth_1/runme.log
[Thu Jan 30 14:12:21 2025] Launched impl_1...
Run output will be captured here: C:/CSEE4280/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-14:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3810.047 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BB36A2A
set_property PROGRAM.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BB36A2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BB36A2A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/CSEE4280/project_1/project_1.runs/impl_1/counting_buttons.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
save_wave_config {C:/CSEE4280/project_1/project_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 30 14:18:14 2025...
