Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 19:14:49 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.983        0.000                      0                 1571        0.024        0.000                      0                 1571       48.750        0.000                       0                   582  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              73.983        0.000                      0                 1567        0.024        0.000                      0                 1567       48.750        0.000                       0                   582  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.633        0.000                      0                    4        1.102        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       73.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.983ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.672ns  (logic 4.689ns (18.265%)  route 20.983ns (81.735%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=6 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X39Y52         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDSE (Prop_fdse_C_Q)         0.419     5.557 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=118, routed)         3.491     9.048    sm/D_states_q_reg[7]_rep_1
    SLICE_X46Y58         LUT3 (Prop_lut3_I1_O)        0.321     9.369 r  sm/D_registers_q[7][28]_i_21/O
                         net (fo=1, routed)           0.824    10.193    sm/D_registers_q[7][28]_i_21_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.328    10.521 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=50, routed)          1.569    12.090    sm/M_sm_bsel[1]
    SLICE_X47Y62         LUT6 (Prop_lut6_I1_O)        0.124    12.214 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    12.214    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X47Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    12.426 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          2.808    15.233    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X54Y55         LUT5 (Prop_lut5_I0_O)        0.291    15.524 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.835    16.359    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.328    16.687 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.592    17.279    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.124    17.403 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.732    18.134    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    18.258 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.433    18.692    sm/D_registers_q[7][22]_i_27_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.816 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.528    19.344    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I5_O)        0.124    19.468 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.263    19.731    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I1_O)        0.124    19.855 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.442    20.296    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.124    20.420 f  sm/D_registers_q[7][27]_i_31/O
                         net (fo=1, routed)           0.418    20.839    sm/D_registers_q[7][27]_i_31_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.124    20.963 r  sm/D_registers_q[7][27]_i_29/O
                         net (fo=2, routed)           0.511    21.474    sm/D_registers_q[7][22]_i_11_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I0_O)        0.124    21.598 r  sm/D_registers_q[7][27]_i_26/O
                         net (fo=1, routed)           0.674    22.272    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I0_O)        0.152    22.424 r  sm/D_registers_q[7][27]_i_14/O
                         net (fo=4, routed)           0.590    23.014    sm/D_registers_q[7][27]_i_14_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.326    23.340 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=2, routed)           1.060    24.400    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.124    24.524 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.433    24.958    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124    25.082 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           1.141    26.223    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I1_O)        0.124    26.347 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.632    27.979    sm/M_alum_out[0]
    SLICE_X40Y50         LUT2 (Prop_lut2_I0_O)        0.150    28.129 r  sm/D_states_q[7]_i_31/O
                         net (fo=2, routed)           0.748    28.877    sm/D_states_q[7]_i_31_n_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I3_O)        0.352    29.229 r  sm/D_states_q[7]_i_11/O
                         net (fo=6, routed)           0.736    29.965    sm/D_states_q[7]_i_11_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I0_O)        0.322    30.287 r  sm/D_states_q[6]_rep_i_1/O
                         net (fo=1, routed)           0.524    30.810    sm/D_states_q[6]_rep_i_1_n_0
    SLICE_X39Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.436   104.840    sm/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.273   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X39Y50         FDRE (Setup_fdre_C_D)       -0.284   104.794    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        104.794    
                         arrival time                         -30.810    
  -------------------------------------------------------------------
                         slack                                 73.983    

Slack (MET) :             74.418ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.500ns  (logic 4.693ns (18.404%)  route 20.807ns (81.596%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=5 LUT6=14 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X39Y52         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDSE (Prop_fdse_C_Q)         0.419     5.557 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=118, routed)         3.491     9.048    sm/D_states_q_reg[7]_rep_1
    SLICE_X46Y58         LUT3 (Prop_lut3_I1_O)        0.321     9.369 r  sm/D_registers_q[7][28]_i_21/O
                         net (fo=1, routed)           0.824    10.193    sm/D_registers_q[7][28]_i_21_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.328    10.521 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=50, routed)          1.569    12.090    sm/M_sm_bsel[1]
    SLICE_X47Y62         LUT6 (Prop_lut6_I1_O)        0.124    12.214 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    12.214    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X47Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    12.426 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          2.808    15.233    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X54Y55         LUT5 (Prop_lut5_I0_O)        0.291    15.524 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.835    16.359    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.328    16.687 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.592    17.279    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.124    17.403 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.732    18.134    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    18.258 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.433    18.692    sm/D_registers_q[7][22]_i_27_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.816 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.528    19.344    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I5_O)        0.124    19.468 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.263    19.731    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I1_O)        0.124    19.855 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.442    20.296    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.124    20.420 f  sm/D_registers_q[7][27]_i_31/O
                         net (fo=1, routed)           0.418    20.839    sm/D_registers_q[7][27]_i_31_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.124    20.963 r  sm/D_registers_q[7][27]_i_29/O
                         net (fo=2, routed)           0.511    21.474    sm/D_registers_q[7][22]_i_11_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I0_O)        0.124    21.598 r  sm/D_registers_q[7][27]_i_26/O
                         net (fo=1, routed)           0.674    22.272    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I0_O)        0.152    22.424 r  sm/D_registers_q[7][27]_i_14/O
                         net (fo=4, routed)           0.590    23.014    sm/D_registers_q[7][27]_i_14_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.326    23.340 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=2, routed)           1.060    24.400    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.124    24.524 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.433    24.958    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124    25.082 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           1.141    26.223    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I1_O)        0.124    26.347 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.632    27.979    sm/M_alum_out[0]
    SLICE_X40Y50         LUT2 (Prop_lut2_I0_O)        0.150    28.129 f  sm/D_states_q[7]_i_31/O
                         net (fo=2, routed)           0.748    28.877    sm/D_states_q[7]_i_31_n_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I3_O)        0.352    29.229 f  sm/D_states_q[7]_i_11/O
                         net (fo=6, routed)           0.612    29.841    sm/D_states_q[7]_i_11_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I2_O)        0.326    30.167 r  sm/D_states_q[7]_rep_i_1/O
                         net (fo=1, routed)           0.471    30.638    sm/D_states_q[7]_rep_i_1_n_0
    SLICE_X39Y52         FDSE                                         r  sm/D_states_q_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.436   104.840    sm/clk_IBUF_BUFG
    SLICE_X39Y52         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
                         clock pessimism              0.298   105.138    
                         clock uncertainty           -0.035   105.103    
    SLICE_X39Y52         FDSE (Setup_fdse_C_D)       -0.047   105.056    sm/D_states_q_reg[7]_rep
  -------------------------------------------------------------------
                         required time                        105.056    
                         arrival time                         -30.638    
  -------------------------------------------------------------------
                         slack                                 74.418    

Slack (MET) :             74.452ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.432ns  (logic 4.693ns (18.453%)  route 20.739ns (81.547%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=5 LUT6=14 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X39Y52         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDSE (Prop_fdse_C_Q)         0.419     5.557 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=118, routed)         3.491     9.048    sm/D_states_q_reg[7]_rep_1
    SLICE_X46Y58         LUT3 (Prop_lut3_I1_O)        0.321     9.369 r  sm/D_registers_q[7][28]_i_21/O
                         net (fo=1, routed)           0.824    10.193    sm/D_registers_q[7][28]_i_21_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.328    10.521 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=50, routed)          1.569    12.090    sm/M_sm_bsel[1]
    SLICE_X47Y62         LUT6 (Prop_lut6_I1_O)        0.124    12.214 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    12.214    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X47Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    12.426 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          2.808    15.233    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X54Y55         LUT5 (Prop_lut5_I0_O)        0.291    15.524 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.835    16.359    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.328    16.687 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.592    17.279    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.124    17.403 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.732    18.134    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    18.258 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.433    18.692    sm/D_registers_q[7][22]_i_27_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.816 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.528    19.344    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I5_O)        0.124    19.468 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.263    19.731    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I1_O)        0.124    19.855 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.442    20.296    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.124    20.420 f  sm/D_registers_q[7][27]_i_31/O
                         net (fo=1, routed)           0.418    20.839    sm/D_registers_q[7][27]_i_31_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.124    20.963 r  sm/D_registers_q[7][27]_i_29/O
                         net (fo=2, routed)           0.511    21.474    sm/D_registers_q[7][22]_i_11_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I0_O)        0.124    21.598 r  sm/D_registers_q[7][27]_i_26/O
                         net (fo=1, routed)           0.674    22.272    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I0_O)        0.152    22.424 r  sm/D_registers_q[7][27]_i_14/O
                         net (fo=4, routed)           0.590    23.014    sm/D_registers_q[7][27]_i_14_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.326    23.340 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=2, routed)           1.060    24.400    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.124    24.524 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.433    24.958    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124    25.082 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           1.141    26.223    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I1_O)        0.124    26.347 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.632    27.979    sm/M_alum_out[0]
    SLICE_X40Y50         LUT2 (Prop_lut2_I0_O)        0.150    28.129 f  sm/D_states_q[7]_i_31/O
                         net (fo=2, routed)           0.748    28.877    sm/D_states_q[7]_i_31_n_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I3_O)        0.352    29.229 f  sm/D_states_q[7]_i_11/O
                         net (fo=6, routed)           0.636    29.864    sm/D_states_q[7]_i_11_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I2_O)        0.326    30.190 r  sm/D_states_q[7]_rep__0_i_1/O
                         net (fo=1, routed)           0.379    30.570    sm/D_states_q[7]_rep__0_i_1_n_0
    SLICE_X39Y52         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.436   104.840    sm/clk_IBUF_BUFG
    SLICE_X39Y52         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
                         clock pessimism              0.298   105.138    
                         clock uncertainty           -0.035   105.103    
    SLICE_X39Y52         FDSE (Setup_fdse_C_D)       -0.081   105.022    sm/D_states_q_reg[7]_rep__0
  -------------------------------------------------------------------
                         required time                        105.022    
                         arrival time                         -30.570    
  -------------------------------------------------------------------
                         slack                                 74.452    

Slack (MET) :             74.498ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.237ns  (logic 4.670ns (18.505%)  route 20.567ns (81.495%))
  Logic Levels:           22  (LUT3=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X39Y52         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDSE (Prop_fdse_C_Q)         0.419     5.557 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=118, routed)         3.491     9.048    sm/D_states_q_reg[7]_rep_1
    SLICE_X46Y58         LUT3 (Prop_lut3_I1_O)        0.321     9.369 r  sm/D_registers_q[7][28]_i_21/O
                         net (fo=1, routed)           0.824    10.193    sm/D_registers_q[7][28]_i_21_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.328    10.521 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=50, routed)          1.569    12.090    sm/M_sm_bsel[1]
    SLICE_X47Y62         LUT6 (Prop_lut6_I1_O)        0.124    12.214 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    12.214    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X47Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    12.426 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          2.808    15.233    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X54Y55         LUT5 (Prop_lut5_I0_O)        0.291    15.524 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.835    16.359    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.328    16.687 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.592    17.279    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.124    17.403 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.732    18.134    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    18.258 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.433    18.692    sm/D_registers_q[7][22]_i_27_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.816 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.528    19.344    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I5_O)        0.124    19.468 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.263    19.731    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I1_O)        0.124    19.855 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.442    20.296    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.124    20.420 f  sm/D_registers_q[7][27]_i_31/O
                         net (fo=1, routed)           0.418    20.839    sm/D_registers_q[7][27]_i_31_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.124    20.963 r  sm/D_registers_q[7][27]_i_29/O
                         net (fo=2, routed)           0.511    21.474    sm/D_registers_q[7][22]_i_11_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I0_O)        0.124    21.598 r  sm/D_registers_q[7][27]_i_26/O
                         net (fo=1, routed)           0.674    22.272    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I0_O)        0.152    22.424 r  sm/D_registers_q[7][27]_i_14/O
                         net (fo=4, routed)           0.590    23.014    sm/D_registers_q[7][27]_i_14_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I0_O)        0.321    23.335 r  sm/D_registers_q[7][29]_i_14/O
                         net (fo=4, routed)           0.488    23.824    sm/D_registers_q[7][29]_i_14_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I0_O)        0.332    24.156 r  sm/D_registers_q[7][30]_i_11/O
                         net (fo=2, routed)           0.857    25.012    sm/D_registers_q[7][30]_i_11_n_0
    SLICE_X62Y60         LUT5 (Prop_lut5_I3_O)        0.152    25.164 f  sm/D_registers_q[7][30]_i_5/O
                         net (fo=1, routed)           0.471    25.635    sm/D_registers_q[7][30]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.326    25.961 f  sm/D_registers_q[7][30]_i_2/O
                         net (fo=2, routed)           0.864    26.825    sm/M_alum_out[30]
    SLICE_X54Y62         LUT6 (Prop_lut6_I5_O)        0.124    26.949 f  sm/D_states_q[7]_i_19/O
                         net (fo=3, routed)           1.243    28.192    sm/D_states_q[7]_i_19_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I3_O)        0.124    28.316 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.748    29.065    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I2_O)        0.124    29.189 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=30, routed)          1.186    30.375    sm/accel_edge_n_0
    SLICE_X37Y50         FDSE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.436   104.840    sm/clk_IBUF_BUFG
    SLICE_X37Y50         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.273   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X37Y50         FDSE (Setup_fdse_C_CE)      -0.205   104.873    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.873    
                         arrival time                         -30.375    
  -------------------------------------------------------------------
                         slack                                 74.498    

Slack (MET) :             74.498ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.237ns  (logic 4.670ns (18.505%)  route 20.567ns (81.495%))
  Logic Levels:           22  (LUT3=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X39Y52         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDSE (Prop_fdse_C_Q)         0.419     5.557 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=118, routed)         3.491     9.048    sm/D_states_q_reg[7]_rep_1
    SLICE_X46Y58         LUT3 (Prop_lut3_I1_O)        0.321     9.369 r  sm/D_registers_q[7][28]_i_21/O
                         net (fo=1, routed)           0.824    10.193    sm/D_registers_q[7][28]_i_21_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.328    10.521 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=50, routed)          1.569    12.090    sm/M_sm_bsel[1]
    SLICE_X47Y62         LUT6 (Prop_lut6_I1_O)        0.124    12.214 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    12.214    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X47Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    12.426 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          2.808    15.233    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X54Y55         LUT5 (Prop_lut5_I0_O)        0.291    15.524 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.835    16.359    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.328    16.687 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.592    17.279    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.124    17.403 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.732    18.134    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    18.258 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.433    18.692    sm/D_registers_q[7][22]_i_27_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.816 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.528    19.344    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I5_O)        0.124    19.468 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.263    19.731    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I1_O)        0.124    19.855 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.442    20.296    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.124    20.420 f  sm/D_registers_q[7][27]_i_31/O
                         net (fo=1, routed)           0.418    20.839    sm/D_registers_q[7][27]_i_31_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.124    20.963 r  sm/D_registers_q[7][27]_i_29/O
                         net (fo=2, routed)           0.511    21.474    sm/D_registers_q[7][22]_i_11_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I0_O)        0.124    21.598 r  sm/D_registers_q[7][27]_i_26/O
                         net (fo=1, routed)           0.674    22.272    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I0_O)        0.152    22.424 r  sm/D_registers_q[7][27]_i_14/O
                         net (fo=4, routed)           0.590    23.014    sm/D_registers_q[7][27]_i_14_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I0_O)        0.321    23.335 r  sm/D_registers_q[7][29]_i_14/O
                         net (fo=4, routed)           0.488    23.824    sm/D_registers_q[7][29]_i_14_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I0_O)        0.332    24.156 r  sm/D_registers_q[7][30]_i_11/O
                         net (fo=2, routed)           0.857    25.012    sm/D_registers_q[7][30]_i_11_n_0
    SLICE_X62Y60         LUT5 (Prop_lut5_I3_O)        0.152    25.164 f  sm/D_registers_q[7][30]_i_5/O
                         net (fo=1, routed)           0.471    25.635    sm/D_registers_q[7][30]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.326    25.961 f  sm/D_registers_q[7][30]_i_2/O
                         net (fo=2, routed)           0.864    26.825    sm/M_alum_out[30]
    SLICE_X54Y62         LUT6 (Prop_lut6_I5_O)        0.124    26.949 f  sm/D_states_q[7]_i_19/O
                         net (fo=3, routed)           1.243    28.192    sm/D_states_q[7]_i_19_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I3_O)        0.124    28.316 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.748    29.065    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I2_O)        0.124    29.189 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=30, routed)          1.186    30.375    sm/accel_edge_n_0
    SLICE_X37Y50         FDSE                                         r  sm/D_states_q_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.436   104.840    sm/clk_IBUF_BUFG
    SLICE_X37Y50         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.273   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X37Y50         FDSE (Setup_fdse_C_CE)      -0.205   104.873    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        104.873    
                         arrival time                         -30.375    
  -------------------------------------------------------------------
                         slack                                 74.498    

Slack (MET) :             74.498ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.237ns  (logic 4.670ns (18.505%)  route 20.567ns (81.495%))
  Logic Levels:           22  (LUT3=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X39Y52         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDSE (Prop_fdse_C_Q)         0.419     5.557 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=118, routed)         3.491     9.048    sm/D_states_q_reg[7]_rep_1
    SLICE_X46Y58         LUT3 (Prop_lut3_I1_O)        0.321     9.369 r  sm/D_registers_q[7][28]_i_21/O
                         net (fo=1, routed)           0.824    10.193    sm/D_registers_q[7][28]_i_21_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.328    10.521 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=50, routed)          1.569    12.090    sm/M_sm_bsel[1]
    SLICE_X47Y62         LUT6 (Prop_lut6_I1_O)        0.124    12.214 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    12.214    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X47Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    12.426 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          2.808    15.233    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X54Y55         LUT5 (Prop_lut5_I0_O)        0.291    15.524 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.835    16.359    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.328    16.687 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.592    17.279    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.124    17.403 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.732    18.134    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    18.258 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.433    18.692    sm/D_registers_q[7][22]_i_27_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.816 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.528    19.344    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I5_O)        0.124    19.468 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.263    19.731    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I1_O)        0.124    19.855 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.442    20.296    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.124    20.420 f  sm/D_registers_q[7][27]_i_31/O
                         net (fo=1, routed)           0.418    20.839    sm/D_registers_q[7][27]_i_31_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.124    20.963 r  sm/D_registers_q[7][27]_i_29/O
                         net (fo=2, routed)           0.511    21.474    sm/D_registers_q[7][22]_i_11_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I0_O)        0.124    21.598 r  sm/D_registers_q[7][27]_i_26/O
                         net (fo=1, routed)           0.674    22.272    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I0_O)        0.152    22.424 r  sm/D_registers_q[7][27]_i_14/O
                         net (fo=4, routed)           0.590    23.014    sm/D_registers_q[7][27]_i_14_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I0_O)        0.321    23.335 r  sm/D_registers_q[7][29]_i_14/O
                         net (fo=4, routed)           0.488    23.824    sm/D_registers_q[7][29]_i_14_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I0_O)        0.332    24.156 r  sm/D_registers_q[7][30]_i_11/O
                         net (fo=2, routed)           0.857    25.012    sm/D_registers_q[7][30]_i_11_n_0
    SLICE_X62Y60         LUT5 (Prop_lut5_I3_O)        0.152    25.164 f  sm/D_registers_q[7][30]_i_5/O
                         net (fo=1, routed)           0.471    25.635    sm/D_registers_q[7][30]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.326    25.961 f  sm/D_registers_q[7][30]_i_2/O
                         net (fo=2, routed)           0.864    26.825    sm/M_alum_out[30]
    SLICE_X54Y62         LUT6 (Prop_lut6_I5_O)        0.124    26.949 f  sm/D_states_q[7]_i_19/O
                         net (fo=3, routed)           1.243    28.192    sm/D_states_q[7]_i_19_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I3_O)        0.124    28.316 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.748    29.065    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I2_O)        0.124    29.189 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=30, routed)          1.186    30.375    sm/accel_edge_n_0
    SLICE_X37Y50         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.436   104.840    sm/clk_IBUF_BUFG
    SLICE_X37Y50         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.273   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X37Y50         FDSE (Setup_fdse_C_CE)      -0.205   104.873    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        104.873    
                         arrival time                         -30.375    
  -------------------------------------------------------------------
                         slack                                 74.498    

Slack (MET) :             74.498ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.237ns  (logic 4.670ns (18.505%)  route 20.567ns (81.495%))
  Logic Levels:           22  (LUT3=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X39Y52         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDSE (Prop_fdse_C_Q)         0.419     5.557 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=118, routed)         3.491     9.048    sm/D_states_q_reg[7]_rep_1
    SLICE_X46Y58         LUT3 (Prop_lut3_I1_O)        0.321     9.369 r  sm/D_registers_q[7][28]_i_21/O
                         net (fo=1, routed)           0.824    10.193    sm/D_registers_q[7][28]_i_21_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.328    10.521 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=50, routed)          1.569    12.090    sm/M_sm_bsel[1]
    SLICE_X47Y62         LUT6 (Prop_lut6_I1_O)        0.124    12.214 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    12.214    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X47Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    12.426 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          2.808    15.233    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X54Y55         LUT5 (Prop_lut5_I0_O)        0.291    15.524 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.835    16.359    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.328    16.687 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.592    17.279    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.124    17.403 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.732    18.134    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    18.258 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.433    18.692    sm/D_registers_q[7][22]_i_27_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.816 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.528    19.344    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I5_O)        0.124    19.468 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.263    19.731    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I1_O)        0.124    19.855 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.442    20.296    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.124    20.420 f  sm/D_registers_q[7][27]_i_31/O
                         net (fo=1, routed)           0.418    20.839    sm/D_registers_q[7][27]_i_31_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.124    20.963 r  sm/D_registers_q[7][27]_i_29/O
                         net (fo=2, routed)           0.511    21.474    sm/D_registers_q[7][22]_i_11_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I0_O)        0.124    21.598 r  sm/D_registers_q[7][27]_i_26/O
                         net (fo=1, routed)           0.674    22.272    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I0_O)        0.152    22.424 r  sm/D_registers_q[7][27]_i_14/O
                         net (fo=4, routed)           0.590    23.014    sm/D_registers_q[7][27]_i_14_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I0_O)        0.321    23.335 r  sm/D_registers_q[7][29]_i_14/O
                         net (fo=4, routed)           0.488    23.824    sm/D_registers_q[7][29]_i_14_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I0_O)        0.332    24.156 r  sm/D_registers_q[7][30]_i_11/O
                         net (fo=2, routed)           0.857    25.012    sm/D_registers_q[7][30]_i_11_n_0
    SLICE_X62Y60         LUT5 (Prop_lut5_I3_O)        0.152    25.164 f  sm/D_registers_q[7][30]_i_5/O
                         net (fo=1, routed)           0.471    25.635    sm/D_registers_q[7][30]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.326    25.961 f  sm/D_registers_q[7][30]_i_2/O
                         net (fo=2, routed)           0.864    26.825    sm/M_alum_out[30]
    SLICE_X54Y62         LUT6 (Prop_lut6_I5_O)        0.124    26.949 f  sm/D_states_q[7]_i_19/O
                         net (fo=3, routed)           1.243    28.192    sm/D_states_q[7]_i_19_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I3_O)        0.124    28.316 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.748    29.065    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I2_O)        0.124    29.189 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=30, routed)          1.186    30.375    sm/accel_edge_n_0
    SLICE_X37Y50         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.436   104.840    sm/clk_IBUF_BUFG
    SLICE_X37Y50         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.273   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X37Y50         FDSE (Setup_fdse_C_CE)      -0.205   104.873    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        104.873    
                         arrival time                         -30.375    
  -------------------------------------------------------------------
                         slack                                 74.498    

Slack (MET) :             74.549ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.103ns  (logic 4.670ns (18.604%)  route 20.433ns (81.396%))
  Logic Levels:           22  (LUT3=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 104.851 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X39Y52         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDSE (Prop_fdse_C_Q)         0.419     5.557 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=118, routed)         3.491     9.048    sm/D_states_q_reg[7]_rep_1
    SLICE_X46Y58         LUT3 (Prop_lut3_I1_O)        0.321     9.369 r  sm/D_registers_q[7][28]_i_21/O
                         net (fo=1, routed)           0.824    10.193    sm/D_registers_q[7][28]_i_21_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.328    10.521 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=50, routed)          1.569    12.090    sm/M_sm_bsel[1]
    SLICE_X47Y62         LUT6 (Prop_lut6_I1_O)        0.124    12.214 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    12.214    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X47Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    12.426 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          2.808    15.233    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X54Y55         LUT5 (Prop_lut5_I0_O)        0.291    15.524 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.835    16.359    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.328    16.687 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.592    17.279    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.124    17.403 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.732    18.134    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    18.258 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.433    18.692    sm/D_registers_q[7][22]_i_27_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.816 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.528    19.344    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I5_O)        0.124    19.468 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.263    19.731    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I1_O)        0.124    19.855 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.442    20.296    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.124    20.420 f  sm/D_registers_q[7][27]_i_31/O
                         net (fo=1, routed)           0.418    20.839    sm/D_registers_q[7][27]_i_31_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.124    20.963 r  sm/D_registers_q[7][27]_i_29/O
                         net (fo=2, routed)           0.511    21.474    sm/D_registers_q[7][22]_i_11_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I0_O)        0.124    21.598 r  sm/D_registers_q[7][27]_i_26/O
                         net (fo=1, routed)           0.674    22.272    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I0_O)        0.152    22.424 r  sm/D_registers_q[7][27]_i_14/O
                         net (fo=4, routed)           0.590    23.014    sm/D_registers_q[7][27]_i_14_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I0_O)        0.321    23.335 r  sm/D_registers_q[7][29]_i_14/O
                         net (fo=4, routed)           0.488    23.824    sm/D_registers_q[7][29]_i_14_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I0_O)        0.332    24.156 r  sm/D_registers_q[7][30]_i_11/O
                         net (fo=2, routed)           0.857    25.012    sm/D_registers_q[7][30]_i_11_n_0
    SLICE_X62Y60         LUT5 (Prop_lut5_I3_O)        0.152    25.164 f  sm/D_registers_q[7][30]_i_5/O
                         net (fo=1, routed)           0.471    25.635    sm/D_registers_q[7][30]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.326    25.961 f  sm/D_registers_q[7][30]_i_2/O
                         net (fo=2, routed)           0.864    26.825    sm/M_alum_out[30]
    SLICE_X54Y62         LUT6 (Prop_lut6_I5_O)        0.124    26.949 f  sm/D_states_q[7]_i_19/O
                         net (fo=3, routed)           1.243    28.192    sm/D_states_q[7]_i_19_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I3_O)        0.124    28.316 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.748    29.065    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I2_O)        0.124    29.189 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=30, routed)          1.052    30.241    sm/accel_edge_n_0
    SLICE_X39Y49         FDSE                                         r  sm/D_states_q_reg[5]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.446   104.851    sm/clk_IBUF_BUFG
    SLICE_X39Y49         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
                         clock pessimism              0.179   105.030    
                         clock uncertainty           -0.035   104.995    
    SLICE_X39Y49         FDSE (Setup_fdse_C_CE)      -0.205   104.790    sm/D_states_q_reg[5]_rep
  -------------------------------------------------------------------
                         required time                        104.790    
                         arrival time                         -30.241    
  -------------------------------------------------------------------
                         slack                                 74.549    

Slack (MET) :             74.549ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.103ns  (logic 4.670ns (18.604%)  route 20.433ns (81.396%))
  Logic Levels:           22  (LUT3=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 104.851 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X39Y52         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDSE (Prop_fdse_C_Q)         0.419     5.557 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=118, routed)         3.491     9.048    sm/D_states_q_reg[7]_rep_1
    SLICE_X46Y58         LUT3 (Prop_lut3_I1_O)        0.321     9.369 r  sm/D_registers_q[7][28]_i_21/O
                         net (fo=1, routed)           0.824    10.193    sm/D_registers_q[7][28]_i_21_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.328    10.521 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=50, routed)          1.569    12.090    sm/M_sm_bsel[1]
    SLICE_X47Y62         LUT6 (Prop_lut6_I1_O)        0.124    12.214 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    12.214    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X47Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    12.426 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          2.808    15.233    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X54Y55         LUT5 (Prop_lut5_I0_O)        0.291    15.524 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.835    16.359    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.328    16.687 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.592    17.279    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.124    17.403 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.732    18.134    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    18.258 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.433    18.692    sm/D_registers_q[7][22]_i_27_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.816 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.528    19.344    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I5_O)        0.124    19.468 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.263    19.731    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I1_O)        0.124    19.855 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.442    20.296    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.124    20.420 f  sm/D_registers_q[7][27]_i_31/O
                         net (fo=1, routed)           0.418    20.839    sm/D_registers_q[7][27]_i_31_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.124    20.963 r  sm/D_registers_q[7][27]_i_29/O
                         net (fo=2, routed)           0.511    21.474    sm/D_registers_q[7][22]_i_11_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I0_O)        0.124    21.598 r  sm/D_registers_q[7][27]_i_26/O
                         net (fo=1, routed)           0.674    22.272    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I0_O)        0.152    22.424 r  sm/D_registers_q[7][27]_i_14/O
                         net (fo=4, routed)           0.590    23.014    sm/D_registers_q[7][27]_i_14_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I0_O)        0.321    23.335 r  sm/D_registers_q[7][29]_i_14/O
                         net (fo=4, routed)           0.488    23.824    sm/D_registers_q[7][29]_i_14_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I0_O)        0.332    24.156 r  sm/D_registers_q[7][30]_i_11/O
                         net (fo=2, routed)           0.857    25.012    sm/D_registers_q[7][30]_i_11_n_0
    SLICE_X62Y60         LUT5 (Prop_lut5_I3_O)        0.152    25.164 f  sm/D_registers_q[7][30]_i_5/O
                         net (fo=1, routed)           0.471    25.635    sm/D_registers_q[7][30]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.326    25.961 f  sm/D_registers_q[7][30]_i_2/O
                         net (fo=2, routed)           0.864    26.825    sm/M_alum_out[30]
    SLICE_X54Y62         LUT6 (Prop_lut6_I5_O)        0.124    26.949 f  sm/D_states_q[7]_i_19/O
                         net (fo=3, routed)           1.243    28.192    sm/D_states_q[7]_i_19_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I3_O)        0.124    28.316 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.748    29.065    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I2_O)        0.124    29.189 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=30, routed)          1.052    30.241    sm/accel_edge_n_0
    SLICE_X39Y49         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.446   104.851    sm/clk_IBUF_BUFG
    SLICE_X39Y49         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
                         clock pessimism              0.179   105.030    
                         clock uncertainty           -0.035   104.995    
    SLICE_X39Y49         FDSE (Setup_fdse_C_CE)      -0.205   104.790    sm/D_states_q_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                        104.790    
                         arrival time                         -30.241    
  -------------------------------------------------------------------
                         slack                                 74.549    

Slack (MET) :             74.549ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.103ns  (logic 4.670ns (18.604%)  route 20.433ns (81.396%))
  Logic Levels:           22  (LUT3=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 104.851 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X39Y52         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDSE (Prop_fdse_C_Q)         0.419     5.557 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=118, routed)         3.491     9.048    sm/D_states_q_reg[7]_rep_1
    SLICE_X46Y58         LUT3 (Prop_lut3_I1_O)        0.321     9.369 r  sm/D_registers_q[7][28]_i_21/O
                         net (fo=1, routed)           0.824    10.193    sm/D_registers_q[7][28]_i_21_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.328    10.521 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=50, routed)          1.569    12.090    sm/M_sm_bsel[1]
    SLICE_X47Y62         LUT6 (Prop_lut6_I1_O)        0.124    12.214 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    12.214    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X47Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    12.426 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          2.808    15.233    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X54Y55         LUT5 (Prop_lut5_I0_O)        0.291    15.524 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.835    16.359    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.328    16.687 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.592    17.279    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.124    17.403 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.732    18.134    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    18.258 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.433    18.692    sm/D_registers_q[7][22]_i_27_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.816 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.528    19.344    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I5_O)        0.124    19.468 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.263    19.731    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I1_O)        0.124    19.855 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.442    20.296    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.124    20.420 f  sm/D_registers_q[7][27]_i_31/O
                         net (fo=1, routed)           0.418    20.839    sm/D_registers_q[7][27]_i_31_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.124    20.963 r  sm/D_registers_q[7][27]_i_29/O
                         net (fo=2, routed)           0.511    21.474    sm/D_registers_q[7][22]_i_11_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I0_O)        0.124    21.598 r  sm/D_registers_q[7][27]_i_26/O
                         net (fo=1, routed)           0.674    22.272    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I0_O)        0.152    22.424 r  sm/D_registers_q[7][27]_i_14/O
                         net (fo=4, routed)           0.590    23.014    sm/D_registers_q[7][27]_i_14_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I0_O)        0.321    23.335 r  sm/D_registers_q[7][29]_i_14/O
                         net (fo=4, routed)           0.488    23.824    sm/D_registers_q[7][29]_i_14_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I0_O)        0.332    24.156 r  sm/D_registers_q[7][30]_i_11/O
                         net (fo=2, routed)           0.857    25.012    sm/D_registers_q[7][30]_i_11_n_0
    SLICE_X62Y60         LUT5 (Prop_lut5_I3_O)        0.152    25.164 f  sm/D_registers_q[7][30]_i_5/O
                         net (fo=1, routed)           0.471    25.635    sm/D_registers_q[7][30]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.326    25.961 f  sm/D_registers_q[7][30]_i_2/O
                         net (fo=2, routed)           0.864    26.825    sm/M_alum_out[30]
    SLICE_X54Y62         LUT6 (Prop_lut6_I5_O)        0.124    26.949 f  sm/D_states_q[7]_i_19/O
                         net (fo=3, routed)           1.243    28.192    sm/D_states_q[7]_i_19_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I3_O)        0.124    28.316 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.748    29.065    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I2_O)        0.124    29.189 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=30, routed)          1.052    30.241    sm/accel_edge_n_0
    SLICE_X39Y49         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.446   104.851    sm/clk_IBUF_BUFG
    SLICE_X39Y49         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/C
                         clock pessimism              0.179   105.030    
                         clock uncertainty           -0.035   104.995    
    SLICE_X39Y49         FDSE (Setup_fdse_C_CE)      -0.205   104.790    sm/D_states_q_reg[5]_rep__1
  -------------------------------------------------------------------
                         required time                        104.790    
                         arrival time                         -30.241    
  -------------------------------------------------------------------
                         slack                                 74.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.852    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.829     2.019    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X34Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.852    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.829     2.019    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X34Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.852    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.829     2.019    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X34Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.852    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.829     2.019    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X34Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_debug_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.226ns (49.016%)  route 0.235ns (50.984%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X39Y52         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDSE (Prop_fdse_C_Q)         0.141     1.647 r  sm/D_states_q_reg[7]/Q
                         net (fo=8, routed)           0.235     1.882    sm/D_states_q[7]
    SLICE_X40Y49         MUXF7 (Prop_muxf7_S_O)       0.085     1.967 r  sm/D_debug_dff_q_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.967    sm/D_debug_dff_d[0]
    SLICE_X40Y49         FDRE                                         r  sm/D_debug_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.834     2.024    sm/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  sm/D_debug_dff_q_reg[0]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.105     1.883    sm/D_debug_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.298%)  route 0.296ns (67.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.296     1.944    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.298%)  route 0.296ns (67.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.296     1.944    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.298%)  route 0.296ns (67.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.296     1.944    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.298%)  route 0.296ns (67.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.296     1.944    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.456%)  route 0.280ns (66.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.561     1.505    sr2/clk_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.280     1.926    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y50         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.829     2.019    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y50         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y20   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y21   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y62   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y65   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y64   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y47   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y47   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y47   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y47   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y47   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y47   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y47   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y47   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y50   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y50   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y47   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y47   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y47   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y47   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y47   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y47   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y47   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y47   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y50   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y50   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.633ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.704ns (14.275%)  route 4.228ns (85.725%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 104.851 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X41Y48         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.083     7.690    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124     7.814 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.101     8.915    sm/D_stage_q[3]_i_2_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.124     9.039 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.044    10.083    fifo_reset_cond/AS[0]
    SLICE_X37Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.446   104.851    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   105.110    
                         clock uncertainty           -0.035   105.075    
    SLICE_X37Y49         FDPE (Recov_fdpe_C_PRE)     -0.359   104.716    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.716    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                 94.633    

Slack (MET) :             94.633ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.704ns (14.275%)  route 4.228ns (85.725%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 104.851 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X41Y48         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.083     7.690    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124     7.814 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.101     8.915    sm/D_stage_q[3]_i_2_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.124     9.039 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.044    10.083    fifo_reset_cond/AS[0]
    SLICE_X37Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.446   104.851    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   105.110    
                         clock uncertainty           -0.035   105.075    
    SLICE_X37Y49         FDPE (Recov_fdpe_C_PRE)     -0.359   104.716    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.716    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                 94.633    

Slack (MET) :             94.633ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.704ns (14.275%)  route 4.228ns (85.725%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 104.851 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X41Y48         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.083     7.690    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124     7.814 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.101     8.915    sm/D_stage_q[3]_i_2_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.124     9.039 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.044    10.083    fifo_reset_cond/AS[0]
    SLICE_X37Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.446   104.851    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   105.110    
                         clock uncertainty           -0.035   105.075    
    SLICE_X37Y49         FDPE (Recov_fdpe_C_PRE)     -0.359   104.716    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.716    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                 94.633    

Slack (MET) :             94.633ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.704ns (14.275%)  route 4.228ns (85.725%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 104.851 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X41Y48         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.083     7.690    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124     7.814 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.101     8.915    sm/D_stage_q[3]_i_2_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.124     9.039 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.044    10.083    fifo_reset_cond/AS[0]
    SLICE_X37Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.446   104.851    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   105.110    
                         clock uncertainty           -0.035   105.075    
    SLICE_X37Y49         FDPE (Recov_fdpe_C_PRE)     -0.359   104.716    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.716    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                 94.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.209ns (16.356%)  route 1.069ns (83.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X42Y50         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDSE (Prop_fdse_C_Q)         0.164     1.670 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=102, routed)         0.690     2.359    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.045     2.404 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.379     2.784    fifo_reset_cond/AS[0]
    SLICE_X37Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X37Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.682    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.209ns (16.356%)  route 1.069ns (83.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X42Y50         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDSE (Prop_fdse_C_Q)         0.164     1.670 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=102, routed)         0.690     2.359    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.045     2.404 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.379     2.784    fifo_reset_cond/AS[0]
    SLICE_X37Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X37Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.682    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.209ns (16.356%)  route 1.069ns (83.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X42Y50         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDSE (Prop_fdse_C_Q)         0.164     1.670 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=102, routed)         0.690     2.359    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.045     2.404 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.379     2.784    fifo_reset_cond/AS[0]
    SLICE_X37Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X37Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.682    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.209ns (16.356%)  route 1.069ns (83.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X42Y50         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDSE (Prop_fdse_C_Q)         0.164     1.670 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=102, routed)         0.690     2.359    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.045     2.404 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.379     2.784    fifo_reset_cond/AS[0]
    SLICE_X37Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X37Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.682    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  1.102    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.749ns  (logic 11.623ns (32.514%)  route 24.125ns (67.486%))
  Logic Levels:           31  (CARRY4=6 LUT2=3 LUT3=4 LUT4=5 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          1.783     7.374    L_reg/M_sm_pbc[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.498 f  L_reg/L_1506c5fc_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.786     8.284    L_reg/L_1506c5fc_remainder0_carry_i_25__0_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.408 f  L_reg/L_1506c5fc_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.905     9.313    L_reg/L_1506c5fc_remainder0_carry_i_12__0_n_0
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.150     9.463 f  L_reg/L_1506c5fc_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.131    L_reg/L_1506c5fc_remainder0_carry_i_20__0_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.360    10.491 r  L_reg/L_1506c5fc_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.806    11.297    L_reg/L_1506c5fc_remainder0_carry_i_10__0_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I1_O)        0.326    11.623 r  L_reg/L_1506c5fc_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.623    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.266 r  bseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry/O[3]
                         net (fo=1, routed)           0.623    12.889    L_reg/L_1506c5fc_remainder0_1[3]
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.307    13.196 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.501    14.697    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X40Y71         LUT2 (Prop_lut2_I1_O)        0.152    14.849 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.675    15.524    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I0_O)        0.326    15.850 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.950    16.800    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X40Y72         LUT3 (Prop_lut3_I1_O)        0.152    16.952 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.836    17.787    L_reg/i__carry_i_20__2_n_0
    SLICE_X40Y72         LUT4 (Prop_lut4_I3_O)        0.332    18.119 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.725    18.845    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.124    18.969 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.820    19.789    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X39Y70         LUT6 (Prop_lut6_I2_O)        0.124    19.913 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    19.913    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.311 r  bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.311    bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.645 r  bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.985    21.629    L_reg/L_1506c5fc_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.303    21.932 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.784    22.716    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X40Y70         LUT5 (Prop_lut5_I0_O)        0.124    22.840 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.945    23.785    bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y67         LUT2 (Prop_lut2_I0_O)        0.149    23.934 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.695    24.629    L_reg/i__carry_i_13__1_0
    SLICE_X36Y67         LUT5 (Prop_lut5_I1_O)        0.381    25.010 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.800    25.810    L_reg/i__carry_i_18__1_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.326    26.136 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.565    26.701    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y68         LUT3 (Prop_lut3_I1_O)        0.120    26.821 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.538    27.358    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X38Y68         LUT5 (Prop_lut5_I0_O)        0.327    27.685 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.685    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.218 r  bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.218    bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.335 r  bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.335    bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.554 r  bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.802    29.356    bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y70         LUT6 (Prop_lut6_I1_O)        0.295    29.651 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.796    30.447    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.124    30.571 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.936    31.507    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y66         LUT3 (Prop_lut3_I1_O)        0.124    31.631 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.485    32.116    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124    32.240 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.992    33.232    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y65         LUT4 (Prop_lut4_I2_O)        0.152    33.384 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.726    37.110    bseg_OBUF[3]
    N13                  OBUF (Prop_obuf_I_O)         3.773    40.884 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.884    bseg[3]
    N13                                                               r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.734ns  (logic 11.840ns (33.133%)  route 23.894ns (66.867%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          1.946     7.536    L_reg/M_sm_pac[4]
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.660 f  L_reg/L_1506c5fc_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.819     8.478    L_reg/L_1506c5fc_remainder0_carry_i_25_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.602 f  L_reg/L_1506c5fc_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.973     9.576    L_reg/L_1506c5fc_remainder0_carry_i_12_n_0
    SLICE_X33Y64         LUT3 (Prop_lut3_I0_O)        0.124     9.700 f  L_reg/L_1506c5fc_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.451    10.150    L_reg/L_1506c5fc_remainder0_carry_i_20_n_0
    SLICE_X33Y64         LUT5 (Prop_lut5_I4_O)        0.118    10.268 r  L_reg/L_1506c5fc_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.757    11.025    L_reg/L_1506c5fc_remainder0_carry_i_10_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I1_O)        0.326    11.351 r  L_reg/L_1506c5fc_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.351    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.901 r  aseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.901    aseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.123 r  aseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.873    12.995    L_reg/L_1506c5fc_remainder0[4]
    SLICE_X32Y62         LUT3 (Prop_lut3_I0_O)        0.293    13.288 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.018    14.307    L_reg/i__carry__1_i_14_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.326    14.633 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.433    15.066    L_reg/i__carry__1_i_15_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I3_O)        0.150    15.216 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.403    16.619    L_reg/i__carry__1_i_9_n_0
    SLICE_X30Y62         LUT5 (Prop_lut5_I4_O)        0.348    16.967 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.808    17.775    L_reg/i__carry_i_19_n_0
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.356    18.131 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.828    18.959    L_reg/i__carry_i_11_n_0
    SLICE_X29Y60         LUT2 (Prop_lut2_I1_O)        0.326    19.285 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    19.757    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X31Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.264 r  aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.264    aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.378 r  aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.378    aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.712 r  aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.981    21.693    L_reg/L_1506c5fc_remainder0_inferred__1/i__carry__2[1]
    SLICE_X32Y61         LUT5 (Prop_lut5_I4_O)        0.303    21.996 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.491    22.487    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X32Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.611 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.646    23.257    aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0_0
    SLICE_X32Y60         LUT2 (Prop_lut2_I0_O)        0.124    23.381 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.959    24.341    L_reg/i__carry_i_13_0
    SLICE_X31Y57         LUT5 (Prop_lut5_I1_O)        0.150    24.491 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.791    25.281    L_reg/i__carry_i_18_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.326    25.607 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.595    26.202    L_reg/i__carry_i_13_n_0
    SLICE_X31Y58         LUT3 (Prop_lut3_I1_O)        0.150    26.352 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.723    27.075    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y58         LUT5 (Prop_lut5_I0_O)        0.326    27.401 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.401    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.934 r  aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.934    aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.051 r  aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.051    aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.168 r  aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.168    aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.387 r  aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.000    29.387    aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.295    29.682 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    30.490    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.614 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.016    31.629    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.753 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.806    32.559    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.124    32.683 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.982    33.665    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X32Y56         LUT4 (Prop_lut4_I3_O)        0.154    33.819 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.317    37.136    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.732    40.868 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.868    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.726ns  (logic 11.226ns (31.421%)  route 24.501ns (68.579%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=20, routed)          1.982     7.572    L_reg/M_sm_timer[4]
    SLICE_X55Y68         LUT2 (Prop_lut2_I1_O)        0.124     7.696 f  L_reg/L_1506c5fc_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.965     8.661    L_reg/L_1506c5fc_remainder0_carry_i_25__1_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.785 f  L_reg/L_1506c5fc_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.041     9.826    L_reg/L_1506c5fc_remainder0_carry_i_12__1_n_0
    SLICE_X53Y68         LUT3 (Prop_lut3_I0_O)        0.152     9.978 f  L_reg/L_1506c5fc_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.646    L_reg/L_1506c5fc_remainder0_carry_i_20__1_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.360    11.006 r  L_reg/L_1506c5fc_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.833    11.839    L_reg/L_1506c5fc_remainder0_carry_i_10__1_n_0
    SLICE_X52Y67         LUT4 (Prop_lut4_I1_O)        0.326    12.165 r  L_reg/L_1506c5fc_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.165    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.698 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.698    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.021 f  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.428    14.449    L_reg/L_1506c5fc_remainder0_3[5]
    SLICE_X56Y70         LUT3 (Prop_lut3_I2_O)        0.306    14.755 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.772    15.527    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I2_O)        0.124    15.651 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.808    16.459    L_reg/i__carry_i_26__4_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.583 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.151    17.734    L_reg/i__carry_i_24__4_n_0
    SLICE_X56Y70         LUT5 (Prop_lut5_I2_O)        0.146    17.880 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.808    18.688    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y70         LUT3 (Prop_lut3_I0_O)        0.356    19.044 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.120    20.164    L_reg/i__carry_i_11__3_n_0
    SLICE_X51Y69         LUT2 (Prop_lut2_I1_O)        0.326    20.490 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.640    21.130    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.650 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.650    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.767 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.767    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.090 f  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.853    22.943    L_reg/L_1506c5fc_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X52Y71         LUT5 (Prop_lut5_I4_O)        0.306    23.249 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.161    23.410    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X52Y71         LUT5 (Prop_lut5_I0_O)        0.124    23.534 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.971    24.505    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0_0
    SLICE_X49Y71         LUT2 (Prop_lut2_I0_O)        0.124    24.629 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.692    25.321    L_reg/i__carry_i_13__3_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I0_O)        0.124    25.445 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           1.138    26.583    L_reg/i__carry_i_24__3_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I4_O)        0.124    26.707 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.617    27.325    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y69         LUT3 (Prop_lut3_I1_O)        0.153    27.478 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.124    28.601    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.327    28.928 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.928    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.461 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.461    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.578 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.578    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.797 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.657    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X51Y71         LUT6 (Prop_lut6_I1_O)        0.295    30.952 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.583    31.535    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124    31.659 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.842    32.501    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.124    32.625 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.081    33.706    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I3_O)        0.124    33.830 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.210    35.041    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.124    35.165 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.152    37.317    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    40.860 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.860    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.705ns  (logic 11.624ns (32.554%)  route 24.082ns (67.446%))
  Logic Levels:           31  (CARRY4=6 LUT2=3 LUT3=3 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          1.783     7.374    L_reg/M_sm_pbc[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.498 f  L_reg/L_1506c5fc_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.786     8.284    L_reg/L_1506c5fc_remainder0_carry_i_25__0_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.408 f  L_reg/L_1506c5fc_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.905     9.313    L_reg/L_1506c5fc_remainder0_carry_i_12__0_n_0
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.150     9.463 f  L_reg/L_1506c5fc_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.131    L_reg/L_1506c5fc_remainder0_carry_i_20__0_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.360    10.491 r  L_reg/L_1506c5fc_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.806    11.297    L_reg/L_1506c5fc_remainder0_carry_i_10__0_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I1_O)        0.326    11.623 r  L_reg/L_1506c5fc_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.623    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.266 r  bseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry/O[3]
                         net (fo=1, routed)           0.623    12.889    L_reg/L_1506c5fc_remainder0_1[3]
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.307    13.196 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.501    14.697    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X40Y71         LUT2 (Prop_lut2_I1_O)        0.152    14.849 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.675    15.524    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I0_O)        0.326    15.850 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.950    16.800    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X40Y72         LUT3 (Prop_lut3_I1_O)        0.152    16.952 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.836    17.787    L_reg/i__carry_i_20__2_n_0
    SLICE_X40Y72         LUT4 (Prop_lut4_I3_O)        0.332    18.119 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.725    18.845    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.124    18.969 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.820    19.789    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X39Y70         LUT6 (Prop_lut6_I2_O)        0.124    19.913 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    19.913    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.311 r  bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.311    bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.645 r  bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.985    21.629    L_reg/L_1506c5fc_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.303    21.932 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.784    22.716    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X40Y70         LUT5 (Prop_lut5_I0_O)        0.124    22.840 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.945    23.785    bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y67         LUT2 (Prop_lut2_I0_O)        0.149    23.934 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.695    24.629    L_reg/i__carry_i_13__1_0
    SLICE_X36Y67         LUT5 (Prop_lut5_I1_O)        0.381    25.010 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.800    25.810    L_reg/i__carry_i_18__1_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.326    26.136 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.565    26.701    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y68         LUT3 (Prop_lut3_I1_O)        0.120    26.821 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.538    27.358    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X38Y68         LUT5 (Prop_lut5_I0_O)        0.327    27.685 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.685    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.218 r  bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.218    bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.335 r  bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.335    bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.554 r  bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.802    29.356    bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y70         LUT6 (Prop_lut6_I1_O)        0.295    29.651 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.796    30.447    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.124    30.571 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.748    31.320    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I2_O)        0.124    31.444 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.810    32.254    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I5_O)        0.124    32.378 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.742    33.120    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X39Y65         LUT4 (Prop_lut4_I1_O)        0.150    33.270 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.795    37.065    bseg_OBUF[4]
    N11                  OBUF (Prop_obuf_I_O)         3.776    40.840 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.840    bseg[4]
    N11                                                               r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.687ns  (logic 11.634ns (32.599%)  route 24.054ns (67.401%))
  Logic Levels:           31  (CARRY4=6 LUT2=3 LUT3=3 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          1.783     7.374    L_reg/M_sm_pbc[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.498 f  L_reg/L_1506c5fc_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.786     8.284    L_reg/L_1506c5fc_remainder0_carry_i_25__0_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.408 f  L_reg/L_1506c5fc_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.905     9.313    L_reg/L_1506c5fc_remainder0_carry_i_12__0_n_0
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.150     9.463 f  L_reg/L_1506c5fc_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.131    L_reg/L_1506c5fc_remainder0_carry_i_20__0_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.360    10.491 r  L_reg/L_1506c5fc_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.806    11.297    L_reg/L_1506c5fc_remainder0_carry_i_10__0_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I1_O)        0.326    11.623 r  L_reg/L_1506c5fc_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.623    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.266 r  bseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry/O[3]
                         net (fo=1, routed)           0.623    12.889    L_reg/L_1506c5fc_remainder0_1[3]
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.307    13.196 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.501    14.697    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X40Y71         LUT2 (Prop_lut2_I1_O)        0.152    14.849 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.675    15.524    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I0_O)        0.326    15.850 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.950    16.800    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X40Y72         LUT3 (Prop_lut3_I1_O)        0.152    16.952 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.836    17.787    L_reg/i__carry_i_20__2_n_0
    SLICE_X40Y72         LUT4 (Prop_lut4_I3_O)        0.332    18.119 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.725    18.845    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.124    18.969 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.820    19.789    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X39Y70         LUT6 (Prop_lut6_I2_O)        0.124    19.913 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    19.913    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.311 r  bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.311    bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.645 r  bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.985    21.629    L_reg/L_1506c5fc_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.303    21.932 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.784    22.716    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X40Y70         LUT5 (Prop_lut5_I0_O)        0.124    22.840 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.945    23.785    bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y67         LUT2 (Prop_lut2_I0_O)        0.149    23.934 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.695    24.629    L_reg/i__carry_i_13__1_0
    SLICE_X36Y67         LUT5 (Prop_lut5_I1_O)        0.381    25.010 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.800    25.810    L_reg/i__carry_i_18__1_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.326    26.136 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.565    26.701    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y68         LUT3 (Prop_lut3_I1_O)        0.120    26.821 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.538    27.358    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X38Y68         LUT5 (Prop_lut5_I0_O)        0.327    27.685 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.685    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.218 r  bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.218    bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.335 r  bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.335    bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.554 r  bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.802    29.356    bseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y70         LUT6 (Prop_lut6_I1_O)        0.295    29.651 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.796    30.447    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.124    30.571 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.748    31.320    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I2_O)        0.124    31.444 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.810    32.254    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I5_O)        0.124    32.378 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.991    33.369    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.152    33.521 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.517    37.039    bseg_OBUF[9]
    P13                  OBUF (Prop_obuf_I_O)         3.784    40.822 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.822    bseg[9]
    P13                                                               r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.683ns  (logic 11.208ns (31.409%)  route 24.475ns (68.591%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=20, routed)          1.982     7.572    L_reg/M_sm_timer[4]
    SLICE_X55Y68         LUT2 (Prop_lut2_I1_O)        0.124     7.696 f  L_reg/L_1506c5fc_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.965     8.661    L_reg/L_1506c5fc_remainder0_carry_i_25__1_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.785 f  L_reg/L_1506c5fc_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.041     9.826    L_reg/L_1506c5fc_remainder0_carry_i_12__1_n_0
    SLICE_X53Y68         LUT3 (Prop_lut3_I0_O)        0.152     9.978 f  L_reg/L_1506c5fc_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.646    L_reg/L_1506c5fc_remainder0_carry_i_20__1_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.360    11.006 r  L_reg/L_1506c5fc_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.833    11.839    L_reg/L_1506c5fc_remainder0_carry_i_10__1_n_0
    SLICE_X52Y67         LUT4 (Prop_lut4_I1_O)        0.326    12.165 r  L_reg/L_1506c5fc_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.165    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.698 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.698    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.021 f  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.428    14.449    L_reg/L_1506c5fc_remainder0_3[5]
    SLICE_X56Y70         LUT3 (Prop_lut3_I2_O)        0.306    14.755 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.772    15.527    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I2_O)        0.124    15.651 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.808    16.459    L_reg/i__carry_i_26__4_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.583 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.151    17.734    L_reg/i__carry_i_24__4_n_0
    SLICE_X56Y70         LUT5 (Prop_lut5_I2_O)        0.146    17.880 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.808    18.688    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y70         LUT3 (Prop_lut3_I0_O)        0.356    19.044 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.120    20.164    L_reg/i__carry_i_11__3_n_0
    SLICE_X51Y69         LUT2 (Prop_lut2_I1_O)        0.326    20.490 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.640    21.130    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.650 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.650    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.767 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.767    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.090 f  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.853    22.943    L_reg/L_1506c5fc_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X52Y71         LUT5 (Prop_lut5_I4_O)        0.306    23.249 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.161    23.410    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X52Y71         LUT5 (Prop_lut5_I0_O)        0.124    23.534 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.971    24.505    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0_0
    SLICE_X49Y71         LUT2 (Prop_lut2_I0_O)        0.124    24.629 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.692    25.321    L_reg/i__carry_i_13__3_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I0_O)        0.124    25.445 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           1.138    26.583    L_reg/i__carry_i_24__3_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I4_O)        0.124    26.707 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.617    27.325    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y69         LUT3 (Prop_lut3_I1_O)        0.153    27.478 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.124    28.601    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.327    28.928 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.928    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.461 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.461    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.578 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.578    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.797 f  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.657    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X51Y71         LUT6 (Prop_lut6_I1_O)        0.295    30.952 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.583    31.535    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124    31.659 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.842    32.501    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.124    32.625 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.081    33.706    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I3_O)        0.124    33.830 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.248    35.079    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y73         LUT4 (Prop_lut4_I3_O)        0.124    35.203 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.089    37.291    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    40.817 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.817    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.670ns  (logic 11.457ns (32.121%)  route 24.212ns (67.879%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=20, routed)          1.982     7.572    L_reg/M_sm_timer[4]
    SLICE_X55Y68         LUT2 (Prop_lut2_I1_O)        0.124     7.696 f  L_reg/L_1506c5fc_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.965     8.661    L_reg/L_1506c5fc_remainder0_carry_i_25__1_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.785 f  L_reg/L_1506c5fc_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.041     9.826    L_reg/L_1506c5fc_remainder0_carry_i_12__1_n_0
    SLICE_X53Y68         LUT3 (Prop_lut3_I0_O)        0.152     9.978 f  L_reg/L_1506c5fc_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.646    L_reg/L_1506c5fc_remainder0_carry_i_20__1_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.360    11.006 r  L_reg/L_1506c5fc_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.833    11.839    L_reg/L_1506c5fc_remainder0_carry_i_10__1_n_0
    SLICE_X52Y67         LUT4 (Prop_lut4_I1_O)        0.326    12.165 r  L_reg/L_1506c5fc_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.165    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.698 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.698    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.021 f  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.428    14.449    L_reg/L_1506c5fc_remainder0_3[5]
    SLICE_X56Y70         LUT3 (Prop_lut3_I2_O)        0.306    14.755 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.772    15.527    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I2_O)        0.124    15.651 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.808    16.459    L_reg/i__carry_i_26__4_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.583 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.151    17.734    L_reg/i__carry_i_24__4_n_0
    SLICE_X56Y70         LUT5 (Prop_lut5_I2_O)        0.146    17.880 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.808    18.688    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y70         LUT3 (Prop_lut3_I0_O)        0.356    19.044 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.120    20.164    L_reg/i__carry_i_11__3_n_0
    SLICE_X51Y69         LUT2 (Prop_lut2_I1_O)        0.326    20.490 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.640    21.130    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.650 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.650    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.767 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.767    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.090 f  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.853    22.943    L_reg/L_1506c5fc_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X52Y71         LUT5 (Prop_lut5_I4_O)        0.306    23.249 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.161    23.410    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X52Y71         LUT5 (Prop_lut5_I0_O)        0.124    23.534 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.971    24.505    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0_0
    SLICE_X49Y71         LUT2 (Prop_lut2_I0_O)        0.124    24.629 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.692    25.321    L_reg/i__carry_i_13__3_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I0_O)        0.124    25.445 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           1.138    26.583    L_reg/i__carry_i_24__3_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I4_O)        0.124    26.707 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.617    27.325    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y69         LUT3 (Prop_lut3_I1_O)        0.153    27.478 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.124    28.601    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.327    28.928 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.928    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.461 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.461    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.578 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.578    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.797 f  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.657    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X51Y71         LUT6 (Prop_lut6_I1_O)        0.295    30.952 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.583    31.535    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124    31.659 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.842    32.501    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.124    32.625 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.081    33.706    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I3_O)        0.124    33.830 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.237    35.068    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.116    35.184 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.837    37.020    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.783    40.804 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.804    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.665ns  (logic 11.416ns (32.008%)  route 24.249ns (67.992%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=20, routed)          1.982     7.572    L_reg/M_sm_timer[4]
    SLICE_X55Y68         LUT2 (Prop_lut2_I1_O)        0.124     7.696 f  L_reg/L_1506c5fc_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.965     8.661    L_reg/L_1506c5fc_remainder0_carry_i_25__1_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.785 f  L_reg/L_1506c5fc_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.041     9.826    L_reg/L_1506c5fc_remainder0_carry_i_12__1_n_0
    SLICE_X53Y68         LUT3 (Prop_lut3_I0_O)        0.152     9.978 f  L_reg/L_1506c5fc_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.646    L_reg/L_1506c5fc_remainder0_carry_i_20__1_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.360    11.006 r  L_reg/L_1506c5fc_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.833    11.839    L_reg/L_1506c5fc_remainder0_carry_i_10__1_n_0
    SLICE_X52Y67         LUT4 (Prop_lut4_I1_O)        0.326    12.165 r  L_reg/L_1506c5fc_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.165    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.698 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.698    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.021 f  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.428    14.449    L_reg/L_1506c5fc_remainder0_3[5]
    SLICE_X56Y70         LUT3 (Prop_lut3_I2_O)        0.306    14.755 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.772    15.527    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I2_O)        0.124    15.651 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.808    16.459    L_reg/i__carry_i_26__4_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.583 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.151    17.734    L_reg/i__carry_i_24__4_n_0
    SLICE_X56Y70         LUT5 (Prop_lut5_I2_O)        0.146    17.880 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.808    18.688    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y70         LUT3 (Prop_lut3_I0_O)        0.356    19.044 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.120    20.164    L_reg/i__carry_i_11__3_n_0
    SLICE_X51Y69         LUT2 (Prop_lut2_I1_O)        0.326    20.490 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.640    21.130    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.650 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.650    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.767 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.767    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.090 f  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.853    22.943    L_reg/L_1506c5fc_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X52Y71         LUT5 (Prop_lut5_I4_O)        0.306    23.249 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.161    23.410    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X52Y71         LUT5 (Prop_lut5_I0_O)        0.124    23.534 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.971    24.505    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0_0
    SLICE_X49Y71         LUT2 (Prop_lut2_I0_O)        0.124    24.629 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.692    25.321    L_reg/i__carry_i_13__3_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I0_O)        0.124    25.445 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           1.138    26.583    L_reg/i__carry_i_24__3_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I4_O)        0.124    26.707 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.617    27.325    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y69         LUT3 (Prop_lut3_I1_O)        0.153    27.478 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.124    28.601    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.327    28.928 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.928    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.461 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.461    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.578 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.578    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.797 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.657    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X51Y71         LUT6 (Prop_lut6_I1_O)        0.295    30.952 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.583    31.535    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124    31.659 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.842    32.501    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.124    32.625 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.081    33.706    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I3_O)        0.124    33.830 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.248    35.079    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.117    35.196 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.863    37.058    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.741    40.799 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.799    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.647ns  (logic 11.441ns (32.095%)  route 24.206ns (67.905%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=20, routed)          1.982     7.572    L_reg/M_sm_timer[4]
    SLICE_X55Y68         LUT2 (Prop_lut2_I1_O)        0.124     7.696 f  L_reg/L_1506c5fc_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.965     8.661    L_reg/L_1506c5fc_remainder0_carry_i_25__1_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.785 f  L_reg/L_1506c5fc_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.041     9.826    L_reg/L_1506c5fc_remainder0_carry_i_12__1_n_0
    SLICE_X53Y68         LUT3 (Prop_lut3_I0_O)        0.152     9.978 f  L_reg/L_1506c5fc_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.646    L_reg/L_1506c5fc_remainder0_carry_i_20__1_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.360    11.006 r  L_reg/L_1506c5fc_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.833    11.839    L_reg/L_1506c5fc_remainder0_carry_i_10__1_n_0
    SLICE_X52Y67         LUT4 (Prop_lut4_I1_O)        0.326    12.165 r  L_reg/L_1506c5fc_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.165    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.698 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.698    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.021 f  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.428    14.449    L_reg/L_1506c5fc_remainder0_3[5]
    SLICE_X56Y70         LUT3 (Prop_lut3_I2_O)        0.306    14.755 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.772    15.527    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I2_O)        0.124    15.651 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.808    16.459    L_reg/i__carry_i_26__4_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.583 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.151    17.734    L_reg/i__carry_i_24__4_n_0
    SLICE_X56Y70         LUT5 (Prop_lut5_I2_O)        0.146    17.880 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.808    18.688    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y70         LUT3 (Prop_lut3_I0_O)        0.356    19.044 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.120    20.164    L_reg/i__carry_i_11__3_n_0
    SLICE_X51Y69         LUT2 (Prop_lut2_I1_O)        0.326    20.490 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.640    21.130    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.650 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.650    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.767 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.767    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.090 f  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.853    22.943    L_reg/L_1506c5fc_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X52Y71         LUT5 (Prop_lut5_I4_O)        0.306    23.249 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.161    23.410    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X52Y71         LUT5 (Prop_lut5_I0_O)        0.124    23.534 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.971    24.505    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0_0
    SLICE_X49Y71         LUT2 (Prop_lut2_I0_O)        0.124    24.629 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.692    25.321    L_reg/i__carry_i_13__3_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I0_O)        0.124    25.445 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           1.138    26.583    L_reg/i__carry_i_24__3_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I4_O)        0.124    26.707 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.617    27.325    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y69         LUT3 (Prop_lut3_I1_O)        0.153    27.478 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.124    28.601    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.327    28.928 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.928    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.461 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.461    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.578 r  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.578    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.797 f  timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.657    timerseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X51Y71         LUT6 (Prop_lut6_I1_O)        0.295    30.952 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.583    31.535    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124    31.659 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.842    32.501    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.124    32.625 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.081    33.706    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I3_O)        0.124    33.830 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.210    35.041    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.153    35.194 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.857    37.051    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.730    40.781 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.781    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.559ns  (logic 11.832ns (33.275%)  route 23.727ns (66.725%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          1.946     7.536    L_reg/M_sm_pac[4]
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.660 f  L_reg/L_1506c5fc_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.819     8.478    L_reg/L_1506c5fc_remainder0_carry_i_25_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.602 f  L_reg/L_1506c5fc_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.973     9.576    L_reg/L_1506c5fc_remainder0_carry_i_12_n_0
    SLICE_X33Y64         LUT3 (Prop_lut3_I0_O)        0.124     9.700 f  L_reg/L_1506c5fc_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.451    10.150    L_reg/L_1506c5fc_remainder0_carry_i_20_n_0
    SLICE_X33Y64         LUT5 (Prop_lut5_I4_O)        0.118    10.268 r  L_reg/L_1506c5fc_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.757    11.025    L_reg/L_1506c5fc_remainder0_carry_i_10_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I1_O)        0.326    11.351 r  L_reg/L_1506c5fc_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.351    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.901 r  aseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.901    aseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.123 r  aseg_driver/decimal_renderer/L_1506c5fc_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.873    12.995    L_reg/L_1506c5fc_remainder0[4]
    SLICE_X32Y62         LUT3 (Prop_lut3_I0_O)        0.293    13.288 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.018    14.307    L_reg/i__carry__1_i_14_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.326    14.633 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.433    15.066    L_reg/i__carry__1_i_15_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I3_O)        0.150    15.216 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.403    16.619    L_reg/i__carry__1_i_9_n_0
    SLICE_X30Y62         LUT5 (Prop_lut5_I4_O)        0.348    16.967 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.808    17.775    L_reg/i__carry_i_19_n_0
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.356    18.131 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.828    18.959    L_reg/i__carry_i_11_n_0
    SLICE_X29Y60         LUT2 (Prop_lut2_I1_O)        0.326    19.285 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    19.757    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X31Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.264 r  aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.264    aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.378 r  aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.378    aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.712 r  aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.981    21.693    L_reg/L_1506c5fc_remainder0_inferred__1/i__carry__2[1]
    SLICE_X32Y61         LUT5 (Prop_lut5_I4_O)        0.303    21.996 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.491    22.487    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X32Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.611 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.646    23.257    aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__0/i__carry__0_0
    SLICE_X32Y60         LUT2 (Prop_lut2_I0_O)        0.124    23.381 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.959    24.341    L_reg/i__carry_i_13_0
    SLICE_X31Y57         LUT5 (Prop_lut5_I1_O)        0.150    24.491 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.791    25.281    L_reg/i__carry_i_18_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.326    25.607 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.595    26.202    L_reg/i__carry_i_13_n_0
    SLICE_X31Y58         LUT3 (Prop_lut3_I1_O)        0.150    26.352 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.723    27.075    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y58         LUT5 (Prop_lut5_I0_O)        0.326    27.401 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.401    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.934 r  aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.934    aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.051 r  aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.051    aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.168 r  aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.168    aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.387 f  aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.000    29.387    aseg_driver/decimal_renderer/L_1506c5fc_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.295    29.682 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    30.490    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.614 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.016    31.629    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.753 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.806    32.559    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.124    32.683 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.968    33.651    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X32Y56         LUT4 (Prop_lut4_I3_O)        0.152    33.803 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.163    36.967    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.726    40.693 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.693    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     2.124    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.349 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.349    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.373ns (73.697%)  route 0.490ns (26.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.533    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.674 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.490     2.164    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.396 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.396    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_834529620[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.438ns (72.858%)  route 0.536ns (27.142%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.596     1.540    forLoop_idx_0_834529620[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  forLoop_idx_0_834529620[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  forLoop_idx_0_834529620[1].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.157     1.861    forLoop_idx_0_834529620[1].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X65Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.906 r  forLoop_idx_0_834529620[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.379     2.285    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.514 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.514    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_834529620[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.421ns (71.263%)  route 0.573ns (28.737%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.588     1.532    forLoop_idx_0_834529620[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  forLoop_idx_0_834529620[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  forLoop_idx_0_834529620[0].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.065     1.738    forLoop_idx_0_834529620[0].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X64Y66         LUT6 (Prop_lut6_I4_O)        0.045     1.783 r  forLoop_idx_0_834529620[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=9, routed)           0.508     2.291    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.525 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.525    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 1.403ns (65.995%)  route 0.723ns (34.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  sm/D_debug_dff_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  sm/D_debug_dff_q_reg[2]/Q
                         net (fo=1, routed)           0.723     2.394    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.633 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.633    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.406ns (63.826%)  route 0.797ns (36.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X46Y51         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.797     2.468    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.710 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.710    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.409ns (63.646%)  route 0.805ns (36.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X46Y51         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.805     2.475    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.720 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.720    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1272843712[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.926ns  (logic 1.625ns (32.982%)  route 3.301ns (67.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.824     4.325    forLoop_idx_0_1272843712[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.449 r  forLoop_idx_0_1272843712[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.477     4.926    forLoop_idx_0_1272843712[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y45         SRLC32E                                      r  forLoop_idx_0_1272843712[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.518     4.923    forLoop_idx_0_1272843712[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y45         SRLC32E                                      r  forLoop_idx_0_1272843712[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1272843712[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.828ns  (logic 1.615ns (33.450%)  route 3.213ns (66.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.588     4.079    forLoop_idx_0_1272843712[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.203 r  forLoop_idx_0_1272843712[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.625     4.828    forLoop_idx_0_1272843712[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y45         SRLC32E                                      r  forLoop_idx_0_1272843712[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.518     4.923    forLoop_idx_0_1272843712[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y45         SRLC32E                                      r  forLoop_idx_0_1272843712[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.725ns  (logic 1.622ns (34.336%)  route 3.103ns (65.664%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.339     3.838    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X60Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.962 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.764     4.725    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y45         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.518     4.923    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y45         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1272843712[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.690ns  (logic 1.647ns (35.127%)  route 3.042ns (64.873%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.412     3.905    forLoop_idx_0_1272843712[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.154     4.059 r  forLoop_idx_0_1272843712[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.630     4.690    forLoop_idx_0_1272843712[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y49         SRLC32E                                      r  forLoop_idx_0_1272843712[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.519     4.924    forLoop_idx_0_1272843712[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y49         SRLC32E                                      r  forLoop_idx_0_1272843712[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1272843712[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.368ns  (logic 1.619ns (37.053%)  route 2.750ns (62.947%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.084     3.578    forLoop_idx_0_1272843712[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.702 r  forLoop_idx_0_1272843712[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.666     4.368    forLoop_idx_0_1272843712[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y45         SRLC32E                                      r  forLoop_idx_0_1272843712[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.518     4.923    forLoop_idx_0_1272843712[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y45         SRLC32E                                      r  forLoop_idx_0_1272843712[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.960ns  (logic 1.628ns (41.104%)  route 2.332ns (58.896%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.791     3.295    reset_cond/butt_reset_IBUF
    SLICE_X63Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.419 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.541     3.960    reset_cond/M_reset_cond_in
    SLICE_X62Y64         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y64         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.956ns  (logic 1.628ns (41.149%)  route 2.328ns (58.851%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.791     3.295    reset_cond/butt_reset_IBUF
    SLICE_X63Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.419 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.537     3.956    reset_cond/M_reset_cond_in
    SLICE_X63Y64         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y64         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.956ns  (logic 1.628ns (41.149%)  route 2.328ns (58.851%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.791     3.295    reset_cond/butt_reset_IBUF
    SLICE_X63Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.419 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.537     3.956    reset_cond/M_reset_cond_in
    SLICE_X63Y64         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y64         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.956ns  (logic 1.628ns (41.149%)  route 2.328ns (58.851%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.791     3.295    reset_cond/butt_reset_IBUF
    SLICE_X63Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.419 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.537     3.956    reset_cond/M_reset_cond_in
    SLICE_X63Y64         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.956ns  (logic 1.628ns (41.149%)  route 2.328ns (58.851%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.791     3.295    reset_cond/butt_reset_IBUF
    SLICE_X63Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.419 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.537     3.956    reset_cond/M_reset_cond_in
    SLICE_X63Y64         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_834529620[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.300ns (35.507%)  route 0.544ns (64.493%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.375     0.630    forLoop_idx_0_834529620[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y71         LUT1 (Prop_lut1_I0_O)        0.045     0.675 r  forLoop_idx_0_834529620[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.169     0.844    forLoop_idx_0_834529620[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y68         SRLC32E                                      r  forLoop_idx_0_834529620[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.854     2.044    forLoop_idx_0_834529620[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y68         SRLC32E                                      r  forLoop_idx_0_834529620[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_834529620[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.307ns (27.239%)  route 0.820ns (72.761%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.660     0.922    forLoop_idx_0_834529620[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.967 r  forLoop_idx_0_834529620[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.160     1.127    forLoop_idx_0_834529620[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X60Y49         SRLC32E                                      r  forLoop_idx_0_834529620[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.865     2.055    forLoop_idx_0_834529620[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y49         SRLC32E                                      r  forLoop_idx_0_834529620[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.316ns (26.312%)  route 0.886ns (73.688%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.704     0.975    reset_cond/butt_reset_IBUF
    SLICE_X63Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.020 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.182     1.202    reset_cond/M_reset_cond_in
    SLICE_X63Y64         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y64         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.316ns (26.312%)  route 0.886ns (73.688%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.704     0.975    reset_cond/butt_reset_IBUF
    SLICE_X63Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.020 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.182     1.202    reset_cond/M_reset_cond_in
    SLICE_X63Y64         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y64         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.316ns (26.312%)  route 0.886ns (73.688%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.704     0.975    reset_cond/butt_reset_IBUF
    SLICE_X63Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.020 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.182     1.202    reset_cond/M_reset_cond_in
    SLICE_X63Y64         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.316ns (26.312%)  route 0.886ns (73.688%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.704     0.975    reset_cond/butt_reset_IBUF
    SLICE_X63Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.020 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.182     1.202    reset_cond/M_reset_cond_in
    SLICE_X63Y64         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.207ns  (logic 0.316ns (26.217%)  route 0.890ns (73.783%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.704     0.975    reset_cond/butt_reset_IBUF
    SLICE_X63Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.020 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.186     1.207    reset_cond/M_reset_cond_in
    SLICE_X62Y64         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y64         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1272843712[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.356ns  (logic 0.307ns (22.664%)  route 1.049ns (77.336%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.809     1.071    forLoop_idx_0_1272843712[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.116 r  forLoop_idx_0_1272843712[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.240     1.356    forLoop_idx_0_1272843712[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y45         SRLC32E                                      r  forLoop_idx_0_1272843712[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.864     2.054    forLoop_idx_0_1272843712[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y45         SRLC32E                                      r  forLoop_idx_0_1272843712[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1272843712[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.465ns  (logic 0.305ns (20.818%)  route 1.160ns (79.182%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.943     1.204    forLoop_idx_0_1272843712[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.044     1.248 r  forLoop_idx_0_1272843712[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.217     1.465    forLoop_idx_0_1272843712[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y49         SRLC32E                                      r  forLoop_idx_0_1272843712[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.865     2.055    forLoop_idx_0_1272843712[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y49         SRLC32E                                      r  forLoop_idx_0_1272843712[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.499ns  (logic 0.311ns (20.757%)  route 1.188ns (79.243%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.906     1.172    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X60Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.217 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.282     1.499    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y45         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.864     2.054    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y45         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK





