# Digital Systems' First Assignment

## Description

This assingment main proposal is to implement and test using VHDL and Vivado an incrementor/decrementor whose output in two 7-segments display.
You can found also the [assignment statement](Enunciado.pdf) and the [report](Trab1_SD_2020_2_WELLINGTON_ESPINDULA.pdf)

To implement this, it was used the following schematic:
<img src='imgs/schematic.png'/>

## Authors

Wellington Espindula: Main Author <br>
Fernanda Lima Kastensmidt, Ph.D.: Digital Systems' Professor
