Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_typ_1p2V_3p3V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/24-openroad-globalplacementskipio/top.odb'…
Reading design constraints file at '/home/designer/shared/FSE-LMS/design/constrains/constrains.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
+ place_pins -hor_layers Metal3 -ver_layers Metal2
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0001] Number of available slots 2440
[INFO PPL-0002] Number of I/O             8
[INFO PPL-0003] Number of I/O w/sink      8
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 3213.55 um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.
Updating metrics…
Cell type report:                       Count       Area
  Buffer                                    4      29.03
  Inverter                                397    2160.95
  Sequential cell                         804   39387.00
  Multi-Input combinational cell        11380  117300.96
  Total                                 12585  158877.94
Writing OpenROAD database to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/25-openroad-ioplacement/top.odb'…
Writing netlist to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/25-openroad-ioplacement/top.nl.v'…
Writing powered netlist to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/25-openroad-ioplacement/top.pnl.v'…
Writing layout to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/25-openroad-ioplacement/top.def'…
Writing timing constraints to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/25-openroad-ioplacement/top.sdc'…
