,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/Radio-Stack/caravel_ft8_receiver.git,2022-04-12 01:21:08+00:00,A fully-integrated FT8 protocol receiver on 130nm CMOS,3,Radio-Stack/caravel_ft8_receiver,480608977,Verilog,caravel_ft8_receiver,16306,56,2024-02-26 02:41:02+00:00,[],https://api.github.com/licenses/apache-2.0
1,https://github.com/MZhao-ouo/For_HDU_ISE_Victims.git,2022-04-09 08:16:19+00:00,帮助HDUer走出ISE的阴影，拥抱Vivado,1,MZhao-ouo/For_HDU_ISE_Victims,479662665,Verilog,For_HDU_ISE_Victims,4779,18,2024-01-02 02:25:17+00:00,[],None
2,https://github.com/GoWest279/XuanTie-C910-FPGA.git,2022-04-11 00:07:51+00:00,,3,GoWest279/XuanTie-C910-FPGA,480172055,Verilog,XuanTie-C910-FPGA,24708,14,2024-01-26 14:07:58+00:00,[],https://api.github.com/licenses/apache-2.0
3,https://github.com/Milo-F/PCIe_AXI.git,2022-03-28 06:52:35+00:00,PCIe Memory R/W TLP与AXI总线桥,2,Milo-F/PCIe_AXI,474880865,Verilog,PCIe_AXI,1777,14,2024-04-01 15:00:18+00:00,[],None
4,https://github.com/emeb/ESP32C3_FPGA.git,2022-04-10 22:22:45+00:00,,3,emeb/ESP32C3_FPGA,480154458,Verilog,ESP32C3_FPGA,7634,13,2023-05-07 07:42:34+00:00,[],https://api.github.com/licenses/mit
5,https://github.com/XBQ314/A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units.git,2022-03-31 05:27:16+00:00,Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元,1,XBQ314/A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units,476163100,Verilog,A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units,31,12,2023-11-17 08:59:10+00:00,[],None
6,https://github.com/Chair-for-Security-Engineering/VERICA.git,2022-04-14 07:06:40+00:00,,2,Chair-for-Security-Engineering/VERICA,481502009,Verilog,VERICA,4936,11,2024-03-14 14:49:10+00:00,[],
7,https://github.com/Wevel/ExperiarSoC.git,2022-03-31 21:01:53+00:00,RISC-V SoC designed for the Efabless Open MPW Program,1,Wevel/ExperiarSoC,476477303,Verilog,ExperiarSoC,1535076,10,2023-05-18 03:34:25+00:00,[],https://api.github.com/licenses/apache-2.0
8,https://github.com/ChrisG1997/pll2022.git,2022-04-06 16:34:16+00:00,Implementation of a Sub-Sampling PLL targeting SerDes Applications in SKYWATER PDK 130nm process,2,ChrisG1997/pll2022,478642457,Verilog,pll2022,69836,9,2023-12-28 14:56:45+00:00,[],None
9,https://github.com/OpenResearchInstitute/adi_adrv9371_zc706.git,2022-04-13 10:24:21+00:00,adi's adrv9371 example integration with DVB-S2 IP,3,OpenResearchInstitute/adi_adrv9371_zc706,481169731,Verilog,adi_adrv9371_zc706,4323,8,2023-07-12 08:38:00+00:00,"['hacktoberfest', 'hacktoberfest-accepted']",None
10,https://github.com/yxgi5/modbus_rtu_slave.git,2022-03-28 07:47:56+00:00,RTL modbus rtu slave for FPGA,1,yxgi5/modbus_rtu_slave,474898538,Verilog,modbus_rtu_slave,1397,8,2023-12-13 11:24:25+00:00,"['fpga', 'modbus', 'rtu', 'rtl']",None
11,https://github.com/lijyhh/LEGv8.git,2022-04-02 14:10:47+00:00,A simple implementation about LEGv8 instruction set using Verilog HDL.,3,lijyhh/LEGv8,477073656,Verilog,LEGv8,739,8,2024-02-20 10:29:32+00:00,[],None
12,https://github.com/armanbarghi/Arm-Architecture.git,2022-04-12 06:09:32+00:00,A pipelined ARM architecture implementation using Verilog and evaluation by the Bubble sorting algorithm on FPGA,0,armanbarghi/Arm-Architecture,480676625,Verilog,Arm-Architecture,260429,7,2023-05-07 12:33:03+00:00,"['arm', 'fpga', 'pipeline', 'verilog']",None
13,https://github.com/somewhatdistracted/OpenEnclave.git,2022-03-29 18:49:29+00:00,Homomorphic Encryption Accelerator Project for the Stanford EE372 tapeout class. We implement the BGV encryption scheme with Skywater-PDK (130nm).,1,somewhatdistracted/OpenEnclave,475577369,Verilog,OpenEnclave,32733,6,2023-10-03 17:29:51+00:00,[],None
14,https://github.com/hypocrasy/NPUSoC.git,2022-04-01 11:20:47+00:00,第四届全国大学生嵌入式比赛SoC,1,hypocrasy/NPUSoC,476690347,Verilog,NPUSoC,19388,6,2024-03-14 06:24:07+00:00,[],None
15,https://github.com/Chair-for-Security-Engineering/LWC-Masking.git,2022-04-05 06:53:50+00:00,,2,Chair-for-Security-Engineering/LWC-Masking,478009244,Verilog,LWC-Masking,7296,6,2023-06-17 10:36:45+00:00,[],
16,https://github.com/lawrie/ulx4m_examples.git,2022-04-12 16:23:58+00:00,Verilog examples for the Ulx4M FPGA board,2,lawrie/ulx4m_examples,480887463,Verilog,ulx4m_examples,111,6,2024-03-15 16:00:29+00:00,[],None
17,https://github.com/TChapman500/16-Bit-CPU.git,2022-04-08 01:21:03+00:00,"A 16-bit CPU with a lot more features than my previous, 8-bit CPU.",0,TChapman500/16-Bit-CPU,479201735,Verilog,16-Bit-CPU,220,5,2023-12-03 14:18:40+00:00,[],None
18,https://github.com/UT-LCA/koios_proxy_benchmarks.git,2022-04-08 17:08:26+00:00,Generate Synthetic Benchmarks for FPGA Research,0,UT-LCA/koios_proxy_benchmarks,479475469,Verilog,koios_proxy_benchmarks,5714,5,2024-04-12 09:31:06+00:00,[],None
19,https://github.com/Mast3rSoda/project_SalVal.git,2022-03-28 18:41:19+00:00,"""Tak jak na obrazku"" - 3/4 by SalVal",0,Mast3rSoda/project_SalVal,475134045,Verilog,project_SalVal,53,5,2022-12-07 19:17:05+00:00,[],None
20,https://github.com/MiSTer-devel/Arcade-Joust2_MiSTer.git,2022-03-28 03:54:43+00:00,Joust2 by darfpga ported to MiSTer,4,MiSTer-devel/Arcade-Joust2_MiSTer,474837611,Verilog,Arcade-Joust2_MiSTer,15566,5,2024-01-28 20:56:21+00:00,[],https://api.github.com/licenses/gpl-2.0
21,https://github.com/WeChatTeam/StandardDFF.git,2022-04-09 12:20:07+00:00,,0,WeChatTeam/StandardDFF,479717741,Verilog,StandardDFF,10,4,2022-04-11 11:09:45+00:00,[],None
22,https://github.com/Chris-Not-Mikey/Fast-ANN-Fieldious.git,2022-04-02 19:06:49+00:00,For EE 372 @ Stanford,0,Chris-Not-Mikey/Fast-ANN-Fieldious,477147558,Verilog,Fast-ANN-Fieldious,2143,4,2023-09-15 17:00:21+00:00,[],None
23,https://github.com/SE-starshippilot/Pipeline-CPU.git,2022-04-14 13:58:22+00:00,,0,SE-starshippilot/Pipeline-CPU,481625253,Verilog,Pipeline-CPU,235,4,2022-06-02 10:05:59+00:00,[],None
24,https://github.com/WeChatTeam/MathFunction.git,2022-04-10 07:33:47+00:00,,0,WeChatTeam/MathFunction,479945564,Verilog,MathFunction,67,4,2022-04-11 11:09:43+00:00,[],None
25,https://github.com/LindaYeyeye/Asynchronous-Fifo.git,2022-04-11 05:36:04+00:00,asynchronous fifo based on verilog,3,LindaYeyeye/Asynchronous-Fifo,480240564,Verilog,Asynchronous-Fifo,8,4,2023-12-05 07:16:03+00:00,[],None
26,https://github.com/WeChatTeam/MPSKCoherent-Demodulation.git,2022-04-09 06:52:48+00:00,,0,WeChatTeam/MPSKCoherent-Demodulation,479644561,Verilog,MPSKCoherent-Demodulation,10020,4,2023-11-15 13:45:09+00:00,[],None
27,https://github.com/gzy02/CPU-MIPS54.git,2022-04-10 15:47:33+00:00,《计算机组成原理》课程项目。使用VerilogHDL语言实现54条MIPS指令的CPU的设计与仿真，并成功运行在FPGA开发板上。,0,gzy02/CPU-MIPS54,480063673,Verilog,CPU-MIPS54,15,4,2024-01-20 12:36:49+00:00,[],None
28,https://github.com/patwarind/Karatsuba_algorithm_for_Multiplication.git,2022-04-05 05:23:36+00:00,Implementation of Karatsuba algorithm for polynomial multiplication i.e. Finite field multiplier,0,patwarind/Karatsuba_algorithm_for_Multiplication,477986254,Verilog,Karatsuba_algorithm_for_Multiplication,140,3,2023-11-10 12:28:46+00:00,[],None
29,https://github.com/sidhantp1906/4-Request-First-Come-First-Serve-Arbiter.git,2022-04-13 17:57:04+00:00,4 request first come first serve arbiter design using verilog HDL,1,sidhantp1906/4-Request-First-Come-First-Serve-Arbiter,481320526,Verilog,4-Request-First-Come-First-Serve-Arbiter,776,3,2023-02-14 20:15:03+00:00,"['arbiter', 'fcfs-scheduling', 'rtl', 'verilog-hdl', 'vlsi', 'xilinx-fpga']",https://api.github.com/licenses/apache-2.0
30,https://github.com/Gavin1999/APB_UART.git,2022-04-09 10:30:26+00:00,"Design source of APB_UART, based on AMBA 3.0.",0,Gavin1999/APB_UART,479692982,Verilog,APB_UART,11,3,2023-05-29 17:17:20+00:00,[],None
31,https://github.com/siriusBl4ck/Kalman-Bhai.git,2022-04-10 17:37:57+00:00,"Study on hardware acceleration of Kalman Filter for various platforms. Implementations include task parallelism in OpenMP, custom hardware in Vitis HLS, Bluespec SystemVerilog using specialized architectures like Systolic Arrays. Compared the resource utilization and speedup across implementations for Kintex 7 FPGA",2,siriusBl4ck/Kalman-Bhai,480092347,Verilog,Kalman-Bhai,26622,3,2023-05-15 07:34:04+00:00,[],https://api.github.com/licenses/mit
32,https://github.com/mikeakohn/glow_memory.git,2022-04-10 15:53:34+00:00,Proof of concept 1 byte of RAM made from glow in the dark stickers and an FPGA.,0,mikeakohn/glow_memory,480065340,Verilog,glow_memory,7,3,2022-04-20 19:25:22+00:00,[],None
33,https://github.com/sdjasj/BUAA-CO-2021.git,2022-04-01 06:09:04+00:00,The code of Computer Organization,0,sdjasj/BUAA-CO-2021,476595242,Verilog,BUAA-CO-2021,26417,3,2023-04-22 12:56:50+00:00,[],None
34,https://github.com/NPJ-NPJ/Image-Processing-on-FPGA.git,2022-04-09 21:02:23+00:00,Code that performs a simple blurring on FPGA,0,NPJ-NPJ/Image-Processing-on-FPGA,479842794,Verilog,Image-Processing-on-FPGA,640,3,2023-12-08 12:59:48+00:00,"['fpga', 'image-processing', 'verilog']",None
35,https://github.com/343t54m/RISV.git,2022-04-09 07:20:44+00:00,基于e203蜂鸟设计与应用开发,0,343t54m/RISV,479650664,Verilog,RISV,7,3,2024-04-02 13:31:43+00:00,[],None
36,https://github.com/zhouwq13/GNN_Accelerator.git,2022-03-29 08:14:42+00:00,,0,zhouwq13/GNN_Accelerator,475344965,Verilog,GNN_Accelerator,18,3,2023-10-17 15:36:54+00:00,[],None
37,https://github.com/WillyChennnn/CNN_hardware_accelerator.git,2022-03-29 17:38:14+00:00,project in course related to VLSI-CAD,0,WillyChennnn/CNN_hardware_accelerator,475552937,Verilog,CNN_hardware_accelerator,2112,3,2024-03-14 13:17:21+00:00,[],None
38,https://github.com/JRRL157/Daubechies-3-Filter-Bank.git,2022-04-06 13:51:18+00:00,Implementation of Daubechies 3 Discrete wavelet Transform with Filter Banks in Verilog.,0,JRRL157/Daubechies-3-Filter-Bank,478581060,Verilog,Daubechies-3-Filter-Bank,6,3,2023-05-15 05:40:48+00:00,[],None
39,https://github.com/cby0730/Simple_CPU.git,2022-04-07 09:37:07+00:00,,2,cby0730/Simple_CPU,478918202,Verilog,Simple_CPU,402,3,2024-04-02 16:49:13+00:00,[],None
40,https://github.com/redchenjs/axi_video_out.git,2022-04-04 13:07:40+00:00,AXI Video Output,0,redchenjs/axi_video_out,477705429,Verilog,axi_video_out,39,2,2023-11-07 03:03:27+00:00,[],None
41,https://github.com/Howard-Liang/ICDC2019_univ_cell_based.git,2022-03-28 17:11:53+00:00,,0,Howard-Liang/ICDC2019_univ_cell_based,475102684,Verilog,ICDC2019_univ_cell_based,487,2,2024-02-28 03:17:51+00:00,[],None
42,https://github.com/MasterPu2020/Coast-_ISC_NPU_CPU_System.git,2022-03-31 16:06:31+00:00,Coast ISC based NPU CPU System,0,MasterPu2020/Coast-_ISC_NPU_CPU_System,476381047,Verilog,Coast-_ISC_NPU_CPU_System,42,2,2023-04-10 06:38:14+00:00,[],None
43,https://github.com/hardik-01/DES-Verilog.git,2022-04-12 13:34:52+00:00,Light-weight DES (Data encryption standard) algorithm using Verilog ,0,hardik-01/DES-Verilog,480824722,Verilog,DES-Verilog,13,2,2024-03-15 13:09:29+00:00,[],None
44,https://github.com/yuchen-mei/ee372-esekf.git,2022-04-12 20:37:52+00:00,,1,yuchen-mei/ee372-esekf,480965782,Verilog,ee372-esekf,816,2,2022-11-05 00:54:41+00:00,[],None
45,https://github.com/Shaanukstar123/SkribblNIOS-Online-Motion-Controlled-Drawing-Game.git,2022-04-02 16:01:35+00:00,Drawing game using motion control of Intel DE-10-lite board with online multiplayer hosted on an Amazon AWS server,0,Shaanukstar123/SkribblNIOS-Online-Motion-Controlled-Drawing-Game,477103185,Verilog,SkribblNIOS-Online-Motion-Controlled-Drawing-Game,132426,2,2023-11-13 15:38:25+00:00,[],None
46,https://github.com/chiehwun/LZ77_Encoder_Decoder.git,2022-04-14 03:04:43+00:00,LZ77 is a lossless data compression algorithm.,0,chiehwun/LZ77_Encoder_Decoder,481448261,Verilog,LZ77_Encoder_Decoder,8599,2,2024-01-15 16:06:34+00:00,[],None
47,https://github.com/hakatu/montpro.git,2022-04-01 16:25:35+00:00,Montgomery Multiply,0,hakatu/montpro,476793163,Verilog,montpro,1247,2,2024-01-28 02:57:17+00:00,[],https://api.github.com/licenses/mit
48,https://github.com/abdelazeem201/Static-Time-Analysis.git,2022-04-01 20:09:15+00:00,Static Time Analysis,1,abdelazeem201/Static-Time-Analysis,476855448,Verilog,Static-Time-Analysis,56,2,2023-05-30 17:09:58+00:00,[],https://api.github.com/licenses/mit
49,https://github.com/ypctw/riscv-cpu-verilog.git,2022-04-12 13:02:04+00:00,RISC-V : Single Cycle CPU  - Computer Organization  ,0,ypctw/riscv-cpu-verilog,480812835,Verilog,riscv-cpu-verilog,685,2,2023-09-28 18:56:17+00:00,"['verilog', 'riscv', 'cpu']",None
50,https://github.com/wove2006/sata3_host_controller.git,2022-04-14 02:29:52+00:00,,2,wove2006/sata3_host_controller,481440332,Verilog,sata3_host_controller,1056,2,2023-10-09 11:24:51+00:00,[],None
51,https://github.com/HaoyuanMa/pipe-cpu-verilog.git,2022-04-13 14:55:41+00:00,基于FPGA的五级流水线CPU(计算机组成原理课程设计),1,HaoyuanMa/pipe-cpu-verilog,481260053,Verilog,pipe-cpu-verilog,25995,2,2024-03-14 07:07:06+00:00,[],None
52,https://github.com/mattvenn/zero_to_asic_mpw6-5c.git,2022-04-14 13:09:12+00:00,,0,mattvenn/zero_to_asic_mpw6-5c,481608746,Verilog,zero_to_asic_mpw6-5c,96315,2,2022-06-06 08:08:14+00:00,[],https://api.github.com/licenses/apache-2.0
53,https://github.com/yuyuranium/fpga-hw3.git,2022-04-13 08:52:12+00:00,Homework 3 of FPGA design,0,yuyuranium/fpga-hw3,481141105,Verilog,fpga-hw3,2271,2,2022-04-26 05:35:45+00:00,[],None
54,https://github.com/GK3077/SRAM.git,2022-04-08 05:17:10+00:00,Verilog code for designing SRAM,0,GK3077/SRAM,479253701,Verilog,SRAM,3,2,2024-01-30 16:56:31+00:00,[],None
55,https://github.com/alirezahabib/sut-dsdl.git,2022-04-05 05:17:53+00:00,"Digital Systems Design Lab, Sharif University of Technology Fall 2022",0,alirezahabib/sut-dsdl,477985021,Verilog,sut-dsdl,11771,2,2024-04-01 12:53:46+00:00,"['digital-systems-design', 'sharif-university', 'verilog']",None
56,https://github.com/EoyoeS/-.git,2022-03-29 12:27:00+00:00,步进电机脉冲分配器,0,EoyoeS/-,475432092,Verilog,-,96,2,2023-10-05 06:51:16+00:00,[],https://api.github.com/licenses/mit
57,https://github.com/Yxd-1/HUST_Digital.git,2022-03-30 11:24:25+00:00,华中科技大学数电实验，数字钟，数码管，三八线译码器，都有注释和引脚文件,0,Yxd-1/HUST_Digital,475846343,Verilog,HUST_Digital,15,2,2024-02-26 13:57:51+00:00,"['hust', 'digital', 'clock', 'decoder']",None
58,https://github.com/Vinaysahotra/evm_verilog.git,2022-04-03 10:09:31+00:00,project related to Electronic voting machine using verilog language in vivado ,0,Vinaysahotra/evm_verilog,477302953,Verilog,evm_verilog,173,2,2024-04-03 18:36:55+00:00,[],None
59,https://github.com/Howard-Liang/Verilog-RISC-V-Processor.git,2022-03-28 13:26:26+00:00,,0,Howard-Liang/Verilog-RISC-V-Processor,475013584,Verilog,Verilog-RISC-V-Processor,119,2,2022-06-03 13:22:26+00:00,[],None
60,https://github.com/FlorianFrank/SPECK_Cipher_Verilog.git,2022-04-03 10:07:49+00:00,Variable SPECK cipher implementation in Verilog.,0,FlorianFrank/SPECK_Cipher_Verilog,477302574,Verilog,SPECK_Cipher_Verilog,5940,2,2023-06-28 08:26:55+00:00,"['cipher', 'decryption', 'encryption', 'fpga', 'hdl', 'speck-128', 'verilog', 'vivado']",None
61,https://github.com/alirezahabib/sut-dsd.git,2022-04-03 13:26:25+00:00,"Digital Systems Design, Sharif University of Technology Fall 2022, Instructor: Dr. Amin Foshati",0,alirezahabib/sut-dsd,477349159,Verilog,sut-dsd,5818,2,2024-04-01 12:52:51+00:00,"['digital-systems-design', 'sharif-university', 'verilog']",None
62,https://github.com/drkntz/QAM_demapper.git,2022-04-14 18:01:10+00:00,Hard decision QAM demapper written in Verilog for FPGA,0,drkntz/QAM_demapper,481701647,Verilog,QAM_demapper,1467,2,2024-02-21 02:10:00+00:00,"['fpga', 'verilog']",None
63,https://github.com/Rishabh-zhcet/Verilog-code-solutions-of-problems-at-HDL-bits.git,2022-04-07 13:34:36+00:00,This repository contains the solutions of Verilog problems on HDL BIts platform.,0,Rishabh-zhcet/Verilog-code-solutions-of-problems-at-HDL-bits,478999762,Verilog,Verilog-code-solutions-of-problems-at-HDL-bits,149,1,2023-01-15 04:36:29+00:00,[],None
64,https://github.com/2047150908/Pipelined-64-bit-double-precision-floating-point-multiplier.git,2022-04-13 02:30:35+00:00,maybe some problems,0,2047150908/Pipelined-64-bit-double-precision-floating-point-multiplier,481043442,Verilog,Pipelined-64-bit-double-precision-floating-point-multiplier,7,1,2022-04-13 02:33:04+00:00,[],None
65,https://github.com/Chiragadiga/Motion_Estimator_28nm.git,2022-04-01 09:16:02+00:00,Design of RTL to GDS2 layout for ME with 15 FPS for 8 bit gray-scale coded pictures with Reference block of 16X16 px and search window of 32X32 px,0,Chiragadiga/Motion_Estimator_28nm,476652431,Verilog,Motion_Estimator_28nm,12293,1,2022-05-24 22:49:57+00:00,[],None
66,https://github.com/BenCrespoDuke/ECE-350-Final-Project.git,2022-04-02 19:40:16+00:00,,0,BenCrespoDuke/ECE-350-Final-Project,477154519,Verilog,ECE-350-Final-Project,7512,1,2022-04-10 05:44:26+00:00,[],None
67,https://github.com/ChristianKamps/Bitcoin_Miner_FPGA.git,2022-04-05 18:00:39+00:00,Bitcoin Miner Implemented on an FPGA,1,ChristianKamps/Bitcoin_Miner_FPGA,478243883,Verilog,Bitcoin_Miner_FPGA,39,1,2022-04-05 21:54:00+00:00,[],https://api.github.com/licenses/mit
68,https://github.com/logesh1000/Hardware-Trojan-Detection-using-Evolutionalry-Algorithms.git,2022-04-09 21:10:53+00:00,,1,logesh1000/Hardware-Trojan-Detection-using-Evolutionalry-Algorithms,479844313,Verilog,Hardware-Trojan-Detection-using-Evolutionalry-Algorithms,3500,1,2023-04-30 10:34:16+00:00,[],https://api.github.com/licenses/mit
69,https://github.com/PrashanthHC16/RISCV-Tomasulo.git,2022-04-10 15:57:09+00:00,,0,PrashanthHC16/RISCV-Tomasulo,480066347,Verilog,RISCV-Tomasulo,18,1,2022-04-29 07:34:14+00:00,[],https://api.github.com/licenses/mit
70,https://github.com/GK3077/DigitalClock.git,2022-04-04 08:58:05+00:00,,0,GK3077/DigitalClock,477621943,Verilog,DigitalClock,5,1,2022-04-08 05:27:40+00:00,[],None
71,https://github.com/dhiptmc/ic-contest.git,2022-04-10 15:49:19+00:00,Practices for previous contests,0,dhiptmc/ic-contest,480064159,Verilog,ic-contest,7547,1,2024-03-20 06:57:38+00:00,[],None
72,https://github.com/yolanda10202/CS152A_lab1.git,2022-04-09 20:47:54+00:00,,0,yolanda10202/CS152A_lab1,479840200,Verilog,CS152A_lab1,111,1,2022-04-09 20:50:09+00:00,[],None
73,https://github.com/C-Vaishnavi/LBIST.git,2022-04-09 05:29:57+00:00,,0,C-Vaishnavi/LBIST,479628258,Verilog,LBIST,1694,1,2023-04-12 00:26:19+00:00,[],None
74,https://github.com/avnger5/CRC_LFSR.git,2022-04-10 16:41:41+00:00,Implementation  of CRC code in Verilog,0,avnger5/CRC_LFSR,480077946,Verilog,CRC_LFSR,58,1,2022-11-21 09:09:16+00:00,[],None
75,https://github.com/JerryHui96/FP_MAC.git,2022-04-12 22:27:55+00:00,Floating_Point Multiply-Accumulate,0,JerryHui96/FP_MAC,480991915,Verilog,FP_MAC,8,1,2022-09-13 06:42:37+00:00,[],None
76,https://github.com/MasterPu2020/Coast_ISC_SoC.git,2022-03-31 16:25:36+00:00,"The final design, SoC, based on Coast ISC",0,MasterPu2020/Coast_ISC_SoC,476388035,Verilog,Coast_ISC_SoC,36,1,2022-04-05 07:33:01+00:00,[],None
77,https://github.com/xunthi2710/MD5_FPGA_HK212.git,2022-04-05 17:48:55+00:00,Làm và đánh giá giải thuật MD5 và testbench,0,xunthi2710/MD5_FPGA_HK212,478240019,Verilog,MD5_FPGA_HK212,15046,1,2022-04-05 18:20:32+00:00,[],None
78,https://github.com/GMUCERG/SABER-SCA.git,2022-04-05 13:23:36+00:00,,0,GMUCERG/SABER-SCA,478139225,Verilog,SABER-SCA,123,1,2022-04-27 09:25:12+00:00,[],None
79,https://github.com/Adarsh275/Project-Booths-Multiplier.git,2022-03-28 19:30:59+00:00,,0,Adarsh275/Project-Booths-Multiplier,475150805,Verilog,Project-Booths-Multiplier,672,1,2023-01-16 15:38:09+00:00,"['booth-multiplier', 'iverilog', 'mini-projects']",https://api.github.com/licenses/isc
80,https://github.com/patwarind/OBS_algorithm_for_Multiplication.git,2022-04-05 10:31:00+00:00,Implementation of LEVEL-4 Overlap free karatsuba Based multiplication Strategy (OBS) Algorithm for polynomial multiplication i.e. Finite field multiplier,0,patwarind/OBS_algorithm_for_Multiplication,478079506,Verilog,OBS_algorithm_for_Multiplication,101,1,2023-11-10 12:47:03+00:00,[],None
81,https://github.com/tyxiumud/Interface-Verilog.git,2022-03-31 04:33:09+00:00,,0,tyxiumud/Interface-Verilog,476151050,Verilog,Interface-Verilog,20,1,2022-12-12 05:39:42+00:00,[],https://api.github.com/licenses/agpl-3.0
82,https://github.com/lwx270901/Project-LSI.git,2022-04-08 13:23:43+00:00,,0,lwx270901/Project-LSI,479399969,Verilog,Project-LSI,2635,1,2022-04-08 13:29:26+00:00,[],None
83,https://github.com/lwx270901/TRAffic.git,2022-04-07 09:57:29+00:00,,0,lwx270901/TRAffic,478925159,Verilog,TRAffic,7,1,2022-04-09 01:46:32+00:00,[],None
84,https://github.com/yolanda10202/CS152A_lab0.git,2022-04-04 20:33:30+00:00,,0,yolanda10202/CS152A_lab0,477863981,Verilog,CS152A_lab0,15,1,2022-04-06 17:12:55+00:00,[],None
85,https://github.com/bearice/tiny_mcu.git,2022-04-01 10:19:30+00:00,"A tiny little 16bit risc mcu and other things, just my verilog playground",0,bearice/tiny_mcu,476672453,Verilog,tiny_mcu,1077,1,2023-08-13 14:40:35+00:00,[],None
86,https://github.com/ce31062/Arty_S7-50_programming-book.git,2022-04-03 04:43:21+00:00,,0,ce31062/Arty_S7-50_programming-book,477239693,Verilog,Arty_S7-50_programming-book,36,1,2022-05-30 06:29:23+00:00,[],None
87,https://github.com/Ling-YangHui/AyaTsuki.git,2022-03-31 12:31:16+00:00,,0,Ling-YangHui/AyaTsuki,476296842,Verilog,AyaTsuki,156,1,2022-04-06 06:58:58+00:00,[],https://api.github.com/licenses/bsd-3-clause
88,https://github.com/Li-Yueting/aloe-sky130.git,2022-04-12 17:34:47+00:00,,0,Li-Yueting/aloe-sky130,480911364,Verilog,aloe-sky130,219588,1,2022-08-04 22:50:39+00:00,"['analog-design', 'eda', 'pnr']",None
89,https://github.com/shawn110285/simpoint_openc910.git,2022-03-31 09:07:47+00:00,"modified openc910 for the simpoint purpose, some changess to the original openc910 git repo",1,shawn110285/simpoint_openc910,476230864,Verilog,simpoint_openc910,24387,1,2022-06-16 05:37:22+00:00,[],None
90,https://github.com/yoonhyeonjoon/World-Of-ChiselScala.git,2022-04-14 07:03:34+00:00,,8,yoonhyeonjoon/World-Of-ChiselScala,481501107,Verilog,World-Of-ChiselScala,27970,1,2024-03-19 05:19:11+00:00,[],None
91,https://github.com/Tsai-Cheng-Hong/IEEE-754-Standard-64-bits-Floating-point-multiplication-.git,2022-04-01 11:37:55+00:00,IEEE 754 Standard(64-bits Floating point multiplication) 浮點數乘法 完成階段:Post-Layout,0,Tsai-Cheng-Hong/IEEE-754-Standard-64-bits-Floating-point-multiplication-,476695401,Verilog,IEEE-754-Standard-64-bits-Floating-point-multiplication-,10,1,2022-04-03 08:06:55+00:00,[],None
92,https://github.com/DuBirdFly/OV5640.git,2022-04-05 13:31:04+00:00,有关OV5640的相关工程,0,DuBirdFly/OV5640,478142321,Verilog,OV5640,69509,1,2024-03-12 14:54:03+00:00,[],None
93,https://github.com/DevAakarsh/Design-and-Analysis-of-Approximate-4-2-Compressors-for-High-Accuracy-Multipliers.git,2022-04-08 02:55:49+00:00,,0,DevAakarsh/Design-and-Analysis-of-Approximate-4-2-Compressors-for-High-Accuracy-Multipliers,479223312,Verilog,Design-and-Analysis-of-Approximate-4-2-Compressors-for-High-Accuracy-Multipliers,792,1,2022-11-14 06:42:36+00:00,[],None
94,https://github.com/MingXii/High-speed-UDP-transport-protocol.git,2022-03-29 06:04:21+00:00,,1,MingXii/High-speed-UDP-transport-protocol,475302439,Verilog,High-speed-UDP-transport-protocol,905,1,2023-07-18 12:13:30+00:00,[],https://api.github.com/licenses/apache-2.0
95,https://github.com/som0305/2023_bootcamp.git,2022-03-30 10:51:08+00:00,Config files for my GitHub profile.,0,som0305/2023_bootcamp,475835544,Verilog,2023_bootcamp,255,1,2023-08-01 06:57:29+00:00,"['config', 'github-config']",None
96,https://github.com/GK3077/Memmory-Circuit.git,2022-04-05 04:25:27+00:00,,0,GK3077/Memmory-Circuit,477973552,Verilog,Memmory-Circuit,5,1,2022-10-10 15:05:08+00:00,[],None
97,https://github.com/SandaMura/Proiect_FPU_OC.git,2022-04-09 13:14:54+00:00,Floating Point Unit - implement new operation,0,SandaMura/Proiect_FPU_OC,479731066,Verilog,Proiect_FPU_OC,161347,1,2022-04-29 20:13:59+00:00,[],None
98,https://github.com/YandouC/YandouC.git,2022-03-29 02:49:16+00:00,Config files for my GitHub profile.,0,YandouC/YandouC,475256824,Verilog,YandouC,7007,1,2022-07-31 06:48:54+00:00,"['config', 'github-config']",None
99,https://github.com/FaheemQuazi/SegmentRunner.git,2022-04-04 23:08:47+00:00,ECE 5440 Final Class Project - Gravity Guy on 7-segment displays,0,FaheemQuazi/SegmentRunner,477903816,Verilog,SegmentRunner,83324,1,2022-08-26 17:23:46+00:00,[],None
100,https://github.com/jonnnhhh/SeniorProject_Rubix_cube.git,2022-04-09 18:45:08+00:00,,0,jonnnhhh/SeniorProject_Rubix_cube,479815087,Verilog,SeniorProject_Rubix_cube,34,1,2022-04-18 23:03:05+00:00,[],None
101,https://github.com/DerryL7889/Verilog-TicTacToe.git,2022-04-06 17:54:52+00:00,,0,DerryL7889/Verilog-TicTacToe,478669958,Verilog,Verilog-TicTacToe,17967,1,2022-04-08 04:23:44+00:00,[],None
102,https://github.com/gqmv/projeto-infrahard.git,2022-03-30 20:36:00+00:00,,0,gqmv/projeto-infrahard,476043074,Verilog,projeto-infrahard,1398,1,2022-12-17 17:10:42+00:00,[],None
103,https://github.com/SathwikKKunder/Verilog-Codes.git,2022-04-03 10:01:03+00:00,"Verilog implementation Basic Gates, Combinational & Sequential circuits, FSM etc",0,SathwikKKunder/Verilog-Codes,477301092,Verilog,Verilog-Codes,75,1,2022-04-03 10:22:37+00:00,[],None
104,https://github.com/ChiangHaoWei/AESHA3.git,2022-04-08 03:36:24+00:00,,0,ChiangHaoWei/AESHA3,479232590,Verilog,AESHA3,14369,1,2022-04-19 17:41:05+00:00,[],None
105,https://github.com/wshuangge/verilog-tic-tac-toe.git,2022-04-14 01:29:44+00:00,,0,wshuangge/verilog-tic-tac-toe,481427186,Verilog,verilog-tic-tac-toe,1754,1,2023-07-07 16:21:01+00:00,[],None
106,https://github.com/amirhbv/CAD-CA1.git,2022-04-08 19:27:55+00:00,Computer-aided Design CA1,0,amirhbv/CAD-CA1,479514397,Verilog,CAD-CA1,7,1,2024-04-01 13:17:37+00:00,[],None
107,https://github.com/dilipboidya/buck-converter.git,2022-04-13 16:43:56+00:00,,0,dilipboidya/buck-converter,481297121,Verilog,buck-converter,13811,1,2022-06-28 09:45:29+00:00,[],https://api.github.com/licenses/mit
108,https://github.com/Howard-Liang/ICDC2019_grad_cell_based.git,2022-03-29 11:45:36+00:00,,0,Howard-Liang/ICDC2019_grad_cell_based,475417209,Verilog,ICDC2019_grad_cell_based,379,1,2022-05-25 11:53:54+00:00,[],None
109,https://github.com/Hanley-Yao/video_sim.git,2022-04-10 14:22:27+00:00,这是一个基本没用的图像仿真平台,0,Hanley-Yao/video_sim,480040464,Verilog,video_sim,2504,1,2022-04-14 13:55:55+00:00,[],https://api.github.com/licenses/mit
110,https://github.com/Ritvik1605/RISC_pipelining.git,2022-03-31 14:24:33+00:00,32 -bit RISC (Reduced Instruction Set Computer) processor using XILINX Tool for embedded and portable applications.,0,Ritvik1605/RISC_pipelining,476340678,Verilog,RISC_pipelining,1434,1,2022-04-17 06:21:42+00:00,[],None
111,https://github.com/QiaoHui7/hdlbits_solution.git,2022-04-06 12:49:36+00:00,hdlbits solution for free~,1,QiaoHui7/hdlbits_solution,478557691,Verilog,hdlbits_solution,12,1,2022-04-06 12:56:14+00:00,[],None
112,https://github.com/ZQAYRA/Gigabit-Ethernet.git,2022-04-07 12:20:57+00:00,基于 UDP 协议的千兆以太网视频外挂ddr3存储并hdmi显示和心率数据传输 ,1,ZQAYRA/Gigabit-Ethernet,478972400,,Gigabit-Ethernet,386,1,2023-07-29 16:32:54+00:00,[],None
113,https://github.com/lwx270901/LockDoor.git,2022-04-08 13:17:09+00:00,,0,lwx270901/LockDoor,479397755,Verilog,LockDoor,14,1,2022-04-08 13:28:56+00:00,[],None
114,https://github.com/MichaelRogerGarrity/FPGA-Mario.git,2022-04-13 20:49:26+00:00,,0,MichaelRogerGarrity/FPGA-Mario,481370050,Verilog,FPGA-Mario,278507,1,2022-07-11 03:57:25+00:00,[],None
115,https://github.com/sohammjkr/ECE-385-Final-Project--Bomberman.git,2022-04-14 02:43:51+00:00,ECE 385 SP22 Final Project,0,sohammjkr/ECE-385-Final-Project--Bomberman,481443415,Verilog,ECE-385-Final-Project--Bomberman,2078,1,2022-07-29 21:36:06+00:00,[],None
116,https://github.com/WeiDaZhang/qspi_flash_program_via_uart.git,2022-04-12 10:57:52+00:00,,0,WeiDaZhang/qspi_flash_program_via_uart,480770493,Verilog,qspi_flash_program_via_uart,1755,1,2023-09-16 14:51:11+00:00,[],None
117,https://github.com/mahesh3097/recon-neuro.git,2022-04-12 21:46:12+00:00,"git repository for the project ""Reconfigurable Approach to Neuromorphic Hardware""",0,mahesh3097/recon-neuro,480982487,Verilog,recon-neuro,9360,1,2023-12-27 11:10:40+00:00,[],None
118,https://github.com/cdrewes/Tunable-TDC.git,2022-04-06 21:43:11+00:00,,0,cdrewes/Tunable-TDC,478736139,Verilog,Tunable-TDC,10030,1,2024-04-09 12:19:58+00:00,[],None
119,https://github.com/wove2006/sata_controller.git,2022-04-14 02:39:33+00:00,,0,wove2006/sata_controller,481442409,Verilog,sata_controller,1804,1,2023-09-14 03:14:02+00:00,[],None
120,https://github.com/sprout-uci/pfb.git,2022-04-04 00:35:53+00:00,Privacy-from-Birth: Protecting Sensed Data from Malicious Sensors with VERSA,0,sprout-uci/pfb,477502690,Verilog,pfb,17279,1,2022-05-13 04:57:21+00:00,[],https://api.github.com/licenses/gpl-3.0
121,https://github.com/lwx270901/DigitalClock.git,2022-04-08 13:58:47+00:00,,0,lwx270901/DigitalClock,479411896,Verilog,DigitalClock,3,1,2022-04-08 14:03:57+00:00,[],None
122,https://github.com/animeshtiw/Design-and-Analysis-of-Approximate-4-2-Compressors-for-High--Accuracy-Multipliers.git,2022-04-08 03:01:27+00:00,,0,animeshtiw/Design-and-Analysis-of-Approximate-4-2-Compressors-for-High--Accuracy-Multipliers,479224654,Verilog,Design-and-Analysis-of-Approximate-4-2-Compressors-for-High--Accuracy-Multipliers,790,1,2022-11-11 05:45:09+00:00,[],None
123,https://github.com/mjalvar/ucr-verif-public.git,2022-03-28 03:38:51+00:00,,1,mjalvar/ucr-verif-public,474834075,Verilog,ucr-verif-public,28062,1,2022-06-21 05:55:55+00:00,[],None
124,https://github.com/gzzyyxh/riscv-core_temp.git,2022-03-28 14:10:54+00:00,,0,gzzyyxh/riscv-core_temp,475031893,Verilog,riscv-core_temp,647882,1,2022-05-01 11:01:17+00:00,[],None
125,https://github.com/parimalp/FPGA-Design-Flow-using-Vivado.git,2022-04-07 18:38:55+00:00,,0,parimalp/FPGA-Design-Flow-using-Vivado,479107091,Verilog,FPGA-Design-Flow-using-Vivado,140815,1,2022-04-12 19:59:05+00:00,[],None
126,https://github.com/john-bush/tron.git,2022-04-08 02:25:26+00:00,Tron game implemented for Nexys4 FPGA in Verilog,0,john-bush/tron,479216304,Verilog,tron,19,1,2022-12-10 10:28:37+00:00,[],None
127,https://github.com/farhan2077/verilog.git,2022-04-06 13:23:41+00:00,Verilog codes for various RTL designs,0,farhan2077/verilog,478570558,Verilog,verilog,9,1,2022-09-17 05:43:30+00:00,['verilog'],None
128,https://github.com/KevlarKanou/Verilog-Homework-4.git,2022-04-07 12:14:22+00:00,,0,KevlarKanou/Verilog-Homework-4,478970138,Verilog,Verilog-Homework-4,22,1,2022-04-07 13:36:11+00:00,[],https://api.github.com/licenses/gpl-3.0
129,https://github.com/shahaojie/FPGA.git,2022-04-03 06:37:31+00:00,,0,shahaojie/FPGA,477259086,Verilog,FPGA,454,1,2022-04-12 06:06:11+00:00,[],None
130,https://github.com/58191554/CSC3050_P3.git,2022-03-31 04:24:22+00:00,,0,58191554/CSC3050_P3,476149208,Verilog,CSC3050_P3,308,1,2022-11-13 14:51:41+00:00,[],None
131,https://github.com/nimamaguale/hw2.git,2022-04-01 09:16:42+00:00,,0,nimamaguale/hw2,476652603,Verilog,hw2,6,1,2022-04-18 06:29:42+00:00,[],None
132,https://github.com/Jerpin/8-bit-ALU.git,2022-04-03 07:26:16+00:00,,0,Jerpin/8-bit-ALU,477268444,Verilog,8-bit-ALU,5,1,2022-04-03 07:34:22+00:00,[],https://api.github.com/licenses/mit
133,https://github.com/JRRL157/FFT12.git,2022-04-06 13:36:27+00:00,Just a little implementation of a FFT(Fast Fourier Transform) in Verilog for real vectors of length 12.,0,JRRL157/FFT12,478575342,Verilog,FFT12,3,1,2022-05-20 08:35:25+00:00,[],None
134,https://github.com/U1ltra/cuhksz_csc3050.git,2022-04-10 14:01:51+00:00,,0,U1ltra/cuhksz_csc3050,480034715,Verilog,cuhksz_csc3050,4694,1,2023-10-14 19:18:48+00:00,[],None
135,https://github.com/phanendhar/verilog.git,2022-04-01 07:27:04+00:00,,0,phanendhar/verilog,476617539,Verilog,verilog,8,1,2022-04-01 09:08:16+00:00,[],None
136,https://github.com/Tsai-Cheng-Hong/Verilog-Advanced.git,2022-04-01 11:10:57+00:00,Verilog-Advanced,0,Tsai-Cheng-Hong/Verilog-Advanced,476687475,Verilog,Verilog-Advanced,25,1,2022-04-01 11:34:34+00:00,[],None
137,https://github.com/The-OpenROAD-Project/actions-test.git,2022-04-01 22:41:09+00:00,,2,The-OpenROAD-Project/actions-test,476887360,Verilog,actions-test,31,1,2023-01-31 19:42:31+00:00,[],https://api.github.com/licenses/bsd-3-clause
138,https://github.com/ZXMicroJack/sam-coupe.git,2022-04-03 20:01:39+00:00,,1,ZXMicroJack/sam-coupe,477451945,Verilog,sam-coupe,201,1,2022-05-11 21:56:20+00:00,[],None
139,https://github.com/tamojeetroychowdhury/SSP-Mini-Project.git,2022-04-01 18:50:30+00:00,Mini project circuit code in Verilog,0,tamojeetroychowdhury/SSP-Mini-Project,476835043,Verilog,SSP-Mini-Project,850,1,2024-04-04 04:29:05+00:00,[],None
140,https://github.com/HarshadUgale5/IITB_RISC_2022.git,2022-04-07 07:26:21+00:00,"IITB-RISC is a 16-bit very simple computer developed for the teaching that is based on the Little Computer Architecture. The IITB-RISC-22 is a 16-bit computer system with 8 registers. It follows the standard 6 stage pipelines (Instruction fetch, instruction decode, register read, execute, memory access, and write back).",0,HarshadUgale5/IITB_RISC_2022,478873240,Verilog,IITB_RISC_2022,378,1,2022-08-18 09:33:03+00:00,[],None
141,https://github.com/trevortaulien/HDLBits_Solutions.git,2022-04-06 23:29:56+00:00,Solutions to the Verilog problems found at https://hdlbits.01xz.net/,0,trevortaulien/HDLBits_Solutions,478759198,Verilog,HDLBits_Solutions,54,1,2022-07-15 15:26:59+00:00,[],None
142,https://github.com/tejsudarshan/4-Request_RoundRobinArbiter.git,2022-04-13 13:06:14+00:00,,0,tejsudarshan/4-Request_RoundRobinArbiter,481220208,Verilog,4-Request_RoundRobinArbiter,79,1,2023-06-20 03:12:54+00:00,[],None
143,https://github.com/ioitami/50.002-1D-Game.git,2022-03-29 19:29:57+00:00,CompStruc 1D Bit Dodger,0,ioitami/50.002-1D-Game,475591284,Verilog,50.002-1D-Game,2685,0,2022-04-17 15:49:30+00:00,[],None
144,https://github.com/HyoyeonLee/HW_design.git,2022-04-01 10:44:05+00:00,,0,HyoyeonLee/HW_design,476679753,Verilog,HW_design,69,0,2022-04-01 10:51:07+00:00,[],None
145,https://github.com/WashingtonKK/VHDL-Playground.git,2022-04-01 12:40:40+00:00,VHDL,0,WashingtonKK/VHDL-Playground,476715458,Verilog,VHDL-Playground,93,0,2022-08-24 13:43:04+00:00,[],None
146,https://github.com/baetis-ma/max1000-oscope.git,2022-04-01 16:16:13+00:00,,0,baetis-ma/max1000-oscope,476790269,Verilog,max1000-oscope,422,0,2022-04-01 16:28:41+00:00,[],None
147,https://github.com/AlexandeGomez/RespaldoProyectoContador9675.git,2022-04-01 03:24:28+00:00,,0,AlexandeGomez/RespaldoProyectoContador9675,476559701,Verilog,RespaldoProyectoContador9675,9,0,2022-06-24 22:12:38+00:00,[],None
148,https://github.com/bltblt/CNN.git,2022-04-01 19:12:32+00:00,,0,bltblt/CNN,476840831,Verilog,CNN,6,0,2022-04-01 19:14:35+00:00,[],None
149,https://github.com/AlexandeGomez/PWMGenerator.git,2022-04-06 21:45:30+00:00,,0,AlexandeGomez/PWMGenerator,478736668,Verilog,PWMGenerator,28,0,2022-06-24 22:11:06+00:00,[],None
150,https://github.com/cuesta22/Lab_7.git,2022-04-13 16:37:43+00:00,ROM + PC+ Instruction Decoder |  ALL CONNECTED,0,cuesta22/Lab_7,481295182,Verilog,Lab_7,2,0,2022-04-13 16:40:01+00:00,[],None
151,https://github.com/ngochai99/FIFO_TNN.git,2022-04-09 07:19:29+00:00,,0,ngochai99/FIFO_TNN,479650398,Verilog,FIFO_TNN,12,0,2022-04-09 07:20:05+00:00,[],None
152,https://github.com/eymay/lojik_lab.git,2022-04-09 12:11:07+00:00,,0,eymay/lojik_lab,479715568,Verilog,lojik_lab,1200,0,2022-07-25 03:59:09+00:00,[],None
153,https://github.com/ridethepig/42MIPSPipeline.git,2022-04-09 05:42:48+00:00,,0,ridethepig/42MIPSPipeline,479630660,Verilog,42MIPSPipeline,1884,0,2022-04-09 05:49:03+00:00,[],None
154,https://github.com/franklinmoy3/385_Final_Project.git,2022-04-10 03:49:17+00:00,,0,franklinmoy3/385_Final_Project,479906041,Verilog,385_Final_Project,349249,0,2022-05-11 01:06:54+00:00,[],None
155,https://github.com/TzuHaoLi/HW3.git,2022-04-10 08:23:37+00:00,,0,TzuHaoLi/HW3,479956083,Verilog,HW3,3,0,2022-04-10 08:56:05+00:00,[],None
156,https://github.com/antonram/CatTrap.git,2022-04-13 01:13:12+00:00,Using a nexys 4 board as our fpga,0,antonram/CatTrap,481025628,Verilog,CatTrap,128,0,2022-04-13 01:28:30+00:00,[],None
157,https://github.com/johnlim2019/Team31_Stackeriffic.git,2022-04-11 08:17:28+00:00,T4 ISTD 1D Project Submission 2022,1,johnlim2019/Team31_Stackeriffic,480288148,Verilog,Team31_Stackeriffic,42630,0,2022-04-18 12:13:27+00:00,[],None
158,https://github.com/prxkhxr/RS_Cryptosystem.git,2022-04-12 06:26:51+00:00,,0,prxkhxr/RS_Cryptosystem,480681467,Verilog,RS_Cryptosystem,23,0,2022-04-12 06:31:21+00:00,[],https://api.github.com/licenses/apache-2.0
159,https://github.com/nealzhao0217/Signalcontrol.git,2022-04-12 17:06:46+00:00,Bluetooth signal to robot control signal,0,nealzhao0217/Signalcontrol,480902079,Verilog,Signalcontrol,7,0,2022-04-12 17:12:53+00:00,[],None
160,https://github.com/01fe20bec426/SR_FF.git,2022-04-04 09:55:03+00:00,,0,01fe20bec426/SR_FF,477640795,Verilog,SR_FF,43,0,2022-04-04 09:56:10+00:00,[],None
161,https://github.com/21madanputlekar/Pipelining_1-.git,2022-04-04 10:16:42+00:00,,0,21madanputlekar/Pipelining_1-,477647915,Verilog,Pipelining_1-,279,0,2022-04-04 10:17:53+00:00,[],None
162,https://github.com/zizhenji/ECE243lab9.git,2022-04-03 19:32:09+00:00,Enhanced processor continued from lab8,0,zizhenji/ECE243lab9,477445199,Verilog,ECE243lab9,10672,0,2022-04-10 22:58:07+00:00,[],None
163,https://github.com/Ayushinegi1420/01FE19BEC218.git,2022-04-03 17:06:12+00:00,,1,Ayushinegi1420/01FE19BEC218,477408938,Verilog,01FE19BEC218,2522,0,2022-04-03 17:10:35+00:00,[],None
164,https://github.com/kanishkyallurkar6366/adld_01fe19bec075.git,2022-04-03 17:14:07+00:00,,0,kanishkyallurkar6366/adld_01fe19bec075,477410925,Verilog,adld_01fe19bec075,948,0,2022-04-03 17:34:28+00:00,[],None
165,https://github.com/engeeinfo/car-parking-system.git,2022-04-03 17:00:37+00:00,,0,engeeinfo/car-parking-system,477407464,Verilog,car-parking-system,57,0,2022-04-03 17:01:10+00:00,[],None
166,https://github.com/SushmitaHubballi/multiplication-using-repeated-addition.git,2022-04-03 20:09:58+00:00,,0,SushmitaHubballi/multiplication-using-repeated-addition,477453777,Verilog,multiplication-using-repeated-addition,5,0,2022-04-03 20:11:47+00:00,[],None
167,https://github.com/ben-piggott/verysmall.git,2022-03-31 10:38:35+00:00,A very small softcore implementation of RISC-V (RV32I) using a bit serial databus. Inspired by supersmall MIPs softcore.,0,ben-piggott/verysmall,476260019,Verilog,verysmall,56,0,2022-03-31 11:07:29+00:00,[],None
168,https://github.com/biridiz/bo-bc.git,2022-03-30 22:46:33+00:00,,0,biridiz/bo-bc,476074713,Verilog,bo-bc,22,0,2022-03-30 22:53:10+00:00,[],None
169,https://github.com/charlotte-mu/ICC2021_grad.git,2022-03-31 08:57:23+00:00,2021 University College IC Design Contest / B_ICC2021_prelimily_grad_cell-based / Geofence,0,charlotte-mu/ICC2021_grad,476227214,Verilog,ICC2021_grad,961,0,2022-04-05 12:19:25+00:00,[],None
170,https://github.com/2017053334/32-bit-Brent-Kung-adder.git,2022-03-31 00:47:25+00:00,The complete ASIC design flow for a 32-bit Brent-Kung adder,0,2017053334/32-bit-Brent-Kung-adder,476099092,Verilog,32-bit-Brent-Kung-adder,332,0,2022-03-31 00:55:09+00:00,[],None
171,https://github.com/01fe20bec426/pipeline.git,2022-03-28 13:25:13+00:00,,0,01fe20bec426/pipeline,475013098,Verilog,pipeline,196,0,2022-03-28 13:26:20+00:00,[],None
172,https://github.com/igarg2001/Floating-Point-Adder-Subtractor.git,2022-03-30 17:48:18+00:00,,0,igarg2001/Floating-Point-Adder-Subtractor,475990515,Verilog,Floating-Point-Adder-Subtractor,5,0,2022-03-30 17:50:47+00:00,[],None
173,https://github.com/SamuelEllenhorn/linear-feedback-shift-operator.git,2022-03-30 17:40:37+00:00,Designed for Moku:Pro,0,SamuelEllenhorn/linear-feedback-shift-operator,475987847,Verilog,linear-feedback-shift-operator,1,0,2022-03-30 17:41:23+00:00,[],None
174,https://github.com/01fe20bec404/SRFF.git,2022-04-04 13:24:47+00:00,,0,01fe20bec404/SRFF,477711987,Verilog,SRFF,53,0,2022-04-04 13:25:28+00:00,[],None
175,https://github.com/01fe20bec415/AND.git,2022-04-04 17:42:59+00:00,,0,01fe20bec415/AND,477809389,Verilog,AND,64,0,2022-04-04 17:43:30+00:00,[],None
176,https://github.com/ninadshenvi/JK_Flipflop.git,2022-04-04 18:45:52+00:00,,0,ninadshenvi/JK_Flipflop,477830932,Verilog,JK_Flipflop,44,0,2022-04-04 18:46:11+00:00,[],None
177,https://github.com/tejsudarshan/HalfSubtractor.git,2022-04-04 11:51:21+00:00,,1,tejsudarshan/HalfSubtractor,477678329,Verilog,HalfSubtractor,30,0,2022-04-04 11:52:28+00:00,[],None
178,https://github.com/Ting10-01/Pinball.git,2022-03-31 13:53:04+00:00,,0,Ting10-01/Pinball,476327438,Verilog,Pinball,3899,0,2022-03-31 16:55:34+00:00,[],None
179,https://github.com/01fe20bec427/Pipeline.git,2022-04-01 07:43:00+00:00,,0,01fe20bec427/Pipeline,476622521,Verilog,Pipeline,154,0,2022-04-01 07:44:38+00:00,[],None
180,https://github.com/ryhnAp/CAD.git,2022-04-01 09:11:15+00:00,cad cas,0,ryhnAp/CAD,476650875,Verilog,CAD,9111,0,2022-12-23 12:38:10+00:00,[],None
181,https://github.com/zhouliang-yu/ALU.git,2022-03-28 02:17:36+00:00,This repo contains my implementation of ALU,0,zhouliang-yu/ALU,474815838,Verilog,ALU,100,0,2022-04-15 06:28:15+00:00,[],None
182,https://github.com/Khaled-Swilam/Single_Cycle_32_MIPS_Processor_Harvard_Archeticture.git,2022-03-28 11:42:40+00:00,,0,Khaled-Swilam/Single_Cycle_32_MIPS_Processor_Harvard_Archeticture,474976218,Verilog,Single_Cycle_32_MIPS_Processor_Harvard_Archeticture,1728,0,2022-03-28 11:44:33+00:00,[],None
183,https://github.com/Waxpple/generated_src_SBC.git,2022-04-06 05:24:14+00:00,For debug usage only,0,Waxpple/generated_src_SBC,478414472,Verilog,generated_src_SBC,1612,0,2022-04-06 05:27:10+00:00,[],None
184,https://github.com/Goshisanniichi/Lab7.git,2022-04-07 22:29:37+00:00,,0,Goshisanniichi/Lab7,479167388,Verilog,Lab7,6,0,2022-04-07 22:30:43+00:00,[],None
185,https://github.com/SamMKilsdonk/CA-LAB-3.git,2022-04-03 13:05:49+00:00,,0,SamMKilsdonk/CA-LAB-3,477344044,Verilog,CA-LAB-3,5,0,2022-04-03 13:09:50+00:00,[],None
186,https://github.com/Adnan-Elhammoudi/Maximum-Minimum-Calculator-using-verilog.git,2022-04-04 13:05:13+00:00,,0,Adnan-Elhammoudi/Maximum-Minimum-Calculator-using-verilog,477704456,Verilog,Maximum-Minimum-Calculator-using-verilog,2805,0,2022-04-04 13:27:19+00:00,[],None
187,https://github.com/antonblaise/verilog_class_exercises.git,2022-04-05 09:43:26+00:00,Class exercises for the course CAD with HDL (Quartus version),0,antonblaise/verilog_class_exercises,478063538,Verilog,verilog_class_exercises,94,0,2022-04-12 01:15:06+00:00,['verilog-hdl'],https://api.github.com/licenses/mit
188,https://github.com/Kshreenath/VLSI_STUFF.git,2022-04-11 17:44:45+00:00,Scri[ts and RTL that i used to learn and implement rtl design,1,Kshreenath/VLSI_STUFF,480488245,Verilog,VLSI_STUFF,8231,0,2022-04-11 17:52:19+00:00,[],None
189,https://github.com/Rluthen/mul_4bits.git,2022-03-29 03:43:28+00:00,,0,Rluthen/mul_4bits,475269807,Verilog,mul_4bits,4,0,2022-03-29 03:50:31+00:00,[],None
190,https://github.com/always-maap/Verilog-Computer-Architecture.git,2022-04-02 21:48:21+00:00,My computer architecture course & lab,0,always-maap/Verilog-Computer-Architecture,477178845,Verilog,Verilog-Computer-Architecture,2346,0,2022-04-13 02:50:54+00:00,[],None
191,https://github.com/nik0809/upcounter.verilog.git,2022-04-04 07:17:23+00:00,,0,nik0809/upcounter.verilog,477589858,Verilog,upcounter.verilog,1,0,2022-04-04 07:36:00+00:00,[],None
192,https://github.com/Adiboy3112/Double-Dabbler-8bit.git,2022-04-04 04:56:41+00:00,,1,Adiboy3112/Double-Dabbler-8bit,477554590,Verilog,Double-Dabbler-8bit,29,0,2022-04-04 05:00:21+00:00,[],None
193,https://github.com/TatshSiow/HW2.git,2022-04-03 05:23:26+00:00,Homework NUTC,0,TatshSiow/HW2,477246255,Verilog,HW2,8,0,2022-04-03 05:26:59+00:00,[],None
194,https://github.com/01FE20BEC420/UP_COUNTER.git,2022-04-05 06:24:27+00:00,,0,01FE20BEC420/UP_COUNTER,478001182,Verilog,UP_COUNTER,16,0,2022-04-05 06:25:18+00:00,[],None
195,https://github.com/nikhilnnaregal/GCD-fsm.git,2022-04-04 15:55:57+00:00,,0,nikhilnnaregal/GCD-fsm,477771400,Verilog,GCD-fsm,19,0,2022-04-04 15:56:24+00:00,[],None
196,https://github.com/nikhilnnaregal/Upcounter.git,2022-04-04 15:49:48+00:00,,0,nikhilnnaregal/Upcounter,477769147,Verilog,Upcounter,139,0,2022-04-04 15:50:22+00:00,[],None
197,https://github.com/saudzahirr/Digital-System-Design.git,2022-04-07 08:44:01+00:00,FPGA Design using Intel Quartus.,0,saudzahirr/Digital-System-Design,478899333,Verilog,Digital-System-Design,8,0,2023-06-19 01:22:38+00:00,[],None
198,https://github.com/01fe20bec413/sr_ff.git,2022-04-04 09:41:45+00:00,,0,01fe20bec413/sr_ff,477636393,Verilog,sr_ff,53,0,2022-04-04 09:42:22+00:00,[],None
199,https://github.com/tejsudarshan/Pipeline.git,2022-04-04 11:24:19+00:00,,0,tejsudarshan/Pipeline,477669328,Verilog,Pipeline,61,0,2022-04-04 11:30:18+00:00,[],None
200,https://github.com/01fe19bec163/car-parking-system.git,2022-04-04 16:20:17+00:00,,0,01fe19bec163/car-parking-system,477780594,Verilog,car-parking-system,109,0,2022-04-04 16:46:20+00:00,[],None
201,https://github.com/AbhishekSawkar1/Mux2_1-verilog-.git,2022-04-04 15:09:47+00:00,,0,AbhishekSawkar1/Mux2_1-verilog-,477754266,Verilog,Mux2_1-verilog-,16,0,2022-04-04 15:55:55+00:00,[],None
202,https://github.com/UnrealNightZero/logic_practice.git,2022-04-10 05:40:42+00:00,,0,UnrealNightZero/logic_practice,479924204,Verilog,logic_practice,7,0,2022-04-10 06:42:42+00:00,[],None
203,https://github.com/Khoabk/FPGA-LAB.git,2022-04-08 13:23:32+00:00,,0,Khoabk/FPGA-LAB,479399899,Verilog,FPGA-LAB,29605,0,2022-04-08 13:28:28+00:00,[],None
204,https://github.com/Harack1126/https---gitee.com-Harack-csapp.git,2022-04-08 13:04:28+00:00,,0,Harack1126/https---gitee.com-Harack-csapp,479393441,Verilog,https---gitee.com-Harack-csapp,9,0,2022-04-08 13:04:41+00:00,[],None
205,https://github.com/01fe21mve004/verilog.git,2022-04-08 06:55:36+00:00,verilog,0,01fe21mve004/verilog,479279185,Verilog,verilog,2378,0,2022-04-08 07:36:11+00:00,[],None
206,https://github.com/ONecessario/Problema-1---TEC-498.git,2022-04-13 12:43:38+00:00,,0,ONecessario/Problema-1---TEC-498,481212293,Verilog,Problema-1---TEC-498,914,0,2022-04-13 12:43:44+00:00,[],None
207,https://github.com/damyan-p/460m-5.git,2022-03-31 06:06:21+00:00,Stack calculator implementation using Verilog. Built for Basys board with Xilinx Vivado synthesis tool.,0,damyan-p/460m-5,476172628,Verilog,460m-5,4328,0,2022-03-31 06:09:18+00:00,[],None
208,https://github.com/rithviknishad/fpga.git,2022-03-30 14:58:37+00:00,,0,rithviknishad/fpga,475928601,Verilog,fpga,75,0,2022-03-30 23:04:55+00:00,[],https://api.github.com/licenses/mit
209,https://github.com/madhushree36/Vending-machine.git,2022-03-30 14:28:45+00:00,Designing a vending machine on Verilog using the finite state machines,0,madhushree36/Vending-machine,475916297,Verilog,Vending-machine,4,0,2022-07-31 08:26:19+00:00,[],None
210,https://github.com/stephen447/LAB4.git,2022-04-01 08:56:38+00:00,Integrated systems design Lab4  - Calculator,0,stephen447/LAB4,476646156,Verilog,LAB4,1,0,2022-04-01 08:57:15+00:00,[],None
211,https://github.com/01fe20bec427/Parking_system.git,2022-04-01 07:37:46+00:00,,0,01fe20bec427/Parking_system,476620936,Verilog,Parking_system,119,0,2022-04-04 15:44:03+00:00,[],None
212,https://github.com/mint0102/Verilog-with-HDL.git,2022-04-01 19:42:40+00:00,,0,mint0102/Verilog-with-HDL,476848600,Verilog,Verilog-with-HDL,392,0,2023-04-12 11:40:06+00:00,[],None
213,https://github.com/VigneshKPoojari/J-K-Flipflop.git,2022-04-02 05:52:29+00:00,,0,VigneshKPoojari/J-K-Flipflop,476961094,Verilog,J-K-Flipflop,18,0,2022-04-02 05:53:46+00:00,[],None
214,https://github.com/01fe19bec163/Sequence-detector.git,2022-04-02 04:32:59+00:00,,0,01fe19bec163/Sequence-detector,476947487,Verilog,Sequence-detector,120,0,2022-04-02 05:08:40+00:00,[],None
215,https://github.com/Sumith-Dandgall/Decoder.git,2022-04-04 16:22:07+00:00,,0,Sumith-Dandgall/Decoder,477781231,Verilog,Decoder,62,0,2022-04-04 16:22:51+00:00,[],None
216,https://github.com/nikhilnnaregal/Full-adder.git,2022-04-04 15:40:19+00:00,,0,nikhilnnaregal/Full-adder,477765663,Verilog,Full-adder,135,0,2022-04-04 15:40:59+00:00,[],None
217,https://github.com/01fe20bec404/OR.git,2022-04-04 13:25:53+00:00,,0,01fe20bec404/OR,477712388,Verilog,OR,51,0,2022-04-04 13:26:35+00:00,[],None
218,https://github.com/tejsudarshan/UpCounter.git,2022-04-04 13:18:55+00:00,,0,tejsudarshan/UpCounter,477709786,Verilog,UpCounter,54,0,2022-04-04 13:19:30+00:00,[],None
219,https://github.com/usmanshaikh251/ADLD-project-01fe19bec196.git,2022-04-04 17:34:57+00:00,,0,usmanshaikh251/ADLD-project-01fe19bec196,477806622,Verilog,ADLD-project-01fe19bec196,9123,0,2022-04-04 17:49:57+00:00,[],None
220,https://github.com/ninadshenvi/Decoder.git,2022-04-04 18:34:03+00:00,,0,ninadshenvi/Decoder,477826967,Verilog,Decoder,52,0,2022-04-04 18:34:27+00:00,[],None
221,https://github.com/CHINTHA-AKHIL/VENDINGMACHINE.git,2022-04-14 07:13:47+00:00,code for VENDINGMACHINE using Finite state machines,0,CHINTHA-AKHIL/VENDINGMACHINE,481504048,Verilog,VENDINGMACHINE,47,0,2022-04-14 07:17:13+00:00,[],None
222,https://github.com/Djock0818/Lab7.git,2022-04-13 00:33:51+00:00,,0,Djock0818/Lab7,481017434,Verilog,Lab7,8,0,2022-04-13 00:35:00+00:00,[],None
223,https://github.com/Tommywei0628/homework3.git,2022-04-13 13:13:43+00:00,,0,Tommywei0628/homework3,481222686,Verilog,homework3,3,0,2022-04-13 13:17:18+00:00,[],None
224,https://github.com/os-fpga/LiteX_Reference_Design_rs.git,2022-04-04 12:33:08+00:00,"System Level Design created using LiteX infra, target platform are ARTY A7, basys 3 fpga",0,os-fpga/LiteX_Reference_Design_rs,477692327,Verilog,LiteX_Reference_Design_rs,8383,0,2024-01-23 09:57:59+00:00,['sw'],https://api.github.com/licenses/mit
225,https://github.com/Tonix22/MatrixMul_FixPoint.git,2022-04-08 23:57:40+00:00,,0,Tonix22/MatrixMul_FixPoint,479571197,Verilog,MatrixMul_FixPoint,4471,0,2022-04-22 03:14:01+00:00,[],None
226,https://github.com/mushroomclds/RPSVerilog.git,2022-04-10 20:40:51+00:00,project in verilog to simulate a game of rock paper scissors with test bench,0,mushroomclds/RPSVerilog,480134857,Verilog,RPSVerilog,2,0,2022-04-10 20:41:14+00:00,[],None
227,https://github.com/pranavsutar/Verilog_DS_LAB_SEM3.git,2022-04-12 02:13:06+00:00,,0,pranavsutar/Verilog_DS_LAB_SEM3,480621331,Verilog,Verilog_DS_LAB_SEM3,7514,0,2023-09-21 04:32:28+00:00,[],None
228,https://github.com/sisaphilip/viterbiENCODER.git,2022-04-12 15:15:24+00:00,,0,sisaphilip/viterbiENCODER,480863348,Verilog,viterbiENCODER,85,0,2022-04-12 15:17:33+00:00,[],None
229,https://github.com/hunson89123/DLDP_Homework3.git,2022-04-08 07:23:50+00:00,,0,hunson89123/DLDP_Homework3,479287625,Verilog,DLDP_Homework3,2,0,2022-04-08 07:47:19+00:00,[],None
230,https://github.com/tuancoiz4/CIC-filter-FPGA.git,2022-04-08 09:57:25+00:00,,0,tuancoiz4/CIC-filter-FPGA,479336550,Verilog,CIC-filter-FPGA,1,0,2022-04-08 09:59:06+00:00,[],None
231,https://github.com/WeChatTeam/CDC.git,2022-04-13 08:42:25+00:00,,0,WeChatTeam/CDC,481138080,Verilog,CDC,62,0,2022-04-14 07:27:25+00:00,[],None
232,https://github.com/KeeganD87/Simple-RISC-Computer.git,2022-04-14 21:06:09+00:00,Project created for ELEC374 Digital Systems Engineering course. ,0,KeeganD87/Simple-RISC-Computer,481749540,Verilog,Simple-RISC-Computer,11,0,2022-04-14 21:14:46+00:00,[],None
233,https://github.com/EmbeddedSystemsLearningProject/Procesador16bits.git,2022-04-14 01:51:44+00:00,,0,EmbeddedSystemsLearningProject/Procesador16bits,481431979,Verilog,Procesador16bits,27,0,2022-04-24 03:13:23+00:00,[],None
234,https://github.com/Mr-Moore/voter_case.git,2022-04-13 15:07:27+00:00,,0,Mr-Moore/voter_case,481264553,Verilog,voter_case,1,0,2022-04-13 15:08:09+00:00,[],None
235,https://github.com/SamMKilsdonk/CA_L7.git,2022-04-10 23:12:39+00:00,,0,SamMKilsdonk/CA_L7,480163038,Verilog,CA_L7,3,0,2022-04-10 23:15:23+00:00,[],None
236,https://github.com/figgerji/odd-even_measurement.git,2022-04-11 07:37:18+00:00,ZYNQ7100_奇偶周期计数,0,figgerji/odd-even_measurement,480274950,Verilog,odd-even_measurement,4,0,2022-04-11 13:37:16+00:00,[],None
237,https://github.com/19Pietruszka20/tc.git,2022-04-08 14:50:04+00:00,,0,19Pietruszka20/tc,479430305,Verilog,tc,1826,0,2022-04-08 14:51:24+00:00,[],None
238,https://github.com/Piccabo0/Basys3-FPGA.git,2022-04-06 12:07:32+00:00,大二夏季学期课设开发,0,Piccabo0/Basys3-FPGA,478542593,Verilog,Basys3-FPGA,5701,0,2022-04-06 13:19:04+00:00,[],None
239,https://github.com/thedrippster/Lab6-ROM.git,2022-03-31 03:42:29+00:00,,0,thedrippster/Lab6-ROM,476139733,Verilog,Lab6-ROM,6,0,2022-03-31 03:56:31+00:00,[],None
240,https://github.com/MariusS71/Maze.git,2022-03-31 16:48:03+00:00,Synchronous sequential circuit running through a 64 × 64 size maze,0,MariusS71/Maze,476395958,Verilog,Maze,2,0,2022-03-31 16:51:14+00:00,[],None
241,https://github.com/blablabla888/s1410932033.git,2022-03-30 10:15:35+00:00,,0,blablabla888/s1410932033,475824511,Verilog,s1410932033,5,0,2022-03-30 10:16:18+00:00,[],None
242,https://github.com/pet-r-off/RISC_V_Softcore_CPU.git,2022-03-30 15:28:18+00:00,,0,pet-r-off/RISC_V_Softcore_CPU,475940676,Verilog,RISC_V_Softcore_CPU,7,0,2023-05-28 10:10:30+00:00,[],None
243,https://github.com/Yennl/Verilog-Assignment-from-undergrad.git,2022-03-29 17:53:55+00:00,"From my undergrad years, circa 2017. Verilog code showcasing a facilitated computer architecture where the implementation is a single cycle pipeline. ",0,Yennl/Verilog-Assignment-from-undergrad,475558518,Verilog,Verilog-Assignment-from-undergrad,58,0,2022-03-29 18:46:34+00:00,[],None
244,https://github.com/KaivinC/Pikachu-volleyball.git,2022-03-28 07:54:40+00:00,,0,KaivinC/Pikachu-volleyball,474900780,Verilog,Pikachu-volleyball,9716,0,2022-03-28 07:56:17+00:00,[],None
245,https://github.com/ninadshenvi/Fullsubstractor.git,2022-04-04 18:24:38+00:00,,0,ninadshenvi/Fullsubstractor,477823842,Verilog,Fullsubstractor,34,0,2022-04-04 18:25:37+00:00,[],None
246,https://github.com/01fe20bec403/Decoder.git,2022-04-04 17:34:41+00:00,,0,01fe20bec403/Decoder,477806521,Verilog,Decoder,52,0,2022-04-04 17:35:07+00:00,[],None
247,https://github.com/sicajc/2021_ic_contest_job_assignment.git,2022-03-30 00:41:24+00:00,,0,sicajc/2021_ic_contest_job_assignment,475666205,Verilog,2021_ic_contest_job_assignment,59,0,2022-06-01 08:20:06+00:00,[],None
248,https://github.com/BobLouis/2022_gary.git,2022-03-30 13:06:54+00:00,,0,BobLouis/2022_gary,475883000,Verilog,2022_gary,13636,0,2022-03-30 13:09:27+00:00,[],None
249,https://github.com/tiffanyzhoujh/CSM152A-S22.git,2022-03-31 20:11:25+00:00,Notes,0,tiffanyzhoujh/CSM152A-S22,476462544,Verilog,CSM152A-S22,1,0,2022-04-04 21:08:02+00:00,[],None
250,https://github.com/Rafae1130/screen_fillling_vga_adaptor_fgpa_verilog.git,2022-03-31 18:50:44+00:00,,0,Rafae1130/screen_fillling_vga_adaptor_fgpa_verilog,476437620,Verilog,screen_fillling_vga_adaptor_fgpa_verilog,1,0,2022-03-31 18:53:40+00:00,[],None
251,https://github.com/phanendhar/RISC-V.git,2022-04-01 08:39:51+00:00,This is a repository where I have been working to develop more optimized RISC-V architecture code,0,phanendhar/RISC-V,476640679,Verilog,RISC-V,8,0,2022-04-01 08:42:02+00:00,[],None
252,https://github.com/charan8095181918/sr-flip-flop.git,2022-04-04 06:38:45+00:00,,0,charan8095181918/sr-flip-flop,477578685,Verilog,sr-flip-flop,1,0,2022-04-04 06:39:28+00:00,[],None
253,https://github.com/01fe20bec413/or.git,2022-04-04 10:03:45+00:00,,0,01fe20bec413/or,477643699,Verilog,or,51,0,2022-04-04 10:04:05+00:00,[],None
254,https://github.com/charan8095181918/Half-adder-verilog-code.git,2022-04-04 05:44:45+00:00,,0,charan8095181918/Half-adder-verilog-code,477564903,Verilog,Half-adder-verilog-code,1,0,2022-04-04 06:35:14+00:00,[],None
255,https://github.com/charan8095181918/half-subtractor-verilog-code.git,2022-04-04 07:44:17+00:00,,0,charan8095181918/half-subtractor-verilog-code,477598016,Verilog,half-subtractor-verilog-code,65,0,2022-04-04 07:44:55+00:00,[],None
256,https://github.com/htrinath/sky130Pdk-parser.git,2022-04-03 05:53:35+00:00,This repository contains the code for a Python program which converts the generated NgSpice netlist to be compatible with SkyWater 130 PDK,0,htrinath/sky130Pdk-parser,477251306,Verilog,sky130Pdk-parser,213,0,2023-09-05 01:04:46+00:00,[],None
257,https://github.com/SushmitaHubballi/Full-adder.git,2022-04-03 15:11:28+00:00,,0,SushmitaHubballi/Full-adder,477378121,Verilog,Full-adder,315,0,2022-04-03 15:12:03+00:00,[],None
258,https://github.com/SamMKilsdonk/CA_L6.git,2022-04-03 20:06:28+00:00,,0,SamMKilsdonk/CA_L6,477453010,Verilog,CA_L6,3,0,2022-04-03 20:07:45+00:00,[],None
259,https://github.com/01fe19bec117/01fe19bec117_ADLD.git,2022-04-04 15:27:31+00:00,,0,01fe19bec117/01fe19bec117_ADLD,477760973,Verilog,01fe19bec117_ADLD,1468,0,2022-04-04 15:27:45+00:00,[],None
260,https://github.com/nikhilnnaregal/SR-flipflop.git,2022-04-04 15:48:14+00:00,,0,nikhilnnaregal/SR-flipflop,477768588,Verilog,SR-flipflop,18,0,2022-04-04 15:48:50+00:00,[],None
261,https://github.com/nikhilnnaregal/Sequence-detector.git,2022-04-04 15:54:30+00:00,,0,nikhilnnaregal/Sequence-detector,477770888,Verilog,Sequence-detector,140,0,2022-04-04 15:55:19+00:00,[],None
262,https://github.com/engeeinfo/HDL-BASIC-CODES.git,2022-04-04 15:30:59+00:00,,0,engeeinfo/HDL-BASIC-CODES,477762134,Verilog,HDL-BASIC-CODES,322,0,2022-04-04 15:36:06+00:00,[],None
263,https://github.com/tejsudarshan/Mux21.git,2022-04-04 15:31:05+00:00,,0,tejsudarshan/Mux21,477762173,Verilog,Mux21,31,0,2022-04-04 15:31:29+00:00,[],None
264,https://github.com/01fe20bec408/ANDGATE.git,2022-04-04 15:11:13+00:00,,0,01fe20bec408/ANDGATE,477754761,Verilog,ANDGATE,51,0,2022-04-04 15:12:19+00:00,[],None
265,https://github.com/nikhilnnaregal/Full-substractor.git,2022-04-04 15:43:11+00:00,,0,nikhilnnaregal/Full-substractor,477766670,Verilog,Full-substractor,135,0,2022-04-04 15:43:59+00:00,[],None
266,https://github.com/CyberSoul21/FPGA-Implementations-of-Neural-Networks.git,2022-03-30 16:27:11+00:00,,0,CyberSoul21/FPGA-Implementations-of-Neural-Networks,475962241,Verilog,FPGA-Implementations-of-Neural-Networks,353504,0,2023-04-06 01:58:36+00:00,[],None
267,https://github.com/nordyketrent/Nordyke-Share.git,2022-04-07 19:39:38+00:00,Shared RTL & Custom circuit designs,0,nordyketrent/Nordyke-Share,479125018,Verilog,Nordyke-Share,2,0,2022-04-08 02:36:24+00:00,[],https://api.github.com/licenses/mit
268,https://github.com/Matheusfrej/Projeto-HW.git,2022-04-09 13:43:34+00:00,"Projeto de infraestrutura de Hardware, em que desenvolvemos um processador em verilog",2,Matheusfrej/Projeto-HW,479738248,,Projeto-HW,130,0,2022-04-07 18:31:47+00:00,[],None
269,https://github.com/01fe20bec408/JKFF.-v.git,2022-04-04 14:58:32+00:00,,0,01fe20bec408/JKFF.-v,477749736,Verilog,JKFF.-v,53,0,2022-04-04 15:00:35+00:00,[],None
270,https://github.com/raji22082001/01FE19BEC092_248.git,2022-04-04 16:27:56+00:00,,0,raji22082001/01FE19BEC092_248,477783382,Verilog,01FE19BEC092_248,855,0,2022-04-04 16:35:27+00:00,[],None
271,https://github.com/01fe20bec427/JK_FF.git,2022-04-04 16:35:17+00:00,,0,01fe20bec427/JK_FF,477785959,Verilog,JK_FF,51,0,2022-04-04 16:35:41+00:00,[],None
272,https://github.com/sunidhi07/01FE19BEC107.git,2022-04-04 07:05:44+00:00,,0,sunidhi07/01FE19BEC107,477586317,Verilog,01FE19BEC107,840,0,2022-04-04 18:51:09+00:00,[],None
273,https://github.com/charan8095181918/Full-subtractor-verlog-code.git,2022-04-04 07:11:34+00:00,,0,charan8095181918/Full-subtractor-verlog-code,477588045,Verilog,Full-subtractor-verlog-code,65,0,2022-04-04 07:12:55+00:00,[],None
274,https://github.com/engeeinfo/4stage-pipeline.git,2022-04-04 09:41:44+00:00,,0,engeeinfo/4stage-pipeline,477636390,Verilog,4stage-pipeline,2,0,2022-04-04 09:49:07+00:00,[],None
275,https://github.com/AbhishekSawkar1/Upcounter-verilog-.git,2022-04-04 14:24:21+00:00,,0,AbhishekSawkar1/Upcounter-verilog-,477736022,Verilog,Upcounter-verilog-,133,0,2022-04-04 14:57:27+00:00,[],None
276,https://github.com/nikhilnnaregal/Assignment-2.git,2022-04-04 15:36:25+00:00,,0,nikhilnnaregal/Assignment-2,477764218,Verilog,Assignment-2,169,0,2022-04-04 15:37:30+00:00,[],None
277,https://github.com/nikhilnnaregal/mux2_isto_1.git,2022-04-04 15:44:50+00:00,,0,nikhilnnaregal/mux2_isto_1,477767314,Verilog,mux2_isto_1,15,0,2022-04-04 15:45:27+00:00,[],None
278,https://github.com/nikhilnnaregal/Decoder.git,2022-04-04 15:45:45+00:00,,0,nikhilnnaregal/Decoder,477767638,Verilog,Decoder,129,0,2022-04-04 15:46:18+00:00,[],None
279,https://github.com/01fe20bec403/SR-Flipflop.git,2022-04-04 15:43:12+00:00,,0,01fe20bec403/SR-Flipflop,477766677,Verilog,SR-Flipflop,53,0,2022-04-04 15:44:07+00:00,[],None
280,https://github.com/01FE20BEC414/SR_FF.git,2022-04-04 16:09:42+00:00,,0,01FE20BEC414/SR_FF,477776621,Verilog,SR_FF,64,0,2022-04-04 16:10:37+00:00,[],None
281,https://github.com/21madanputlekar/MUX_2isto1.git,2022-04-04 16:25:24+00:00,,0,21madanputlekar/MUX_2isto1,477782433,Verilog,MUX_2isto1,15,0,2022-04-04 16:45:24+00:00,[],None
282,https://github.com/nikhilnnaregal/Tic-Tac-Toe.git,2022-04-04 15:53:13+00:00,,0,nikhilnnaregal/Tic-Tac-Toe,477770396,Verilog,Tic-Tac-Toe,184,0,2022-04-04 15:53:56+00:00,[],None
283,https://github.com/01FE20BEC414/Decoder.git,2022-04-04 16:15:56+00:00,,0,01FE20BEC414/Decoder,477779069,Verilog,Decoder,62,0,2022-04-04 16:16:58+00:00,[],None
284,https://github.com/vinayakkp2000/GCD-FSM-Using-Verilog.git,2022-04-05 12:11:35+00:00,,0,vinayakkp2000/GCD-FSM-Using-Verilog,478112773,Verilog,GCD-FSM-Using-Verilog,18,0,2022-04-05 12:19:44+00:00,[],None
285,https://github.com/01FE20BEC420/JK_FF.git,2022-04-05 06:10:04+00:00,,0,01FE20BEC420/JK_FF,477997380,Verilog,JK_FF,13,0,2022-04-05 06:11:15+00:00,[],None
286,https://github.com/chuliang007/BM_MAC.git,2022-04-05 11:13:35+00:00,,0,chuliang007/BM_MAC,478092938,Verilog,BM_MAC,24,0,2023-05-07 20:02:13+00:00,[],None
287,https://github.com/SaiVardhan3/multiplication-fsm-using-verilog.git,2022-04-05 03:39:03+00:00,,0,SaiVardhan3/multiplication-fsm-using-verilog,477963362,Verilog,multiplication-fsm-using-verilog,25,0,2022-04-05 03:39:30+00:00,[],None
288,https://github.com/alan9137/lecture_HW2.git,2022-04-11 03:57:12+00:00,,0,alan9137/lecture_HW2,480219440,Verilog,lecture_HW2,1,0,2022-04-11 04:04:07+00:00,[],None
289,https://github.com/NishantSahay123/ALU-32bit.git,2022-04-12 13:42:52+00:00,,0,NishantSahay123/ALU-32bit,480827808,Verilog,ALU-32bit,4,0,2022-05-02 06:25:11+00:00,[],None
290,https://github.com/MingShiuanSung/ESL_Homework3.git,2022-04-13 00:13:45+00:00,,0,MingShiuanSung/ESL_Homework3,481013310,Verilog,ESL_Homework3,7208,0,2022-04-13 00:15:49+00:00,[],None
291,https://github.com/BaZsolt/Shift-Register.git,2022-04-12 09:37:30+00:00,Shift Register - Verilog,0,BaZsolt/Shift-Register,480743215,Verilog,Shift-Register,3,0,2022-05-09 09:16:47+00:00,[],None
292,https://github.com/TheCopperMind/HARTstrings_soc.git,2022-04-11 23:08:09+00:00,,0,TheCopperMind/HARTstrings_soc,480580678,Verilog,HARTstrings_soc,11447,0,2022-04-11 23:08:20+00:00,[],https://api.github.com/licenses/mit
293,https://github.com/01fe19bec163/course-project.git,2022-04-12 05:07:11+00:00,,0,01fe19bec163/course-project,480661372,Verilog,course-project,217,0,2022-04-12 05:11:40+00:00,[],None
294,https://github.com/Raghav-Bell/Hardware.git,2022-03-31 18:05:34+00:00,"This is collection of my hardware files ,  built during learning .",0,Raghav-Bell/Hardware,476423289,Verilog,Hardware,211,0,2022-03-31 18:25:12+00:00,[],None
295,https://github.com/SPAR-Public/SPAR-Bit_Sliced.git,2022-03-31 17:32:13+00:00,SPAR implementation with the bit-sliced ALU,0,SPAR-Public/SPAR-Bit_Sliced,476411617,Verilog,SPAR-Bit_Sliced,38,0,2022-03-31 17:45:13+00:00,[],https://api.github.com/licenses/mit
296,https://github.com/SPAR-Public/SPAR-BinTree_Interconnect.git,2022-03-31 17:33:29+00:00,SPAR implementation with the bit-serial ALU and binary-tree interconnect,0,SPAR-Public/SPAR-BinTree_Interconnect,476412093,Verilog,SPAR-BinTree_Interconnect,37,0,2022-03-31 17:47:50+00:00,[],https://api.github.com/licenses/mit
297,https://github.com/kimpb/Digital-system-design.git,2022-03-31 10:43:07+00:00,,0,kimpb/Digital-system-design,476261332,Verilog,Digital-system-design,12,0,2022-03-31 10:44:29+00:00,[],None
298,https://github.com/kartikrenake/ADLD-ASSESSMENT.git,2022-04-03 10:41:31+00:00,adld assessment using verilog,0,kartikrenake/ADLD-ASSESSMENT,477310089,Verilog,ADLD-ASSESSMENT,2107,0,2022-04-04 15:11:47+00:00,[],None
299,https://github.com/kouei35/DennoProcessor.git,2022-04-03 07:39:38+00:00,,0,kouei35/DennoProcessor,477270884,Verilog,DennoProcessor,36,0,2022-04-03 07:40:13+00:00,[],None
300,https://github.com/thedrippster/Lab7_PC-ID.git,2022-03-31 20:50:20+00:00,,0,thedrippster/Lab7_PC-ID,476474071,Verilog,Lab7_PC-ID,4,0,2022-03-31 20:52:50+00:00,[],None
301,https://github.com/Mr-Moore/blocking.git,2022-03-31 12:34:27+00:00,Different between nonblocking and blocking,0,Mr-Moore/blocking,476297928,Verilog,blocking,3,0,2022-03-31 12:37:06+00:00,[],None
302,https://github.com/Palacios1337/Lab6.git,2022-03-31 18:55:39+00:00,,0,Palacios1337/Lab6,476439244,Verilog,Lab6,1,0,2022-03-31 18:57:15+00:00,[],None
303,https://github.com/zpykillcc/hust_digital_clock.git,2022-03-31 13:56:12+00:00,,0,zpykillcc/hust_digital_clock,476328691,Verilog,hust_digital_clock,4,0,2022-03-31 14:21:12+00:00,[],None
304,https://github.com/gowthamgowthamp/Approximate-Divider.git,2022-04-01 17:24:19+00:00,,0,gowthamgowthamp/Approximate-Divider,476810618,Verilog,Approximate-Divider,1689,0,2022-04-01 18:05:15+00:00,[],https://api.github.com/licenses/apache-2.0
305,https://github.com/Djock0818/Lab6_ROM.git,2022-03-30 00:46:11+00:00,,0,Djock0818/Lab6_ROM,475667221,Verilog,Lab6_ROM,3,0,2022-03-30 00:47:19+00:00,[],None
306,https://github.com/igarg2001/Floating-Point-Multiplier.git,2022-03-30 04:31:14+00:00,,0,igarg2001/Floating-Point-Multiplier,475718899,Verilog,Floating-Point-Multiplier,10,0,2022-03-30 17:47:52+00:00,[],None
307,https://github.com/WillyChennnn/SOM_hardware_design.git,2022-03-29 16:46:20+00:00,,0,WillyChennnn/SOM_hardware_design,475534711,Verilog,SOM_hardware_design,277,0,2022-03-29 16:47:29+00:00,[],None
308,https://github.com/21madanputlekar/Half_adder.git,2022-04-04 11:24:16+00:00,,0,21madanputlekar/Half_adder,477669309,Verilog,Half_adder,192,0,2022-04-04 13:39:40+00:00,[],None
309,https://github.com/kanade9600k/MY8CPU.git,2022-04-11 10:50:19+00:00,Verilogで記述した8ビットCPU,0,kanade9600k/MY8CPU,480338312,Verilog,MY8CPU,2190,0,2023-05-27 02:01:23+00:00,[],None
310,https://github.com/kymmt80/ARM-Processor.git,2022-04-12 12:34:34+00:00,A basic implementation of an ARM series processor in verilog.,0,kymmt80/ARM-Processor,480802868,Verilog,ARM-Processor,2985,0,2024-02-15 15:41:05+00:00,[],None
311,https://github.com/DouglasWWolf/verilog_library.git,2022-04-08 20:40:03+00:00,Library of handy verilog modules,0,DouglasWWolf/verilog_library,479532419,Verilog,verilog_library,135,0,2022-04-08 20:48:26+00:00,[],None
312,https://github.com/charlotte-mu/ICC2016_grad.git,2022-03-31 09:55:33+00:00,2016 IC Design Contest Preliminary / B_ICC2016_preliminary_grad_cell-based / Local Binary Patterns,0,charlotte-mu/ICC2016_grad,476246412,Verilog,ICC2016_grad,867,0,2022-04-05 12:16:17+00:00,[],None
313,https://github.com/SushmitaHubballi/Half-adder.git,2022-04-03 15:06:55+00:00,,0,SushmitaHubballi/Half-adder,477376888,Verilog,Half-adder,309,0,2022-04-03 15:07:30+00:00,[],None
314,https://github.com/01fe20bec413/and.git,2022-04-04 09:43:46+00:00,,0,01fe20bec413/and,477637008,Verilog,and,51,0,2022-04-04 09:44:19+00:00,[],None
315,https://github.com/rahuldaniel/Verilog.git,2022-04-04 04:11:18+00:00,,0,rahuldaniel/Verilog,477545457,Verilog,Verilog,599,0,2022-04-20 14:51:47+00:00,[],https://api.github.com/licenses/mit
316,https://github.com/aniketbharti/verilog-project.git,2022-04-04 05:25:24+00:00,,0,aniketbharti/verilog-project,477560793,Verilog,verilog-project,2086,0,2022-08-15 06:45:12+00:00,[],None
317,https://github.com/tejsudarshan/JKFF.git,2022-04-04 12:37:48+00:00,,0,tejsudarshan/JKFF,477693945,Verilog,JKFF,2,0,2022-04-04 12:38:24+00:00,[],None
318,https://github.com/ChanningCh/new.git,2022-04-05 13:56:37+00:00,,0,ChanningCh/new,478152628,Verilog,new,2,0,2022-04-05 13:56:56+00:00,[],None
319,https://github.com/SaiVardhan3/Tic-Tac-Toe.git,2022-04-05 03:34:31+00:00,"Tic Tac Toe is a very popular paper-and-pencil game in a 3x3 grid for two players. The player who makes the first three of their marks in a diagonal, vertical, or horizontal row wins the game.",0,SaiVardhan3/Tic-Tac-Toe,477962309,Verilog,Tic-Tac-Toe,56,0,2022-04-05 03:36:21+00:00,[],None
320,https://github.com/JonWakefield/Verilog-Autonomous-Rover.git,2022-04-04 23:07:37+00:00,Verilog modules used to control and operate an autonomous rover.,0,JonWakefield/Verilog-Autonomous-Rover,477903570,Verilog,Verilog-Autonomous-Rover,12,0,2022-04-04 23:09:39+00:00,[],None
321,https://github.com/Namu-Lee/comorg_lab1.git,2022-04-01 17:48:41+00:00,"2022 Spring : Computer Organization, HW1",0,Namu-Lee/comorg_lab1,476817694,Verilog,comorg_lab1,3333,0,2022-06-24 17:55:44+00:00,[],None
322,https://github.com/01fe20bec404/UP_COUNTER.git,2022-04-04 13:23:01+00:00,,0,01fe20bec404/UP_COUNTER,477711333,Verilog,UP_COUNTER,68,0,2022-04-04 13:23:37+00:00,[],None
323,https://github.com/charan8095181918/And-gate-verilog-code.git,2022-04-04 07:07:09+00:00,,0,charan8095181918/And-gate-verilog-code,477586742,Verilog,And-gate-verilog-code,1,0,2022-04-04 07:07:49+00:00,[],None
324,https://github.com/nik0809/half-adder.verilog.git,2022-04-04 07:18:31+00:00,,0,nik0809/half-adder.verilog,477590217,Verilog,half-adder.verilog,1,0,2022-04-04 07:27:46+00:00,[],None
325,https://github.com/VigneshKPoojari/Decoder.git,2022-04-04 12:02:38+00:00,,0,VigneshKPoojari/Decoder,477682075,Verilog,Decoder,19,0,2022-04-04 14:49:54+00:00,[],None
326,https://github.com/21madanputlekar/Half_subtractor.git,2022-04-04 11:27:08+00:00,,0,21madanputlekar/Half_subtractor,477670196,Verilog,Half_subtractor,198,0,2022-04-04 11:51:49+00:00,[],None
327,https://github.com/nik0809/Assignment-1.git,2022-04-04 07:48:35+00:00,,0,nik0809/Assignment-1,477599379,Verilog,Assignment-1,3,0,2022-04-04 07:57:10+00:00,[],None
328,https://github.com/Sumith-Dandgall/OR_Gate.git,2022-04-04 16:14:57+00:00,,0,Sumith-Dandgall/OR_Gate,477778677,Verilog,OR_Gate,60,0,2022-04-04 16:15:25+00:00,[],None
329,https://github.com/LastRagnarokkr/Verilog-snippets.git,2022-04-04 15:54:45+00:00,,0,LastRagnarokkr/Verilog-snippets,477770962,Verilog,Verilog-snippets,5,0,2022-04-04 15:59:26+00:00,[],https://api.github.com/licenses/mit
330,https://github.com/tejsudarshan/S-Rff.git,2022-04-04 16:11:17+00:00,,0,tejsudarshan/S-Rff,477777280,Verilog,S-Rff,32,0,2022-04-04 16:32:07+00:00,[],None
331,https://github.com/amit94302/Processor-Design-Project.git,2022-04-10 11:03:50+00:00,,0,amit94302/Processor-Design-Project,479991425,,Processor-Design-Project,4648,0,2021-08-20 10:44:32+00:00,[],None
332,https://github.com/Victoria-Rodrigues/TP02-CaminhoDadosRISC-V.git,2022-04-10 00:38:52+00:00,,0,Victoria-Rodrigues/TP02-CaminhoDadosRISC-V,479876877,Verilog,TP02-CaminhoDadosRISC-V,9,0,2022-04-10 00:40:10+00:00,[],None
333,https://github.com/ErlisLushtaku/Detyra2-AK_CPU-16bit.git,2022-04-09 19:35:32+00:00,,1,ErlisLushtaku/Detyra2-AK_CPU-16bit,479825968,Verilog,Detyra2-AK_CPU-16bit,27,0,2022-04-09 19:56:31+00:00,[],None
334,https://github.com/IshaanKulkarni/Verilog_CO.git,2022-04-12 12:10:27+00:00,Verilog_CO,0,IshaanKulkarni/Verilog_CO,480794818,Verilog,Verilog_CO,88,0,2022-04-17 09:34:45+00:00,[],None
335,https://github.com/adithi-su/OpenLane-Multiplier-32Bit.git,2022-04-12 03:36:49+00:00,RTL to GDSII conversion using OpenLane for a 32 Bit Multiplier,0,adithi-su/OpenLane-Multiplier-32Bit,480641349,Verilog,OpenLane-Multiplier-32Bit,29117,0,2022-04-20 09:13:05+00:00,[],None
336,https://github.com/bg-1902/16_bit_RISC.git,2022-04-14 22:54:36+00:00,16-bit multi-cycle RISC processor,0,bg-1902/16_bit_RISC,481771471,Verilog,16_bit_RISC,825,0,2022-07-02 12:32:45+00:00,[],None
337,https://github.com/ZQAYRA/Riffa_PCIE2.0X2_Share_desktop.git,2022-04-07 12:20:20+00:00,,0,ZQAYRA/Riffa_PCIE2.0X2_Share_desktop,478972177,,Riffa_PCIE2.0X2_Share_desktop,1489,0,2022-03-29 10:59:10+00:00,[],None
338,https://github.com/01fe20bec415/SRFF.git,2022-04-04 17:36:06+00:00,,0,01fe20bec415/SRFF,477807067,Verilog,SRFF,49,0,2022-04-04 17:36:50+00:00,[],None
339,https://github.com/01FE20BEC420/DECODER.git,2022-04-05 06:23:20+00:00,,0,01FE20BEC420/DECODER,478000896,Verilog,DECODER,11,0,2022-04-05 06:23:48+00:00,[],None
340,https://github.com/yashwanthchandrappa/VLSI2_UFL_FINAL_PROJECT.git,2022-04-04 22:21:13+00:00,,0,yashwanthchandrappa/VLSI2_UFL_FINAL_PROJECT,477892716,Verilog,VLSI2_UFL_FINAL_PROJECT,52,0,2022-04-04 22:30:54+00:00,[],None
341,https://github.com/01fe20bec413/vending_machine.git,2022-04-05 15:19:21+00:00,,0,01fe20bec413/vending_machine,478186537,Verilog,vending_machine,1,0,2022-04-05 15:19:56+00:00,[],None
342,https://github.com/ShellAlbert/BDCDriver.git,2022-04-13 02:34:51+00:00,FPGA implementation of Brush DC Motor driver.,0,ShellAlbert/BDCDriver,481044442,Verilog,BDCDriver,11807,0,2022-04-13 02:36:59+00:00,[],https://api.github.com/licenses/gpl-3.0
343,https://github.com/shawn110285/SonicBoom.git,2022-03-29 06:06:50+00:00,"SonicBoom simulation with verilator, no requirement on the scalar toolkits",0,shawn110285/SonicBoom,475303177,Verilog,SonicBoom,6504,0,2022-03-29 06:13:22+00:00,[],None
344,https://github.com/AbdulrahmanNourEldeen/MIPS.git,2022-03-30 15:46:44+00:00,single cycle MIPS processor (32-bits),0,AbdulrahmanNourEldeen/MIPS,475947671,Verilog,MIPS,42,0,2022-03-30 15:48:08+00:00,[],None
345,https://github.com/ajebec33/Lab06.git,2022-03-29 20:12:44+00:00,,0,ajebec33/Lab06,475604737,Verilog,Lab06,1,0,2022-03-29 20:13:17+00:00,[],None
346,https://github.com/01fe20bec427/rippleadder.git,2022-04-01 07:48:16+00:00,,0,01fe20bec427/rippleadder,476624257,Verilog,rippleadder,1,0,2022-04-01 07:48:53+00:00,[],None
347,https://github.com/Palacios1337/Lab7.git,2022-03-31 21:52:49+00:00,,0,Palacios1337/Lab7,476489993,Verilog,Lab7,2,0,2022-03-31 21:53:32+00:00,[],None
348,https://github.com/Bella0916/HW.git,2022-03-31 11:53:58+00:00,,0,Bella0916/HW,476283959,Verilog,HW,21,0,2022-04-15 05:40:16+00:00,[],None
349,https://github.com/YungHua-Peng/ITHS.git,2022-04-14 13:20:08+00:00,,0,YungHua-Peng/ITHS,481612329,Verilog,ITHS,24897,0,2022-04-14 13:34:19+00:00,[],None
350,https://github.com/nevikw39/LogicDesign.git,2022-03-28 15:39:44+00:00,11020EECS101002,0,nevikw39/LogicDesign,475068166,Verilog,LogicDesign,1342,0,2023-01-16 09:59:21+00:00,"['digital-logic', 'digital-logic-design', 'logic-design', 'verilog']",None
351,https://github.com/21madanputlekar/Decoder.git,2022-04-04 13:25:35+00:00,,0,21madanputlekar/Decoder,477712276,Verilog,Decoder,201,0,2022-04-04 16:26:56+00:00,[],None
352,https://github.com/01fe20bec413/up_cnter.git,2022-04-04 13:20:32+00:00,,0,01fe20bec413/up_cnter,477710423,Verilog,up_cnter,68,0,2022-04-04 13:21:02+00:00,[],None
353,https://github.com/AbhishekSawkar1/FullSubtractor-verilog-.git,2022-04-04 14:27:10+00:00,,0,AbhishekSawkar1/FullSubtractor-verilog-,477737175,Verilog,FullSubtractor-verilog-,208,0,2022-04-04 15:08:45+00:00,[],None
354,https://github.com/licentia-eu/Interface0.git,2022-04-03 16:44:02+00:00,ZX Spectrum expansion board base on Raspberry Pi Zero,0,licentia-eu/Interface0,477403084,Verilog,Interface0,670,0,2022-04-04 16:33:46+00:00,[],https://api.github.com/licenses/gpl-3.0
355,https://github.com/SaiVardhan3/RAM.git,2022-04-03 17:34:28+00:00,In this project a full verilog code for decoder and its testbench are uploaded,0,SaiVardhan3/RAM,477416388,Verilog,RAM,70,0,2022-04-03 17:36:24+00:00,[],None
356,https://github.com/ninadshenvi/mux_2-1.git,2022-04-04 18:50:26+00:00,,0,ninadshenvi/mux_2-1,477832518,Verilog,mux_2-1,42,0,2022-04-04 18:50:45+00:00,[],None
357,https://github.com/01FE20BEC420/SR_FF.git,2022-04-05 06:13:17+00:00,,0,01FE20BEC420/SR_FF,477998173,Verilog,SR_FF,12,0,2022-04-05 06:14:51+00:00,[],None
358,https://github.com/NAN9804/verilog_module.git,2022-04-05 07:46:38+00:00,,0,NAN9804/verilog_module,478025405,Verilog,verilog_module,10,0,2023-01-17 09:08:53+00:00,[],None
359,https://github.com/mbkearton/school-FPGA.git,2022-03-28 03:50:02+00:00,,0,mbkearton/school-FPGA,474836507,Verilog,school-FPGA,65202,0,2022-03-28 03:54:44+00:00,[],None
360,https://github.com/01fe20bec427/halfadder.git,2022-04-01 07:45:13+00:00,,0,01fe20bec427/halfadder,476623248,Verilog,halfadder,52,0,2022-04-01 07:46:59+00:00,[],None
361,https://github.com/tejsudarshan/HalfAdder.git,2022-04-04 11:05:39+00:00,,0,tejsudarshan/HalfAdder,477663371,Verilog,HalfAdder,29,0,2022-04-04 11:06:32+00:00,[],None
362,https://github.com/ensconced/nand2tetris-verilog.git,2022-04-03 19:06:25+00:00,,0,ensconced/nand2tetris-verilog,477439203,Verilog,nand2tetris-verilog,19583,0,2022-04-30 17:37:53+00:00,[],None
363,https://github.com/VidyaGoudar99/01FE19BEC088.git,2022-04-04 06:56:17+00:00,,0,VidyaGoudar99/01FE19BEC088,477583523,Verilog,01FE19BEC088,153,0,2022-04-04 15:29:10+00:00,[],None
364,https://github.com/nik0809/full.subtractor.verilog.git,2022-04-04 07:18:03+00:00,,0,nik0809/full.subtractor.verilog,477590053,Verilog,full.subtractor.verilog,1,0,2022-04-04 07:30:46+00:00,[],None
365,https://github.com/nik0809/ripple.adder.verilog.git,2022-04-04 07:16:51+00:00,,0,nik0809/ripple.adder.verilog,477589676,Verilog,ripple.adder.verilog,1,0,2022-04-04 07:38:11+00:00,[],None
366,https://github.com/kittencc/ece272-hw3-cnn.git,2022-04-06 07:54:12+00:00,,0,kittencc/ece272-hw3-cnn,478458857,Verilog,ece272-hw3-cnn,32303,0,2022-04-06 07:56:34+00:00,[],None
367,https://github.com/ShreedeviAngadi/verilog.git,2022-04-08 06:44:06+00:00,verilog,0,ShreedeviAngadi/verilog,479275963,Verilog,verilog,53,0,2022-04-08 07:13:59+00:00,[],None
368,https://github.com/KARTHIKGORIGE/VERILOG.git,2022-04-13 14:14:26+00:00,,0,KARTHIKGORIGE/VERILOG,481244553,Verilog,VERILOG,1,0,2022-04-13 14:17:46+00:00,[],None
369,https://github.com/lospo109/dldp_2.git,2022-04-13 13:43:53+00:00,,0,lospo109/dldp_2,481233220,Verilog,dldp_2,2,0,2022-04-13 13:44:40+00:00,[],None
370,https://github.com/Bhagyashreeshet/ADLD_COURSE_PROJECT.git,2022-04-13 04:21:14+00:00,,0,Bhagyashreeshet/ADLD_COURSE_PROJECT,481068280,Verilog,ADLD_COURSE_PROJECT,699,0,2022-04-13 04:31:24+00:00,[],None
371,https://github.com/srujana-16/5-Stage-Pipelined-Processor.git,2022-04-12 17:09:52+00:00,IPA project - 5 Stage Pipelined based on the structure of Y86 Processor,0,srujana-16/5-Stage-Pipelined-Processor,480903098,Verilog,5-Stage-Pipelined-Processor,2259,0,2022-08-07 13:49:41+00:00,[],None
372,https://github.com/okoge-kaz/Computer_Logic_Design.git,2022-04-14 02:47:35+00:00,2022-1Q コンピュータ論理設計 (Tokyo Tech),0,okoge-kaz/Computer_Logic_Design,481444310,Verilog,Computer_Logic_Design,7605,0,2022-04-15 02:44:54+00:00,"['iverilog', 'ssh', 'verilog-hdl', 'tokyotech']",None
373,https://github.com/charlotte-mu/ICC2017_grad.git,2022-03-31 10:01:07+00:00,2017 IC Design Contest Preliminary / B_ICC2017_preliminary_grad_cell-based / Distance Transform,0,charlotte-mu/ICC2017_grad,476248311,Verilog,ICC2017_grad,949,0,2022-04-05 12:29:31+00:00,[],None
374,https://github.com/Sharky2222/Wireshark.git,2022-03-29 21:28:22+00:00,,0,Sharky2222/Wireshark,475625263,Verilog,Wireshark,135708,0,2022-05-04 00:13:06+00:00,[],None
375,https://github.com/Goshisanniichi/PC_Inst_Dec.git,2022-03-31 21:38:13+00:00,,0,Goshisanniichi/PC_Inst_Dec,476486649,Verilog,PC_Inst_Dec,10,0,2022-03-31 21:40:42+00:00,[],None
376,https://github.com/VigneshKPoojari/Full-Substractor.git,2022-04-02 05:20:55+00:00,,0,VigneshKPoojari/Full-Substractor,476955309,Verilog,Full-Substractor,26,0,2022-04-02 05:22:46+00:00,[],None
377,https://github.com/Jason-Blanda/Lab-7.git,2022-04-05 20:07:25+00:00,,0,Jason-Blanda/Lab-7,478284101,Verilog,Lab-7,5,0,2022-04-05 20:19:46+00:00,[],None
378,https://github.com/01fe20bec404/vending_machine.git,2022-04-05 14:40:32+00:00,,0,01fe20bec404/vending_machine,478171010,Verilog,vending_machine,1,0,2022-04-05 14:44:10+00:00,[],None
379,https://github.com/Mavioux/mavioux_rv_32.git,2022-04-05 20:47:04+00:00,,0,Mavioux/mavioux_rv_32,478295327,Verilog,mavioux_rv_32,9,0,2022-04-05 20:48:05+00:00,[],None
380,https://github.com/skicattx/Ember_MiSTer.git,2022-04-07 23:33:23+00:00,MiSTer Core for the Project Ember Console,0,skicattx/Ember_MiSTer,479180263,Verilog,Ember_MiSTer,141,0,2022-04-15 16:37:13+00:00,[],https://api.github.com/licenses/gpl-2.0
381,https://github.com/gardenpeter2012/chenh.git,2022-04-10 14:11:45+00:00,,0,gardenpeter2012/chenh,480037568,Verilog,chenh,265839,0,2022-04-10 14:12:41+00:00,[],None
382,https://github.com/kovagoz/fpga-paddle-control.git,2022-04-10 11:21:56+00:00,Analog controlled Pong paddle,0,kovagoz/fpga-paddle-control,479995389,Verilog,fpga-paddle-control,5,0,2022-04-11 07:50:22+00:00,['fpga'],https://api.github.com/licenses/mit
383,https://github.com/trevortaulien/hdlbits-scrape.git,2022-04-12 12:37:54+00:00,,0,trevortaulien/hdlbits-scrape,480804042,Verilog,hdlbits-scrape,629,0,2022-04-24 22:16:12+00:00,[],None
384,https://github.com/jasonsogod/jasonsogod.git,2022-04-14 14:22:58+00:00,,0,jasonsogod/jasonsogod,481633761,Verilog,jasonsogod,2,0,2022-04-14 14:23:55+00:00,[],None
385,https://github.com/el20mgam/_1HZ_BLINK.git,2022-04-14 14:47:44+00:00,,0,el20mgam/_1HZ_BLINK,481642137,Verilog,_1HZ_BLINK,7,0,2022-04-14 14:48:52+00:00,[],None
386,https://github.com/NathanRotta/Apophis2.git,2022-04-14 21:41:57+00:00,,0,NathanRotta/Apophis2,481757242,Verilog,Apophis2,178364,0,2022-04-14 21:52:41+00:00,[],None
387,https://github.com/Matris12/ALU.git,2022-04-08 14:40:49+00:00,,0,Matris12/ALU,479427020,Verilog,ALU,3,0,2022-04-08 14:43:46+00:00,[],None
388,https://github.com/taehun2767/HDLBits_solution.git,2022-04-14 07:41:38+00:00,,0,taehun2767/HDLBits_solution,481512169,Verilog,HDLBits_solution,56,0,2022-10-30 10:02:19+00:00,[],None
389,https://github.com/mruzaini/AP089-Mini-Biogas.git,2022-04-14 15:11:34+00:00,,0,mruzaini/AP089-Mini-Biogas,481650087,Verilog,AP089-Mini-Biogas,20666,0,2022-04-15 09:38:42+00:00,[],None
390,https://github.com/iulianaralucamihaila/Maze-Solver.git,2022-04-01 21:43:20+00:00,Implementation of Wall Follower algorithm in a 64 × 64 maze,0,iulianaralucamihaila/Maze-Solver,476876341,Verilog,Maze-Solver,120,0,2022-04-01 22:03:11+00:00,[],https://api.github.com/licenses/mit
391,https://github.com/tejsudarshan/FullSubtractor.git,2022-04-04 10:49:01+00:00,,0,tejsudarshan/FullSubtractor,477657830,Verilog,FullSubtractor,38,0,2022-04-04 10:50:08+00:00,[],None
392,https://github.com/stevenhalampaek/mips.git,2022-04-11 03:51:31+00:00,,0,stevenhalampaek/mips,480218151,Verilog,mips,46,0,2022-04-11 20:41:13+00:00,[],None
393,https://github.com/JohnDHitti/FPGA_various.git,2022-04-07 23:24:23+00:00,A collection of simple Verilog based programs to be run in Vivado simulation or uploaded to a Basys 3 FPGA,0,JohnDHitti/FPGA_various,479178553,Verilog,FPGA_various,24,0,2022-04-07 23:28:18+00:00,[],None
394,https://github.com/senormeow/z80fpga.git,2022-04-07 21:47:40+00:00,,0,senormeow/z80fpga,479158259,Verilog,z80fpga,49,0,2022-04-07 21:48:09+00:00,[],None
395,https://github.com/grifatron/Lab8CA.git,2022-04-07 17:57:17+00:00,,0,grifatron/Lab8CA,479093991,Verilog,Lab8CA,11,0,2022-04-07 17:58:26+00:00,[],None
396,https://github.com/LaneSteven/DSP_verilog.git,2022-04-08 01:36:08+00:00,,0,LaneSteven/DSP_verilog,479205059,Verilog,DSP_verilog,3,0,2022-04-08 01:37:39+00:00,[],None
397,https://github.com/cby0730/Total_ALU.git,2022-04-07 09:32:52+00:00,,0,cby0730/Total_ALU,478916716,Verilog,Total_ALU,156,0,2022-04-07 09:35:10+00:00,[],None
398,https://github.com/NguyenTanThien/traffic-lights-using-verilog.git,2022-04-11 11:58:02+00:00,,0,NguyenTanThien/traffic-lights-using-verilog,480359684,Verilog,traffic-lights-using-verilog,71,0,2022-04-11 12:41:28+00:00,[],None
399,https://github.com/QuaATran/comp_arch_lab_6.git,2022-04-14 23:41:57+00:00,,0,QuaATran/comp_arch_lab_6,481779979,Verilog,comp_arch_lab_6,3,0,2022-04-14 23:42:32+00:00,[],None
400,https://github.com/G1Y2Z3/work3.git,2022-04-08 08:05:46+00:00,,0,G1Y2Z3/work3,479300913,Verilog,work3,2,0,2022-04-08 08:06:53+00:00,[],None
401,https://github.com/Ronan-Harkins/CompArch_Lab6.git,2022-03-28 13:54:39+00:00,,0,Ronan-Harkins/CompArch_Lab6,475025156,Verilog,CompArch_Lab6,1,0,2022-03-28 13:55:59+00:00,[],None
402,https://github.com/GuangG8763/Verilog_IIC_SCL.git,2022-03-29 04:44:14+00:00,使用Verilog實現IIC的SCL控制,0,GuangG8763/Verilog_IIC_SCL,475283049,Verilog,Verilog_IIC_SCL,3,0,2022-03-29 04:45:20+00:00,[],None
403,https://github.com/xuan37/hw2.git,2022-03-31 15:36:11+00:00,,0,xuan37/hw2,476369652,Verilog,hw2,1,0,2022-03-31 15:36:47+00:00,[],None
404,https://github.com/SPAR-Public/SPAR-Bit_Serial.git,2022-03-31 17:32:49+00:00,SPAR implementation with the bit-serial ALU,0,SPAR-Public/SPAR-Bit_Serial,476411810,Verilog,SPAR-Bit_Serial,27,0,2022-03-31 17:46:20+00:00,[],https://api.github.com/licenses/mit
405,https://github.com/vlahdu/Cube-root.git,2022-03-30 20:25:20+00:00,This is a project which presents cube root in verilog,0,vlahdu/Cube-root,476040163,Verilog,Cube-root,1813,0,2022-03-30 20:26:12+00:00,[],None
406,https://github.com/tejsudarshan/Mul_fsm.git,2022-04-03 02:19:26+00:00,,0,tejsudarshan/Mul_fsm,477217765,Verilog,Mul_fsm,107,0,2022-04-03 02:21:36+00:00,[],None
407,https://github.com/VigneshKPoojari/Full-adder.git,2022-04-02 06:22:17+00:00,,0,VigneshKPoojari/Full-adder,476966871,Verilog,Full-adder,19,0,2022-04-02 06:23:29+00:00,[],None
408,https://github.com/vinayakkp2000/Full-Substractor.git,2022-04-04 17:02:22+00:00,,0,vinayakkp2000/Full-Substractor,477795230,Verilog,Full-Substractor,58,0,2022-04-04 17:03:07+00:00,[],None
409,https://github.com/01fe20bec415/MUX4.git,2022-04-04 18:00:59+00:00,,0,01fe20bec415/MUX4,477815737,Verilog,MUX4,211,0,2022-04-04 18:01:21+00:00,[],None
410,https://github.com/AbhishekSawkar1/Decoder-verilog-.git,2022-04-04 14:29:19+00:00,,0,AbhishekSawkar1/Decoder-verilog-,477738054,Verilog,Decoder-verilog-,211,0,2022-04-04 15:31:05+00:00,[],None
411,https://github.com/01fe20bec404/decoder.git,2022-04-05 13:40:59+00:00,,0,01fe20bec404/decoder,478146212,Verilog,decoder,52,0,2022-04-05 13:42:52+00:00,[],None
412,https://github.com/Sumith-Dandgall/And_gate.git,2022-04-04 16:12:05+00:00,,0,Sumith-Dandgall/And_gate,477777601,Verilog,And_gate,60,0,2022-04-04 16:13:02+00:00,[],None
413,https://github.com/LuizHenriqueee/Processador_6_instrucoes.git,2022-04-05 15:44:44+00:00,,0,LuizHenriqueee/Processador_6_instrucoes,478196510,Verilog,Processador_6_instrucoes,48165,0,2022-04-16 18:05:23+00:00,[],None
414,https://github.com/21madanputlekar/SR_Flipflop.git,2022-04-04 16:24:53+00:00,,0,21madanputlekar/SR_Flipflop,477782275,Verilog,SR_Flipflop,200,0,2022-04-04 16:28:04+00:00,[],None
415,https://github.com/Arudh23/Final-Project.git,2022-04-04 14:31:41+00:00,,0,Arudh23/Final-Project,477738986,Verilog,Final-Project,18,0,2022-04-05 03:03:01+00:00,[],None
416,https://github.com/ajebec33/Lab7.git,2022-04-05 20:27:09+00:00,,0,ajebec33/Lab7,478289872,Verilog,Lab7,3,0,2022-04-05 20:28:40+00:00,[],None
417,https://github.com/liuxiaodi2238/FPGA.git,2022-03-31 05:10:22+00:00,,0,liuxiaodi2238/FPGA,476159240,Verilog,FPGA,29,0,2022-03-31 14:12:21+00:00,[],None
418,https://github.com/alisobhy22/Water-Vendor-machine.git,2022-04-01 16:58:11+00:00,water-vending machine using verilog implemented on FPGA board,0,alisobhy22/Water-Vendor-machine,476802838,Verilog,Water-Vendor-machine,7,0,2022-04-01 16:59:14+00:00,[],None
419,https://github.com/01FE21MVE003/ADLD.git,2022-04-01 14:00:36+00:00,,0,01FE21MVE003/ADLD,476743101,Verilog,ADLD,3877,0,2022-04-08 07:51:59+00:00,[],None
420,https://github.com/GuangG8763/Verilog_TPS546C20A_4Mhz.git,2022-04-01 09:04:40+00:00,,0,GuangG8763/Verilog_TPS546C20A_4Mhz,476648789,Verilog,Verilog_TPS546C20A_4Mhz,6546,0,2022-04-01 09:06:44+00:00,[],None
421,https://github.com/severinocarlos/CPU-MIPS.git,2022-04-01 19:03:06+00:00,,3,severinocarlos/CPU-MIPS,476838397,Verilog,CPU-MIPS,199,0,2022-11-10 17:13:19+00:00,[],None
422,https://github.com/CHIHCHIEH-LAI/ICLAB.git,2022-03-29 09:49:56+00:00,,0,CHIHCHIEH-LAI/ICLAB,475378495,Verilog,ICLAB,53912,0,2023-12-19 17:22:30+00:00,[],None
423,https://github.com/g-hanwen/SimpleMIPS.git,2022-04-10 11:30:57+00:00,A simplified MIPS CPU implemented in Verilog.,0,g-hanwen/SimpleMIPS,479997390,Verilog,SimpleMIPS,15,0,2022-04-10 11:51:04+00:00,[],https://api.github.com/licenses/wtfpl
424,https://github.com/AbhishekSawkar1/RippleAdder-verilog-.git,2022-04-04 14:23:38+00:00,,0,AbhishekSawkar1/RippleAdder-verilog-,477735738,Verilog,RippleAdder-verilog-,202,0,2022-04-04 14:46:03+00:00,[],None
425,https://github.com/AbhishekSawkar1/Pipeline1-verilog-.git,2022-04-04 14:29:45+00:00,,0,AbhishekSawkar1/Pipeline1-verilog-,477738227,Verilog,Pipeline1-verilog-,215,0,2022-04-04 16:10:26+00:00,[],None
426,https://github.com/nikhilnnaregal/Ram.git,2022-04-04 15:57:49+00:00,,0,nikhilnnaregal/Ram,477772084,Verilog,Ram,155,0,2022-04-04 15:58:27+00:00,[],None
427,https://github.com/21madanputlekar/j-k_Flip_flop.git,2022-04-04 11:25:50+00:00,,0,21madanputlekar/j-k_Flip_flop,477669779,Verilog,j-k_Flip_flop,252,0,2022-04-04 13:47:50+00:00,[],None
428,https://github.com/ninadshenvi/-Upcounter.git,2022-04-04 18:48:01+00:00,,0,ninadshenvi/-Upcounter,477831670,Verilog,-Upcounter,47,0,2022-04-04 18:48:22+00:00,[],None
429,https://github.com/01fe20bec427/Upcounter.git,2022-04-04 16:50:16+00:00,,0,01fe20bec427/Upcounter,477791026,Verilog,Upcounter,65,0,2022-04-04 16:50:39+00:00,[],None
430,https://github.com/01fe20bec427/OR_gate.git,2022-04-04 16:44:52+00:00,,0,01fe20bec427/OR_gate,477789132,Verilog,OR_gate,48,0,2022-04-04 16:45:14+00:00,[],None
431,https://github.com/refrain-wbh/myCPU.git,2022-04-10 04:35:38+00:00,,0,refrain-wbh/myCPU,479913562,Verilog,myCPU,128,0,2022-04-10 04:36:00+00:00,[],None
432,https://github.com/oscar-shih/Computer_Architecture.git,2022-04-10 16:15:58+00:00,Computer Architecture 2022 spring @ NTUEE prof. Tsung-Te Liu,0,oscar-shih/Computer_Architecture,480071362,Verilog,Computer_Architecture,5735,0,2022-06-27 01:45:54+00:00,[],None
433,https://github.com/krzygorz/VerilogTea.git,2022-04-13 11:13:19+00:00,Tiny Encryption Algorithm in Verilog,0,krzygorz/VerilogTea,481183849,Verilog,VerilogTea,250,0,2022-04-13 11:14:01+00:00,[],None
434,https://github.com/llanskoyll/Labs_FPGA.git,2022-04-13 13:21:29+00:00,,0,llanskoyll/Labs_FPGA,481225304,Verilog,Labs_FPGA,4921,0,2022-04-13 13:22:24+00:00,[],None
435,https://github.com/valerian97/FPGA.git,2022-04-14 10:43:21+00:00,Respoity for FPGA related material,0,valerian97/FPGA,481566166,Verilog,FPGA,1152,0,2022-04-18 19:37:32+00:00,[],None
436,https://github.com/kimpb/Microprocessor.git,2022-03-31 11:42:54+00:00,,0,kimpb/Microprocessor,476280411,Verilog,Microprocessor,29,0,2022-03-31 11:43:53+00:00,[],None
437,https://github.com/kwiltsey/Lab7.git,2022-03-31 20:53:49+00:00,,0,kwiltsey/Lab7,476475029,Verilog,Lab7,3,0,2022-03-31 20:54:15+00:00,[],None
438,https://github.com/Yen-Jen-Lo/VScode_Hw2.git,2022-04-01 02:41:44+00:00,,0,Yen-Jen-Lo/VScode_Hw2,476550111,Verilog,VScode_Hw2,5,0,2022-04-01 02:44:01+00:00,[],None
439,https://github.com/01fe20bec426/tic_tac_toe.git,2022-03-28 13:29:31+00:00,,0,01fe20bec426/tic_tac_toe,475014948,Verilog,tic_tac_toe,3,0,2022-03-28 13:32:50+00:00,[],None
440,https://github.com/bodhiswattwa/8-Bit-Microprocessor.git,2022-03-28 18:11:13+00:00,CSE 490 Project 1,0,bodhiswattwa/8-Bit-Microprocessor,475123715,Verilog,8-Bit-Microprocessor,2872,0,2022-05-17 17:35:27+00:00,[],None
441,https://github.com/BobLouis/IC_2022.git,2022-03-30 00:30:36+00:00,,0,BobLouis/IC_2022,475663907,Verilog,IC_2022,5336,0,2022-03-30 04:48:02+00:00,[],None
442,https://github.com/szokesandor/fpga_first_counter.git,2022-04-03 14:33:12+00:00,Very first Lattice Diamond project to start using the IDE with a simple resettable 32bit counter,0,szokesandor/fpga_first_counter,477367510,Verilog,fpga_first_counter,7,0,2022-04-03 14:55:27+00:00,[],https://api.github.com/licenses/mit
443,https://github.com/01fe19bec096/01fe19bec096.git,2022-04-04 03:59:50+00:00,ADLD Assignments,0,01fe19bec096/01fe19bec096,477543171,Verilog,01fe19bec096,834,0,2022-04-04 16:58:53+00:00,[],None
444,https://github.com/SaiVardhan3/Fullsubstractor.git,2022-04-03 17:30:29+00:00,In this project a full verilog code for decoder and its testbench are uploaded,0,SaiVardhan3/Fullsubstractor,477415344,Verilog,Fullsubstractor,60,0,2022-04-05 03:51:23+00:00,[],None
445,https://github.com/ikejokafor/accel_infst_common.git,2022-03-30 22:52:42+00:00,,0,ikejokafor/accel_infst_common,476075983,Verilog,accel_infst_common,84,0,2022-03-30 22:53:18+00:00,[],None
446,https://github.com/NabilYasser/MIPS.git,2022-03-28 17:04:23+00:00,,0,NabilYasser/MIPS,475099931,Verilog,MIPS,8,0,2022-08-20 11:57:17+00:00,[],None
447,https://github.com/vinayakkp2000/Pipeline.git,2022-04-04 17:03:33+00:00,,0,vinayakkp2000/Pipeline,477795627,Verilog,Pipeline,2,0,2022-04-04 17:10:40+00:00,[],None
448,https://github.com/vinayakkp2000/RAM.git,2022-04-04 17:04:20+00:00,,0,vinayakkp2000/RAM,477795867,Verilog,RAM,69,0,2022-04-04 17:04:50+00:00,[],None
449,https://github.com/01fe20bec415/JKFF.git,2022-04-04 17:30:59+00:00,,0,01fe20bec415/JKFF,477805184,Verilog,JKFF,50,0,2022-04-04 17:31:33+00:00,[],None
450,https://github.com/01fe20bec403/Upcounter.git,2022-04-04 17:38:08+00:00,,0,01fe20bec403/Upcounter,477807733,Verilog,Upcounter,68,0,2022-04-04 17:39:21+00:00,[],None
451,https://github.com/01fe20bec415/OR.git,2022-04-04 17:47:15+00:00,,0,01fe20bec415/OR,477810918,Verilog,OR,48,0,2022-04-04 17:48:06+00:00,[],None
452,https://github.com/01fe20bec404/JKFF.git,2022-04-04 13:23:55+00:00,,0,01fe20bec404/JKFF,477711647,Verilog,JKFF,53,0,2022-04-04 13:24:33+00:00,[],None
453,https://github.com/tejsudarshan/Decoder.git,2022-04-04 13:07:11+00:00,,0,tejsudarshan/Decoder,477705222,Verilog,Decoder,54,0,2022-04-04 16:00:25+00:00,[],None
454,https://github.com/01fe20bec404/MUX.git,2022-04-04 13:29:18+00:00,,0,01fe20bec404/MUX,477713699,Verilog,MUX,299,0,2022-04-04 13:29:50+00:00,[],None
455,https://github.com/01fe20bec403/And.v.git,2022-04-04 15:49:02+00:00,,0,01fe20bec403/And.v,477768856,Verilog,And.v,51,0,2022-04-04 15:49:28+00:00,[],None
456,https://github.com/01fe20bec427/moore_fsm.git,2022-04-04 15:23:15+00:00,,0,01fe20bec427/moore_fsm,477759291,Verilog,moore_fsm,137,0,2022-04-04 15:24:55+00:00,[],None
457,https://github.com/engeeinfo/tic-tak-toe.git,2022-04-05 05:21:22+00:00,,0,engeeinfo/tic-tak-toe,477985752,Verilog,tic-tak-toe,73,0,2022-04-05 05:21:53+00:00,[],None
458,https://github.com/01fe20bec427/Memory_model.git,2022-04-01 07:35:50+00:00,,0,01fe20bec427/Memory_model,476620257,Verilog,Memory_model,115,0,2022-04-01 07:36:55+00:00,[],None
459,https://github.com/01FE20BEC420/AND_GATE.git,2022-04-05 06:15:28+00:00,,0,01FE20BEC420/AND_GATE,477998813,Verilog,AND_GATE,10,0,2022-04-05 06:16:17+00:00,[],None
460,https://github.com/vinayakkp2000/Multiplication-FSM-Using-Verilog.git,2022-04-05 12:15:20+00:00,,0,vinayakkp2000/Multiplication-FSM-Using-Verilog,478113973,Verilog,Multiplication-FSM-Using-Verilog,18,0,2022-04-05 12:16:22+00:00,[],None
461,https://github.com/Jerpin/Traffic-light.git,2022-04-07 17:23:20+00:00,,0,Jerpin/Traffic-light,479082840,Verilog,Traffic-light,5,0,2022-04-07 17:23:43+00:00,[],https://api.github.com/licenses/mit
462,https://github.com/anish7503/VLSI.git,2022-04-12 10:56:42+00:00,,0,anish7503/VLSI,480770145,Verilog,VLSI,2278,0,2022-06-03 14:13:53+00:00,[],None
463,https://github.com/knifter/xilinx-cores.git,2022-04-12 09:39:53+00:00,,0,knifter/xilinx-cores,480743984,Verilog,xilinx-cores,120,0,2022-04-12 10:01:23+00:00,[],None
464,https://github.com/alihusain01/lab7-ECE385.git,2022-03-29 03:58:40+00:00,,0,alihusain01/lab7-ECE385,475273330,Verilog,lab7-ECE385,134726,0,2022-03-30 03:34:11+00:00,[],None
465,https://github.com/iM0use/verilogBeginner.git,2022-03-29 01:00:47+00:00,This is about the base of verilog-lang,0,iM0use/verilogBeginner,475231219,Verilog,verilogBeginner,56,0,2022-03-29 01:23:16+00:00,[],https://api.github.com/licenses/gpl-3.0
466,https://github.com/Bhagyashreeshet/01fe19bec236.git,2022-04-04 17:30:26+00:00,,0,Bhagyashreeshet/01fe19bec236,477804981,Verilog,01fe19bec236,1139,0,2022-04-04 17:37:41+00:00,[],None
467,https://github.com/torbrodtkorb/riscv-old.git,2022-04-11 23:05:56+00:00,,0,torbrodtkorb/riscv-old,480580189,Verilog,riscv-old,5,0,2022-04-26 11:59:36+00:00,[],None
468,https://github.com/YinChian/Normal_HW2.git,2022-04-11 10:36:31+00:00,,0,YinChian/Normal_HW2,480334113,Verilog,Normal_HW2,16696,0,2022-04-12 16:33:59+00:00,[],None
469,https://github.com/Francis1408/LAOCII.git,2022-04-08 17:38:24+00:00,,0,Francis1408/LAOCII,479484198,Verilog,LAOCII,6549,0,2022-04-08 17:42:41+00:00,[],None
470,https://github.com/kld1997/TTU_Verilog_2021.git,2022-04-11 18:07:49+00:00,Powerpoints and Files used to simulate small microprocessor - Verilog,0,kld1997/TTU_Verilog_2021,480496110,Verilog,TTU_Verilog_2021,5036,0,2022-05-07 11:53:08+00:00,[],None
471,https://github.com/GuangG8763/Verilog_LTC2992.git,2022-04-01 09:13:38+00:00,,0,GuangG8763/Verilog_LTC2992,476651676,Verilog,Verilog_LTC2992,3772,0,2022-04-01 09:14:53+00:00,[],None
472,https://github.com/rphly/wordle.git,2022-03-28 08:20:35+00:00,,2,rphly/wordle,474909435,Verilog,wordle,154751,0,2022-04-18 13:34:54+00:00,[],None
473,https://github.com/guanwei-wu/Computer-Architecture.git,2022-03-28 05:54:30+00:00,計算機結構,0,guanwei-wu/Computer-Architecture,474864456,Verilog,Computer-Architecture,534,0,2022-03-28 05:57:05+00:00,[],None
474,https://github.com/Tatev2919/DRP.git,2022-03-31 12:03:48+00:00,,0,Tatev2919/DRP,476287288,Verilog,DRP,1,0,2022-03-31 12:04:39+00:00,[],None
475,https://github.com/charlotte-mu/ICC2018_univ.git,2022-03-31 09:46:09+00:00,2018 IC Design Contest Preliminary / E_ICC2018_priliminary_univ_cell_based / Image Display Control,0,charlotte-mu/ICC2018_univ,476243322,Verilog,ICC2018_univ,983,0,2022-03-31 09:52:43+00:00,[],None
476,https://github.com/jacobcwildes/Pong-Game.git,2022-03-31 02:35:45+00:00,,0,jacobcwildes/Pong-Game,476123937,Verilog,Pong-Game,18,0,2022-03-31 02:36:21+00:00,[],None
477,https://github.com/AnDa-creator/EE739-6stage-IITB_RISC.git,2022-04-02 12:53:55+00:00,,0,AnDa-creator/EE739-6stage-IITB_RISC,477054115,Verilog,EE739-6stage-IITB_RISC,25337,0,2022-08-13 04:43:06+00:00,[],https://api.github.com/licenses/mit
478,https://github.com/jeffdi/my_project.git,2022-04-05 21:43:54+00:00,,0,jeffdi/my_project,478309803,Verilog,my_project,4340,0,2022-04-05 21:44:06+00:00,[],https://api.github.com/licenses/apache-2.0
479,https://github.com/MikeS11/Test_Patterns_YC.git,2022-04-03 05:05:28+00:00,,0,MikeS11/Test_Patterns_YC,477243413,Verilog,Test_Patterns_YC,156,0,2022-04-03 05:07:00+00:00,[],https://api.github.com/licenses/gpl-2.0
480,https://github.com/gohil-vasudev/DETERRENT.git,2022-04-03 18:09:10+00:00,Supporting material for our RL-based Trojan detection work at DAC 2022.,0,gohil-vasudev/DETERRENT,477425208,Verilog,DETERRENT,2677,0,2023-02-03 01:33:03+00:00,[],https://api.github.com/licenses/bsd-3-clause
481,https://github.com/patwarind/Overlap_Free_Karatsuba_algorithm_for_Multiplication.git,2022-04-05 07:59:37+00:00,Implementation of Overlap Free Karatsuba Algorithm for polynomial multiplication i.e. Finite field multiplier,0,patwarind/Overlap_Free_Karatsuba_algorithm_for_Multiplication,478029422,Verilog,Overlap_Free_Karatsuba_algorithm_for_Multiplication,140,0,2022-04-05 08:01:01+00:00,[],None
482,https://github.com/Matris12/REG-8-12-16.git,2022-04-08 14:23:06+00:00,,0,Matris12/REG-8-12-16,479420746,Verilog,REG-8-12-16,6,0,2022-04-08 14:24:15+00:00,[],None
483,https://github.com/ShreedeviAngadi/verilogcode.git,2022-04-08 07:18:09+00:00,verilogcode,0,ShreedeviAngadi/verilogcode,479285931,Verilog,verilogcode,25,0,2022-04-08 07:18:57+00:00,[],None
484,https://github.com/deleacynthia/Baggage-Drop-.git,2022-04-07 20:53:56+00:00,Verilog program that aims to simulate the automatic dropping of a container of supplies into a battlefield by a helicopter using data extracted from the 4 altitude sensors.,0,deleacynthia/Baggage-Drop-,479145199,Verilog,Baggage-Drop-,3,0,2022-04-07 20:55:04+00:00,[],None
485,https://github.com/james5044/SoC_risc.git,2022-04-08 06:08:39+00:00,,0,james5044/SoC_risc,479266025,Verilog,SoC_risc,9,0,2022-04-08 06:18:05+00:00,[],None
486,https://github.com/108062138/CLOCK.git,2022-04-08 13:15:33+00:00,,0,108062138/CLOCK,479397243,Verilog,CLOCK,2098,0,2022-04-08 13:15:51+00:00,[],None
487,https://github.com/GRitt3r/ComparchLab7.git,2022-04-14 01:32:51+00:00,,0,GRitt3r/ComparchLab7,481427813,Verilog,ComparchLab7,1,0,2022-04-14 01:35:21+00:00,[],None
488,https://github.com/QuaATran/comp_arch_lab_7.git,2022-04-14 21:17:45+00:00,,0,QuaATran/comp_arch_lab_7,481752113,Verilog,comp_arch_lab_7,3,0,2022-04-14 21:18:24+00:00,[],None
489,https://github.com/wove2006/-tcpiptoy.git,2022-04-14 02:41:43+00:00,,0,wove2006/-tcpiptoy,481442936,Verilog,-tcpiptoy,1367,0,2022-04-14 02:41:58+00:00,[],https://api.github.com/licenses/gpl-3.0
490,https://github.com/thomasharley/DSL-MICRO.git,2022-04-10 12:59:01+00:00,Control IR cars remotely using a microprocessor based FPGA digital system,0,thomasharley/DSL-MICRO,480018366,Verilog,DSL-MICRO,51,0,2022-04-10 13:09:02+00:00,[],None
491,https://github.com/Darcywantloli/blocking-and-noblocking.git,2022-04-10 11:16:40+00:00,,0,Darcywantloli/blocking-and-noblocking,479994248,Verilog,blocking-and-noblocking,5,0,2022-04-10 11:18:23+00:00,[],None
492,https://github.com/Ablabla0403/yosys_tmp.git,2022-04-10 15:41:01+00:00,,0,Ablabla0403/yosys_tmp,480061985,Verilog,yosys_tmp,8429,0,2022-04-10 15:48:22+00:00,[],None
493,https://github.com/donghoon-io/spring2022comporg_lab1.git,2022-04-03 09:43:15+00:00,Spring 2022 Computer Organization Lab 1,1,donghoon-io/spring2022comporg_lab1,477297088,Verilog,spring2022comporg_lab1,3395,0,2022-04-21 07:32:46+00:00,[],None
494,https://github.com/raadkhan/Interactive-RISC-Machine.git,2022-04-04 00:54:20+00:00,RISC machine with a Turing complete ISA,0,raadkhan/Interactive-RISC-Machine,477506016,Verilog,Interactive-RISC-Machine,15,0,2022-04-04 01:11:36+00:00,[],None
495,https://github.com/21madanputlekar/Assignment_1.git,2022-04-04 11:23:23+00:00,,0,21madanputlekar/Assignment_1,477669012,Verilog,Assignment_1,182,0,2022-04-04 16:34:13+00:00,[],None
496,https://github.com/01fe20bec415/upcounter.git,2022-04-04 17:54:21+00:00,,0,01fe20bec415/upcounter,477813404,Verilog,upcounter,62,0,2022-04-04 17:54:54+00:00,[],None
497,https://github.com/ninadshenvi/Full-Adder.git,2022-04-04 18:38:30+00:00,,0,ninadshenvi/Full-Adder,477828431,Verilog,Full-Adder,45,0,2022-04-04 18:39:18+00:00,[],None
498,https://github.com/Sumith-Dandgall/UP_Counter.git,2022-04-04 16:17:14+00:00,,0,Sumith-Dandgall/UP_Counter,477779484,Verilog,UP_Counter,83,0,2022-04-04 16:18:05+00:00,[],None
499,https://github.com/Sumith-Dandgall/SR_FF.git,2022-04-04 16:07:54+00:00,,0,Sumith-Dandgall/SR_FF,477775914,Verilog,SR_FF,64,0,2022-04-04 16:08:56+00:00,[],None
500,https://github.com/igarg2001/MIPS-Multicycle-Processor.git,2022-04-04 13:52:21+00:00,Implementation of MIPS Multicycle Processor (with datapath and control) using Verilog,0,igarg2001/MIPS-Multicycle-Processor,477722715,Verilog,MIPS-Multicycle-Processor,760,0,2022-11-27 17:33:32+00:00,[],None
501,https://github.com/01fe19bec163/Pipelining.git,2022-04-04 16:54:21+00:00,,0,01fe19bec163/Pipelining,477792469,Verilog,Pipelining,104,0,2022-04-05 04:05:09+00:00,[],None
502,https://github.com/01fe20bec427/Decoder.git,2022-04-04 16:47:33+00:00,,0,01fe20bec427/Decoder,477790065,Verilog,Decoder,49,0,2022-04-04 16:47:57+00:00,[],None
503,https://github.com/charan8095181918/half-adder-verliog-code.git,2022-04-04 07:41:02+00:00,,0,charan8095181918/half-adder-verliog-code,477597034,Verilog,half-adder-verliog-code,64,0,2022-04-04 07:42:48+00:00,[],None
504,https://github.com/depegie/adc-dac.git,2022-04-02 19:29:36+00:00,,0,depegie/adc-dac,477152301,Verilog,adc-dac,33001,0,2022-10-04 21:39:27+00:00,[],None
505,https://github.com/acarlaguerra/CPU-InfraHard.git,2022-04-01 14:04:54+00:00,Projeto referente a cadeira de Infraestrutura de Hardware,1,acarlaguerra/CPU-InfraHard,476744724,Verilog,CPU-InfraHard,199,0,2022-04-10 14:41:47+00:00,[],None
506,https://github.com/ninadshenvi/-Ripple_Counter.git,2022-04-04 18:30:46+00:00,,0,ninadshenvi/-Ripple_Counter,477825926,Verilog,-Ripple_Counter,57,0,2022-04-04 18:31:10+00:00,[],None
507,https://github.com/deleacynthia/Maze-Wall-Follower-Algorithm-.git,2022-04-07 20:45:30+00:00,Verilog program that aims to traverse a maze using maze wall follower algorithm without caching it,0,deleacynthia/Maze-Wall-Follower-Algorithm-,479143108,Verilog,Maze-Wall-Follower-Algorithm-,2,0,2022-04-07 20:52:31+00:00,[],None
508,https://github.com/SykpeWookal/USTC_Course_2020SP.git,2022-04-09 02:54:50+00:00,,0,SykpeWookal/USTC_Course_2020SP,479600627,Verilog,USTC_Course_2020SP,768586,0,2022-04-09 04:51:08+00:00,[],None
509,https://github.com/SaiVardhan3/GCD_FSM_using_verilog.git,2022-04-05 03:43:43+00:00,,0,SaiVardhan3/GCD_FSM_using_verilog,477964326,Verilog,GCD_FSM_using_verilog,24,0,2022-04-05 03:44:02+00:00,[],None
510,https://github.com/vinayakkp2000/Assignment--2.git,2022-04-05 12:14:21+00:00,,0,vinayakkp2000/Assignment--2,478113645,Verilog,Assignment--2,18,0,2022-04-05 12:14:45+00:00,[],None
511,https://github.com/josue-UBA/bimestre-4-CLP.git,2022-04-04 21:21:28+00:00,,0,josue-UBA/bimestre-4-CLP,477877520,Verilog,bimestre-4-CLP,1462,0,2022-04-18 23:10:01+00:00,[],https://api.github.com/licenses/gpl-3.0
512,https://github.com/engeeinfo/moore-example.git,2022-04-05 05:27:38+00:00,,0,engeeinfo/moore-example,477987194,Verilog,moore-example,136,0,2022-04-05 05:30:33+00:00,[],None
513,https://github.com/ninadshenvi/Half-Adder.git,2022-04-04 18:41:19+00:00,,0,ninadshenvi/Half-Adder,477829436,Verilog,Half-Adder,40,0,2022-04-04 18:41:38+00:00,[],None
514,https://github.com/Prajwalsn17/Pipeline.git,2022-04-05 08:39:12+00:00,,0,Prajwalsn17/Pipeline,478042264,Verilog,Pipeline,2,0,2022-04-05 08:42:24+00:00,[],None
515,https://github.com/antonblaise/CAD-assignment-batch01.git,2022-04-07 17:59:17+00:00,CAD assignment - Batch 1,0,antonblaise/CAD-assignment-batch01,479094658,Verilog,CAD-assignment-batch01,16,0,2022-04-12 01:15:16+00:00,['verilog-hdl'],https://api.github.com/licenses/mit
516,https://github.com/01fe20bec426/decoder.git,2022-04-04 09:46:12+00:00,,0,01fe20bec426/decoder,477637844,Verilog,decoder,39,0,2022-04-04 09:47:08+00:00,[],None
517,https://github.com/01fe20bec426/assignment2.git,2022-04-04 10:35:49+00:00,,0,01fe20bec426/assignment2,477653917,Verilog,assignment2,77,0,2022-04-04 10:37:10+00:00,[],None
518,https://github.com/01fe20bec413/decoder.git,2022-04-04 10:11:12+00:00,,0,01fe20bec413/decoder,477646161,Verilog,decoder,52,0,2022-04-04 10:11:33+00:00,[],None
519,https://github.com/01fe19bec085/01FE19BEC085.git,2022-04-04 12:04:20+00:00,ADLD_ASS,0,01fe19bec085/01FE19BEC085,477682642,Verilog,01FE19BEC085,1127,0,2022-04-04 12:14:46+00:00,[],None
520,https://github.com/Prudhvi-Nath-Reddy/Icecream-Vending-machine-logic.git,2022-04-13 21:59:03+00:00,,0,Prudhvi-Nath-Reddy/Icecream-Vending-machine-logic,481385920,Verilog,Icecream-Vending-machine-logic,68,0,2022-04-13 22:02:40+00:00,[],None
521,https://github.com/wove2006/-nysa-sata.git,2022-04-14 02:28:44+00:00,,0,wove2006/-nysa-sata,481440121,Verilog,-nysa-sata,347,0,2022-04-14 02:29:00+00:00,[],https://api.github.com/licenses/mit
522,https://github.com/elec-tra/RISC_V_Processor.git,2022-04-13 17:14:32+00:00,Design of RISC V Processor,1,elec-tra/RISC_V_Processor,481307378,Verilog,RISC_V_Processor,45329,0,2022-08-07 15:15:14+00:00,[],https://api.github.com/licenses/mit
523,https://github.com/dac70r/EE2026-Final-Project.git,2022-04-05 21:12:04+00:00,Final Project of the EE2026: Digital Design Course taken at NUS. ,0,dac70r/EE2026-Final-Project,478301870,Verilog,EE2026-Final-Project,4157,0,2022-04-11 06:40:32+00:00,[],None
524,https://github.com/SushmitaHubballi/3-to-8-decoder.git,2022-04-03 14:48:45+00:00,,0,SushmitaHubballi/3-to-8-decoder,477371822,Verilog,3-to-8-decoder,296,0,2022-04-03 14:51:16+00:00,[],None
525,https://github.com/chiehwun/RISC-V_CPU.git,2022-04-04 03:31:43+00:00,"This repository is for the NCKU course named ""Computer Organization"" in 2020 fall",0,chiehwun/RISC-V_CPU,477537455,Verilog,RISC-V_CPU,900,0,2022-04-04 06:14:15+00:00,[],None
526,https://github.com/Kimihiro-Ogawa/ece5745-tut8-sram.git,2022-04-07 01:21:48+00:00,ECE 5745 Tutorial 8: SRAM Generators,0,Kimihiro-Ogawa/ece5745-tut8-sram,478782508,,ece5745-tut8-sram,10928,0,2023-08-11 20:53:54+00:00,[],None
527,https://github.com/rudyorre/cs152a.git,2022-04-11 20:52:33+00:00,,0,rudyorre/cs152a,480548118,Verilog,cs152a,8,0,2022-04-11 20:54:23+00:00,[],None
528,https://github.com/SebaVillegas/HDL.git,2022-03-30 22:18:21+00:00,,0,SebaVillegas/HDL,476068682,Verilog,HDL,519,0,2022-03-30 22:19:17+00:00,[],None
529,https://github.com/zuble/PSD-21-22.git,2022-03-28 13:35:25+00:00,FEUP--21/21--Processamento Sistemas Digitais,0,zuble/PSD-21-22,475017292,Verilog,PSD-21-22,98873,0,2022-03-28 14:17:04+00:00,[],None
530,https://github.com/VigneshKPoojari/Half-substractor.git,2022-04-01 03:39:54+00:00,,0,VigneshKPoojari/Half-substractor,476563146,Verilog,Half-substractor,19,0,2022-04-01 03:42:51+00:00,[],None
531,https://github.com/01fe20bec403/Assignment-2.git,2022-04-04 17:58:01+00:00,,0,01fe20bec403/Assignment-2,477814685,Verilog,Assignment-2,294,0,2022-04-04 17:58:29+00:00,[],None
532,https://github.com/usmanshaikh251/ADLD-01FE19BEC196.git,2022-04-04 18:02:29+00:00,,0,usmanshaikh251/ADLD-01FE19BEC196,477816325,Verilog,ADLD-01FE19BEC196,1016,0,2022-04-04 18:03:26+00:00,[],None
533,https://github.com/charan8095181918/or-gate-verilog-code.git,2022-04-04 07:15:55+00:00,,0,charan8095181918/or-gate-verilog-code,477589396,Verilog,or-gate-verilog-code,64,0,2022-04-04 07:16:49+00:00,[],None
534,https://github.com/charan8095181918/Full-adder-verilog-code.git,2022-04-04 07:09:12+00:00,,0,charan8095181918/Full-adder-verilog-code,477587332,Verilog,Full-adder-verilog-code,66,0,2022-04-04 07:09:46+00:00,[],None
535,https://github.com/tejsudarshan/RippleAdder.git,2022-04-04 12:18:50+00:00,,0,tejsudarshan/RippleAdder,477687498,Verilog,RippleAdder,40,0,2022-04-04 12:19:28+00:00,[],None
536,https://github.com/01fe20bec403/JK-Flipflop.git,2022-04-04 15:09:35+00:00,,0,01fe20bec403/JK-Flipflop,477754197,Verilog,JK-Flipflop,53,0,2022-04-04 15:10:14+00:00,[],None
537,https://github.com/TheShortDuck/patmos_caravel.git,2022-04-04 16:17:51+00:00,,0,TheShortDuck/patmos_caravel,477779721,Verilog,patmos_caravel,51834,0,2022-04-04 16:20:29+00:00,[],https://api.github.com/licenses/apache-2.0
538,https://github.com/tejsudarshan/GCD_fsm.git,2022-04-04 12:58:56+00:00,,0,tejsudarshan/GCD_fsm,477702008,Verilog,GCD_fsm,66,0,2022-04-04 13:05:27+00:00,[],None
539,https://github.com/nikhilnnaregal/Assignment-1.git,2022-04-04 15:35:05+00:00,,0,nikhilnnaregal/Assignment-1,477763698,Verilog,Assignment-1,151,0,2022-04-04 15:36:05+00:00,[],None
540,https://github.com/nikhilnnaregal/JK-flipflop.git,2022-04-04 15:51:47+00:00,,0,nikhilnnaregal/JK-flipflop,477769879,Verilog,JK-flipflop,144,0,2022-04-04 15:52:23+00:00,[],None
541,https://github.com/leloc0609/HCMUT_LSI_LAB_Bound_flasher.git,2022-04-12 02:57:13+00:00,,2,leloc0609/HCMUT_LSI_LAB_Bound_flasher,480632221,Verilog,HCMUT_LSI_LAB_Bound_flasher,20407,0,2022-04-29 03:38:40+00:00,[],None
542,https://github.com/AyaRedaOsman/SPI_Master.git,2022-03-31 23:50:00+00:00,,0,AyaRedaOsman/SPI_Master,476513685,Verilog,SPI_Master,61,0,2022-07-30 00:10:26+00:00,[],None
543,https://github.com/rajeshkrmeena/BRAM_TESTBENCH.git,2022-03-31 10:44:38+00:00,,0,rajeshkrmeena/BRAM_TESTBENCH,476261808,Verilog,BRAM_TESTBENCH,1,0,2022-03-31 10:46:16+00:00,[],None
544,https://github.com/charlotte-mu/ICC2021_univ.git,2022-03-31 09:36:47+00:00,2021 University College IC Design Contest / E_ICC2021_prelimily_univ_cell-based / Geofence,0,charlotte-mu/ICC2021_univ,476240333,Verilog,ICC2021_univ,787,0,2022-03-31 09:37:19+00:00,[],None
545,https://github.com/jackbondy/CPUHold.git,2022-03-31 17:00:58+00:00,,0,jackbondy/CPUHold,476400733,Verilog,CPUHold,20,0,2022-03-31 17:02:39+00:00,[],None
546,https://github.com/SPAR-Public/SPAR-Online_Training.git,2022-03-31 17:31:12+00:00,SPAR implementation with the bit-serial ALU for online training,1,SPAR-Public/SPAR-Online_Training,476411248,Verilog,SPAR-Online_Training,379,0,2023-02-28 20:36:09+00:00,[],https://api.github.com/licenses/mit
547,https://github.com/inabaurora/50.002-1D-Tap-Diz.git,2022-03-31 05:39:04+00:00,,2,inabaurora/50.002-1D-Tap-Diz,476165823,Verilog,50.002-1D-Tap-Diz,7014,0,2022-04-01 12:48:28+00:00,[],None
548,https://github.com/clwe/SMC22-FPGA-accelerated-PD.git,2022-04-14 20:57:57+00:00,"source code for the paper ""FPGA-accelerated Real-Time Audio in Pure Data""",0,clwe/SMC22-FPGA-accelerated-PD,481747695,Verilog,SMC22-FPGA-accelerated-PD,1410,0,2022-04-14 21:05:42+00:00,[],None
549,https://github.com/Yichuan-Cheng/single_cpu.git,2022-03-28 03:41:55+00:00,,0,Yichuan-Cheng/single_cpu,474834749,Verilog,single_cpu,11,0,2022-03-31 10:52:54+00:00,[],None
550,https://github.com/kazkojima/db-workspace-for-kintex7.git,2022-03-28 08:09:19+00:00,workspace for prjxray DB for kintex7,1,kazkojima/db-workspace-for-kintex7,474905551,Verilog,db-workspace-for-kintex7,7434,0,2023-07-25 14:55:52+00:00,[],None
551,https://github.com/johnnyjwaity/FPGA_Gameboy.git,2022-03-28 09:50:55+00:00,ECE 385 Final Project. Gameboy Emulator to run on FPGA,0,johnnyjwaity/FPGA_Gameboy,474940311,Verilog,FPGA_Gameboy,21744,0,2022-03-28 09:56:47+00:00,[],None
552,https://github.com/nikhilnnaregal/Multiplication-fsm.git,2022-04-04 15:56:51+00:00,,0,nikhilnnaregal/Multiplication-fsm,477771731,Verilog,Multiplication-fsm,19,0,2022-04-04 15:57:25+00:00,[],None
553,https://github.com/ipgtestrepos/ip-sm1.git,2022-04-04 13:06:53+00:00,small file repository for testing purposes,0,ipgtestrepos/ip-sm1,477705111,Verilog,ip-sm1,18,0,2022-04-04 13:21:45+00:00,[],None
554,https://github.com/01FE20BEC414/OR_GATE.git,2022-04-04 16:14:11+00:00,,0,01FE20BEC414/OR_GATE,477778407,Verilog,OR_GATE,60,0,2022-04-04 16:15:05+00:00,[],None
555,https://github.com/mehmetsakiraslan/SPI-interface.git,2022-04-10 17:25:58+00:00,,0,mehmetsakiraslan/SPI-interface,480089272,Verilog,SPI-interface,20,0,2023-09-20 13:30:43+00:00,[],None
556,https://github.com/james5044/SoC_cisc.git,2022-04-08 05:20:25+00:00,,0,james5044/SoC_cisc,479254412,Verilog,SoC_cisc,8,0,2022-04-08 05:29:06+00:00,[],None
557,https://github.com/danbev/learning-fpga.git,2022-04-13 04:02:59+00:00,Project for notes and examples related to Field Programmable Gateway Arrays,0,danbev/learning-fpga,481064516,Verilog,learning-fpga,11068,0,2022-04-13 04:03:51+00:00,[],None
558,https://github.com/denisemayo/CapstoneProject2021-2022.git,2022-04-13 04:08:58+00:00,,0,denisemayo/CapstoneProject2021-2022,481065740,Verilog,CapstoneProject2021-2022,1,0,2022-04-13 04:11:08+00:00,[],None
559,https://github.com/01fe20bec413/ping_pong_ball.git,2022-04-13 07:25:03+00:00,,1,01fe20bec413/ping_pong_ball,481114981,Verilog,ping_pong_ball,7,0,2022-04-13 07:28:17+00:00,[],None
560,https://github.com/CHINTHA-AKHIL/DESIGN-A-4TO1-MUX-USING-2TO1-MUX.git,2022-04-13 10:36:06+00:00,DESIGN A 4TO1 MUX USING 2TO1 MUX,0,CHINTHA-AKHIL/DESIGN-A-4TO1-MUX-USING-2TO1-MUX,481173204,Verilog,DESIGN-A-4TO1-MUX-USING-2TO1-MUX,32,0,2022-04-13 10:46:43+00:00,[],None
561,https://github.com/hnkfyzh/Ultrasonic-suspension.git,2022-04-14 08:02:06+00:00,,0,hnkfyzh/Ultrasonic-suspension,481518268,Verilog,Ultrasonic-suspension,96376,0,2022-05-19 13:38:25+00:00,[],None
562,https://github.com/VigneshKPoojari/mux2_1.git,2022-04-04 15:03:19+00:00,,0,VigneshKPoojari/mux2_1,477751726,Verilog,mux2_1,16,0,2022-04-04 15:05:32+00:00,[],None
563,https://github.com/01fe20bec427/SR_FF.git,2022-04-04 16:39:13+00:00,,0,01fe20bec427/SR_FF,477787259,Verilog,SR_FF,50,0,2022-04-04 16:39:40+00:00,[],None
564,https://github.com/Arkmorrow/Simple_CPU.git,2022-04-05 04:54:16+00:00,,0,Arkmorrow/Simple_CPU,477979821,Verilog,Simple_CPU,19097,0,2022-04-05 05:02:34+00:00,['simple-cpu'],None
565,https://github.com/01FE20BEC420/OR_GATE.git,2022-04-05 06:19:29+00:00,,0,01FE20BEC420/OR_GATE,477999866,Verilog,OR_GATE,10,0,2022-04-05 06:20:41+00:00,[],None
566,https://github.com/shreerakshas09/01fe19bec114_.git,2022-04-04 17:31:24+00:00,,0,shreerakshas09/01fe19bec114_,477805333,Verilog,01fe19bec114_,1408,0,2022-04-04 17:36:05+00:00,[],None
567,https://github.com/pallavi3t/riscv-pipeline.git,2022-03-30 04:39:50+00:00,Pipelined processor with RV321 ISA.,0,pallavi3t/riscv-pipeline,475720631,Verilog,riscv-pipeline,2366,0,2022-03-30 04:44:06+00:00,[],None
568,https://github.com/YinChian/Homework-2.git,2022-04-06 10:28:37+00:00,,0,YinChian/Homework-2,478511043,Verilog,Homework-2,14888,0,2022-04-06 13:00:03+00:00,[],None
569,https://github.com/NikitaS2612/NIC.git,2022-04-06 14:49:37+00:00,top level,0,NikitaS2612/NIC,478604035,Verilog,NIC,16,0,2022-04-06 14:50:07+00:00,[],None
570,https://github.com/NikitaS2612/MICH.git,2022-04-06 14:47:44+00:00,Toplevel,0,NikitaS2612/MICH,478603259,Verilog,MICH,13,0,2022-04-06 14:48:50+00:00,[],None
571,https://github.com/Li-shuang-1369/Newboy.git,2022-04-09 12:31:47+00:00,,0,Li-shuang-1369/Newboy,479720409,Verilog,Newboy,136,0,2022-04-09 12:40:11+00:00,[],None
572,https://github.com/hibana2077/verilog-class.git,2022-04-09 10:01:04+00:00,NTTU class HW answer,0,hibana2077/verilog-class,479686356,Verilog,verilog-class,164,0,2022-04-09 10:02:10+00:00,[],None
573,https://github.com/chtsao8/372_caravel_test.git,2022-04-11 22:35:39+00:00,,0,chtsao8/372_caravel_test,480573442,Verilog,372_caravel_test,51878,0,2022-04-11 22:39:24+00:00,[],https://api.github.com/licenses/apache-2.0
574,https://github.com/akmiyata/Terasic-DE10-Lite.git,2022-04-11 18:21:40+00:00,Playing with LEDs on the Terasic DE10-Lite,0,akmiyata/Terasic-DE10-Lite,480500772,Verilog,Terasic-DE10-Lite,3,0,2022-04-11 18:25:36+00:00,[],None
575,https://github.com/ttheshreeyasingh/Y86-Processor.git,2022-04-12 00:45:53+00:00,Y86 ISA 5-stage pipelined processor architecture that supports all the basic instructions and takes care of all the pipelining hazards. Refer to the REPORT for better understanding of project.,0,ttheshreeyasingh/Y86-Processor,480601253,Verilog,Y86-Processor,1693,0,2022-04-12 00:54:51+00:00,[],None
576,https://github.com/7w1k1/DDS_software.git,2022-04-13 06:46:26+00:00,Quartus ii实现DDS(信号发生器)(软件),0,7w1k1/DDS_software,481103523,,DDS_software,27581,0,2023-05-07 02:08:56+00:00,[],None
577,https://github.com/01fe20bec426/jkff.git,2022-04-04 09:50:25+00:00,,0,01fe20bec426/jkff,477639234,Verilog,jkff,42,0,2022-04-04 09:50:51+00:00,[],None
578,https://github.com/01fe20bec426/OR_gate.git,2022-04-04 10:00:42+00:00,,0,01fe20bec426/OR_gate,477642636,Verilog,OR_gate,38,0,2022-04-04 10:01:31+00:00,[],None
579,https://github.com/ANUPBENNI/senior_examples.git,2022-04-04 09:25:46+00:00,,1,ANUPBENNI/senior_examples,477631164,Verilog,senior_examples,926,0,2022-04-04 09:33:46+00:00,[],None
580,https://github.com/bg-1902/fp_alu.git,2022-04-01 18:11:48+00:00,,0,bg-1902/fp_alu,476824391,Verilog,fp_alu,646,0,2022-07-02 12:30:36+00:00,[],None
581,https://github.com/GRitt3r/ComparchLab6.git,2022-03-30 18:04:33+00:00,ROM,0,GRitt3r/ComparchLab6,475996134,Verilog,ComparchLab6,47,0,2022-03-30 18:05:06+00:00,[],None
582,https://github.com/danxtran/TMZ-181.git,2022-03-31 00:33:56+00:00,Debounced Team,0,danxtran/TMZ-181,476096310,Verilog,TMZ-181,715279,0,2022-06-05 03:31:02+00:00,[],None
583,https://github.com/donghan-park/fpga-vending-machine.git,2022-03-31 03:53:05+00:00,,0,donghan-park/fpga-vending-machine,476142228,Verilog,fpga-vending-machine,18,0,2022-04-30 00:14:23+00:00,[],None
584,https://github.com/tarush-s/FPGA_NEXYS4.git,2022-03-31 18:00:05+00:00,basic codes for the nexys4 development board,0,tarush-s/FPGA_NEXYS4,476421425,Verilog,FPGA_NEXYS4,57,0,2022-03-31 18:01:42+00:00,[],None
585,https://github.com/gildidi/synchronous-fifo-verilog.git,2022-03-31 15:54:31+00:00,fifo based verilog code implements 2 clocks domains sync with random write and read interrupts,0,gildidi/synchronous-fifo-verilog,476376559,Verilog,synchronous-fifo-verilog,1,0,2022-03-31 15:56:02+00:00,[],None
586,https://github.com/Goshisanniichi/ROM.git,2022-03-31 21:17:28+00:00,,0,Goshisanniichi/ROM,476481368,Verilog,ROM,1,0,2022-03-31 21:26:51+00:00,[],None
587,https://github.com/Rowson3D/COMPE470.git,2022-04-01 00:13:04+00:00,COMPE 470 Verilog Project Repository SDSU,0,Rowson3D/COMPE470,476518134,Verilog,COMPE470,4,0,2022-04-01 00:37:50+00:00,[],None
588,https://github.com/Kev-rana/Verilog_codes.git,2022-04-05 13:54:30+00:00,,0,Kev-rana/Verilog_codes,478151629,Verilog,Verilog_codes,10,0,2022-04-05 14:01:18+00:00,[],None
589,https://github.com/01fe20bec403/Vending-machine.git,2022-04-05 16:30:09+00:00,,0,01fe20bec403/Vending-machine,478212900,Verilog,Vending-machine,1,0,2022-04-05 16:30:46+00:00,[],None
590,https://github.com/WillyChennnn/E_ICC2022_priliminary_univ_cell.git,2022-04-03 13:50:11+00:00,,0,WillyChennnn/E_ICC2022_priliminary_univ_cell,477355670,Verilog,E_ICC2022_priliminary_univ_cell,633,0,2022-04-03 13:51:44+00:00,[],None
591,https://github.com/SushmitaHubballi/SR-flipflop.git,2022-04-03 15:03:22+00:00,,0,SushmitaHubballi/SR-flipflop,477375912,Verilog,SR-flipflop,310,0,2022-04-03 15:04:24+00:00,[],None
592,https://github.com/Jeoren/Asynchronous_FIFO.git,2022-04-03 08:21:48+00:00,,0,Jeoren/Asynchronous_FIFO,477279413,Verilog,Asynchronous_FIFO,7,0,2022-04-03 08:25:16+00:00,[],None
593,https://github.com/yangfan2001/CPU-34.git,2022-04-01 11:57:09+00:00,cpu-34,0,yangfan2001/CPU-34,476701632,Verilog,CPU-34,10178,0,2022-04-01 11:58:33+00:00,[],None
594,https://github.com/sprout-uci/vrased-plus.git,2022-04-13 00:47:11+00:00,VRASED+: VRASED with Verifier Authentication,0,sprout-uci/vrased-plus,481020129,Verilog,vrased-plus,3866,0,2023-11-11 14:23:29+00:00,[],https://api.github.com/licenses/gpl-3.0
595,https://github.com/sheng-kao/iccontest2022.git,2022-03-31 08:43:27+00:00,classB complete,0,sheng-kao/iccontest2022,476222680,Verilog,iccontest2022,6096,0,2022-06-01 05:53:37+00:00,[],None
596,https://github.com/alexblue0329/Blocking-v.s.-non-Blocking.git,2022-03-31 09:04:23+00:00,,0,alexblue0329/Blocking-v.s.-non-Blocking,476229657,Verilog,Blocking-v.s.-non-Blocking,3,0,2022-03-31 09:05:29+00:00,[],None
597,https://github.com/afinor98/uart.git,2022-04-05 18:18:00+00:00,,0,afinor98/uart,478249745,Verilog,uart,2,0,2022-04-05 18:19:35+00:00,[],None
598,https://github.com/JerryXRQ/CE392_Project.git,2022-04-05 22:31:18+00:00,,0,JerryXRQ/CE392_Project,478320756,Verilog,CE392_Project,1020945,0,2022-06-13 03:16:02+00:00,[],None
599,https://github.com/jkieltyka15/DE2-Logic-Gates-Example.git,2022-04-12 19:01:26+00:00,"A simple example demonstrating AND, OR, XOR and NOT gates. Target FPGA is the Cyclone II DE2.",0,jkieltyka15/DE2-Logic-Gates-Example,480938146,Verilog,DE2-Logic-Gates-Example,7,0,2022-04-14 21:55:28+00:00,[],None
600,https://github.com/gowinsemi/USB-Video-Class.git,2022-04-13 15:13:52+00:00,,0,gowinsemi/USB-Video-Class,481266793,Verilog,USB-Video-Class,809,0,2022-04-13 19:00:18+00:00,[],None
601,https://github.com/akshaya-2612/AkshayaAdlakha.git,2022-03-30 09:15:59+00:00,,0,akshaya-2612/AkshayaAdlakha,475804401,Verilog,AkshayaAdlakha,5,0,2022-03-30 09:30:15+00:00,[],None
602,https://github.com/matteobusi/LIS22-materials.git,2022-03-29 13:15:32+00:00,Some useful material for the LIS'22 seminars (at UniPI),0,matteobusi/LIS22-materials,475450458,Verilog,LIS22-materials,4,0,2022-03-29 13:16:04+00:00,[],None
603,https://github.com/jiangaihui75/Riffa_PCIE2.0X2_Share_desktop.git,2022-03-29 10:50:44+00:00,,0,jiangaihui75/Riffa_PCIE2.0X2_Share_desktop,475398505,Verilog,Riffa_PCIE2.0X2_Share_desktop,1489,0,2022-06-17 14:31:59+00:00,[],None
604,https://github.com/VigneshKPoojari/Half-adder.git,2022-04-02 05:59:22+00:00,,0,VigneshKPoojari/Half-adder,476962350,Verilog,Half-adder,16,0,2022-04-02 06:01:12+00:00,[],None
605,https://github.com/21madanputlekar/Upcounter.git,2022-04-04 11:26:41+00:00,,0,21madanputlekar/Upcounter,477670060,Verilog,Upcounter,154,0,2022-04-04 11:59:41+00:00,[],None
606,https://github.com/SushmitaHubballi/vending-machine.git,2022-04-03 19:59:05+00:00,,0,SushmitaHubballi/vending-machine,477451338,Verilog,vending-machine,353,0,2022-04-03 19:59:47+00:00,[],None
607,https://github.com/SaiVardhan3/Pipeline.git,2022-04-03 17:38:30+00:00,In this project a full verilog code for decoder and its testbench are uploaded,0,SaiVardhan3/Pipeline,477417470,Verilog,Pipeline,3,0,2022-04-03 17:39:20+00:00,[],None
608,https://github.com/nik0809/full.adder.verilog.git,2022-04-04 07:10:10+00:00,,0,nik0809/full.adder.verilog,477587630,Verilog,full.adder.verilog,1,0,2022-04-04 07:11:33+00:00,[],None
609,https://github.com/charan8095181918/Ripple-carry-Adder-verilog-code.git,2022-04-04 06:41:12+00:00,,0,charan8095181918/Ripple-carry-Adder-verilog-code,477579345,Verilog,Ripple-carry-Adder-verilog-code,2,0,2022-04-04 06:42:13+00:00,[],None
610,https://github.com/nik0809/parking.system.verilog.git,2022-04-04 07:19:12+00:00,,0,nik0809/parking.system.verilog,477590416,Verilog,parking.system.verilog,2,0,2022-04-04 07:24:50+00:00,[],None
611,https://github.com/kh1104/Advanced-DIgital-Logic-Design-01fe19bec283.git,2022-04-03 20:39:23+00:00,,0,kh1104/Advanced-DIgital-Logic-Design-01fe19bec283,477460120,Verilog,Advanced-DIgital-Logic-Design-01fe19bec283,1294,0,2022-04-04 14:42:49+00:00,[],None
612,https://github.com/nik0809/tictakto_verilog.git,2022-04-04 04:49:17+00:00,,0,nik0809/tictakto_verilog,477552991,Verilog,tictakto_verilog,4,0,2022-04-04 07:40:18+00:00,[],None
613,https://github.com/01fe20bec427/Assignment2_4stage_pipeline.git,2022-04-04 15:58:02+00:00,,0,01fe20bec427/Assignment2_4stage_pipeline,477772175,Verilog,Assignment2_4stage_pipeline,81,0,2022-04-04 16:03:48+00:00,[],None
614,https://github.com/nikhilnnaregal/Pipeline-1.git,2022-04-04 15:59:22+00:00,,0,nikhilnnaregal/Pipeline-1,477772664,Verilog,Pipeline-1,350,0,2022-04-04 16:00:08+00:00,[],None
615,https://github.com/01fe19bec115/ADLD_Assignments.git,2022-04-04 15:49:41+00:00,,0,01fe19bec115/ADLD_Assignments,477769103,Verilog,ADLD_Assignments,975,0,2022-04-04 15:54:53+00:00,[],None
616,https://github.com/Sumith-Dandgall/JK_FLIP_FLOP.git,2022-04-04 16:01:57+00:00,,0,Sumith-Dandgall/JK_FLIP_FLOP,477773638,Verilog,JK_FLIP_FLOP,66,0,2022-04-04 16:03:35+00:00,[],None
617,https://github.com/Prajwalsn17/Half-Substractor.git,2022-04-05 08:38:29+00:00,,0,Prajwalsn17/Half-Substractor,478042038,Verilog,Half-Substractor,64,0,2022-04-05 08:39:00+00:00,[],None
618,https://github.com/silas-silva/Circuitos_Digitais_PlacarJogoBasquete_PBL01.git,2022-04-04 13:47:37+00:00,Um projeto de circuitos digitais que simula um placar de jogo de basquete,1,silas-silva/Circuitos_Digitais_PlacarJogoBasquete_PBL01,477720846,Verilog,Circuitos_Digitais_PlacarJogoBasquete_PBL01,36458,0,2022-05-23 02:20:51+00:00,[],None
619,https://github.com/Rafae1130/7_segment_HEXdecoder_verilog.git,2022-04-02 11:03:24+00:00,,0,Rafae1130/7_segment_HEXdecoder_verilog,477029100,Verilog,7_segment_HEXdecoder_verilog,2,0,2022-04-02 11:03:48+00:00,[],None
620,https://github.com/AbhishekSawkar1/RAM-verilog-.git,2022-04-04 14:28:54+00:00,,0,AbhishekSawkar1/RAM-verilog-,477737883,Verilog,RAM-verilog-,195,0,2022-04-04 16:20:27+00:00,[],None
621,https://github.com/VigneshKPoojari/S_R-Flipflop.git,2022-04-04 15:09:30+00:00,,0,VigneshKPoojari/S_R-Flipflop,477754176,Verilog,S_R-Flipflop,18,0,2022-04-04 15:10:42+00:00,[],None
622,https://github.com/Victoria-Rodrigues/TP01-ISL.git,2022-04-10 00:48:18+00:00,,0,Victoria-Rodrigues/TP01-ISL,479878232,Verilog,TP01-ISL,14,0,2022-04-10 00:49:56+00:00,[],None
623,https://github.com/alex0652/HW3.git,2022-04-08 07:27:18+00:00,,0,alex0652/HW3,479288774,Verilog,HW3,3,0,2022-04-08 07:29:05+00:00,[],None
624,https://github.com/VoltsBD/FPGAMARIEImplementation.git,2022-04-08 08:29:58+00:00,This is an attempt to implement MARIE Basic Processor,0,VoltsBD/FPGAMARIEImplementation,479308240,Verilog,FPGAMARIEImplementation,6,0,2022-04-08 08:41:12+00:00,[],https://api.github.com/licenses/cc0-1.0
625,https://github.com/zuwarka/PLD.git,2022-04-07 08:45:48+00:00,"ПЛИС, 6-ой семестр",0,zuwarka/PLD,478899931,Verilog,PLD,544,0,2022-04-07 08:46:36+00:00,[],None
626,https://github.com/weitze97/FPGA_Whack_A_Mole.git,2022-04-07 08:34:10+00:00,"This is my Final Project of Logic Design Lab (10920EECS207001, NTHU).",0,weitze97/FPGA_Whack_A_Mole,478895964,Verilog,FPGA_Whack_A_Mole,621,0,2022-04-07 08:50:44+00:00,[],None
627,https://github.com/thugiang13/I2C.git,2022-04-07 08:02:12+00:00,,1,thugiang13/I2C,478884800,Verilog,I2C,512,0,2022-04-25 08:35:25+00:00,[],None
628,https://github.com/khaledswilam/Single_Cycle_MIPS_Processor.git,2022-03-28 11:13:20+00:00,,0,khaledswilam/Single_Cycle_MIPS_Processor,474966800,Verilog,Single_Cycle_MIPS_Processor,1728,0,2022-03-28 11:18:02+00:00,[],None
629,https://github.com/Linkegvh/FYP_Complete_Prototype_Code_Base.git,2022-03-28 08:06:33+00:00,,0,Linkegvh/FYP_Complete_Prototype_Code_Base,474904609,Verilog,FYP_Complete_Prototype_Code_Base,2410,0,2022-03-29 10:08:47+00:00,[],None
630,https://github.com/CostantinoTaranto/AME_Architecture.git,2022-03-29 09:59:39+00:00,,0,CostantinoTaranto/AME_Architecture,475381988,Verilog,AME_Architecture,11059,0,2022-06-20 13:23:25+00:00,[],None
631,https://github.com/JiangJHBoyS/1410932020_20220325.git,2022-03-29 08:09:51+00:00,,0,JiangJHBoyS/1410932020_20220325,475343247,Verilog,1410932020_20220325,5,0,2022-03-29 16:31:18+00:00,[],None
632,https://github.com/yevzh/CS2306-ArchLabs.git,2022-03-29 12:15:35+00:00,Here are the labs of computer architecture in the spring semester in 2022.,0,yevzh/CS2306-ArchLabs,475427866,Verilog,CS2306-ArchLabs,9464,0,2022-03-29 12:16:11+00:00,[],None
633,https://github.com/01fe20bec426/car-parking.git,2022-03-28 13:21:04+00:00,,0,01fe20bec426/car-parking,475011436,Verilog,car-parking,456,0,2022-03-28 13:22:19+00:00,[],None
634,https://github.com/tjarker/patmos_caravel_project.git,2022-03-31 08:08:17+00:00,,0,tjarker/patmos_caravel_project,476210945,Verilog,patmos_caravel_project,8890,0,2022-05-06 14:05:43+00:00,[],https://api.github.com/licenses/apache-2.0
635,https://github.com/gbvk312/bpdl.git,2022-04-03 11:05:44+00:00,,0,gbvk312/bpdl,477315597,Verilog,bpdl,5450,0,2022-04-03 13:22:16+00:00,[],None
636,https://github.com/engeeinfo/ram-exp.git,2022-04-03 17:03:30+00:00,,0,engeeinfo/ram-exp,477408218,Verilog,ram-exp,1,0,2022-04-03 17:03:58+00:00,[],None
637,https://github.com/Mr-Moore/Nonblocking.git,2022-03-31 12:38:54+00:00,,0,Mr-Moore/Nonblocking,476299514,Verilog,Nonblocking,1,0,2022-03-31 12:39:12+00:00,[],None
638,https://github.com/alptugcalik/VerilogLabs.git,2022-04-13 20:08:43+00:00,,0,alptugcalik/VerilogLabs,481359874,Verilog,VerilogLabs,75,0,2022-04-13 20:15:35+00:00,[],None
639,https://github.com/Gaveroid/ECE09243-Lab7.git,2022-04-14 17:34:48+00:00,"Lab 7 for ECE09243, a program counter and instruction decoder. Written by Gavin Trutzenbach, Jesselyn Ablett, Manas Gupta.",0,Gaveroid/ECE09243-Lab7,481693528,Verilog,ECE09243-Lab7,3,0,2022-04-14 17:35:35+00:00,[],None
640,https://github.com/MMurphy98/Beluga_FPGA.git,2022-04-01 03:32:35+00:00,,0,MMurphy98/Beluga_FPGA,476561524,Verilog,Beluga_FPGA,7,0,2022-04-01 03:36:32+00:00,[],None
641,https://github.com/gerardofisch/Verilog-HDL.git,2022-03-28 08:07:26+00:00,Codes developed during the course Digital Logic Design,0,gerardofisch/Verilog-HDL,474904887,Verilog,Verilog-HDL,2857,0,2022-03-28 10:23:13+00:00,[],None
642,https://github.com/KHermanUBB/KHermanUBB-SonarOnChip-MPW6.git,2022-03-28 17:19:34+00:00,,0,KHermanUBB/KHermanUBB-SonarOnChip-MPW6,475105514,Verilog,KHermanUBB-SonarOnChip-MPW6,51834,0,2022-03-28 17:23:46+00:00,[],https://api.github.com/licenses/apache-2.0
643,https://github.com/Can-ga-code/COA_P1.git,2022-04-01 18:15:22+00:00,,0,Can-ga-code/COA_P1,476825448,Verilog,COA_P1,5,0,2022-04-01 18:38:23+00:00,[],None
644,https://github.com/01fe20bec427/multiplication_by_add.git,2022-04-01 07:22:24+00:00,,0,01fe20bec427/multiplication_by_add,476616073,Verilog,multiplication_by_add,142,0,2022-04-01 07:24:05+00:00,[],None
645,https://github.com/aMOPel/fomu-trng.git,2022-04-03 13:53:30+00:00,,0,aMOPel/fomu-trng,477356535,Verilog,fomu-trng,2518,0,2022-07-22 15:50:34+00:00,[],https://api.github.com/licenses/mit
646,https://github.com/benitoss/ZXUno_Altera.git,2022-04-05 00:04:10+00:00,ZXUno port for Altera Boards,4,benitoss/ZXUno_Altera,477915257,Verilog,ZXUno_Altera,19908,0,2022-04-05 08:50:03+00:00,[],None
647,https://github.com/eozbademci/Verilog.git,2022-04-05 18:48:06+00:00,,0,eozbademci/Verilog,478259245,Verilog,Verilog,96,0,2022-04-05 18:55:42+00:00,[],None
648,https://github.com/zajaffry/ENG-331.git,2022-04-11 03:19:50+00:00,Code for ENG 331 Project 4,0,zajaffry/ENG-331,480211438,Verilog,ENG-331,1,0,2022-04-11 03:20:07+00:00,[],None
649,https://github.com/chaitraalur/verilog.git,2022-04-08 06:52:59+00:00,verilog,0,chaitraalur/verilog,479278493,Verilog,verilog,3410,0,2022-04-08 07:44:31+00:00,[],None
650,https://github.com/charan8095181918/upcounter.git,2022-04-04 06:36:21+00:00,,0,charan8095181918/upcounter,477578033,Verilog,upcounter,67,0,2022-04-04 06:37:16+00:00,[],None
651,https://github.com/echinoislas271/ece527l_lab7.git,2022-04-04 05:39:28+00:00,,0,echinoislas271/ece527l_lab7,477563799,Verilog,ece527l_lab7,80,0,2022-04-04 05:40:15+00:00,[],None
652,https://github.com/thinkin9/VerilogHDL.git,2022-04-04 03:14:29+00:00,,0,thinkin9/VerilogHDL,477533965,Verilog,VerilogHDL,11,0,2022-04-04 03:34:25+00:00,[],None
653,https://github.com/SushmitaHubballi/Assignment-1__Parking-system.git,2022-04-03 18:11:33+00:00,,0,SushmitaHubballi/Assignment-1__Parking-system,477425793,Verilog,Assignment-1__Parking-system,2021,0,2022-04-03 18:22:53+00:00,[],None
654,https://github.com/SushmitaHubballi/Memory-modeling.git,2022-04-03 17:55:34+00:00,,0,SushmitaHubballi/Memory-modeling,477421802,Verilog,Memory-modeling,245,0,2022-04-03 17:56:16+00:00,[],None
655,https://github.com/CatMadSan/C-digo-Tarea-Digital.git,2022-04-03 18:16:09+00:00,,1,CatMadSan/C-digo-Tarea-Digital,477426929,Verilog,C-digo-Tarea-Digital,185,0,2022-04-04 04:35:02+00:00,[],None
656,https://github.com/srujana-16/ALU.git,2022-04-12 17:04:59+00:00,IPA assignment 1 - Build an ALU with some basic functionalities,0,srujana-16/ALU,480901450,Verilog,ALU,257,0,2022-04-12 17:06:53+00:00,[],None
657,https://github.com/mattyC7370/verilogFiles.git,2022-04-12 23:30:50+00:00,,0,mattyC7370/verilogFiles,481004910,Verilog,verilogFiles,3,0,2022-04-12 23:31:44+00:00,[],None
658,https://github.com/SeedVGP/RISC_Prathama.git,2022-04-13 04:27:48+00:00,,12,SeedVGP/RISC_Prathama,481069643,Verilog,RISC_Prathama,21,0,2022-09-21 07:24:19+00:00,[],https://api.github.com/licenses/gpl-3.0
659,https://github.com/chiro2001/comp-organ-lab.git,2022-04-14 06:23:37+00:00,计算机组成原理实验,0,chiro2001/comp-organ-lab,481490387,Verilog,comp-organ-lab,130340,0,2022-04-28 14:20:45+00:00,[],https://api.github.com/licenses/gpl-3.0
660,https://github.com/monber/MIPS-CPU.git,2022-04-14 05:17:18+00:00,,0,monber/MIPS-CPU,481475219,Verilog,MIPS-CPU,3145,0,2022-04-24 06:21:15+00:00,[],None
661,https://github.com/charan8095181918/jk-flipflop-verilog-code.git,2022-04-04 07:37:57+00:00,,0,charan8095181918/jk-flipflop-verilog-code,477596125,Verilog,jk-flipflop-verilog-code,2,0,2022-04-04 07:38:34+00:00,[],None
662,https://github.com/01fe20bec427/AND_gate.git,2022-04-04 16:41:49+00:00,,0,01fe20bec427/AND_gate,477788138,Verilog,AND_gate,48,0,2022-04-04 16:42:15+00:00,[],None
663,https://github.com/01FE20BEC414/JK_FF.git,2022-04-04 16:01:58+00:00,,0,01FE20BEC414/JK_FF,477773641,Verilog,JK_FF,67,0,2022-04-04 16:03:46+00:00,[],None
664,https://github.com/nikhilnnaregal/Half-substractor.git,2022-04-04 15:42:00+00:00,,0,nikhilnnaregal/Half-substractor,477766256,Verilog,Half-substractor,135,0,2022-04-04 15:42:45+00:00,[],None
665,https://github.com/01fe19bec163/RAM-Implementation.git,2022-04-05 04:18:14+00:00,,0,01fe19bec163/RAM-Implementation,477972028,Verilog,RAM-Implementation,86,0,2022-04-05 04:19:20+00:00,[],None
666,https://github.com/SaiVardhan3/Assignment-2.git,2022-04-05 03:54:14+00:00,,0,SaiVardhan3/Assignment-2,477966663,Verilog,Assignment-2,21,0,2022-04-05 03:55:21+00:00,[],None
667,https://github.com/Prajwalsn17/Full--Substractor.git,2022-04-05 08:37:11+00:00,,0,Prajwalsn17/Full--Substractor,478041633,Verilog,Full--Substractor,65,0,2022-04-05 08:37:45+00:00,[],None
668,https://github.com/nik0809/assignment2.verilog.git,2022-04-04 07:41:44+00:00,,0,nik0809/assignment2.verilog,477597232,Verilog,assignment2.verilog,3,0,2022-04-04 07:53:58+00:00,[],None
669,https://github.com/01fe20bec413/multiplexer.git,2022-04-04 10:15:35+00:00,,0,01fe20bec413/multiplexer,477647583,Verilog,multiplexer,299,0,2022-04-04 10:16:05+00:00,[],None
670,https://github.com/AbhishekSawkar1/S-R-Flipflop-verilog-.git,2022-04-04 15:32:34+00:00,,0,AbhishekSawkar1/S-R-Flipflop-verilog-,477762708,Verilog,S-R-Flipflop-verilog-,188,0,2022-04-04 15:45:25+00:00,[],None
671,https://github.com/COMPUBRODY/fir_filter.git,2022-04-09 04:29:22+00:00,fir filter described in Verilog,0,COMPUBRODY/fir_filter,479617590,Verilog,fir_filter,90,0,2022-10-19 00:51:29+00:00,[],https://api.github.com/licenses/gpl-3.0
672,https://github.com/anurag-agrwal/Combinational-Lock.git,2022-04-10 06:28:24+00:00,,0,anurag-agrwal/Combinational-Lock,479932942,Verilog,Combinational-Lock,167,0,2022-04-10 06:29:37+00:00,[],None
673,https://github.com/Venus-Juniors/Flitzip_VenusJuniors.git,2022-04-10 18:01:22+00:00,,3,Venus-Juniors/Flitzip_VenusJuniors,480098187,Verilog,Flitzip_VenusJuniors,13,0,2022-04-10 18:26:16+00:00,[],None
674,https://github.com/mycielski/sykom_lab2.git,2022-04-08 15:41:03+00:00,,0,mycielski/sykom_lab2,479447998,Verilog,sykom_lab2,514,0,2022-04-08 15:42:04+00:00,[],None
675,https://github.com/engeeinfo/3-stage-pipeline.git,2022-04-03 17:01:36+00:00,,0,engeeinfo/3-stage-pipeline,477407729,Verilog,3-stage-pipeline,1,0,2022-04-03 17:03:03+00:00,[],None
676,https://github.com/SamMKilsdonk/CAL5.git,2022-04-03 18:46:26+00:00,,0,SamMKilsdonk/CAL5,477434298,Verilog,CAL5,3,0,2022-04-03 18:49:30+00:00,[],None
677,https://github.com/charlotte-mu/ICC2019_univ.git,2022-03-31 09:42:39+00:00,2019 IC Design Contest Preliminary / E_ICC2019_priliminary_univ_cell_based / Image Convolutional Circuit Design,0,charlotte-mu/ICC2019_univ,476242154,Verilog,ICC2019_univ,1306,0,2022-03-31 09:47:14+00:00,[],None
678,https://github.com/tejsudarshan/Assign-2.git,2022-04-03 02:33:32+00:00,,0,tejsudarshan/Assign-2,477219754,Verilog,Assign-2,93,0,2022-04-03 02:34:37+00:00,[],None
679,https://github.com/ensconced/symbiflow-examples.git,2022-04-02 19:58:38+00:00,,0,ensconced/symbiflow-examples,477158125,Verilog,symbiflow-examples,192341,0,2022-04-02 20:02:48+00:00,[],https://api.github.com/licenses/apache-2.0
680,https://github.com/tejsudarshan/FullAdder.git,2022-04-04 10:43:34+00:00,,0,tejsudarshan/FullAdder,477656179,Verilog,FullAdder,58,0,2022-04-04 10:44:20+00:00,[],None
681,https://github.com/SushmitaHubballi/SushmitaHubballi_01FE19BEC219.git,2022-04-04 08:22:47+00:00,,0,SushmitaHubballi/SushmitaHubballi_01FE19BEC219,477610165,Verilog,SushmitaHubballi_01FE19BEC219,6653,0,2022-04-04 08:26:22+00:00,[],None
682,https://github.com/nik0809/j-k-flipflop.verilog.git,2022-04-04 07:16:23+00:00,,0,nik0809/j-k-flipflop.verilog,477589520,Verilog,j-k-flipflop.verilog,1,0,2022-04-04 07:34:34+00:00,[],None
683,https://github.com/cccza/Digital-Logic-Design-Practice_-hw2.git,2022-03-30 12:41:56+00:00,,0,cccza/Digital-Logic-Design-Practice_-hw2,475873458,Verilog,Digital-Logic-Design-Practice_-hw2,6,0,2022-03-30 13:00:25+00:00,[],None
684,https://github.com/537Cheese/LAB6.git,2022-03-30 01:23:54+00:00,,0,537Cheese/LAB6,475675315,Verilog,LAB6,1,0,2022-03-30 01:24:23+00:00,[],None
685,https://github.com/ChengHanYeh/hw2.git,2022-03-31 13:53:32+00:00,,0,ChengHanYeh/hw2,476327637,Verilog,hw2,3,0,2022-03-31 13:58:18+00:00,[],None
686,https://github.com/kimpb/Embedded-system-design.git,2022-03-31 10:48:49+00:00,,0,kimpb/Embedded-system-design,476263157,Verilog,Embedded-system-design,15199,0,2022-06-07 19:09:52+00:00,[],None
687,https://github.com/alihusain01/final-project-ece385.git,2022-04-14 00:24:44+00:00,,0,alihusain01/final-project-ece385,481414164,Verilog,final-project-ece385,217271,0,2022-04-14 00:52:32+00:00,[],None
688,https://github.com/wove2006/-x393_sata.git,2022-04-14 02:25:36+00:00,,0,wove2006/-x393_sata,481439448,Verilog,-x393_sata,2160,0,2022-04-14 02:26:18+00:00,[],https://api.github.com/licenses/gpl-3.0
689,https://github.com/asbahere/hdl.git,2022-04-11 05:24:31+00:00,,0,asbahere/hdl,480237932,Verilog,hdl,5930,0,2022-04-11 05:29:59+00:00,[],None
690,https://github.com/ZAJ0127/ENG-331.git,2022-04-11 01:07:11+00:00,Code used for ENG 331 Project 4,0,ZAJ0127/ENG-331,480182826,Verilog,ENG-331,1,0,2022-04-11 01:08:05+00:00,[],None
691,https://github.com/anurag-agrwal/Kogge-Stone-Adder.git,2022-04-10 06:19:51+00:00,,0,anurag-agrwal/Kogge-Stone-Adder,479931110,Verilog,Kogge-Stone-Adder,314,0,2022-04-10 06:34:51+00:00,[],None
692,https://github.com/Nock363/FPGA_Praktikum.git,2022-04-07 23:49:22+00:00,,0,Nock363/FPGA_Praktikum,479183242,Verilog,FPGA_Praktikum,6764,0,2022-04-07 23:49:50+00:00,[],None
693,https://github.com/wkbostic/WordleNexys4.git,2022-04-08 02:12:13+00:00,,0,wkbostic/WordleNexys4,479213372,Verilog,WordleNexys4,120,0,2022-04-15 00:47:21+00:00,[],None
694,https://github.com/01fe20bec415/Decoder.git,2022-04-04 17:51:35+00:00,,0,01fe20bec415/Decoder,477812448,Verilog,Decoder,49,0,2022-04-04 17:52:11+00:00,[],None
695,https://github.com/01fe20bec403/Or-Gate.git,2022-04-04 17:31:03+00:00,,0,01fe20bec403/Or-Gate,477805209,Verilog,Or-Gate,51,0,2022-04-04 17:31:40+00:00,[],None
696,https://github.com/vinayakkp2000/Tic-Tak-Toe.git,2022-04-05 12:16:45+00:00,,0,vinayakkp2000/Tic-Tak-Toe,478114488,Verilog,Tic-Tak-Toe,53,0,2022-04-05 12:19:13+00:00,[],None
697,https://github.com/VidyaGoudar99/01FE19BEC088-ADLD.git,2022-04-05 14:52:22+00:00,This repository consist of all the assignments done in ADLD course,0,VidyaGoudar99/01FE19BEC088-ADLD,478175831,Verilog,01FE19BEC088-ADLD,793,0,2022-04-05 15:07:17+00:00,[],None
698,https://github.com/01fe20bec427/GCD.git,2022-04-01 07:24:35+00:00,,0,01fe20bec427/GCD,476616751,Verilog,GCD,100,0,2022-04-01 07:28:52+00:00,[],None
699,https://github.com/abishekat/Mini-MIPS-32-bit-processor-design-based-on-RISC-V-architecture.git,2022-04-11 02:55:08+00:00,,0,abishekat/Mini-MIPS-32-bit-processor-design-based-on-RISC-V-architecture,480206073,Verilog,Mini-MIPS-32-bit-processor-design-based-on-RISC-V-architecture,2903,0,2023-02-19 15:23:15+00:00,[],None
700,https://github.com/quswarabid/FYP.git,2022-04-12 21:21:10+00:00,added all files from FYP folder as/for archive,3,quswarabid/FYP,480976602,Verilog,FYP,7193,0,2023-08-18 17:16:27+00:00,[],None
701,https://github.com/01fe20bec404/AND.git,2022-04-04 13:27:13+00:00,,0,01fe20bec404/AND,477712874,Verilog,AND,51,0,2022-04-04 13:27:54+00:00,[],None
702,https://github.com/AbhishekSawkar1/HalfAdder-verilog-.git,2022-04-04 14:22:25+00:00,,0,AbhishekSawkar1/HalfAdder-verilog-,477735276,Verilog,HalfAdder-verilog-,139,0,2022-04-04 14:51:47+00:00,[],None
703,https://github.com/AbhishekSawkar1/HalfSubtractor-verilog-.git,2022-04-04 14:27:35+00:00,,0,AbhishekSawkar1/HalfSubtractor-verilog-,477737340,Verilog,HalfSubtractor-verilog-,187,0,2022-04-04 15:12:16+00:00,[],None
704,https://github.com/AbhishekSawkar1/FullAdder-verilog-.git,2022-04-04 14:22:00+00:00,,0,AbhishekSawkar1/FullAdder-verilog-,477735097,Verilog,FullAdder-verilog-,144,0,2022-04-04 14:42:08+00:00,[],None
705,https://github.com/01FE20BEC414/AND_GATE.git,2022-04-04 16:11:35+00:00,,0,01FE20BEC414/AND_GATE,477777402,Verilog,AND_GATE,60,0,2022-04-04 16:12:42+00:00,[],None
706,https://github.com/dnsomoano/audiorecorder.git,2022-04-04 23:27:37+00:00,,0,dnsomoano/audiorecorder,477907767,Verilog,audiorecorder,10626,0,2022-05-07 05:27:11+00:00,[],None
707,https://github.com/PerryJohnsonUC/verilogmodules.git,2022-04-04 23:56:10+00:00,,0,PerryJohnsonUC/verilogmodules,477913607,Verilog,verilogmodules,16,0,2022-04-20 17:42:37+00:00,[],None
708,https://github.com/dellebew/50.002-1D-LightsOutGame.git,2022-03-30 05:39:46+00:00,,1,dellebew/50.002-1D-LightsOutGame,475734742,Verilog,50.002-1D-LightsOutGame,1489,0,2022-03-30 05:47:32+00:00,[],None
709,https://github.com/pallavi3t/two-way-cache.git,2022-03-30 05:14:02+00:00,Unified two-way set associative cache. ,0,pallavi3t/two-way-cache,475728614,Verilog,two-way-cache,101,0,2022-03-30 05:18:43+00:00,[],None
710,https://github.com/Archfx/iobCache.git,2022-04-03 02:27:19+00:00,,0,Archfx/iobCache,477218926,Verilog,iobCache,11572,0,2022-04-13 18:04:06+00:00,[],None
711,https://github.com/eric891224/2022_Spring_ComputerArchitecture.git,2022-04-03 09:31:31+00:00,2022 Spring CA 計算機結構,0,eric891224/2022_Spring_ComputerArchitecture,477294521,Verilog,2022_Spring_ComputerArchitecture,6962,0,2022-10-11 06:52:56+00:00,[],None
712,https://github.com/alihusain01/ece385-lab6.2.git,2022-03-29 03:56:20+00:00,,0,alihusain01/ece385-lab6.2,475272843,Verilog,ece385-lab6.2,22259,0,2022-03-29 03:58:11+00:00,[],None
713,https://github.com/thkim2031/32bit_FP_ADDER.git,2022-03-29 11:15:41+00:00,,0,thkim2031/32bit_FP_ADDER,475406875,Verilog,32bit_FP_ADDER,33,0,2022-03-29 11:18:22+00:00,[],None
714,https://github.com/VigneshKPoojari/Ripple-adder.git,2022-04-02 05:45:31+00:00,,0,VigneshKPoojari/Ripple-adder,476959732,Verilog,Ripple-adder,18,0,2022-04-02 05:46:56+00:00,[],None
715,https://github.com/AbdulrahmanKH7/HKALM.git,2022-04-06 09:20:45+00:00,,0,AbdulrahmanKH7/HKALM,478488146,Verilog,HKALM,18,0,2022-04-06 09:22:43+00:00,[],None
716,https://github.com/HSIAOYEUCHERN/HW2.git,2022-04-05 06:44:41+00:00,,0,HSIAOYEUCHERN/HW2,478006570,Verilog,HW2,11,0,2022-04-05 07:15:42+00:00,[],None
717,https://github.com/ICT-GIMLab/MDP-network.git,2022-04-06 19:08:03+00:00,Automatic generator for Multiple-stage Decentralized Propagation network (MDP-network),0,ICT-GIMLab/MDP-network,478693410,Verilog,MDP-network,15,0,2022-04-06 19:35:32+00:00,[],None
718,https://github.com/EduardoBDonovan/MIPS_Pipelined_Processor.git,2022-04-02 02:50:16+00:00,,0,EduardoBDonovan/MIPS_Pipelined_Processor,476929719,Verilog,MIPS_Pipelined_Processor,173,0,2022-04-02 02:58:06+00:00,[],None
719,https://github.com/MORANW12/MO_FPGA.git,2022-04-08 12:11:07+00:00,This is a project to save history of learning,0,MORANW12/MO_FPGA,479376337,Verilog,MO_FPGA,19096,0,2022-04-09 09:39:03+00:00,[],None
720,https://github.com/Victoria-Rodrigues/TP02-ISL.git,2022-04-10 01:12:24+00:00,,0,Victoria-Rodrigues/TP02-ISL,479881793,Verilog,TP02-ISL,4,0,2022-04-10 01:13:12+00:00,[],None
721,https://github.com/Nedovolniy-Kot/fpga_modules.git,2022-04-10 16:37:13+00:00,simple universal fpga modules,0,Nedovolniy-Kot/fpga_modules,480076848,Verilog,fpga_modules,1,0,2022-04-10 17:07:49+00:00,[],None
722,https://github.com/pohantw/caravel_demo.git,2022-04-08 05:14:54+00:00,,1,pohantw/caravel_demo,479253203,Verilog,caravel_demo,55786,0,2022-04-09 05:51:19+00:00,[],https://api.github.com/licenses/apache-2.0
723,https://github.com/dyg540/verilog-study.git,2022-04-09 13:10:57+00:00,,0,dyg540/verilog-study,479730094,Verilog,verilog-study,0,0,2022-04-09 14:02:06+00:00,[],None
724,https://github.com/sam19980301/2021_Spring_NCTU_ICLAB.git,2022-04-09 02:34:31+00:00,NCTU 2021 Spring Integrated Circuit Design Laboratory,0,sam19980301/2021_Spring_NCTU_ICLAB,479596975,Verilog,2021_Spring_NCTU_ICLAB,85826,0,2022-06-28 22:38:31+00:00,[],None
725,https://github.com/BrandTruong/CS152B.git,2022-03-28 20:01:06+00:00,,0,BrandTruong/CS152B,475160094,Verilog,CS152B,84422,0,2022-03-28 20:10:25+00:00,[],None
726,https://github.com/philisg/Chipyard.git,2022-03-29 09:29:08+00:00,,0,philisg/Chipyard,475371394,Verilog,Chipyard,4247,0,2022-05-27 15:34:57+00:00,[],https://api.github.com/licenses/bsd-3-clause
727,https://github.com/MariusS71/Baggage_drop.git,2022-03-31 16:44:01+00:00,Simulation of the automatic throwing of a supply container into a battlefield by a helicopter ,0,MariusS71/Baggage_drop,476394507,Verilog,Baggage_drop,3,0,2022-03-31 16:45:19+00:00,[],None
728,https://github.com/lhn1703/ECE_178_Project.git,2022-03-31 18:25:22+00:00,,0,lhn1703/ECE_178_Project,476429974,Verilog,ECE_178_Project,107987,0,2022-04-22 23:28:52+00:00,[],https://api.github.com/licenses/mit
729,https://github.com/jingwei55/EE2026-FPGA-Project.git,2022-04-12 02:54:37+00:00,Non-Entertainment Related Digital System Project,0,jingwei55/EE2026-FPGA-Project,480631548,Verilog,EE2026-FPGA-Project,4208,0,2022-04-12 03:05:16+00:00,[],None
730,https://github.com/Eduard2609/LDH-tema2.git,2022-04-11 09:14:19+00:00,,0,Eduard2609/LDH-tema2,480307136,Verilog,LDH-tema2,2,0,2022-05-02 09:12:47+00:00,[],None
731,https://github.com/Wwtfly89/voter.git,2022-04-13 13:57:13+00:00,,0,Wwtfly89/voter,481238037,Verilog,voter,2,0,2022-04-13 13:59:28+00:00,[],None
732,https://github.com/ffeew/alchitry-fpga-keypad-test.git,2022-04-13 08:49:37+00:00,,0,ffeew/alchitry-fpga-keypad-test,481140332,Verilog,alchitry-fpga-keypad-test,2825,0,2022-04-15 11:49:26+00:00,[],None
733,https://github.com/SushmitaHubballi/GCD.git,2022-04-03 20:12:15+00:00,,0,SushmitaHubballi/GCD,477454295,Verilog,GCD,3,0,2022-04-03 20:13:29+00:00,[],None
734,https://github.com/SushmitaHubballi/Pipelining_example.git,2022-04-03 18:07:01+00:00,,0,SushmitaHubballi/Pipelining_example,477424663,Verilog,Pipelining_example,4,0,2022-04-03 18:07:33+00:00,[],None
735,https://github.com/537Cheese/LAB7.git,2022-04-05 14:13:12+00:00,,0,537Cheese/LAB7,478159604,Verilog,LAB7,2,0,2022-04-05 14:15:46+00:00,[],None
736,https://github.com/SushmitaHubballi/Ripple-adder.git,2022-04-03 17:46:38+00:00,,0,SushmitaHubballi/Ripple-adder,477419571,Verilog,Ripple-adder,326,0,2022-04-03 17:47:16+00:00,[],None
737,https://github.com/21madanputlekar/Full_subtractor.git,2022-04-04 11:27:59+00:00,,0,21madanputlekar/Full_subtractor,477670457,Verilog,Full_subtractor,219,0,2022-04-04 11:37:02+00:00,[],None
738,https://github.com/21madanputlekar/Ripple_adder.git,2022-04-04 11:26:13+00:00,,0,21madanputlekar/Ripple_adder,477669923,Verilog,Ripple_adder,209,0,2022-04-04 13:24:48+00:00,[],None
739,https://github.com/01fe20bec408/ORGATE.git,2022-04-04 15:16:05+00:00,,0,01fe20bec408/ORGATE,477756604,Verilog,ORGATE,51,0,2022-04-04 15:17:18+00:00,[],None
740,https://github.com/AbhishekSawkar1/jkFlipflop-verilog-.git,2022-04-04 14:23:01+00:00,,0,AbhishekSawkar1/jkFlipflop-verilog-,477735510,Verilog,jkFlipflop-verilog-,231,0,2022-04-04 14:44:43+00:00,[],None
741,https://github.com/alexiaperezv/ECEN454.git,2022-04-06 04:17:35+00:00,Labs completed in ECEN 454 with Dr. Choi in the Fall of 2021.,0,alexiaperezv/ECEN454,478399755,Verilog,ECEN454,16386,0,2022-04-06 04:22:37+00:00,[],None
742,https://github.com/igalekseev/spascharm.git,2022-04-04 22:06:36+00:00,,0,igalekseev/spascharm,477889291,Verilog,spascharm,72,0,2022-04-04 22:14:30+00:00,[],None
743,https://github.com/01fe20bec426/up_counter.git,2022-04-04 10:02:56+00:00,,0,01fe20bec426/up_counter,477643418,Verilog,up_counter,56,0,2022-04-04 10:03:36+00:00,[],None
744,https://github.com/01fe20bec426/AND-operation.git,2022-04-04 09:58:33+00:00,,0,01fe20bec426/AND-operation,477641918,Verilog,AND-operation,40,0,2022-04-04 09:59:39+00:00,[],None
745,https://github.com/nikhilnnaregal/Half-adder.git,2022-04-04 15:38:05+00:00,,0,nikhilnnaregal/Half-adder,477764855,Verilog,Half-adder,134,0,2022-04-04 15:39:12+00:00,[],None
746,https://github.com/joseljim/FPGA_PS2-VGA_Interface.git,2022-04-10 21:12:43+00:00,PS2 - VGA Interface developed in Verilog and tested on the Altera DE10 Standard board. ,0,joseljim/FPGA_PS2-VGA_Interface,480141277,Verilog,FPGA_PS2-VGA_Interface,12588,0,2022-04-10 21:14:49+00:00,[],https://api.github.com/licenses/mit
747,https://github.com/AtomicRulesLLC/pub-timeslave.git,2022-04-14 13:54:13+00:00,,0,AtomicRulesLLC/pub-timeslave,481623724,Verilog,pub-timeslave,1060,0,2022-04-14 15:33:13+00:00,[],https://api.github.com/licenses/bsd-3-clause
748,https://github.com/stefg2002/RISC-V-CPU.git,2022-04-07 01:29:27+00:00,,0,stefg2002/RISC-V-CPU,478784289,Verilog,RISC-V-CPU,168,0,2022-04-07 01:30:18+00:00,[],None
749,https://github.com/Linkegvh/FYP_BCC.git,2022-03-28 07:48:31+00:00,,0,Linkegvh/FYP_BCC,474898742,Verilog,FYP_BCC,3445,0,2022-03-28 08:19:53+00:00,[],None
750,https://github.com/eyusufatik/CMPE240.git,2022-03-29 06:58:21+00:00,,0,eyusufatik/CMPE240,475318749,Verilog,CMPE240,2703,0,2022-06-14 08:13:55+00:00,[],None
751,https://github.com/gajraj-m/Verilog.git,2022-04-01 07:21:47+00:00,,0,gajraj-m/Verilog,476615868,Verilog,Verilog,14259,0,2022-04-01 07:23:27+00:00,[],None
752,https://github.com/liuxiaodi2238/temp.git,2022-04-01 15:09:32+00:00,,0,liuxiaodi2238/temp,476767871,Verilog,temp,6653,0,2022-04-01 15:16:28+00:00,[],None
753,https://github.com/01fe20bec427/Tic_tac_toe.git,2022-04-01 07:08:42+00:00,,0,01fe20bec427/Tic_tac_toe,476611884,Verilog,Tic_tac_toe,79,0,2022-04-01 07:11:59+00:00,[],None
754,https://github.com/ninadshenvi/SR-flipflop.git,2022-04-04 18:43:38+00:00,,0,ninadshenvi/SR-flipflop,477830165,Verilog,SR-flipflop,40,0,2022-04-04 18:44:03+00:00,[],None
755,https://github.com/01fe20bec403/Multiplexer.git,2022-04-04 18:00:58+00:00,,0,01fe20bec403/Multiplexer,477815734,Verilog,Multiplexer,299,0,2022-04-04 18:01:33+00:00,[],None
756,https://github.com/01FE20BEC414/UP_COUNTER.git,2022-04-04 16:18:07+00:00,,0,01FE20BEC414/UP_COUNTER,477779837,Verilog,UP_COUNTER,83,0,2022-04-04 16:19:15+00:00,[],None
757,https://github.com/21madanputlekar/Full_adder.git,2022-04-04 11:23:55+00:00,,0,21madanputlekar/Full_adder,477669179,Verilog,Full_adder,213,0,2022-04-04 13:12:47+00:00,[],None
758,https://github.com/handsomeboy777/blocking_nonblocking.git,2022-04-03 20:24:28+00:00,,0,handsomeboy777/blocking_nonblocking,477456964,Verilog,blocking_nonblocking,2,0,2022-04-03 20:28:17+00:00,[],None
759,https://github.com/VigneshKPoojari/Upcounter.git,2022-04-02 05:27:28+00:00,,0,VigneshKPoojari/Upcounter,476956507,Verilog,Upcounter,19,0,2022-04-02 05:28:59+00:00,[],None
760,https://github.com/arambula-3/CSC205_Term_Project.git,2022-04-02 20:19:24+00:00,,0,arambula-3/CSC205_Term_Project,477162388,Verilog,CSC205_Term_Project,13,0,2022-04-02 20:31:47+00:00,[],None
761,https://github.com/Batkiri/Batkiri.git,2022-04-07 22:48:13+00:00,Config files for my GitHub profile.,0,Batkiri/Batkiri,479171325,Verilog,Batkiri,876,0,2022-04-14 22:12:14+00:00,"['config', 'github-config']",None
762,https://github.com/kevinlew975/personalCPUproject.git,2022-04-08 18:21:35+00:00,,0,kevinlew975/personalCPUproject,479496510,Verilog,personalCPUproject,213,0,2022-04-08 18:24:15+00:00,[],None
763,https://github.com/celuk/tomasulo-verilog.git,2022-04-08 15:14:25+00:00,A basic example of tomasulo algorithm in verilog,0,celuk/tomasulo-verilog,479439118,Verilog,tomasulo-verilog,3,0,2022-05-09 21:32:33+00:00,[],None
764,https://github.com/Tejaswini-Anand-Kumar/NoC.git,2022-04-13 16:44:03+00:00,,0,Tejaswini-Anand-Kumar/NoC,481297158,Verilog,NoC,6,0,2022-04-13 16:44:58+00:00,[],None
765,https://github.com/chungyu710/chipdev.git,2022-04-10 00:58:16+00:00,My solutions for chipdev.io Verilog coding questions.,0,chungyu710/chipdev,479879685,Verilog,chipdev,10,0,2022-04-10 01:26:49+00:00,[],None
766,https://github.com/taeseongk/pipeline_processor.git,2022-03-29 00:50:48+00:00,,0,taeseongk/pipeline_processor,475228909,Verilog,pipeline_processor,10072,0,2022-03-29 00:57:34+00:00,[],None
767,https://github.com/ManvirSDh/Turing-Complete-Processor-Design.git,2022-03-29 04:36:53+00:00,"A turing complete processor that was deisgned and described in Verilog HDL. The intial design was created by myself and [Aaditya Suri](https://github.com/AadityaSuri), and the remaining instructions (braching) to make the design turing complete were finished myself.",0,ManvirSDh/Turing-Complete-Processor-Design,475281473,Verilog,Turing-Complete-Processor-Design,6,0,2022-03-29 04:38:31+00:00,[],None
768,https://github.com/SuheybAden/371-Labs.git,2022-03-30 04:02:55+00:00,,0,SuheybAden/371-Labs,475713016,Verilog,371-Labs,37059,0,2022-04-01 02:23:26+00:00,[],None
769,https://github.com/Adiboy3112/ALU-Basics.git,2022-03-30 06:44:32+00:00,ALU basics for Hardware Modelling,0,Adiboy3112/ALU-Basics,475752815,Verilog,ALU-Basics,5,0,2022-03-30 06:53:49+00:00,[],None
770,https://github.com/srijeet2310/floating_point_ALU.git,2022-03-31 05:04:58+00:00,,0,srijeet2310/floating_point_ALU,476157942,Verilog,floating_point_ALU,156,0,2022-03-31 05:06:16+00:00,[],None
771,https://github.com/grifatron/Lab7CA.git,2022-03-31 13:55:26+00:00,,0,grifatron/Lab7CA,476328408,Verilog,Lab7CA,9,0,2022-03-31 13:56:07+00:00,[],None
772,https://github.com/CassielJung/kingdomBattle.git,2022-04-11 09:04:55+00:00,CPEN391 project,0,CassielJung/kingdomBattle,480303902,Verilog,kingdomBattle,3489,0,2022-04-11 09:06:56+00:00,[],None
773,https://github.com/01fe20bec427/MUX.git,2022-04-04 16:52:49+00:00,,0,01fe20bec427/MUX,477791931,Verilog,MUX,213,0,2022-04-04 16:54:30+00:00,[],None
774,https://github.com/ankursharma129/Advanced-Topics-in-VLSI-Projects.git,2022-04-10 04:35:11+00:00,Code Base for Labs of ECE 260C,0,ankursharma129/Advanced-Topics-in-VLSI-Projects,479913484,Verilog,Advanced-Topics-in-VLSI-Projects,14928,0,2022-08-24 00:48:28+00:00,[],None
775,https://github.com/nikhilnnaregal/Ripple-adder.git,2022-04-04 15:46:46+00:00,,0,nikhilnnaregal/Ripple-adder,477768024,Verilog,Ripple-adder,137,0,2022-04-04 15:47:44+00:00,[],None
776,https://github.com/nik0809/half.subtractor.verilog.git,2022-04-04 07:32:56+00:00,,0,nik0809/half.subtractor.verilog,477594586,Verilog,half.subtractor.verilog,1,0,2022-04-04 07:33:32+00:00,[],None
777,https://github.com/01fe20bec413/jkff.git,2022-04-04 14:11:02+00:00,,0,01fe20bec413/jkff,477730541,Verilog,jkff,53,0,2022-04-04 14:11:52+00:00,[],None
778,https://github.com/wuxuezhi/npc.git,2022-04-05 13:44:56+00:00,,0,wuxuezhi/npc,478147782,Verilog,npc,2,0,2022-04-06 07:13:53+00:00,[],None
779,https://github.com/bovi/fpga.git,2022-04-14 10:40:58+00:00,,0,bovi/fpga,481565549,Verilog,fpga,554,0,2022-05-03 15:51:05+00:00,[],None
780,https://github.com/puj24/SSP-Mini-Project-Puja.git,2022-04-11 14:15:33+00:00,,0,puj24/SSP-Mini-Project-Puja,480411308,Verilog,SSP-Mini-Project-Puja,2063,0,2022-04-11 14:17:01+00:00,[],None
781,https://github.com/ienseong/Cla.git,2022-04-13 19:15:59+00:00,,0,ienseong/Cla,481345199,Verilog,Cla,8,0,2024-03-26 03:17:04+00:00,[],None
