$date
	Fri Jan 24 00:01:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module problem2_testbench $end
$var wire 6 ! out [5:0] $end
$var reg 6 " A [5:0] $end
$var reg 6 # B [5:0] $end
$var reg 2 $ op [1:0] $end
$scope module ALU_6bit $end
$var wire 6 % A [5:0] $end
$var wire 6 & B [5:0] $end
$var wire 2 ' op_code [1:0] $end
$var wire 6 ( res3 [5:0] $end
$var wire 6 ) res2 [5:0] $end
$var wire 6 * res1 [5:0] $end
$var wire 6 + res0 [5:0] $end
$var wire 6 , out [5:0] $end
$scope module one $end
$var wire 6 - A [5:0] $end
$var wire 6 . B [5:0] $end
$var wire 6 / res [5:0] $end
$upscope $end
$scope module three $end
$var wire 6 0 A [5:0] $end
$var wire 6 1 B [5:0] $end
$var wire 6 2 res [5:0] $end
$upscope $end
$scope module two $end
$var wire 6 3 B [5:0] $end
$var wire 6 4 res [5:0] $end
$upscope $end
$scope module zero $end
$var wire 6 5 A [5:0] $end
$var wire 6 6 B [5:0] $end
$var wire 6 7 res [5:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110110 7
b10100 6
b111011 5
b101100 4
b10100 3
b100010 2
b10100 1
b111011 0
b110111 /
b10100 .
b111011 -
b110110 ,
b110110 +
b110111 *
b101100 )
b100010 (
b0 '
b10100 &
b111011 %
b0 $
b10100 #
b111011 "
b110110 !
$end
#1
b100011 !
b100011 ,
b0 (
b0 2
b11001 +
b11001 7
b1 $
b1 '
b110110 )
b110110 4
b1010 #
b1010 &
b1010 .
b1010 1
b1010 3
b1010 6
b100011 *
b100011 /
b101 "
b101 %
b101 -
b101 0
b101 5
#2
b101100 !
b101100 ,
b110110 (
b110110 2
b11110 +
b11110 7
b10 $
b10 '
b1 *
b1 /
b101100 )
b101100 4
b10100 #
b10100 &
b10100 .
b10100 1
b10100 3
b10100 6
#3
b100 !
b100 ,
b100 (
b100 2
b1111 +
b1111 7
b11 $
b11 '
b1010 )
b1010 4
b110110 #
b110110 &
b110110 .
b110110 1
b110110 3
b110110 6
b11111 *
b11111 /
b111101 "
b111101 %
b111101 -
b111101 0
b111101 5
#4
b1001 !
b1001 ,
b1101 +
b1101 7
b1 $
b1 '
b111110 )
b111110 4
b10 #
b10 &
b10 .
b10 1
b10 3
b10 6
b1001 *
b1001 /
b11 "
b11 %
b11 -
b11 0
b11 5
#5
