{
  "module_name": "rtl8xxxu_8723b.c",
  "hash_id": "d9e8b9f0fa01bf878881f4187129da7abda107cc7c21997ef03b2c505aea9d00",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_8723b.c",
  "human_readable_source": "\n \n\n#include <linux/init.h>\n#include <linux/kernel.h>\n#include <linux/sched.h>\n#include <linux/errno.h>\n#include <linux/slab.h>\n#include <linux/module.h>\n#include <linux/spinlock.h>\n#include <linux/list.h>\n#include <linux/usb.h>\n#include <linux/netdevice.h>\n#include <linux/etherdevice.h>\n#include <linux/ethtool.h>\n#include <linux/wireless.h>\n#include <linux/firmware.h>\n#include <linux/moduleparam.h>\n#include <net/mac80211.h>\n#include \"rtl8xxxu.h\"\n#include \"rtl8xxxu_regs.h\"\n\nstatic const struct rtl8xxxu_reg8val rtl8723b_mac_init_table[] = {\n\t{0x02f, 0x30}, {0x035, 0x00}, {0x039, 0x08}, {0x04e, 0xe0},\n\t{0x064, 0x00}, {0x067, 0x20}, {0x428, 0x0a}, {0x429, 0x10},\n\t{0x430, 0x00}, {0x431, 0x00},\n\t{0x432, 0x00}, {0x433, 0x01}, {0x434, 0x04}, {0x435, 0x05},\n\t{0x436, 0x07}, {0x437, 0x08}, {0x43c, 0x04}, {0x43d, 0x05},\n\t{0x43e, 0x07}, {0x43f, 0x08}, {0x440, 0x5d}, {0x441, 0x01},\n\t{0x442, 0x00}, {0x444, 0x10}, {0x445, 0x00}, {0x446, 0x00},\n\t{0x447, 0x00}, {0x448, 0x00}, {0x449, 0xf0}, {0x44a, 0x0f},\n\t{0x44b, 0x3e}, {0x44c, 0x10}, {0x44d, 0x00}, {0x44e, 0x00},\n\t{0x44f, 0x00}, {0x450, 0x00}, {0x451, 0xf0}, {0x452, 0x0f},\n\t{0x453, 0x00}, {0x456, 0x5e}, {0x460, 0x66}, {0x461, 0x66},\n\t{0x4c8, 0xff}, {0x4c9, 0x08}, {0x4cc, 0xff},\n\t{0x4cd, 0xff}, {0x4ce, 0x01}, {0x500, 0x26}, {0x501, 0xa2},\n\t{0x502, 0x2f}, {0x503, 0x00}, {0x504, 0x28}, {0x505, 0xa3},\n\t{0x506, 0x5e}, {0x507, 0x00}, {0x508, 0x2b}, {0x509, 0xa4},\n\t{0x50a, 0x5e}, {0x50b, 0x00}, {0x50c, 0x4f}, {0x50d, 0xa4},\n\t{0x50e, 0x00}, {0x50f, 0x00}, {0x512, 0x1c}, {0x514, 0x0a},\n\t{0x516, 0x0a}, {0x525, 0x4f},\n\t{0x550, 0x10}, {0x551, 0x10}, {0x559, 0x02}, {0x55c, 0x50},\n\t{0x55d, 0xff}, {0x605, 0x30}, {0x608, 0x0e}, {0x609, 0x2a},\n\t{0x620, 0xff}, {0x621, 0xff}, {0x622, 0xff}, {0x623, 0xff},\n\t{0x624, 0xff}, {0x625, 0xff}, {0x626, 0xff}, {0x627, 0xff},\n\t{0x638, 0x50}, {0x63c, 0x0a}, {0x63d, 0x0a}, {0x63e, 0x0e},\n\t{0x63f, 0x0e}, {0x640, 0x40}, {0x642, 0x40}, {0x643, 0x00},\n\t{0x652, 0xc8}, {0x66e, 0x05}, {0x700, 0x21}, {0x701, 0x43},\n\t{0x702, 0x65}, {0x703, 0x87}, {0x708, 0x21}, {0x709, 0x43},\n\t{0x70a, 0x65}, {0x70b, 0x87}, {0x765, 0x18}, {0x76e, 0x04},\n\t{0xffff, 0xff},\n};\n\nstatic const struct rtl8xxxu_reg32val rtl8723b_phy_1t_init_table[] = {\n\t{0x800, 0x80040000}, {0x804, 0x00000003},\n\t{0x808, 0x0000fc00}, {0x80c, 0x0000000a},\n\t{0x810, 0x10001331}, {0x814, 0x020c3d10},\n\t{0x818, 0x02200385}, {0x81c, 0x00000000},\n\t{0x820, 0x01000100}, {0x824, 0x00190204},\n\t{0x828, 0x00000000}, {0x82c, 0x00000000},\n\t{0x830, 0x00000000}, {0x834, 0x00000000},\n\t{0x838, 0x00000000}, {0x83c, 0x00000000},\n\t{0x840, 0x00010000}, {0x844, 0x00000000},\n\t{0x848, 0x00000000}, {0x84c, 0x00000000},\n\t{0x850, 0x00000000}, {0x854, 0x00000000},\n\t{0x858, 0x569a11a9}, {0x85c, 0x01000014},\n\t{0x860, 0x66f60110}, {0x864, 0x061f0649},\n\t{0x868, 0x00000000}, {0x86c, 0x27272700},\n\t{0x870, 0x07000760}, {0x874, 0x25004000},\n\t{0x878, 0x00000808}, {0x87c, 0x00000000},\n\t{0x880, 0xb0000c1c}, {0x884, 0x00000001},\n\t{0x888, 0x00000000}, {0x88c, 0xccc000c0},\n\t{0x890, 0x00000800}, {0x894, 0xfffffffe},\n\t{0x898, 0x40302010}, {0x89c, 0x00706050},\n\t{0x900, 0x00000000}, {0x904, 0x00000023},\n\t{0x908, 0x00000000}, {0x90c, 0x81121111},\n\t{0x910, 0x00000002}, {0x914, 0x00000201},\n\t{0xa00, 0x00d047c8}, {0xa04, 0x80ff800c},\n\t{0xa08, 0x8c838300}, {0xa0c, 0x2e7f120f},\n\t{0xa10, 0x9500bb78}, {0xa14, 0x1114d028},\n\t{0xa18, 0x00881117}, {0xa1c, 0x89140f00},\n\t{0xa20, 0x1a1b0000}, {0xa24, 0x090e1317},\n\t{0xa28, 0x00000204}, {0xa2c, 0x00d30000},\n\t{0xa70, 0x101fbf00}, {0xa74, 0x00000007},\n\t{0xa78, 0x00000900}, {0xa7c, 0x225b0606},\n\t{0xa80, 0x21806490}, {0xb2c, 0x00000000},\n\t{0xc00, 0x48071d40}, {0xc04, 0x03a05611},\n\t{0xc08, 0x000000e4}, {0xc0c, 0x6c6c6c6c},\n\t{0xc10, 0x08800000}, {0xc14, 0x40000100},\n\t{0xc18, 0x08800000}, {0xc1c, 0x40000100},\n\t{0xc20, 0x00000000}, {0xc24, 0x00000000},\n\t{0xc28, 0x00000000}, {0xc2c, 0x00000000},\n\t{0xc30, 0x69e9ac44}, {0xc34, 0x469652af},\n\t{0xc38, 0x49795994}, {0xc3c, 0x0a97971c},\n\t{0xc40, 0x1f7c403f}, {0xc44, 0x000100b7},\n\t{0xc48, 0xec020107}, {0xc4c, 0x007f037f},\n\t{0xc50, 0x69553420}, {0xc54, 0x43bc0094},\n\t{0xc58, 0x00013149}, {0xc5c, 0x00250492},\n\t{0xc60, 0x00000000}, {0xc64, 0x7112848b},\n\t{0xc68, 0x47c00bff}, {0xc6c, 0x00000036},\n\t{0xc70, 0x2c7f000d}, {0xc74, 0x020610db},\n\t{0xc78, 0x0000001f}, {0xc7c, 0x00b91612},\n\t{0xc80, 0x390000e4}, {0xc84, 0x20f60000},\n\t{0xc88, 0x40000100}, {0xc8c, 0x20200000},\n\t{0xc90, 0x00020e1a}, {0xc94, 0x00000000},\n\t{0xc98, 0x00020e1a}, {0xc9c, 0x00007f7f},\n\t{0xca0, 0x00000000}, {0xca4, 0x000300a0},\n\t{0xca8, 0x00000000}, {0xcac, 0x00000000},\n\t{0xcb0, 0x00000000}, {0xcb4, 0x00000000},\n\t{0xcb8, 0x00000000}, {0xcbc, 0x28000000},\n\t{0xcc0, 0x00000000}, {0xcc4, 0x00000000},\n\t{0xcc8, 0x00000000}, {0xccc, 0x00000000},\n\t{0xcd0, 0x00000000}, {0xcd4, 0x00000000},\n\t{0xcd8, 0x64b22427}, {0xcdc, 0x00766932},\n\t{0xce0, 0x00222222}, {0xce4, 0x00000000},\n\t{0xce8, 0x37644302}, {0xcec, 0x2f97d40c},\n\t{0xd00, 0x00000740}, {0xd04, 0x40020401},\n\t{0xd08, 0x0000907f}, {0xd0c, 0x20010201},\n\t{0xd10, 0xa0633333}, {0xd14, 0x3333bc53},\n\t{0xd18, 0x7a8f5b6f}, {0xd2c, 0xcc979975},\n\t{0xd30, 0x00000000}, {0xd34, 0x80608000},\n\t{0xd38, 0x00000000}, {0xd3c, 0x00127353},\n\t{0xd40, 0x00000000}, {0xd44, 0x00000000},\n\t{0xd48, 0x00000000}, {0xd4c, 0x00000000},\n\t{0xd50, 0x6437140a}, {0xd54, 0x00000000},\n\t{0xd58, 0x00000282}, {0xd5c, 0x30032064},\n\t{0xd60, 0x4653de68}, {0xd64, 0x04518a3c},\n\t{0xd68, 0x00002101}, {0xd6c, 0x2a201c16},\n\t{0xd70, 0x1812362e}, {0xd74, 0x322c2220},\n\t{0xd78, 0x000e3c24}, {0xe00, 0x2d2d2d2d},\n\t{0xe04, 0x2d2d2d2d}, {0xe08, 0x0390272d},\n\t{0xe10, 0x2d2d2d2d}, {0xe14, 0x2d2d2d2d},\n\t{0xe18, 0x2d2d2d2d}, {0xe1c, 0x2d2d2d2d},\n\t{0xe28, 0x00000000}, {0xe30, 0x1000dc1f},\n\t{0xe34, 0x10008c1f}, {0xe38, 0x02140102},\n\t{0xe3c, 0x681604c2}, {0xe40, 0x01007c00},\n\t{0xe44, 0x01004800}, {0xe48, 0xfb000000},\n\t{0xe4c, 0x000028d1}, {0xe50, 0x1000dc1f},\n\t{0xe54, 0x10008c1f}, {0xe58, 0x02140102},\n\t{0xe5c, 0x28160d05}, {0xe60, 0x00000008},\n\t{0xe68, 0x001b2556}, {0xe6c, 0x00c00096},\n\t{0xe70, 0x00c00096}, {0xe74, 0x01000056},\n\t{0xe78, 0x01000014}, {0xe7c, 0x01000056},\n\t{0xe80, 0x01000014}, {0xe84, 0x00c00096},\n\t{0xe88, 0x01000056}, {0xe8c, 0x00c00096},\n\t{0xed0, 0x00c00096}, {0xed4, 0x00c00096},\n\t{0xed8, 0x00c00096}, {0xedc, 0x000000d6},\n\t{0xee0, 0x000000d6}, {0xeec, 0x01c00016},\n\t{0xf14, 0x00000003}, {0xf4c, 0x00000000},\n\t{0xf00, 0x00000300},\n\t{0x820, 0x01000100}, {0x800, 0x83040000},\n\t{0xffff, 0xffffffff},\n};\n\nstatic const struct rtl8xxxu_reg32val rtl8xxx_agc_8723bu_table[] = {\n\t{0xc78, 0xfd000001}, {0xc78, 0xfc010001},\n\t{0xc78, 0xfb020001}, {0xc78, 0xfa030001},\n\t{0xc78, 0xf9040001}, {0xc78, 0xf8050001},\n\t{0xc78, 0xf7060001}, {0xc78, 0xf6070001},\n\t{0xc78, 0xf5080001}, {0xc78, 0xf4090001},\n\t{0xc78, 0xf30a0001}, {0xc78, 0xf20b0001},\n\t{0xc78, 0xf10c0001}, {0xc78, 0xf00d0001},\n\t{0xc78, 0xef0e0001}, {0xc78, 0xee0f0001},\n\t{0xc78, 0xed100001}, {0xc78, 0xec110001},\n\t{0xc78, 0xeb120001}, {0xc78, 0xea130001},\n\t{0xc78, 0xe9140001}, {0xc78, 0xe8150001},\n\t{0xc78, 0xe7160001}, {0xc78, 0xe6170001},\n\t{0xc78, 0xe5180001}, {0xc78, 0xe4190001},\n\t{0xc78, 0xe31a0001}, {0xc78, 0xa51b0001},\n\t{0xc78, 0xa41c0001}, {0xc78, 0xa31d0001},\n\t{0xc78, 0x671e0001}, {0xc78, 0x661f0001},\n\t{0xc78, 0x65200001}, {0xc78, 0x64210001},\n\t{0xc78, 0x63220001}, {0xc78, 0x4a230001},\n\t{0xc78, 0x49240001}, {0xc78, 0x48250001},\n\t{0xc78, 0x47260001}, {0xc78, 0x46270001},\n\t{0xc78, 0x45280001}, {0xc78, 0x44290001},\n\t{0xc78, 0x432a0001}, {0xc78, 0x422b0001},\n\t{0xc78, 0x292c0001}, {0xc78, 0x282d0001},\n\t{0xc78, 0x272e0001}, {0xc78, 0x262f0001},\n\t{0xc78, 0x0a300001}, {0xc78, 0x09310001},\n\t{0xc78, 0x08320001}, {0xc78, 0x07330001},\n\t{0xc78, 0x06340001}, {0xc78, 0x05350001},\n\t{0xc78, 0x04360001}, {0xc78, 0x03370001},\n\t{0xc78, 0x02380001}, {0xc78, 0x01390001},\n\t{0xc78, 0x013a0001}, {0xc78, 0x013b0001},\n\t{0xc78, 0x013c0001}, {0xc78, 0x013d0001},\n\t{0xc78, 0x013e0001}, {0xc78, 0x013f0001},\n\t{0xc78, 0xfc400001}, {0xc78, 0xfb410001},\n\t{0xc78, 0xfa420001}, {0xc78, 0xf9430001},\n\t{0xc78, 0xf8440001}, {0xc78, 0xf7450001},\n\t{0xc78, 0xf6460001}, {0xc78, 0xf5470001},\n\t{0xc78, 0xf4480001}, {0xc78, 0xf3490001},\n\t{0xc78, 0xf24a0001}, {0xc78, 0xf14b0001},\n\t{0xc78, 0xf04c0001}, {0xc78, 0xef4d0001},\n\t{0xc78, 0xee4e0001}, {0xc78, 0xed4f0001},\n\t{0xc78, 0xec500001}, {0xc78, 0xeb510001},\n\t{0xc78, 0xea520001}, {0xc78, 0xe9530001},\n\t{0xc78, 0xe8540001}, {0xc78, 0xe7550001},\n\t{0xc78, 0xe6560001}, {0xc78, 0xe5570001},\n\t{0xc78, 0xe4580001}, {0xc78, 0xe3590001},\n\t{0xc78, 0xa65a0001}, {0xc78, 0xa55b0001},\n\t{0xc78, 0xa45c0001}, {0xc78, 0xa35d0001},\n\t{0xc78, 0x675e0001}, {0xc78, 0x665f0001},\n\t{0xc78, 0x65600001}, {0xc78, 0x64610001},\n\t{0xc78, 0x63620001}, {0xc78, 0x62630001},\n\t{0xc78, 0x61640001}, {0xc78, 0x48650001},\n\t{0xc78, 0x47660001}, {0xc78, 0x46670001},\n\t{0xc78, 0x45680001}, {0xc78, 0x44690001},\n\t{0xc78, 0x436a0001}, {0xc78, 0x426b0001},\n\t{0xc78, 0x286c0001}, {0xc78, 0x276d0001},\n\t{0xc78, 0x266e0001}, {0xc78, 0x256f0001},\n\t{0xc78, 0x24700001}, {0xc78, 0x09710001},\n\t{0xc78, 0x08720001}, {0xc78, 0x07730001},\n\t{0xc78, 0x06740001}, {0xc78, 0x05750001},\n\t{0xc78, 0x04760001}, {0xc78, 0x03770001},\n\t{0xc78, 0x02780001}, {0xc78, 0x01790001},\n\t{0xc78, 0x017a0001}, {0xc78, 0x017b0001},\n\t{0xc78, 0x017c0001}, {0xc78, 0x017d0001},\n\t{0xc78, 0x017e0001}, {0xc78, 0x017f0001},\n\t{0xc50, 0x69553422},\n\t{0xc50, 0x69553420},\n\t{0x824, 0x00390204},\n\t{0xffff, 0xffffffff}\n};\n\nstatic const struct rtl8xxxu_rfregval rtl8723bu_radioa_1t_init_table[] = {\n\t{0x00, 0x00010000}, {0xb0, 0x000dffe0},\n\t{0xfe, 0x00000000}, {0xfe, 0x00000000},\n\t{0xfe, 0x00000000}, {0xb1, 0x00000018},\n\t{0xfe, 0x00000000}, {0xfe, 0x00000000},\n\t{0xfe, 0x00000000}, {0xb2, 0x00084c00},\n\t{0xb5, 0x0000d2cc}, {0xb6, 0x000925aa},\n\t{0xb7, 0x00000010}, {0xb8, 0x0000907f},\n\t{0x5c, 0x00000002}, {0x7c, 0x00000002},\n\t{0x7e, 0x00000005}, {0x8b, 0x0006fc00},\n\t{0xb0, 0x000ff9f0}, {0x1c, 0x000739d2},\n\t{0x1e, 0x00000000}, {0xdf, 0x00000780},\n\t{0x50, 0x00067435},\n\t \n\t{0x51, 0x0006b04e},\n\t{0x52, 0x000007d2}, {0x53, 0x00000000},\n\t{0x54, 0x00050400}, {0x55, 0x0004026e},\n\t{0xdd, 0x0000004c}, {0x70, 0x00067435},\n\t \n\t{0x71, 0x0006b04e},\n\t{0x72, 0x000007d2}, {0x73, 0x00000000},\n\t{0x74, 0x00050400}, {0x75, 0x0004026e},\n\t{0xef, 0x00000100}, {0x34, 0x0000add7},\n\t{0x35, 0x00005c00}, {0x34, 0x00009dd4},\n\t{0x35, 0x00005000}, {0x34, 0x00008dd1},\n\t{0x35, 0x00004400}, {0x34, 0x00007dce},\n\t{0x35, 0x00003800}, {0x34, 0x00006cd1},\n\t{0x35, 0x00004400}, {0x34, 0x00005cce},\n\t{0x35, 0x00003800}, {0x34, 0x000048ce},\n\t{0x35, 0x00004400}, {0x34, 0x000034ce},\n\t{0x35, 0x00003800}, {0x34, 0x00002451},\n\t{0x35, 0x00004400}, {0x34, 0x0000144e},\n\t{0x35, 0x00003800}, {0x34, 0x00000051},\n\t{0x35, 0x00004400}, {0xef, 0x00000000},\n\t{0xef, 0x00000100}, {0xed, 0x00000010},\n\t{0x44, 0x0000add7}, {0x44, 0x00009dd4},\n\t{0x44, 0x00008dd1}, {0x44, 0x00007dce},\n\t{0x44, 0x00006cc1}, {0x44, 0x00005cce},\n\t{0x44, 0x000044d1}, {0x44, 0x000034ce},\n\t{0x44, 0x00002451}, {0x44, 0x0000144e},\n\t{0x44, 0x00000051}, {0xef, 0x00000000},\n\t{0xed, 0x00000000}, {0x7f, 0x00020080},\n\t{0xef, 0x00002000}, {0x3b, 0x000380ef},\n\t{0x3b, 0x000302fe}, {0x3b, 0x00028ce6},\n\t{0x3b, 0x000200bc}, {0x3b, 0x000188a5},\n\t{0x3b, 0x00010fbc}, {0x3b, 0x00008f71},\n\t{0x3b, 0x00000900}, {0xef, 0x00000000},\n\t{0xed, 0x00000001}, {0x40, 0x000380ef},\n\t{0x40, 0x000302fe}, {0x40, 0x00028ce6},\n\t{0x40, 0x000200bc}, {0x40, 0x000188a5},\n\t{0x40, 0x00010fbc}, {0x40, 0x00008f71},\n\t{0x40, 0x00000900}, {0xed, 0x00000000},\n\t{0x82, 0x00080000}, {0x83, 0x00008000},\n\t{0x84, 0x00048d80}, {0x85, 0x00068000},\n\t{0xa2, 0x00080000}, {0xa3, 0x00008000},\n\t{0xa4, 0x00048d80}, {0xa5, 0x00068000},\n\t{0xed, 0x00000002}, {0xef, 0x00000002},\n\t{0x56, 0x00000032}, {0x76, 0x00000032},\n\t{0x01, 0x00000780},\n\t{0xff, 0xffffffff}\n};\n\nstatic int rtl8723bu_identify_chip(struct rtl8xxxu_priv *priv)\n{\n\tstruct device *dev = &priv->udev->dev;\n\tu32 val32, sys_cfg, vendor;\n\tint ret = 0;\n\n\tsys_cfg = rtl8xxxu_read32(priv, REG_SYS_CFG);\n\tpriv->chip_cut = u32_get_bits(sys_cfg, SYS_CFG_CHIP_VERSION_MASK);\n\tif (sys_cfg & SYS_CFG_TRP_VAUX_EN) {\n\t\tdev_info(dev, \"Unsupported test chip\\n\");\n\t\tret = -ENOTSUPP;\n\t\tgoto out;\n\t}\n\n\tstrscpy(priv->chip_name, \"8723BU\", sizeof(priv->chip_name));\n\tpriv->rtl_chip = RTL8723B;\n\tpriv->rf_paths = 1;\n\tpriv->rx_paths = 1;\n\tpriv->tx_paths = 1;\n\n\tval32 = rtl8xxxu_read32(priv, REG_MULTI_FUNC_CTRL);\n\tif (val32 & MULTI_WIFI_FUNC_EN)\n\t\tpriv->has_wifi = 1;\n\tif (val32 & MULTI_BT_FUNC_EN)\n\t\tpriv->has_bluetooth = 1;\n\tif (val32 & MULTI_GPS_FUNC_EN)\n\t\tpriv->has_gps = 1;\n\tpriv->is_multi_func = 1;\n\n\tvendor = sys_cfg & SYS_CFG_VENDOR_EXT_MASK;\n\trtl8xxxu_identify_vendor_2bits(priv, vendor);\n\n\tval32 = rtl8xxxu_read32(priv, REG_GPIO_OUTSTS);\n\tpriv->rom_rev = u32_get_bits(val32, GPIO_RF_RL_ID);\n\n\trtl8xxxu_config_endpoints_sie(priv);\n\n\t \n\tif (!priv->ep_tx_count)\n\t\tret = rtl8xxxu_config_endpoints_no_sie(priv);\n\nout:\n\treturn ret;\n}\n\nstatic void rtl8723bu_write_btreg(struct rtl8xxxu_priv *priv, u8 reg, u8 data)\n{\n\tstruct h2c_cmd h2c;\n\tint reqnum = 0;\n\n\tmemset(&h2c, 0, sizeof(struct h2c_cmd));\n\th2c.bt_mp_oper.cmd = H2C_8723B_BT_MP_OPER;\n\th2c.bt_mp_oper.operreq = 0 | (reqnum << 4);\n\th2c.bt_mp_oper.opcode = BT_MP_OP_WRITE_REG_VALUE;\n\th2c.bt_mp_oper.data = data;\n\trtl8xxxu_gen2_h2c_cmd(priv, &h2c, sizeof(h2c.bt_mp_oper));\n\n\treqnum++;\n\tmemset(&h2c, 0, sizeof(struct h2c_cmd));\n\th2c.bt_mp_oper.cmd = H2C_8723B_BT_MP_OPER;\n\th2c.bt_mp_oper.operreq = 0 | (reqnum << 4);\n\th2c.bt_mp_oper.opcode = BT_MP_OP_WRITE_REG_VALUE;\n\th2c.bt_mp_oper.addr = reg;\n\trtl8xxxu_gen2_h2c_cmd(priv, &h2c, sizeof(h2c.bt_mp_oper));\n}\n\nstatic void rtl8723bu_reset_8051(struct rtl8xxxu_priv *priv)\n{\n\tu8 val8;\n\tu16 sys_func;\n\n\tval8 = rtl8xxxu_read8(priv, REG_RSV_CTRL);\n\tval8 &= ~BIT(1);\n\trtl8xxxu_write8(priv, REG_RSV_CTRL, val8);\n\n\tval8 = rtl8xxxu_read8(priv, REG_RSV_CTRL + 1);\n\tval8 &= ~BIT(0);\n\trtl8xxxu_write8(priv, REG_RSV_CTRL + 1, val8);\n\n\tsys_func = rtl8xxxu_read16(priv, REG_SYS_FUNC);\n\tsys_func &= ~SYS_FUNC_CPU_ENABLE;\n\trtl8xxxu_write16(priv, REG_SYS_FUNC, sys_func);\n\n\tval8 = rtl8xxxu_read8(priv, REG_RSV_CTRL);\n\tval8 &= ~BIT(1);\n\trtl8xxxu_write8(priv, REG_RSV_CTRL, val8);\n\n\tval8 = rtl8xxxu_read8(priv, REG_RSV_CTRL + 1);\n\tval8 |= BIT(0);\n\trtl8xxxu_write8(priv, REG_RSV_CTRL + 1, val8);\n\n\tsys_func |= SYS_FUNC_CPU_ENABLE;\n\trtl8xxxu_write16(priv, REG_SYS_FUNC, sys_func);\n}\n\nstatic void\nrtl8723b_set_tx_power(struct rtl8xxxu_priv *priv, int channel, bool ht40)\n{\n\tu32 val32, ofdm, mcs;\n\tu8 cck, ofdmbase, mcsbase;\n\tint group, tx_idx;\n\n\ttx_idx = 0;\n\tgroup = rtl8xxxu_gen2_channel_to_group(channel);\n\n\tcck = priv->cck_tx_power_index_B[group];\n\tval32 = rtl8xxxu_read32(priv, REG_TX_AGC_A_CCK1_MCS32);\n\tval32 &= 0xffff00ff;\n\tval32 |= (cck << 8);\n\trtl8xxxu_write32(priv, REG_TX_AGC_A_CCK1_MCS32, val32);\n\n\tval32 = rtl8xxxu_read32(priv, REG_TX_AGC_B_CCK11_A_CCK2_11);\n\tval32 &= 0xff;\n\tval32 |= ((cck << 8) | (cck << 16) | (cck << 24));\n\trtl8xxxu_write32(priv, REG_TX_AGC_B_CCK11_A_CCK2_11, val32);\n\n\tofdmbase = priv->ht40_1s_tx_power_index_B[group];\n\tofdmbase += priv->ofdm_tx_power_diff[tx_idx].b;\n\tofdm = ofdmbase | ofdmbase << 8 | ofdmbase << 16 | ofdmbase << 24;\n\n\trtl8xxxu_write32(priv, REG_TX_AGC_A_RATE18_06, ofdm);\n\trtl8xxxu_write32(priv, REG_TX_AGC_A_RATE54_24, ofdm);\n\n\tmcsbase = priv->ht40_1s_tx_power_index_B[group];\n\tif (ht40)\n\t\tmcsbase += priv->ht40_tx_power_diff[tx_idx++].b;\n\telse\n\t\tmcsbase += priv->ht20_tx_power_diff[tx_idx++].b;\n\tmcs = mcsbase | mcsbase << 8 | mcsbase << 16 | mcsbase << 24;\n\n\trtl8xxxu_write32(priv, REG_TX_AGC_A_MCS03_MCS00, mcs);\n\trtl8xxxu_write32(priv, REG_TX_AGC_A_MCS07_MCS04, mcs);\n}\n\nstatic int rtl8723bu_parse_efuse(struct rtl8xxxu_priv *priv)\n{\n\tstruct rtl8723bu_efuse *efuse = &priv->efuse_wifi.efuse8723bu;\n\tint i;\n\n\tif (efuse->rtl_id != cpu_to_le16(0x8129))\n\t\treturn -EINVAL;\n\n\tether_addr_copy(priv->mac_addr, efuse->mac_addr);\n\n\tmemcpy(priv->cck_tx_power_index_A, efuse->tx_power_index_A.cck_base,\n\t       sizeof(efuse->tx_power_index_A.cck_base));\n\tmemcpy(priv->cck_tx_power_index_B, efuse->tx_power_index_B.cck_base,\n\t       sizeof(efuse->tx_power_index_B.cck_base));\n\n\tmemcpy(priv->ht40_1s_tx_power_index_A,\n\t       efuse->tx_power_index_A.ht40_base,\n\t       sizeof(efuse->tx_power_index_A.ht40_base));\n\tmemcpy(priv->ht40_1s_tx_power_index_B,\n\t       efuse->tx_power_index_B.ht40_base,\n\t       sizeof(efuse->tx_power_index_B.ht40_base));\n\n\tpriv->ofdm_tx_power_diff[0].a =\n\t\tefuse->tx_power_index_A.ht20_ofdm_1s_diff.a;\n\tpriv->ofdm_tx_power_diff[0].b =\n\t\tefuse->tx_power_index_B.ht20_ofdm_1s_diff.a;\n\n\tpriv->ht20_tx_power_diff[0].a =\n\t\tefuse->tx_power_index_A.ht20_ofdm_1s_diff.b;\n\tpriv->ht20_tx_power_diff[0].b =\n\t\tefuse->tx_power_index_B.ht20_ofdm_1s_diff.b;\n\n\tpriv->ht40_tx_power_diff[0].a = 0;\n\tpriv->ht40_tx_power_diff[0].b = 0;\n\n\tfor (i = 1; i < RTL8723B_TX_COUNT; i++) {\n\t\tpriv->ofdm_tx_power_diff[i].a =\n\t\t\tefuse->tx_power_index_A.pwr_diff[i - 1].ofdm;\n\t\tpriv->ofdm_tx_power_diff[i].b =\n\t\t\tefuse->tx_power_index_B.pwr_diff[i - 1].ofdm;\n\n\t\tpriv->ht20_tx_power_diff[i].a =\n\t\t\tefuse->tx_power_index_A.pwr_diff[i - 1].ht20;\n\t\tpriv->ht20_tx_power_diff[i].b =\n\t\t\tefuse->tx_power_index_B.pwr_diff[i - 1].ht20;\n\n\t\tpriv->ht40_tx_power_diff[i].a =\n\t\t\tefuse->tx_power_index_A.pwr_diff[i - 1].ht40;\n\t\tpriv->ht40_tx_power_diff[i].b =\n\t\t\tefuse->tx_power_index_B.pwr_diff[i - 1].ht40;\n\t}\n\n\tpriv->default_crystal_cap = priv->efuse_wifi.efuse8723bu.xtal_k & 0x3f;\n\n\treturn 0;\n}\n\nstatic int rtl8723bu_load_firmware(struct rtl8xxxu_priv *priv)\n{\n\tconst char *fw_name;\n\tint ret;\n\n\tif (priv->enable_bluetooth)\n\t\tfw_name = \"rtlwifi/rtl8723bu_bt.bin\";\n\telse\n\t\tfw_name = \"rtlwifi/rtl8723bu_nic.bin\";\n\n\tret = rtl8xxxu_load_firmware(priv, fw_name);\n\treturn ret;\n}\n\nstatic void rtl8723bu_init_phy_bb(struct rtl8xxxu_priv *priv)\n{\n\tu8 val8;\n\tu16 val16;\n\n\tval16 = rtl8xxxu_read16(priv, REG_SYS_FUNC);\n\tval16 |= SYS_FUNC_BB_GLB_RSTN | SYS_FUNC_BBRSTB | SYS_FUNC_DIO_RF;\n\trtl8xxxu_write16(priv, REG_SYS_FUNC, val16);\n\n\trtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, 0x00);\n\n\t \n\tval8 = RF_ENABLE | RF_RSTB | RF_SDMRSTB;\n\trtl8xxxu_write8(priv, REG_RF_CTRL, val8);\n\n\t \n\trtl8xxxu_write8(priv, REG_SYS_FUNC, 0xe3);\n\trtl8xxxu_write8(priv, REG_AFE_XTAL_CTRL + 1, 0x80);\n\trtl8xxxu_init_phy_regs(priv, rtl8723b_phy_1t_init_table);\n\n\trtl8xxxu_init_phy_regs(priv, rtl8xxx_agc_8723bu_table);\n}\n\nstatic int rtl8723bu_init_phy_rf(struct rtl8xxxu_priv *priv)\n{\n\tint ret;\n\n\tret = rtl8xxxu_init_phy_rf(priv, rtl8723bu_radioa_1t_init_table, RF_A);\n\t \n\trtl8xxxu_write_rfreg(priv, RF_A, 0xb0, 0xdfbe0);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_MODE_AG, 0x8c01);\n\tmsleep(200);\n\trtl8xxxu_write_rfreg(priv, RF_A, 0xb0, 0xdffe0);\n\n\treturn ret;\n}\n\nvoid rtl8723bu_phy_init_antenna_selection(struct rtl8xxxu_priv *priv)\n{\n\tu32 val32;\n\n\tval32 = rtl8xxxu_read32(priv, REG_PAD_CTRL1);\n\tval32 &= ~(BIT(20) | BIT(24));\n\trtl8xxxu_write32(priv, REG_PAD_CTRL1, val32);\n\n\tval32 = rtl8xxxu_read32(priv, REG_GPIO_MUXCFG);\n\tval32 &= ~BIT(4);\n\trtl8xxxu_write32(priv, REG_GPIO_MUXCFG, val32);\n\n\tval32 = rtl8xxxu_read32(priv, REG_GPIO_MUXCFG);\n\tval32 |= BIT(3);\n\trtl8xxxu_write32(priv, REG_GPIO_MUXCFG, val32);\n\n\tval32 = rtl8xxxu_read32(priv, REG_LEDCFG0);\n\tval32 |= BIT(24);\n\trtl8xxxu_write32(priv, REG_LEDCFG0, val32);\n\n\tval32 = rtl8xxxu_read32(priv, REG_LEDCFG0);\n\tval32 &= ~BIT(23);\n\trtl8xxxu_write32(priv, REG_LEDCFG0, val32);\n\n\tval32 = rtl8xxxu_read32(priv, REG_RFE_BUFFER);\n\tval32 |= (BIT(0) | BIT(1));\n\trtl8xxxu_write32(priv, REG_RFE_BUFFER, val32);\n\n\tval32 = rtl8xxxu_read32(priv, REG_RFE_CTRL_ANTA_SRC);\n\tval32 &= 0xffffff00;\n\tval32 |= 0x77;\n\trtl8xxxu_write32(priv, REG_RFE_CTRL_ANTA_SRC, val32);\n\n\tval32 = rtl8xxxu_read32(priv, REG_PWR_DATA);\n\tval32 |= PWR_DATA_EEPRPAD_RFE_CTRL_EN;\n\trtl8xxxu_write32(priv, REG_PWR_DATA, val32);\n}\n\nstatic int rtl8723bu_iqk_path_a(struct rtl8xxxu_priv *priv)\n{\n\tu32 reg_eac, reg_e94, reg_e9c, path_sel, val32;\n\tint result = 0;\n\n\tpath_sel = rtl8xxxu_read32(priv, REG_S0S1_PATH_SWITCH);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 &= 0x000000ff;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\t \n\tval32 = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_WE_LUT);\n\tval32 |= 0x80000;\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_WE_LUT, val32);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_RCK_OS, 0x20000);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G1, 0x0003f);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G2, 0xc7f87);\n\n\t \n\trtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00);\n\trtl8xxxu_write32(priv, REG_RX_IQK, 0x01004800);\n\n\t \n\trtl8xxxu_write32(priv, REG_TX_IQK_TONE_A, 0x18008c1c);\n\trtl8xxxu_write32(priv, REG_RX_IQK_TONE_A, 0x38008c1c);\n\trtl8xxxu_write32(priv, REG_TX_IQK_TONE_B, 0x38008c1c);\n\trtl8xxxu_write32(priv, REG_RX_IQK_TONE_B, 0x38008c1c);\n\n\trtl8xxxu_write32(priv, REG_TX_IQK_PI_A, 0x821403ea);\n\trtl8xxxu_write32(priv, REG_RX_IQK_PI_A, 0x28110000);\n\trtl8xxxu_write32(priv, REG_TX_IQK_PI_B, 0x82110000);\n\trtl8xxxu_write32(priv, REG_RX_IQK_PI_B, 0x28110000);\n\n\t \n\trtl8xxxu_write32(priv, REG_IQK_AGC_RSP, 0x00462911);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 &= 0x000000ff;\n\tval32 |= 0x80800000;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\t \n\tif (priv->rf_paths > 1)\n\t\trtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, 0x00000000);\n\telse\n\t\trtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, 0x00000280);\n\n\t \n\trtl8xxxu_write32(priv, REG_BT_CONTROL_8723BU, 0x00000800);\n\n\t \n\trtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf9000000);\n\trtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf8000000);\n\n\tmdelay(1);\n\n\t \n\trtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, path_sel);\n#ifdef RTL8723BU_BT\n\t \n\trtl8xxxu_write32(priv, REG_BT_CONTROL_8723BU, 0x00001800);\n#endif\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 &= 0x000000ff;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\t \n\treg_eac = rtl8xxxu_read32(priv, REG_RX_POWER_AFTER_IQK_A_2);\n\treg_e94 = rtl8xxxu_read32(priv, REG_TX_POWER_BEFORE_IQK_A);\n\treg_e9c = rtl8xxxu_read32(priv, REG_TX_POWER_AFTER_IQK_A);\n\n\tval32 = (reg_e9c >> 16) & 0x3ff;\n\tif (val32 & 0x200)\n\t\tval32 = 0x400 - val32;\n\n\tif (!(reg_eac & BIT(28)) &&\n\t    ((reg_e94 & 0x03ff0000) != 0x01420000) &&\n\t    ((reg_e9c & 0x03ff0000) != 0x00420000) &&\n\t    ((reg_e94 & 0x03ff0000)  < 0x01100000) &&\n\t    ((reg_e94 & 0x03ff0000)  > 0x00f00000) &&\n\t    val32 < 0xf)\n\t\tresult |= 0x01;\n\telse\t \n\t\tgoto out;\n\nout:\n\treturn result;\n}\n\nstatic int rtl8723bu_rx_iqk_path_a(struct rtl8xxxu_priv *priv)\n{\n\tu32 reg_ea4, reg_eac, reg_e94, reg_e9c, path_sel, val32;\n\tint result = 0;\n\n\tpath_sel = rtl8xxxu_read32(priv, REG_S0S1_PATH_SWITCH);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 &= 0x000000ff;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\t \n\tval32 = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_WE_LUT);\n\tval32 |= 0x80000;\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_WE_LUT, val32);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_RCK_OS, 0x30000);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G1, 0x0001f);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G2, 0xf7fb7);\n\n\t \n\trtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00);\n\trtl8xxxu_write32(priv, REG_RX_IQK, 0x01004800);\n\n\t \n\trtl8xxxu_write32(priv, REG_TX_IQK_TONE_A, 0x18008c1c);\n\trtl8xxxu_write32(priv, REG_RX_IQK_TONE_A, 0x38008c1c);\n\trtl8xxxu_write32(priv, REG_TX_IQK_TONE_B, 0x38008c1c);\n\trtl8xxxu_write32(priv, REG_RX_IQK_TONE_B, 0x38008c1c);\n\n\trtl8xxxu_write32(priv, REG_TX_IQK_PI_A, 0x82160ff0);\n\trtl8xxxu_write32(priv, REG_RX_IQK_PI_A, 0x28110000);\n\trtl8xxxu_write32(priv, REG_TX_IQK_PI_B, 0x82110000);\n\trtl8xxxu_write32(priv, REG_RX_IQK_PI_B, 0x28110000);\n\n\t \n\trtl8xxxu_write32(priv, REG_IQK_AGC_RSP, 0x0046a911);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 &= 0x000000ff;\n\tval32 |= 0x80800000;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\t \n\tif (priv->rf_paths > 1)\n\t\trtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, 0x00000000);\n\telse\n\t\trtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, 0x00000280);\n\n\t \n\trtl8xxxu_write32(priv, REG_BT_CONTROL_8723BU, 0x00000800);\n\n\t \n\trtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf9000000);\n\trtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf8000000);\n\n\tmdelay(1);\n\n\t \n\trtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, path_sel);\n#ifdef RTL8723BU_BT\n\t \n\trtl8xxxu_write32(priv, REG_BT_CONTROL_8723BU, 0x00001800);\n#endif\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 &= 0x000000ff;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\t \n\treg_eac = rtl8xxxu_read32(priv, REG_RX_POWER_AFTER_IQK_A_2);\n\treg_e94 = rtl8xxxu_read32(priv, REG_TX_POWER_BEFORE_IQK_A);\n\treg_e9c = rtl8xxxu_read32(priv, REG_TX_POWER_AFTER_IQK_A);\n\n\tval32 = (reg_e9c >> 16) & 0x3ff;\n\tif (val32 & 0x200)\n\t\tval32 = 0x400 - val32;\n\n\tif (!(reg_eac & BIT(28)) &&\n\t    ((reg_e94 & 0x03ff0000) != 0x01420000) &&\n\t    ((reg_e9c & 0x03ff0000) != 0x00420000) &&\n\t    ((reg_e94 & 0x03ff0000)  < 0x01100000) &&\n\t    ((reg_e94 & 0x03ff0000)  > 0x00f00000) &&\n\t    val32 < 0xf)\n\t\tresult |= 0x01;\n\telse\t \n\t\tgoto out;\n\n\tval32 = 0x80007c00 | (reg_e94 &0x3ff0000) |\n\t\t((reg_e9c & 0x3ff0000) >> 16);\n\trtl8xxxu_write32(priv, REG_TX_IQK, val32);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 &= 0x000000ff;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\tval32 = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_WE_LUT);\n\tval32 |= 0x80000;\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_WE_LUT, val32);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_RCK_OS, 0x30000);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G1, 0x0001f);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G2, 0xf7d77);\n\n\t \n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_GAIN_CCA, 0xf80);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_55, 0x4021f);\n\n\t \n\trtl8xxxu_write32(priv, REG_RX_IQK, 0x01004800);\n\n\t \n\trtl8xxxu_write32(priv, REG_TX_IQK_TONE_A, 0x38008c1c);\n\trtl8xxxu_write32(priv, REG_RX_IQK_TONE_A, 0x18008c1c);\n\trtl8xxxu_write32(priv, REG_TX_IQK_TONE_B, 0x38008c1c);\n\trtl8xxxu_write32(priv, REG_RX_IQK_TONE_B, 0x38008c1c);\n\n\trtl8xxxu_write32(priv, REG_TX_IQK_PI_A, 0x82110000);\n\trtl8xxxu_write32(priv, REG_RX_IQK_PI_A, 0x2816001f);\n\trtl8xxxu_write32(priv, REG_TX_IQK_PI_B, 0x82110000);\n\trtl8xxxu_write32(priv, REG_RX_IQK_PI_B, 0x28110000);\n\n\t \n\trtl8xxxu_write32(priv, REG_IQK_AGC_RSP, 0x0046a8d1);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 &= 0x000000ff;\n\tval32 |= 0x80800000;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\tif (priv->rf_paths > 1)\n\t\trtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, 0x00000000);\n\telse\n\t\trtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, 0x00000280);\n\n\t \n\trtl8xxxu_write32(priv, REG_BT_CONTROL_8723BU, 0x00000800);\n\n\t \n\trtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf9000000);\n\trtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf8000000);\n\n\tmdelay(1);\n\n\t \n\trtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, path_sel);\n#ifdef RTL8723BU_BT\n\t \n\trtl8xxxu_write32(priv, REG_BT_CONTROL_8723BU, 0x00001800);\n#endif\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 &= 0x000000ff;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\t \n\treg_eac = rtl8xxxu_read32(priv, REG_RX_POWER_AFTER_IQK_A_2);\n\treg_ea4 = rtl8xxxu_read32(priv, REG_RX_POWER_BEFORE_IQK_A_2);\n\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_GAIN_CCA, 0x780);\n\n\tval32 = (reg_eac >> 16) & 0x3ff;\n\tif (val32 & 0x200)\n\t\tval32 = 0x400 - val32;\n\n\tif (!(reg_eac & BIT(27)) &&\n\t    ((reg_ea4 & 0x03ff0000) != 0x01320000) &&\n\t    ((reg_eac & 0x03ff0000) != 0x00360000) &&\n\t    ((reg_ea4 & 0x03ff0000)  < 0x01100000) &&\n\t    ((reg_ea4 & 0x03ff0000)  > 0x00f00000) &&\n\t    val32 < 0xf)\n\t\tresult |= 0x02;\n\telse\t \n\t\tgoto out;\nout:\n\treturn result;\n}\n\nstatic void rtl8723bu_phy_iqcalibrate(struct rtl8xxxu_priv *priv,\n\t\t\t\t      int result[][8], int t)\n{\n\tstruct device *dev = &priv->udev->dev;\n\tu32 i, val32;\n\tint path_a_ok  ;\n\tint retry = 2;\n\tstatic const u32 adda_regs[RTL8XXXU_ADDA_REGS] = {\n\t\tREG_FPGA0_XCD_SWITCH_CTRL, REG_BLUETOOTH,\n\t\tREG_RX_WAIT_CCA, REG_TX_CCK_RFON,\n\t\tREG_TX_CCK_BBON, REG_TX_OFDM_RFON,\n\t\tREG_TX_OFDM_BBON, REG_TX_TO_RX,\n\t\tREG_TX_TO_TX, REG_RX_CCK,\n\t\tREG_RX_OFDM, REG_RX_WAIT_RIFS,\n\t\tREG_RX_TO_RX, REG_STANDBY,\n\t\tREG_SLEEP, REG_PMPD_ANAEN\n\t};\n\tstatic const u32 iqk_mac_regs[RTL8XXXU_MAC_REGS] = {\n\t\tREG_TXPAUSE, REG_BEACON_CTRL,\n\t\tREG_BEACON_CTRL_1, REG_GPIO_MUXCFG\n\t};\n\tstatic const u32 iqk_bb_regs[RTL8XXXU_BB_REGS] = {\n\t\tREG_OFDM0_TRX_PATH_ENABLE, REG_OFDM0_TR_MUX_PAR,\n\t\tREG_FPGA0_XCD_RF_SW_CTRL, REG_CONFIG_ANT_A, REG_CONFIG_ANT_B,\n\t\tREG_FPGA0_XAB_RF_SW_CTRL, REG_FPGA0_XA_RF_INT_OE,\n\t\tREG_FPGA0_XB_RF_INT_OE, REG_FPGA0_RF_MODE\n\t};\n\tu8 xa_agc = rtl8xxxu_read32(priv, REG_OFDM0_XA_AGC_CORE1) & 0xff;\n\tu8 xb_agc = rtl8xxxu_read32(priv, REG_OFDM0_XB_AGC_CORE1) & 0xff;\n\n\t \n\n\tif (t == 0) {\n\t\t \n\t\trtl8xxxu_save_regs(priv, adda_regs, priv->adda_backup,\n\t\t\t\t   RTL8XXXU_ADDA_REGS);\n\t\trtl8xxxu_save_mac_regs(priv, iqk_mac_regs, priv->mac_backup);\n\t\trtl8xxxu_save_regs(priv, iqk_bb_regs,\n\t\t\t\t   priv->bb_backup, RTL8XXXU_BB_REGS);\n\t}\n\n\trtl8xxxu_path_adda_on(priv, adda_regs, true);\n\n\t \n\trtl8xxxu_mac_calibration(priv, iqk_mac_regs, priv->mac_backup);\n\n\tval32 = rtl8xxxu_read32(priv, REG_CCK0_AFE_SETTING);\n\tval32 |= 0x0f000000;\n\trtl8xxxu_write32(priv, REG_CCK0_AFE_SETTING, val32);\n\n\trtl8xxxu_write32(priv, REG_OFDM0_TRX_PATH_ENABLE, 0x03a05600);\n\trtl8xxxu_write32(priv, REG_OFDM0_TR_MUX_PAR, 0x000800e4);\n\trtl8xxxu_write32(priv, REG_FPGA0_XCD_RF_SW_CTRL, 0x22204000);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 &= 0x000000ff;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\tval32 = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_WE_LUT);\n\tval32 |= 0x80000;\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_WE_LUT, val32);\n\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_RCK_OS, 0x30000);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G1, 0x0001f);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G2, 0xf7fb7);\n\n\tval32 = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_ED);\n\tval32 |= 0x20;\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_ED, val32);\n\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_43, 0x60fbd);\n\n\tfor (i = 0; i < retry; i++) {\n\t\tpath_a_ok = rtl8723bu_iqk_path_a(priv);\n\t\tif (path_a_ok == 0x01) {\n\t\t\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\t\t\tval32 &= 0x000000ff;\n\t\t\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\t\t\tval32 = rtl8xxxu_read32(priv,\n\t\t\t\t\t\tREG_TX_POWER_BEFORE_IQK_A);\n\t\t\tresult[t][0] = (val32 >> 16) & 0x3ff;\n\t\t\tval32 = rtl8xxxu_read32(priv,\n\t\t\t\t\t\tREG_TX_POWER_AFTER_IQK_A);\n\t\t\tresult[t][1] = (val32 >> 16) & 0x3ff;\n\n\t\t\tbreak;\n\t\t}\n\t}\n\n\tif (!path_a_ok)\n\t\tdev_dbg(dev, \"%s: Path A TX IQK failed!\\n\", __func__);\n\n\tfor (i = 0; i < retry; i++) {\n\t\tpath_a_ok = rtl8723bu_rx_iqk_path_a(priv);\n\t\tif (path_a_ok == 0x03) {\n\t\t\tval32 = rtl8xxxu_read32(priv,\n\t\t\t\t\t\tREG_RX_POWER_BEFORE_IQK_A_2);\n\t\t\tresult[t][2] = (val32 >> 16) & 0x3ff;\n\t\t\tval32 = rtl8xxxu_read32(priv,\n\t\t\t\t\t\tREG_RX_POWER_AFTER_IQK_A_2);\n\t\t\tresult[t][3] = (val32 >> 16) & 0x3ff;\n\n\t\t\tbreak;\n\t\t}\n\t}\n\n\tif (!path_a_ok)\n\t\tdev_dbg(dev, \"%s: Path A RX IQK failed!\\n\", __func__);\n\n\tif (priv->tx_paths > 1) {\n#if 1\n\t\tdev_warn(dev, \"%s: Path B not supported\\n\", __func__);\n#else\n\n\t\t \n\t\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\t\tval32 &= 0x000000ff;\n\t\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\t\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_AC, 0x10000);\n\n\t\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\t\tval32 &= 0x000000ff;\n\t\tval32 |= 0x80800000;\n\t\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\t\t \n\t\trtl8xxxu_path_adda_on(priv, adda_regs, false);\n\n\t\tfor (i = 0; i < retry; i++) {\n\t\t\tpath_b_ok = rtl8xxxu_iqk_path_b(priv);\n\t\t\tif (path_b_ok == 0x03) {\n\t\t\t\tval32 = rtl8xxxu_read32(priv, REG_TX_POWER_BEFORE_IQK_B);\n\t\t\t\tresult[t][4] = (val32 >> 16) & 0x3ff;\n\t\t\t\tval32 = rtl8xxxu_read32(priv, REG_TX_POWER_AFTER_IQK_B);\n\t\t\t\tresult[t][5] = (val32 >> 16) & 0x3ff;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\n\t\tif (!path_b_ok)\n\t\t\tdev_dbg(dev, \"%s: Path B IQK failed!\\n\", __func__);\n\n\t\tfor (i = 0; i < retry; i++) {\n\t\t\tpath_b_ok = rtl8723bu_rx_iqk_path_b(priv);\n\t\t\tif (path_a_ok == 0x03) {\n\t\t\t\tval32 = rtl8xxxu_read32(priv,\n\t\t\t\t\t\t\tREG_RX_POWER_BEFORE_IQK_B_2);\n\t\t\t\tresult[t][6] = (val32 >> 16) & 0x3ff;\n\t\t\t\tval32 = rtl8xxxu_read32(priv,\n\t\t\t\t\t\t\tREG_RX_POWER_AFTER_IQK_B_2);\n\t\t\t\tresult[t][7] = (val32 >> 16) & 0x3ff;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\n\t\tif (!path_b_ok)\n\t\t\tdev_dbg(dev, \"%s: Path B RX IQK failed!\\n\", __func__);\n#endif\n\t}\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 &= 0x000000ff;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\tif (t) {\n\t\t \n\t\trtl8xxxu_restore_regs(priv, adda_regs, priv->adda_backup,\n\t\t\t\t      RTL8XXXU_ADDA_REGS);\n\n\t\t \n\t\trtl8xxxu_restore_mac_regs(priv, iqk_mac_regs, priv->mac_backup);\n\n\t\t \n\t\trtl8xxxu_restore_regs(priv, iqk_bb_regs,\n\t\t\t\t      priv->bb_backup, RTL8XXXU_BB_REGS);\n\n\t\t \n\t\tval32 = rtl8xxxu_read32(priv, REG_OFDM0_XA_AGC_CORE1);\n\t\tval32 &= 0xffffff00;\n\t\trtl8xxxu_write32(priv, REG_OFDM0_XA_AGC_CORE1, val32 | 0x50);\n\t\trtl8xxxu_write32(priv, REG_OFDM0_XA_AGC_CORE1, val32 | xa_agc);\n\n\t\tif (priv->tx_paths > 1) {\n\t\t\tval32 = rtl8xxxu_read32(priv, REG_OFDM0_XB_AGC_CORE1);\n\t\t\tval32 &= 0xffffff00;\n\t\t\trtl8xxxu_write32(priv, REG_OFDM0_XB_AGC_CORE1,\n\t\t\t\t\t val32 | 0x50);\n\t\t\trtl8xxxu_write32(priv, REG_OFDM0_XB_AGC_CORE1,\n\t\t\t\t\t val32 | xb_agc);\n\t\t}\n\n\t\t \n\t\trtl8xxxu_write32(priv, REG_TX_IQK_TONE_A, 0x01008c00);\n\t\trtl8xxxu_write32(priv, REG_RX_IQK_TONE_A, 0x01008c00);\n\t}\n}\n\nstatic void rtl8723bu_phy_iq_calibrate(struct rtl8xxxu_priv *priv)\n{\n\tstruct device *dev = &priv->udev->dev;\n\tint result[4][8];\t \n\tint i, candidate;\n\tbool path_a_ok, path_b_ok;\n\tu32 reg_e94, reg_e9c, reg_ea4, reg_eac;\n\tu32 reg_eb4, reg_ebc, reg_ec4, reg_ecc;\n\tu32 val32, bt_control;\n\ts32 reg_tmp = 0;\n\tbool simu;\n\n\trtl8xxxu_gen2_prepare_calibrate(priv, 1);\n\n\tmemset(result, 0, sizeof(result));\n\tcandidate = -1;\n\n\tpath_a_ok = false;\n\tpath_b_ok = false;\n\n\tbt_control = rtl8xxxu_read32(priv, REG_BT_CONTROL_8723BU);\n\n\tfor (i = 0; i < 3; i++) {\n\t\trtl8723bu_phy_iqcalibrate(priv, result, i);\n\n\t\tif (i == 1) {\n\t\t\tsimu = rtl8xxxu_gen2_simularity_compare(priv,\n\t\t\t\t\t\t\t\tresult, 0, 1);\n\t\t\tif (simu) {\n\t\t\t\tcandidate = 0;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\n\t\tif (i == 2) {\n\t\t\tsimu = rtl8xxxu_gen2_simularity_compare(priv,\n\t\t\t\t\t\t\t\tresult, 0, 2);\n\t\t\tif (simu) {\n\t\t\t\tcandidate = 0;\n\t\t\t\tbreak;\n\t\t\t}\n\n\t\t\tsimu = rtl8xxxu_gen2_simularity_compare(priv,\n\t\t\t\t\t\t\t\tresult, 1, 2);\n\t\t\tif (simu) {\n\t\t\t\tcandidate = 1;\n\t\t\t} else {\n\t\t\t\tfor (i = 0; i < 8; i++)\n\t\t\t\t\treg_tmp += result[3][i];\n\n\t\t\t\tif (reg_tmp)\n\t\t\t\t\tcandidate = 3;\n\t\t\t\telse\n\t\t\t\t\tcandidate = -1;\n\t\t\t}\n\t\t}\n\t}\n\n\tfor (i = 0; i < 4; i++) {\n\t\treg_e94 = result[i][0];\n\t\treg_e9c = result[i][1];\n\t\treg_ea4 = result[i][2];\n\t\treg_eac = result[i][3];\n\t\treg_eb4 = result[i][4];\n\t\treg_ebc = result[i][5];\n\t\treg_ec4 = result[i][6];\n\t\treg_ecc = result[i][7];\n\t}\n\n\tif (candidate >= 0) {\n\t\treg_e94 = result[candidate][0];\n\t\tpriv->rege94 =  reg_e94;\n\t\treg_e9c = result[candidate][1];\n\t\tpriv->rege9c = reg_e9c;\n\t\treg_ea4 = result[candidate][2];\n\t\treg_eac = result[candidate][3];\n\t\treg_eb4 = result[candidate][4];\n\t\tpriv->regeb4 = reg_eb4;\n\t\treg_ebc = result[candidate][5];\n\t\tpriv->regebc = reg_ebc;\n\t\treg_ec4 = result[candidate][6];\n\t\treg_ecc = result[candidate][7];\n\t\tdev_dbg(dev, \"%s: candidate is %x\\n\", __func__, candidate);\n\t\tdev_dbg(dev,\n\t\t\t\"%s: e94 =%x e9c=%x ea4=%x eac=%x eb4=%x ebc=%x ec4=%x ecc=%x\\n\",\n\t\t\t__func__, reg_e94, reg_e9c,\n\t\t\treg_ea4, reg_eac, reg_eb4, reg_ebc, reg_ec4, reg_ecc);\n\t\tpath_a_ok = true;\n\t\tpath_b_ok = true;\n\t} else {\n\t\treg_e94 = reg_eb4 = priv->rege94 = priv->regeb4 = 0x100;\n\t\treg_e9c = reg_ebc = priv->rege9c = priv->regebc = 0x0;\n\t}\n\n\tif (reg_e94 && candidate >= 0)\n\t\trtl8xxxu_fill_iqk_matrix_a(priv, path_a_ok, result,\n\t\t\t\t\t   candidate, (reg_ea4 == 0));\n\n\tif (priv->tx_paths > 1 && reg_eb4)\n\t\trtl8xxxu_fill_iqk_matrix_b(priv, path_b_ok, result,\n\t\t\t\t\t   candidate, (reg_ec4 == 0));\n\n\trtl8xxxu_save_regs(priv, rtl8xxxu_iqk_phy_iq_bb_reg,\n\t\t\t   priv->bb_recovery_backup, RTL8XXXU_BB_REGS);\n\n\trtl8xxxu_write32(priv, REG_BT_CONTROL_8723BU, bt_control);\n\n\tval32 = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_WE_LUT);\n\tval32 |= 0x80000;\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_WE_LUT, val32);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_RCK_OS, 0x18000);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G1, 0x0001f);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G2, 0xe6177);\n\tval32 = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_ED);\n\tval32 |= 0x20;\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_ED, val32);\n\trtl8xxxu_write_rfreg(priv, RF_A, 0x43, 0x300bd);\n\n\tif (priv->rf_paths > 1)\n\t\tdev_dbg(dev, \"%s: 8723BU 2T not supported\\n\", __func__);\n\n\trtl8xxxu_gen2_prepare_calibrate(priv, 0);\n}\n\nstatic int rtl8723bu_active_to_emu(struct rtl8xxxu_priv *priv)\n{\n\tu8 val8;\n\tu16 val16;\n\tu32 val32;\n\tint count, ret = 0;\n\n\t \n\trtl8xxxu_write8(priv, REG_RF_CTRL, 0);\n\n\t \n\tval16 = rtl8xxxu_read16(priv, REG_GPIO_INTM);\n\tval16 &= ~GPIO_INTM_EDGE_TRIG_IRQ;\n\trtl8xxxu_write16(priv, REG_GPIO_INTM, val16);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);\n\tval32 |= APS_FSMCO_WLON_RESET;\n\trtl8xxxu_write32(priv, REG_APS_FSMCO, val32);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);\n\tval8 |= BIT(1);\n\trtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);\n\n\tfor (count = RTL8XXXU_MAX_REG_POLL; count; count--) {\n\t\tval8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);\n\t\tif ((val8 & BIT(1)) == 0)\n\t\t\tbreak;\n\t\tudelay(10);\n\t}\n\n\tif (!count) {\n\t\tdev_warn(&priv->udev->dev, \"%s: Disabling MAC timed out\\n\",\n\t\t\t __func__);\n\t\tret = -EBUSY;\n\t\tgoto exit;\n\t}\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_AFE_MISC);\n\tval8 &= ~AFE_MISC_WL_XTAL_CTRL;\n\trtl8xxxu_write8(priv, REG_AFE_MISC, val8);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_SYS_ISO_CTRL);\n\tval8 |= SYS_ISO_ANALOG_IPS;\n\trtl8xxxu_write8(priv, REG_SYS_ISO_CTRL, val8);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_LDOA15_CTRL);\n\tval8 &= ~LDOA15_ENABLE;\n\trtl8xxxu_write8(priv, REG_LDOA15_CTRL, val8);\n\nexit:\n\treturn ret;\n}\n\nstatic int rtl8723b_emu_to_active(struct rtl8xxxu_priv *priv)\n{\n\tu8 val8;\n\tu32 val32;\n\tint count, ret = 0;\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_LDOA15_CTRL);\n\tval8 |= LDOA15_ENABLE;\n\trtl8xxxu_write8(priv, REG_LDOA15_CTRL, val8);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, 0x0067);\n\tval8 &= ~BIT(4);\n\trtl8xxxu_write8(priv, 0x0067, val8);\n\n\tmdelay(1);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_SYS_ISO_CTRL);\n\tval8 &= ~SYS_ISO_ANALOG_IPS;\n\trtl8xxxu_write8(priv, REG_SYS_ISO_CTRL, val8);\n\n\t \n\tval32 = rtl8xxxu_read8(priv, REG_APS_FSMCO);\n\tval32 &= ~APS_FSMCO_SW_LPS;\n\trtl8xxxu_write32(priv, REG_APS_FSMCO, val32);\n\n\t \n\tfor (count = RTL8XXXU_MAX_REG_POLL; count; count--) {\n\t\tval32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);\n\t\tif (val32 & BIT(17))\n\t\t\tbreak;\n\n\t\tudelay(10);\n\t}\n\n\tif (!count) {\n\t\tret = -EBUSY;\n\t\tgoto exit;\n\t}\n\n\t \n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);\n\tval32 |= APS_FSMCO_WLON_RESET;\n\trtl8xxxu_write32(priv, REG_APS_FSMCO, val32);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);\n\tval32 &= ~APS_FSMCO_HW_POWERDOWN;\n\trtl8xxxu_write32(priv, REG_APS_FSMCO, val32);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);\n\tval32 &= ~(APS_FSMCO_HW_SUSPEND | APS_FSMCO_PCIE);\n\trtl8xxxu_write32(priv, REG_APS_FSMCO, val32);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);\n\tval32 |= APS_FSMCO_MAC_ENABLE;\n\trtl8xxxu_write32(priv, REG_APS_FSMCO, val32);\n\n\tfor (count = RTL8XXXU_MAX_REG_POLL; count; count--) {\n\t\tval32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);\n\t\tif ((val32 & APS_FSMCO_MAC_ENABLE) == 0) {\n\t\t\tret = 0;\n\t\t\tbreak;\n\t\t}\n\t\tudelay(10);\n\t}\n\n\tif (!count) {\n\t\tret = -EBUSY;\n\t\tgoto exit;\n\t}\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_AFE_MISC);\n\tval8 |= AFE_MISC_WL_XTAL_CTRL;\n\trtl8xxxu_write8(priv, REG_AFE_MISC, val8);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_GPIO_INTM + 1);\n\tval8 |= BIT(1);\n\trtl8xxxu_write8(priv, REG_GPIO_INTM + 1, val8);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_GPIO_IO_SEL_2 + 1);\n\tval8 |= BIT(1);\n\trtl8xxxu_write8(priv, REG_GPIO_IO_SEL_2 + 1, val8);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_GPIO_IO_SEL_2);\n\tval8 &= ~BIT(1);\n\trtl8xxxu_write8(priv, REG_GPIO_IO_SEL_2, val8);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_HSIMR);\n\tval8 |= BIT(0);\n\trtl8xxxu_write8(priv, REG_HSIMR, val8);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_HSIMR + 2);\n\tval8 |= BIT(1);\n\trtl8xxxu_write8(priv, REG_HSIMR + 2, val8);\n\n\tval8 = rtl8xxxu_read8(priv, REG_MULTI_FUNC_CTRL);\n\tval8 |= MULTI_WIFI_HW_ROF_EN;\n\trtl8xxxu_write8(priv, REG_MULTI_FUNC_CTRL, val8);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_MULTI_FUNC_CTRL + 1);\n\tval8 |= BIT(6);\n\trtl8xxxu_write8(priv, REG_MULTI_FUNC_CTRL + 1, val8);\n\nexit:\n\treturn ret;\n}\n\nstatic int rtl8723bu_power_on(struct rtl8xxxu_priv *priv)\n{\n\tu8 val8;\n\tu16 val16;\n\tu32 val32;\n\tint ret;\n\n\trtl8xxxu_disabled_to_emu(priv);\n\n\tret = rtl8723b_emu_to_active(priv);\n\tif (ret)\n\t\tgoto exit;\n\n\t \n\tval16 = rtl8xxxu_read16(priv, REG_CR);\n\tval16 |= (CR_HCI_TXDMA_ENABLE | CR_HCI_RXDMA_ENABLE |\n\t\t  CR_TXDMA_ENABLE | CR_RXDMA_ENABLE |\n\t\t  CR_PROTOCOL_ENABLE | CR_SCHEDULE_ENABLE |\n\t\t  CR_MAC_TX_ENABLE | CR_MAC_RX_ENABLE |\n\t\t  CR_SECURITY_ENABLE | CR_CALTIMER_ENABLE);\n\trtl8xxxu_write16(priv, REG_CR, val16);\n\n\t \n\trtl8xxxu_write8(priv, REG_PAD_CTRL1 + 3, 0x20);\n\n\tval16 = rtl8xxxu_read16(priv, REG_SYS_FUNC);\n\tval16 |= SYS_FUNC_BBRSTB | SYS_FUNC_BB_GLB_RSTN;\n\trtl8xxxu_write16(priv, REG_SYS_FUNC, val16);\n\n\trtl8xxxu_write8(priv, REG_BT_CONTROL_8723BU + 1, 0x18);\n\trtl8xxxu_write8(priv, REG_WLAN_ACT_CONTROL_8723B, 0x04);\n\trtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, 0x00);\n\t \n\trtl8xxxu_write8(priv, 0xfe08, 0x01);\n\n\tval16 = rtl8xxxu_read16(priv, REG_PWR_DATA);\n\tval16 |= PWR_DATA_EEPRPAD_RFE_CTRL_EN;\n\trtl8xxxu_write16(priv, REG_PWR_DATA, val16);\n\n\tval32 = rtl8xxxu_read32(priv, REG_LEDCFG0);\n\tval32 |= LEDCFG0_DPDT_SELECT;\n\trtl8xxxu_write32(priv, REG_LEDCFG0, val32);\n\n\tval8 = rtl8xxxu_read8(priv, REG_PAD_CTRL1);\n\tval8 &= ~PAD_CTRL1_SW_DPDT_SEL_DATA;\n\trtl8xxxu_write8(priv, REG_PAD_CTRL1, val8);\nexit:\n\treturn ret;\n}\n\nstatic void rtl8723bu_power_off(struct rtl8xxxu_priv *priv)\n{\n\tu8 val8;\n\tu16 val16;\n\n\trtl8xxxu_flush_fifo(priv);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_TX_REPORT_CTRL);\n\tval8 &= ~TX_REPORT_CTRL_TIMER_ENABLE;\n\trtl8xxxu_write8(priv, REG_TX_REPORT_CTRL, val8);\n\n\trtl8xxxu_write8(priv, REG_CR, 0x0000);\n\n\trtl8xxxu_active_to_lps(priv);\n\n\t \n\tif (rtl8xxxu_read8(priv, REG_MCU_FW_DL) & MCU_FW_RAM_SEL)\n\t\trtl8xxxu_firmware_self_reset(priv);\n\n\t \n\tval16 = rtl8xxxu_read16(priv, REG_SYS_FUNC);\n\tval16 &= ~SYS_FUNC_CPU_ENABLE;\n\trtl8xxxu_write16(priv, REG_SYS_FUNC, val16);\n\n\t \n\trtl8xxxu_write8(priv, REG_MCU_FW_DL, 0x00);\n\n\trtl8723bu_active_to_emu(priv);\n\n\tval8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);\n\tval8 |= BIT(3);  \n\trtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_GPIO_INTM + 2);\n\tval8 |= BIT(0);\n\trtl8xxxu_write8(priv, REG_GPIO_INTM + 2, val8);\n}\n\nstatic void rtl8723b_enable_rf(struct rtl8xxxu_priv *priv)\n{\n\tstruct h2c_cmd h2c;\n\tu32 val32;\n\tu8 val8;\n\n\tval32 = rtl8xxxu_read32(priv, REG_RX_WAIT_CCA);\n\tval32 |= (BIT(22) | BIT(23));\n\trtl8xxxu_write32(priv, REG_RX_WAIT_CCA, val32);\n\n\t \n\trtl8xxxu_write8(priv, 0x0790, 0x05);\n\t \n\trtl8xxxu_write8(priv, 0x0778, 0x01);\n\n\tval8 = rtl8xxxu_read8(priv, REG_GPIO_MUXCFG);\n\tval8 |= BIT(5);\n\trtl8xxxu_write8(priv, REG_GPIO_MUXCFG, val8);\n\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_IQADJ_G1, 0x780);\n\n\trtl8723bu_write_btreg(priv, 0x3c, 0x15);  \n\n\t \n\tmemset(&h2c, 0, sizeof(struct h2c_cmd));\n\th2c.bt_grant.cmd = H2C_8723B_BT_GRANT;\n\th2c.bt_grant.data = 0;\n\trtl8xxxu_gen2_h2c_cmd(priv, &h2c, sizeof(h2c.bt_grant));\n\n\t \n\trtl8xxxu_write8(priv, REG_WLAN_ACT_CONTROL_8723B, 0x0c);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, 0x0067);\n\tval8 |= BIT(5);\n\trtl8xxxu_write8(priv, 0x0067, val8);\n\n\tval32 = rtl8xxxu_read32(priv, REG_PWR_DATA);\n\tval32 |= PWR_DATA_EEPRPAD_RFE_CTRL_EN;\n\trtl8xxxu_write32(priv, REG_PWR_DATA, val32);\n\n\t \n\trtl8xxxu_write8(priv, 0x0974, 0xff);\n\n\tval32 = rtl8xxxu_read32(priv, REG_RFE_BUFFER);\n\tval32 |= (BIT(0) | BIT(1));\n\trtl8xxxu_write32(priv, REG_RFE_BUFFER, val32);\n\n\trtl8xxxu_write8(priv, REG_RFE_CTRL_ANTA_SRC, 0x77);\n\n\tval32 = rtl8xxxu_read32(priv, REG_LEDCFG0);\n\tval32 &= ~BIT(24);\n\tval32 |= BIT(23);\n\trtl8xxxu_write32(priv, REG_LEDCFG0, val32);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_PAD_CTRL1);\n\tval8 &= ~BIT(0);\n\trtl8xxxu_write8(priv, REG_PAD_CTRL1, val8);\n\n\tmemset(&h2c, 0, sizeof(struct h2c_cmd));\n\th2c.ant_sel_rsv.cmd = H2C_8723B_ANT_SEL_RSV;\n\th2c.ant_sel_rsv.ant_inverse = 1;\n\th2c.ant_sel_rsv.int_switch_type = 0;\n\trtl8xxxu_gen2_h2c_cmd(priv, &h2c, sizeof(h2c.ant_sel_rsv));\n\n\t \n\trtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, 0x80);\n\n\t \n\trtl8723bu_set_ps_tdma(priv, 0x08, 0x00, 0x00, 0x00, 0x00);\n\n\trtl8xxxu_write32(priv, REG_BT_COEX_TABLE1, 0x55555555);\n\trtl8xxxu_write32(priv, REG_BT_COEX_TABLE2, 0x55555555);\n\trtl8xxxu_write32(priv, REG_BT_COEX_TABLE3, 0x00ffffff);\n\trtl8xxxu_write8(priv, REG_BT_COEX_TABLE4, 0x03);\n\n\tmemset(&h2c, 0, sizeof(struct h2c_cmd));\n\th2c.bt_info.cmd = H2C_8723B_BT_INFO;\n\th2c.bt_info.data = BIT(0);\n\trtl8xxxu_gen2_h2c_cmd(priv, &h2c, sizeof(h2c.bt_info));\n\n\tmemset(&h2c, 0, sizeof(struct h2c_cmd));\n\th2c.ignore_wlan.cmd = H2C_8723B_BT_IGNORE_WLANACT;\n\th2c.ignore_wlan.data = 0;\n\trtl8xxxu_gen2_h2c_cmd(priv, &h2c, sizeof(h2c.ignore_wlan));\n}\n\nstatic void rtl8723bu_init_aggregation(struct rtl8xxxu_priv *priv)\n{\n\tu32 agg_rx;\n\tu8 agg_ctrl;\n\n\t \n\tagg_ctrl = rtl8xxxu_read8(priv, REG_TRXDMA_CTRL);\n\tagg_ctrl &= ~TRXDMA_CTRL_RXDMA_AGG_EN;\n\n\tagg_rx = rtl8xxxu_read32(priv, REG_RXDMA_AGG_PG_TH);\n\tagg_rx &= ~RXDMA_USB_AGG_ENABLE;\n\tagg_rx &= ~0xff0f;\n\n\trtl8xxxu_write8(priv, REG_TRXDMA_CTRL, agg_ctrl);\n\trtl8xxxu_write32(priv, REG_RXDMA_AGG_PG_TH, agg_rx);\n}\n\nstatic void rtl8723bu_init_statistics(struct rtl8xxxu_priv *priv)\n{\n\tu32 val32;\n\n\t \n\trtl8xxxu_write16(priv, REG_NHM_TIMER_8723B + 2, 0x2710);\n\trtl8xxxu_write16(priv, REG_NHM_TH9_TH10_8723B + 2, 0xffff);\n\trtl8xxxu_write32(priv, REG_NHM_TH3_TO_TH0_8723B, 0xffffff52);\n\trtl8xxxu_write32(priv, REG_NHM_TH7_TO_TH4_8723B, 0xffffffff);\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 |= 0xff;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_NHM_TH9_TH10_8723B);\n\tval32 |= BIT(8) | BIT(9) | BIT(10);\n\trtl8xxxu_write32(priv, REG_NHM_TH9_TH10_8723B, val32);\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_OFDM0_FA_RSTC);\n\tval32 |= BIT(7);\n\trtl8xxxu_write32(priv, REG_OFDM0_FA_RSTC, val32);\n}\n\nstatic s8 rtl8723b_cck_rssi(struct rtl8xxxu_priv *priv, struct rtl8723au_phy_stats *phy_stats)\n{\n\tu8 cck_agc_rpt = phy_stats->cck_agc_rpt_ofdm_cfosho_a;\n\ts8 rx_pwr_all = 0x00;\n\tu8 vga_idx, lna_idx;\n\n\tlna_idx = u8_get_bits(cck_agc_rpt, CCK_AGC_RPT_LNA_IDX_MASK);\n\tvga_idx = u8_get_bits(cck_agc_rpt, CCK_AGC_RPT_VGA_IDX_MASK);\n\n\tswitch (lna_idx) {\n\tcase 6:\n\t\trx_pwr_all = -34 - (2 * vga_idx);\n\t\tbreak;\n\tcase 4:\n\t\trx_pwr_all = -14 - (2 * vga_idx);\n\t\tbreak;\n\tcase 1:\n\t\trx_pwr_all = 6 - (2 * vga_idx);\n\t\tbreak;\n\tcase 0:\n\t\trx_pwr_all = 16 - (2 * vga_idx);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn rx_pwr_all;\n}\n\nstruct rtl8xxxu_fileops rtl8723bu_fops = {\n\t.identify_chip = rtl8723bu_identify_chip,\n\t.parse_efuse = rtl8723bu_parse_efuse,\n\t.load_firmware = rtl8723bu_load_firmware,\n\t.power_on = rtl8723bu_power_on,\n\t.power_off = rtl8723bu_power_off,\n\t.read_efuse = rtl8xxxu_read_efuse,\n\t.reset_8051 = rtl8723bu_reset_8051,\n\t.llt_init = rtl8xxxu_auto_llt_table,\n\t.init_phy_bb = rtl8723bu_init_phy_bb,\n\t.init_phy_rf = rtl8723bu_init_phy_rf,\n\t.phy_init_antenna_selection = rtl8723bu_phy_init_antenna_selection,\n\t.phy_lc_calibrate = rtl8723a_phy_lc_calibrate,\n\t.phy_iq_calibrate = rtl8723bu_phy_iq_calibrate,\n\t.config_channel = rtl8xxxu_gen2_config_channel,\n\t.parse_rx_desc = rtl8xxxu_parse_rxdesc24,\n\t.parse_phystats = rtl8723au_rx_parse_phystats,\n\t.init_aggregation = rtl8723bu_init_aggregation,\n\t.init_statistics = rtl8723bu_init_statistics,\n\t.init_burst = rtl8xxxu_init_burst,\n\t.enable_rf = rtl8723b_enable_rf,\n\t.disable_rf = rtl8xxxu_gen2_disable_rf,\n\t.usb_quirks = rtl8xxxu_gen2_usb_quirks,\n\t.set_tx_power = rtl8723b_set_tx_power,\n\t.update_rate_mask = rtl8xxxu_gen2_update_rate_mask,\n\t.report_connect = rtl8xxxu_gen2_report_connect,\n\t.report_rssi = rtl8xxxu_gen2_report_rssi,\n\t.fill_txdesc = rtl8xxxu_fill_txdesc_v2,\n\t.set_crystal_cap = rtl8723a_set_crystal_cap,\n\t.cck_rssi = rtl8723b_cck_rssi,\n\t.writeN_block_size = 1024,\n\t.tx_desc_size = sizeof(struct rtl8xxxu_txdesc40),\n\t.rx_desc_size = sizeof(struct rtl8xxxu_rxdesc24),\n\t.has_s0s1 = 1,\n\t.has_tx_report = 1,\n\t.gen2_thermal_meter = 1,\n\t.needs_full_init = 1,\n\t.init_reg_hmtfr = 1,\n\t.ampdu_max_time = 0x5e,\n\t.ustime_tsf_edca = 0x50,\n\t.max_aggr_num = 0x0c14,\n\t.supports_ap = 1,\n\t.max_macid_num = 128,\n\t.adda_1t_init = 0x01c00014,\n\t.adda_1t_path_on = 0x01c00014,\n\t.adda_2t_path_on_a = 0x01c00014,\n\t.adda_2t_path_on_b = 0x01c00014,\n\t.trxff_boundary = 0x3f7f,\n\t.pbp_rx = PBP_PAGE_SIZE_256,\n\t.pbp_tx = PBP_PAGE_SIZE_256,\n\t.mactable = rtl8723b_mac_init_table,\n\t.total_page_num = TX_TOTAL_PAGE_NUM_8723B,\n\t.page_num_hi = TX_PAGE_NUM_HI_PQ_8723B,\n\t.page_num_lo = TX_PAGE_NUM_LO_PQ_8723B,\n\t.page_num_norm = TX_PAGE_NUM_NORM_PQ_8723B,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}