{"categories": ["ASIC & FPGA"], "tags": ["verilog", "fpga", "dependencies-handling", "ip-core"], "logo1": {"topwrap-logo1.inline.svg": "PHN2ZyB3aWR0aD0iNTA1IiBoZWlnaHQ9IjUwNSIgdmlld0JveD0iMCAwIDUwNSA1MDUiIGZpbGw9Im5vbmUiIHhtbG5zPSJodHRwOi8vd3d3LnczLm9yZy8yMDAwL3N2ZyI+CjxwYXRoIGQ9Ik0yNTMuNCAyOTkuOEwxODQuOSAyNjBWNDE0LjhMMjUyLjcgNDU0VjQ1My41TDI4OC4zIDQzMi44TDI1My40IDQxMi44VjI5OS44WiIgZmlsbD0iIzQ1NURGRiIvPgo8cGF0aCBkPSJNMTI4LjkgMTgyLjJMMjUzLjQgMjU0LjlMMjkyLjUgMjMyLjFWMzcxLjZMMzA1LjEgMzc4LjhMMzIxLjQgMzY5LjJWMjc0LjZMMzYwLjIgMjUxLjhWMzQ2LjRMMzc2LjkgMzM2LjlMMzg5LjUgMzE1LjVWMTc0LjZMNDI4LjMgMTUyLjFMNDI4IDE1MS45TDQyOC4zIDE1MS44TDQyOCAxNTEuOUwyNTIgNTBMNzcgMTUxLjlMMTIxLjIgMTc3LjdMMTI4LjkgMTgyLjJaIiBmaWxsPSIjNDU1REZGIi8+CjxwYXRoIGQ9Ik0xNDUuMSAzOTEuNzAxVjIzNy4yMDFMNzYuNyAxOTYuMzAxTDc2IDM1MS45MDFMMTQ1LjEgMzkxLjcwMVoiIGZpbGw9IiM0NTVERkYiLz4KPHBhdGggZD0iTTQyOC44IDMxMkwzOTQuMyAzNzEuM0w0MjkgMzUxLjJMNDI4LjggMzEyWiIgZmlsbD0iIzQ1NURGRiIvPgo8L3N2Zz4K"}, "logo2": {"topwrap-logo1.inline.svg": "PHN2ZyB3aWR0aD0iNTA1IiBoZWlnaHQ9IjUwNSIgdmlld0JveD0iMCAwIDUwNSA1MDUiIGZpbGw9Im5vbmUiIHhtbG5zPSJodHRwOi8vd3d3LnczLm9yZy8yMDAwL3N2ZyI+CjxwYXRoIGQ9Ik0yNTMuNCAyOTkuOEwxODQuOSAyNjBWNDE0LjhMMjUyLjcgNDU0VjQ1My41TDI4OC4zIDQzMi44TDI1My40IDQxMi44VjI5OS44WiIgZmlsbD0iIzQ1NURGRiIvPgo8cGF0aCBkPSJNMTI4LjkgMTgyLjJMMjUzLjQgMjU0LjlMMjkyLjUgMjMyLjFWMzcxLjZMMzA1LjEgMzc4LjhMMzIxLjQgMzY5LjJWMjc0LjZMMzYwLjIgMjUxLjhWMzQ2LjRMMzc2LjkgMzM2LjlMMzg5LjUgMzE1LjVWMTc0LjZMNDI4LjMgMTUyLjFMNDI4IDE1MS45TDQyOC4zIDE1MS44TDQyOCAxNTEuOUwyNTIgNTBMNzcgMTUxLjlMMTIxLjIgMTc3LjdMMTI4LjkgMTgyLjJaIiBmaWxsPSIjNDU1REZGIi8+CjxwYXRoIGQ9Ik0xNDUuMSAzOTEuNzAxVjIzNy4yMDFMNzYuNyAxOTYuMzAxTDc2IDM1MS45MDFMMTQ1LjEgMzkxLjcwMVoiIGZpbGw9IiM0NTVERkYiLz4KPHBhdGggZD0iTTQyOC44IDMxMkwzOTQuMyAzNzEuM0w0MjkgMzUxLjJMNDI4LjggMzEyWiIgZmlsbD0iIzQ1NURGRiIvPgo8L3N2Zz4K"}}