INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/sv_projects/K2/Register/Register/Register.srcs/sources_1/new/Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/sv_projects/K2/Register/Register/Register.srcs/sources_1/new/tb_Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Register
