{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 04 14:39:56 2016 " "Info: Processing started: Sun Sep 04 14:39:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off jtd -c jtd --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jtd -c jtd --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "jtd.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/jtd.bdf" { { 320 -16 152 336 "CLK" "" } } } } { "c:/altera/71/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fdivision:inst1\|Fout " "Info: Detected ripple clock \"fdivision:inst1\|Fout\" as buffer" {  } { { "fdivision.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/fdivision.v" 4 -1 0 } } { "c:/altera/71/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fdivision:inst1\|Fout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register traffic_lights:inst2\|T2\[3\] register traffic_lights:inst2\|MR 165.32 MHz 6.049 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 165.32 MHz between source register \"traffic_lights:inst2\|T2\[3\]\" and destination register \"traffic_lights:inst2\|MR\" (period= 6.049 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.788 ns + Longest register register " "Info: + Longest register to register delay is 5.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns traffic_lights:inst2\|T2\[3\] 1 REG LC_X21_Y9_N2 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y9_N2; Fanout = 28; REG Node = 'traffic_lights:inst2\|T2\[3\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { traffic_lights:inst2|T2[3] } "NODE_NAME" } } { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.292 ns) 0.861 ns traffic_lights:inst2\|Equal1~104 2 COMB LC_X21_Y9_N3 2 " "Info: 2: + IC(0.569 ns) + CELL(0.292 ns) = 0.861 ns; Loc. = LC_X21_Y9_N3; Fanout = 2; COMB Node = 'traffic_lights:inst2\|Equal1~104'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "0.861 ns" { traffic_lights:inst2|T2[3] traffic_lights:inst2|Equal1~104 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.442 ns) 1.714 ns traffic_lights:inst2\|MG~52 3 COMB LC_X21_Y9_N0 5 " "Info: 3: + IC(0.411 ns) + CELL(0.442 ns) = 1.714 ns; Loc. = LC_X21_Y9_N0; Fanout = 5; COMB Node = 'traffic_lights:inst2\|MG~52'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "0.853 ns" { traffic_lights:inst2|Equal1~104 traffic_lights:inst2|MG~52 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 2.010 ns traffic_lights:inst2\|CY~230 4 COMB LC_X21_Y9_N1 3 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 2.010 ns; Loc. = LC_X21_Y9_N1; Fanout = 3; COMB Node = 'traffic_lights:inst2\|CY~230'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "0.296 ns" { traffic_lights:inst2|MG~52 traffic_lights:inst2|CY~230 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.114 ns) 3.341 ns traffic_lights:inst2\|CY~231 5 COMB LC_X21_Y8_N3 2 " "Info: 5: + IC(1.217 ns) + CELL(0.114 ns) = 3.341 ns; Loc. = LC_X21_Y8_N3; Fanout = 2; COMB Node = 'traffic_lights:inst2\|CY~231'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.331 ns" { traffic_lights:inst2|CY~230 traffic_lights:inst2|CY~231 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.637 ns traffic_lights:inst2\|CY~232 6 COMB LC_X21_Y8_N4 2 " "Info: 6: + IC(0.182 ns) + CELL(0.114 ns) = 3.637 ns; Loc. = LC_X21_Y8_N4; Fanout = 2; COMB Node = 'traffic_lights:inst2\|CY~232'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "0.296 ns" { traffic_lights:inst2|CY~231 traffic_lights:inst2|CY~232 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.867 ns) 5.788 ns traffic_lights:inst2\|MR 7 REG LC_X21_Y7_N6 1 " "Info: 7: + IC(1.284 ns) + CELL(0.867 ns) = 5.788 ns; Loc. = LC_X21_Y7_N6; Fanout = 1; REG Node = 'traffic_lights:inst2\|MR'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "2.151 ns" { traffic_lights:inst2|CY~232 traffic_lights:inst2|MR } "NODE_NAME" } } { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.943 ns ( 33.57 % ) " "Info: Total cell delay = 1.943 ns ( 33.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.845 ns ( 66.43 % ) " "Info: Total interconnect delay = 3.845 ns ( 66.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "5.788 ns" { traffic_lights:inst2|T2[3] traffic_lights:inst2|Equal1~104 traffic_lights:inst2|MG~52 traffic_lights:inst2|CY~230 traffic_lights:inst2|CY~231 traffic_lights:inst2|CY~232 traffic_lights:inst2|MR } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "5.788 ns" { traffic_lights:inst2|T2[3] traffic_lights:inst2|Equal1~104 traffic_lights:inst2|MG~52 traffic_lights:inst2|CY~230 traffic_lights:inst2|CY~231 traffic_lights:inst2|CY~232 traffic_lights:inst2|MR } { 0.000ns 0.569ns 0.411ns 0.182ns 1.217ns 0.182ns 1.284ns } { 0.000ns 0.292ns 0.442ns 0.114ns 0.114ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.357 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 7.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 33; CLK Node = 'CLK'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/jtd.bdf" { { 320 -16 152 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns fdivision:inst1\|Fout 2 REG LC_X8_Y10_N1 59 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N1; Fanout = 59; REG Node = 'fdivision:inst1\|Fout'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.680 ns" { CLK fdivision:inst1|Fout } "NODE_NAME" } } { "fdivision.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/fdivision.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.497 ns) + CELL(0.711 ns) 7.357 ns traffic_lights:inst2\|MR 3 REG LC_X21_Y7_N6 1 " "Info: 3: + IC(3.497 ns) + CELL(0.711 ns) = 7.357 ns; Loc. = LC_X21_Y7_N6; Fanout = 1; REG Node = 'traffic_lights:inst2\|MR'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "4.208 ns" { fdivision:inst1|Fout traffic_lights:inst2|MR } "NODE_NAME" } } { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.34 % ) " "Info: Total cell delay = 3.115 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.242 ns ( 57.66 % ) " "Info: Total interconnect delay = 4.242 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|MR } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|MR } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.357 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 33; CLK Node = 'CLK'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/jtd.bdf" { { 320 -16 152 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns fdivision:inst1\|Fout 2 REG LC_X8_Y10_N1 59 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N1; Fanout = 59; REG Node = 'fdivision:inst1\|Fout'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.680 ns" { CLK fdivision:inst1|Fout } "NODE_NAME" } } { "fdivision.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/fdivision.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.497 ns) + CELL(0.711 ns) 7.357 ns traffic_lights:inst2\|T2\[3\] 3 REG LC_X21_Y9_N2 28 " "Info: 3: + IC(3.497 ns) + CELL(0.711 ns) = 7.357 ns; Loc. = LC_X21_Y9_N2; Fanout = 28; REG Node = 'traffic_lights:inst2\|T2\[3\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "4.208 ns" { fdivision:inst1|Fout traffic_lights:inst2|T2[3] } "NODE_NAME" } } { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.34 % ) " "Info: Total cell delay = 3.115 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.242 ns ( 57.66 % ) " "Info: Total interconnect delay = 4.242 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|T2[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|T2[3] } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|MR } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|MR } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|T2[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|T2[3] } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "5.788 ns" { traffic_lights:inst2|T2[3] traffic_lights:inst2|Equal1~104 traffic_lights:inst2|MG~52 traffic_lights:inst2|CY~230 traffic_lights:inst2|CY~231 traffic_lights:inst2|CY~232 traffic_lights:inst2|MR } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "5.788 ns" { traffic_lights:inst2|T2[3] traffic_lights:inst2|Equal1~104 traffic_lights:inst2|MG~52 traffic_lights:inst2|CY~230 traffic_lights:inst2|CY~231 traffic_lights:inst2|CY~232 traffic_lights:inst2|MR } { 0.000ns 0.569ns 0.411ns 0.182ns 1.217ns 0.182ns 1.284ns } { 0.000ns 0.292ns 0.442ns 0.114ns 0.114ns 0.114ns 0.867ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|MR } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|MR } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|T2[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|T2[3] } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "traffic_lights:inst2\|MR C CLK 5.594 ns register " "Info: tsu for register \"traffic_lights:inst2\|MR\" (data pin = \"C\", clock pin = \"CLK\") is 5.594 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.914 ns + Longest pin register " "Info: + Longest pin to register delay is 12.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns C 1 PIN PIN_139 42 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_139; Fanout = 42; PIN Node = 'C'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/jtd.bdf" { { 184 104 272 200 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.781 ns) + CELL(0.590 ns) 8.840 ns traffic_lights:inst2\|MG~52 2 COMB LC_X21_Y9_N0 5 " "Info: 2: + IC(6.781 ns) + CELL(0.590 ns) = 8.840 ns; Loc. = LC_X21_Y9_N0; Fanout = 5; COMB Node = 'traffic_lights:inst2\|MG~52'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.371 ns" { C traffic_lights:inst2|MG~52 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 9.136 ns traffic_lights:inst2\|CY~230 3 COMB LC_X21_Y9_N1 3 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 9.136 ns; Loc. = LC_X21_Y9_N1; Fanout = 3; COMB Node = 'traffic_lights:inst2\|CY~230'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "0.296 ns" { traffic_lights:inst2|MG~52 traffic_lights:inst2|CY~230 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.114 ns) 10.467 ns traffic_lights:inst2\|CY~231 4 COMB LC_X21_Y8_N3 2 " "Info: 4: + IC(1.217 ns) + CELL(0.114 ns) = 10.467 ns; Loc. = LC_X21_Y8_N3; Fanout = 2; COMB Node = 'traffic_lights:inst2\|CY~231'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.331 ns" { traffic_lights:inst2|CY~230 traffic_lights:inst2|CY~231 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 10.763 ns traffic_lights:inst2\|CY~232 5 COMB LC_X21_Y8_N4 2 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 10.763 ns; Loc. = LC_X21_Y8_N4; Fanout = 2; COMB Node = 'traffic_lights:inst2\|CY~232'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "0.296 ns" { traffic_lights:inst2|CY~231 traffic_lights:inst2|CY~232 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.867 ns) 12.914 ns traffic_lights:inst2\|MR 6 REG LC_X21_Y7_N6 1 " "Info: 6: + IC(1.284 ns) + CELL(0.867 ns) = 12.914 ns; Loc. = LC_X21_Y7_N6; Fanout = 1; REG Node = 'traffic_lights:inst2\|MR'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "2.151 ns" { traffic_lights:inst2|CY~232 traffic_lights:inst2|MR } "NODE_NAME" } } { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 25.31 % ) " "Info: Total cell delay = 3.268 ns ( 25.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.646 ns ( 74.69 % ) " "Info: Total interconnect delay = 9.646 ns ( 74.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "12.914 ns" { C traffic_lights:inst2|MG~52 traffic_lights:inst2|CY~230 traffic_lights:inst2|CY~231 traffic_lights:inst2|CY~232 traffic_lights:inst2|MR } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "12.914 ns" { C C~out0 traffic_lights:inst2|MG~52 traffic_lights:inst2|CY~230 traffic_lights:inst2|CY~231 traffic_lights:inst2|CY~232 traffic_lights:inst2|MR } { 0.000ns 0.000ns 6.781ns 0.182ns 1.217ns 0.182ns 1.284ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.114ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.357 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 7.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 33; CLK Node = 'CLK'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/jtd.bdf" { { 320 -16 152 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns fdivision:inst1\|Fout 2 REG LC_X8_Y10_N1 59 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N1; Fanout = 59; REG Node = 'fdivision:inst1\|Fout'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.680 ns" { CLK fdivision:inst1|Fout } "NODE_NAME" } } { "fdivision.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/fdivision.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.497 ns) + CELL(0.711 ns) 7.357 ns traffic_lights:inst2\|MR 3 REG LC_X21_Y7_N6 1 " "Info: 3: + IC(3.497 ns) + CELL(0.711 ns) = 7.357 ns; Loc. = LC_X21_Y7_N6; Fanout = 1; REG Node = 'traffic_lights:inst2\|MR'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "4.208 ns" { fdivision:inst1|Fout traffic_lights:inst2|MR } "NODE_NAME" } } { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.34 % ) " "Info: Total cell delay = 3.115 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.242 ns ( 57.66 % ) " "Info: Total interconnect delay = 4.242 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|MR } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|MR } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "12.914 ns" { C traffic_lights:inst2|MG~52 traffic_lights:inst2|CY~230 traffic_lights:inst2|CY~231 traffic_lights:inst2|CY~232 traffic_lights:inst2|MR } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "12.914 ns" { C C~out0 traffic_lights:inst2|MG~52 traffic_lights:inst2|CY~230 traffic_lights:inst2|CY~231 traffic_lights:inst2|CY~232 traffic_lights:inst2|MR } { 0.000ns 0.000ns 6.781ns 0.182ns 1.217ns 0.182ns 1.284ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.114ns 0.114ns 0.867ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|MR } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|MR } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK MR traffic_lights:inst2\|MR 13.857 ns register " "Info: tco from clock \"CLK\" to destination pin \"MR\" through register \"traffic_lights:inst2\|MR\" is 13.857 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.357 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 33; CLK Node = 'CLK'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/jtd.bdf" { { 320 -16 152 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns fdivision:inst1\|Fout 2 REG LC_X8_Y10_N1 59 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N1; Fanout = 59; REG Node = 'fdivision:inst1\|Fout'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.680 ns" { CLK fdivision:inst1|Fout } "NODE_NAME" } } { "fdivision.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/fdivision.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.497 ns) + CELL(0.711 ns) 7.357 ns traffic_lights:inst2\|MR 3 REG LC_X21_Y7_N6 1 " "Info: 3: + IC(3.497 ns) + CELL(0.711 ns) = 7.357 ns; Loc. = LC_X21_Y7_N6; Fanout = 1; REG Node = 'traffic_lights:inst2\|MR'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "4.208 ns" { fdivision:inst1|Fout traffic_lights:inst2|MR } "NODE_NAME" } } { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.34 % ) " "Info: Total cell delay = 3.115 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.242 ns ( 57.66 % ) " "Info: Total interconnect delay = 4.242 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|MR } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|MR } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.276 ns + Longest register pin " "Info: + Longest register to pin delay is 6.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns traffic_lights:inst2\|MR 1 REG LC_X21_Y7_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y7_N6; Fanout = 1; REG Node = 'traffic_lights:inst2\|MR'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { traffic_lights:inst2|MR } "NODE_NAME" } } { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.168 ns) + CELL(2.108 ns) 6.276 ns MR 2 PIN PIN_233 0 " "Info: 2: + IC(4.168 ns) + CELL(2.108 ns) = 6.276 ns; Loc. = PIN_233; Fanout = 0; PIN Node = 'MR'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "6.276 ns" { traffic_lights:inst2|MR MR } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/jtd.bdf" { { 88 800 976 104 "MR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 33.59 % ) " "Info: Total cell delay = 2.108 ns ( 33.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.168 ns ( 66.41 % ) " "Info: Total interconnect delay = 4.168 ns ( 66.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "6.276 ns" { traffic_lights:inst2|MR MR } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "6.276 ns" { traffic_lights:inst2|MR MR } { 0.000ns 4.168ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|MR } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|MR } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "6.276 ns" { traffic_lights:inst2|MR MR } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "6.276 ns" { traffic_lights:inst2|MR MR } { 0.000ns 4.168ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "traffic_lights:inst2\|state.s1 RET CLK -1.018 ns register " "Info: th for register \"traffic_lights:inst2\|state.s1\" (data pin = \"RET\", clock pin = \"CLK\") is -1.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.357 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 33; CLK Node = 'CLK'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/jtd.bdf" { { 320 -16 152 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns fdivision:inst1\|Fout 2 REG LC_X8_Y10_N1 59 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N1; Fanout = 59; REG Node = 'fdivision:inst1\|Fout'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.680 ns" { CLK fdivision:inst1|Fout } "NODE_NAME" } } { "fdivision.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/fdivision.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.497 ns) + CELL(0.711 ns) 7.357 ns traffic_lights:inst2\|state.s1 3 REG LC_X21_Y7_N3 13 " "Info: 3: + IC(3.497 ns) + CELL(0.711 ns) = 7.357 ns; Loc. = LC_X21_Y7_N3; Fanout = 13; REG Node = 'traffic_lights:inst2\|state.s1'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "4.208 ns" { fdivision:inst1|Fout traffic_lights:inst2|state.s1 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.34 % ) " "Info: Total cell delay = 3.115 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.242 ns ( 57.66 % ) " "Info: Total interconnect delay = 4.242 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|state.s1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|state.s1 } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.390 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RET 1 PIN PIN_138 49 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_138; Fanout = 49; PIN Node = 'RET'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RET } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/jtd.bdf" { { 232 104 272 248 "RET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.443 ns) + CELL(0.478 ns) 8.390 ns traffic_lights:inst2\|state.s1 2 REG LC_X21_Y7_N3 13 " "Info: 2: + IC(6.443 ns) + CELL(0.478 ns) = 8.390 ns; Loc. = LC_X21_Y7_N3; Fanout = 13; REG Node = 'traffic_lights:inst2\|state.s1'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "6.921 ns" { RET traffic_lights:inst2|state.s1 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/交通灯拓展版/traffic_lights.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.947 ns ( 23.21 % ) " "Info: Total cell delay = 1.947 ns ( 23.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.443 ns ( 76.79 % ) " "Info: Total interconnect delay = 6.443 ns ( 76.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "8.390 ns" { RET traffic_lights:inst2|state.s1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "8.390 ns" { RET RET~out0 traffic_lights:inst2|state.s1 } { 0.000ns 0.000ns 6.443ns } { 0.000ns 1.469ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|state.s1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|state.s1 } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "8.390 ns" { RET traffic_lights:inst2|state.s1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "8.390 ns" { RET RET~out0 traffic_lights:inst2|state.s1 } { 0.000ns 0.000ns 6.443ns } { 0.000ns 1.469ns 0.478ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Allocated 197 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 04 14:40:11 2016 " "Info: Processing ended: Sun Sep 04 14:40:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
