#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: blurx7_32_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h
#include "blurx7_32_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h"

struct input_input_1_merged132_2_to_input_blurx7_32_1_merged135_100_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_3_to_input_blurx7_32_1_merged135_101_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_2_to_input_blurx7_32_1_merged135_102_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_3_to_input_blurx7_32_1_merged135_103_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_4_to_input_blurx7_32_1_merged135_104_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_3_to_input_blurx7_32_1_merged135_105_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_4_to_input_blurx7_32_1_merged135_106_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_5_to_input_blurx7_32_1_merged135_107_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_4_to_input_blurx7_32_1_merged135_108_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_5_to_input_blurx7_32_1_merged135_109_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_6_to_input_blurx7_32_1_merged135_110_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_5_to_input_blurx7_32_1_merged135_111_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_6_to_input_blurx7_32_1_merged135_112_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_7_to_input_blurx7_32_1_merged135_113_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_6_to_input_blurx7_32_1_merged135_114_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_7_to_input_blurx7_32_1_merged135_115_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_8_to_input_blurx7_32_1_merged135_116_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_7_to_input_blurx7_32_1_merged135_117_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_8_to_input_blurx7_32_1_merged135_118_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_9_to_input_blurx7_32_1_merged135_119_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_8_to_input_blurx7_32_1_merged135_120_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_9_to_input_blurx7_32_1_merged135_121_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_10_to_input_blurx7_32_1_merged135_122_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_9_to_input_blurx7_32_1_merged135_123_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_10_to_input_blurx7_32_1_merged135_124_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_11_to_input_blurx7_32_1_merged135_125_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_10_to_input_blurx7_32_1_merged135_126_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_11_to_input_blurx7_32_1_merged135_127_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_12_to_input_blurx7_32_1_merged135_128_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_11_to_input_blurx7_32_1_merged135_129_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_12_to_input_blurx7_32_1_merged135_130_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_13_to_input_blurx7_32_1_merged135_131_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_12_to_input_blurx7_32_1_merged135_132_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_13_to_input_blurx7_32_1_merged135_133_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_14_to_input_blurx7_32_1_merged135_134_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_13_to_input_blurx7_32_1_merged135_135_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_14_to_input_blurx7_32_1_merged135_136_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_15_to_input_blurx7_32_1_merged135_137_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_14_to_input_blurx7_32_1_merged135_138_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_15_to_input_blurx7_32_1_merged135_139_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_16_to_input_blurx7_32_1_merged135_140_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_15_to_input_blurx7_32_1_merged135_141_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_16_to_input_blurx7_32_1_merged135_142_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_17_to_input_blurx7_32_1_merged135_143_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_16_to_input_blurx7_32_1_merged135_144_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_17_to_input_blurx7_32_1_merged135_145_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_18_to_input_blurx7_32_1_merged135_146_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_17_to_input_blurx7_32_1_merged135_147_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_18_to_input_blurx7_32_1_merged135_148_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_19_to_input_blurx7_32_1_merged135_149_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_18_to_input_blurx7_32_1_merged135_150_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_19_to_input_blurx7_32_1_merged135_151_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_20_to_input_blurx7_32_1_merged135_152_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_19_to_input_blurx7_32_1_merged135_153_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_20_to_input_blurx7_32_1_merged135_154_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_21_to_input_blurx7_32_1_merged135_155_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_20_to_input_blurx7_32_1_merged135_156_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_21_to_input_blurx7_32_1_merged135_157_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_22_to_input_blurx7_32_1_merged135_158_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_21_to_input_blurx7_32_1_merged135_159_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_22_to_input_blurx7_32_1_merged135_160_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_23_to_input_blurx7_32_1_merged135_161_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_22_to_input_blurx7_32_1_merged135_162_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_23_to_input_blurx7_32_1_merged135_163_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_24_to_input_blurx7_32_1_merged135_164_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_23_to_input_blurx7_32_1_merged135_165_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_24_to_input_blurx7_32_1_merged135_166_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_25_to_input_blurx7_32_1_merged135_167_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_24_to_input_blurx7_32_1_merged135_168_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_25_to_input_blurx7_32_1_merged135_169_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_26_to_input_blurx7_32_1_merged135_170_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_25_to_input_blurx7_32_1_merged135_171_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_26_to_input_blurx7_32_1_merged135_172_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_27_to_input_blurx7_32_1_merged135_173_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_26_to_input_blurx7_32_1_merged135_174_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_27_to_input_blurx7_32_1_merged135_175_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_28_to_input_blurx7_32_1_merged135_176_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_27_to_input_blurx7_32_1_merged135_177_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_28_to_input_blurx7_32_1_merged135_178_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_29_to_input_blurx7_32_1_merged135_179_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_28_to_input_blurx7_32_1_merged135_180_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_29_to_input_blurx7_32_1_merged135_181_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_30_to_input_blurx7_32_1_merged135_182_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_29_to_input_blurx7_32_1_merged135_183_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_30_to_input_blurx7_32_1_merged135_184_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_31_to_input_blurx7_32_1_merged135_185_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_30_to_input_blurx7_32_1_merged135_186_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_31_to_input_blurx7_32_1_merged135_187_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_0_to_input_blurx7_32_1_merged135_188_cache {
	// RAM Box: {[32, 1920], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_31_to_input_blurx7_32_1_merged135_189_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_0_to_input_blurx7_32_1_merged135_190_cache {
	// RAM Box: {[32, 1920], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_1_to_input_blurx7_32_1_merged135_191_cache {
	// RAM Box: {[33, 1921], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_0_to_input_blurx7_32_1_merged135_96_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_1_to_input_blurx7_32_1_merged135_97_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_2_to_input_blurx7_32_1_merged135_98_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged132_1_to_input_blurx7_32_1_merged135_99_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_cache {
  // Reader addrs...
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[2 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[3 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[2 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[3 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[4 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[3 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[4 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[5 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[4 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[5 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[6 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[5 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[6 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[7 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[6 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[7 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[8 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[7 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[8 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[9 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[8 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[9 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[10 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[9 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[10 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[11 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[10 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[11 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[12 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[11 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[12 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[13 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[12 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[13 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[14 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[13 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[14 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[15 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[14 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[15 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[16 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[15 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[16 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[17 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[16 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[17 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[18 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[17 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[18 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[19 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[18 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[19 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[20 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[19 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[20 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[21 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[20 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[21 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[22 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[21 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[22 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[23 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[22 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[23 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[24 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[23 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[24 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[25 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[24 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[25 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[26 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[25 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[26 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[27 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[26 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[27 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[28 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[27 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[28 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[29 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[28 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[29 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[30 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[29 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[30 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[31 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[30 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[31 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[32 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[31 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[32 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[33 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[1 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[2 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[1 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // # of banks: 96
  input_input_1_merged132_2_to_input_blurx7_32_1_merged135_100_cache input_input_1_merged132_2_to_input_blurx7_32_1_merged135_100;
  input_input_1_merged132_3_to_input_blurx7_32_1_merged135_101_cache input_input_1_merged132_3_to_input_blurx7_32_1_merged135_101;
  input_input_1_merged132_2_to_input_blurx7_32_1_merged135_102_cache input_input_1_merged132_2_to_input_blurx7_32_1_merged135_102;
  input_input_1_merged132_3_to_input_blurx7_32_1_merged135_103_cache input_input_1_merged132_3_to_input_blurx7_32_1_merged135_103;
  input_input_1_merged132_4_to_input_blurx7_32_1_merged135_104_cache input_input_1_merged132_4_to_input_blurx7_32_1_merged135_104;
  input_input_1_merged132_3_to_input_blurx7_32_1_merged135_105_cache input_input_1_merged132_3_to_input_blurx7_32_1_merged135_105;
  input_input_1_merged132_4_to_input_blurx7_32_1_merged135_106_cache input_input_1_merged132_4_to_input_blurx7_32_1_merged135_106;
  input_input_1_merged132_5_to_input_blurx7_32_1_merged135_107_cache input_input_1_merged132_5_to_input_blurx7_32_1_merged135_107;
  input_input_1_merged132_4_to_input_blurx7_32_1_merged135_108_cache input_input_1_merged132_4_to_input_blurx7_32_1_merged135_108;
  input_input_1_merged132_5_to_input_blurx7_32_1_merged135_109_cache input_input_1_merged132_5_to_input_blurx7_32_1_merged135_109;
  input_input_1_merged132_6_to_input_blurx7_32_1_merged135_110_cache input_input_1_merged132_6_to_input_blurx7_32_1_merged135_110;
  input_input_1_merged132_5_to_input_blurx7_32_1_merged135_111_cache input_input_1_merged132_5_to_input_blurx7_32_1_merged135_111;
  input_input_1_merged132_6_to_input_blurx7_32_1_merged135_112_cache input_input_1_merged132_6_to_input_blurx7_32_1_merged135_112;
  input_input_1_merged132_7_to_input_blurx7_32_1_merged135_113_cache input_input_1_merged132_7_to_input_blurx7_32_1_merged135_113;
  input_input_1_merged132_6_to_input_blurx7_32_1_merged135_114_cache input_input_1_merged132_6_to_input_blurx7_32_1_merged135_114;
  input_input_1_merged132_7_to_input_blurx7_32_1_merged135_115_cache input_input_1_merged132_7_to_input_blurx7_32_1_merged135_115;
  input_input_1_merged132_8_to_input_blurx7_32_1_merged135_116_cache input_input_1_merged132_8_to_input_blurx7_32_1_merged135_116;
  input_input_1_merged132_7_to_input_blurx7_32_1_merged135_117_cache input_input_1_merged132_7_to_input_blurx7_32_1_merged135_117;
  input_input_1_merged132_8_to_input_blurx7_32_1_merged135_118_cache input_input_1_merged132_8_to_input_blurx7_32_1_merged135_118;
  input_input_1_merged132_9_to_input_blurx7_32_1_merged135_119_cache input_input_1_merged132_9_to_input_blurx7_32_1_merged135_119;
  input_input_1_merged132_8_to_input_blurx7_32_1_merged135_120_cache input_input_1_merged132_8_to_input_blurx7_32_1_merged135_120;
  input_input_1_merged132_9_to_input_blurx7_32_1_merged135_121_cache input_input_1_merged132_9_to_input_blurx7_32_1_merged135_121;
  input_input_1_merged132_10_to_input_blurx7_32_1_merged135_122_cache input_input_1_merged132_10_to_input_blurx7_32_1_merged135_122;
  input_input_1_merged132_9_to_input_blurx7_32_1_merged135_123_cache input_input_1_merged132_9_to_input_blurx7_32_1_merged135_123;
  input_input_1_merged132_10_to_input_blurx7_32_1_merged135_124_cache input_input_1_merged132_10_to_input_blurx7_32_1_merged135_124;
  input_input_1_merged132_11_to_input_blurx7_32_1_merged135_125_cache input_input_1_merged132_11_to_input_blurx7_32_1_merged135_125;
  input_input_1_merged132_10_to_input_blurx7_32_1_merged135_126_cache input_input_1_merged132_10_to_input_blurx7_32_1_merged135_126;
  input_input_1_merged132_11_to_input_blurx7_32_1_merged135_127_cache input_input_1_merged132_11_to_input_blurx7_32_1_merged135_127;
  input_input_1_merged132_12_to_input_blurx7_32_1_merged135_128_cache input_input_1_merged132_12_to_input_blurx7_32_1_merged135_128;
  input_input_1_merged132_11_to_input_blurx7_32_1_merged135_129_cache input_input_1_merged132_11_to_input_blurx7_32_1_merged135_129;
  input_input_1_merged132_12_to_input_blurx7_32_1_merged135_130_cache input_input_1_merged132_12_to_input_blurx7_32_1_merged135_130;
  input_input_1_merged132_13_to_input_blurx7_32_1_merged135_131_cache input_input_1_merged132_13_to_input_blurx7_32_1_merged135_131;
  input_input_1_merged132_12_to_input_blurx7_32_1_merged135_132_cache input_input_1_merged132_12_to_input_blurx7_32_1_merged135_132;
  input_input_1_merged132_13_to_input_blurx7_32_1_merged135_133_cache input_input_1_merged132_13_to_input_blurx7_32_1_merged135_133;
  input_input_1_merged132_14_to_input_blurx7_32_1_merged135_134_cache input_input_1_merged132_14_to_input_blurx7_32_1_merged135_134;
  input_input_1_merged132_13_to_input_blurx7_32_1_merged135_135_cache input_input_1_merged132_13_to_input_blurx7_32_1_merged135_135;
  input_input_1_merged132_14_to_input_blurx7_32_1_merged135_136_cache input_input_1_merged132_14_to_input_blurx7_32_1_merged135_136;
  input_input_1_merged132_15_to_input_blurx7_32_1_merged135_137_cache input_input_1_merged132_15_to_input_blurx7_32_1_merged135_137;
  input_input_1_merged132_14_to_input_blurx7_32_1_merged135_138_cache input_input_1_merged132_14_to_input_blurx7_32_1_merged135_138;
  input_input_1_merged132_15_to_input_blurx7_32_1_merged135_139_cache input_input_1_merged132_15_to_input_blurx7_32_1_merged135_139;
  input_input_1_merged132_16_to_input_blurx7_32_1_merged135_140_cache input_input_1_merged132_16_to_input_blurx7_32_1_merged135_140;
  input_input_1_merged132_15_to_input_blurx7_32_1_merged135_141_cache input_input_1_merged132_15_to_input_blurx7_32_1_merged135_141;
  input_input_1_merged132_16_to_input_blurx7_32_1_merged135_142_cache input_input_1_merged132_16_to_input_blurx7_32_1_merged135_142;
  input_input_1_merged132_17_to_input_blurx7_32_1_merged135_143_cache input_input_1_merged132_17_to_input_blurx7_32_1_merged135_143;
  input_input_1_merged132_16_to_input_blurx7_32_1_merged135_144_cache input_input_1_merged132_16_to_input_blurx7_32_1_merged135_144;
  input_input_1_merged132_17_to_input_blurx7_32_1_merged135_145_cache input_input_1_merged132_17_to_input_blurx7_32_1_merged135_145;
  input_input_1_merged132_18_to_input_blurx7_32_1_merged135_146_cache input_input_1_merged132_18_to_input_blurx7_32_1_merged135_146;
  input_input_1_merged132_17_to_input_blurx7_32_1_merged135_147_cache input_input_1_merged132_17_to_input_blurx7_32_1_merged135_147;
  input_input_1_merged132_18_to_input_blurx7_32_1_merged135_148_cache input_input_1_merged132_18_to_input_blurx7_32_1_merged135_148;
  input_input_1_merged132_19_to_input_blurx7_32_1_merged135_149_cache input_input_1_merged132_19_to_input_blurx7_32_1_merged135_149;
  input_input_1_merged132_18_to_input_blurx7_32_1_merged135_150_cache input_input_1_merged132_18_to_input_blurx7_32_1_merged135_150;
  input_input_1_merged132_19_to_input_blurx7_32_1_merged135_151_cache input_input_1_merged132_19_to_input_blurx7_32_1_merged135_151;
  input_input_1_merged132_20_to_input_blurx7_32_1_merged135_152_cache input_input_1_merged132_20_to_input_blurx7_32_1_merged135_152;
  input_input_1_merged132_19_to_input_blurx7_32_1_merged135_153_cache input_input_1_merged132_19_to_input_blurx7_32_1_merged135_153;
  input_input_1_merged132_20_to_input_blurx7_32_1_merged135_154_cache input_input_1_merged132_20_to_input_blurx7_32_1_merged135_154;
  input_input_1_merged132_21_to_input_blurx7_32_1_merged135_155_cache input_input_1_merged132_21_to_input_blurx7_32_1_merged135_155;
  input_input_1_merged132_20_to_input_blurx7_32_1_merged135_156_cache input_input_1_merged132_20_to_input_blurx7_32_1_merged135_156;
  input_input_1_merged132_21_to_input_blurx7_32_1_merged135_157_cache input_input_1_merged132_21_to_input_blurx7_32_1_merged135_157;
  input_input_1_merged132_22_to_input_blurx7_32_1_merged135_158_cache input_input_1_merged132_22_to_input_blurx7_32_1_merged135_158;
  input_input_1_merged132_21_to_input_blurx7_32_1_merged135_159_cache input_input_1_merged132_21_to_input_blurx7_32_1_merged135_159;
  input_input_1_merged132_22_to_input_blurx7_32_1_merged135_160_cache input_input_1_merged132_22_to_input_blurx7_32_1_merged135_160;
  input_input_1_merged132_23_to_input_blurx7_32_1_merged135_161_cache input_input_1_merged132_23_to_input_blurx7_32_1_merged135_161;
  input_input_1_merged132_22_to_input_blurx7_32_1_merged135_162_cache input_input_1_merged132_22_to_input_blurx7_32_1_merged135_162;
  input_input_1_merged132_23_to_input_blurx7_32_1_merged135_163_cache input_input_1_merged132_23_to_input_blurx7_32_1_merged135_163;
  input_input_1_merged132_24_to_input_blurx7_32_1_merged135_164_cache input_input_1_merged132_24_to_input_blurx7_32_1_merged135_164;
  input_input_1_merged132_23_to_input_blurx7_32_1_merged135_165_cache input_input_1_merged132_23_to_input_blurx7_32_1_merged135_165;
  input_input_1_merged132_24_to_input_blurx7_32_1_merged135_166_cache input_input_1_merged132_24_to_input_blurx7_32_1_merged135_166;
  input_input_1_merged132_25_to_input_blurx7_32_1_merged135_167_cache input_input_1_merged132_25_to_input_blurx7_32_1_merged135_167;
  input_input_1_merged132_24_to_input_blurx7_32_1_merged135_168_cache input_input_1_merged132_24_to_input_blurx7_32_1_merged135_168;
  input_input_1_merged132_25_to_input_blurx7_32_1_merged135_169_cache input_input_1_merged132_25_to_input_blurx7_32_1_merged135_169;
  input_input_1_merged132_26_to_input_blurx7_32_1_merged135_170_cache input_input_1_merged132_26_to_input_blurx7_32_1_merged135_170;
  input_input_1_merged132_25_to_input_blurx7_32_1_merged135_171_cache input_input_1_merged132_25_to_input_blurx7_32_1_merged135_171;
  input_input_1_merged132_26_to_input_blurx7_32_1_merged135_172_cache input_input_1_merged132_26_to_input_blurx7_32_1_merged135_172;
  input_input_1_merged132_27_to_input_blurx7_32_1_merged135_173_cache input_input_1_merged132_27_to_input_blurx7_32_1_merged135_173;
  input_input_1_merged132_26_to_input_blurx7_32_1_merged135_174_cache input_input_1_merged132_26_to_input_blurx7_32_1_merged135_174;
  input_input_1_merged132_27_to_input_blurx7_32_1_merged135_175_cache input_input_1_merged132_27_to_input_blurx7_32_1_merged135_175;
  input_input_1_merged132_28_to_input_blurx7_32_1_merged135_176_cache input_input_1_merged132_28_to_input_blurx7_32_1_merged135_176;
  input_input_1_merged132_27_to_input_blurx7_32_1_merged135_177_cache input_input_1_merged132_27_to_input_blurx7_32_1_merged135_177;
  input_input_1_merged132_28_to_input_blurx7_32_1_merged135_178_cache input_input_1_merged132_28_to_input_blurx7_32_1_merged135_178;
  input_input_1_merged132_29_to_input_blurx7_32_1_merged135_179_cache input_input_1_merged132_29_to_input_blurx7_32_1_merged135_179;
  input_input_1_merged132_28_to_input_blurx7_32_1_merged135_180_cache input_input_1_merged132_28_to_input_blurx7_32_1_merged135_180;
  input_input_1_merged132_29_to_input_blurx7_32_1_merged135_181_cache input_input_1_merged132_29_to_input_blurx7_32_1_merged135_181;
  input_input_1_merged132_30_to_input_blurx7_32_1_merged135_182_cache input_input_1_merged132_30_to_input_blurx7_32_1_merged135_182;
  input_input_1_merged132_29_to_input_blurx7_32_1_merged135_183_cache input_input_1_merged132_29_to_input_blurx7_32_1_merged135_183;
  input_input_1_merged132_30_to_input_blurx7_32_1_merged135_184_cache input_input_1_merged132_30_to_input_blurx7_32_1_merged135_184;
  input_input_1_merged132_31_to_input_blurx7_32_1_merged135_185_cache input_input_1_merged132_31_to_input_blurx7_32_1_merged135_185;
  input_input_1_merged132_30_to_input_blurx7_32_1_merged135_186_cache input_input_1_merged132_30_to_input_blurx7_32_1_merged135_186;
  input_input_1_merged132_31_to_input_blurx7_32_1_merged135_187_cache input_input_1_merged132_31_to_input_blurx7_32_1_merged135_187;
  input_input_1_merged132_0_to_input_blurx7_32_1_merged135_188_cache input_input_1_merged132_0_to_input_blurx7_32_1_merged135_188;
  input_input_1_merged132_31_to_input_blurx7_32_1_merged135_189_cache input_input_1_merged132_31_to_input_blurx7_32_1_merged135_189;
  input_input_1_merged132_0_to_input_blurx7_32_1_merged135_190_cache input_input_1_merged132_0_to_input_blurx7_32_1_merged135_190;
  input_input_1_merged132_1_to_input_blurx7_32_1_merged135_191_cache input_input_1_merged132_1_to_input_blurx7_32_1_merged135_191;
  input_input_1_merged132_0_to_input_blurx7_32_1_merged135_96_cache input_input_1_merged132_0_to_input_blurx7_32_1_merged135_96;
  input_input_1_merged132_1_to_input_blurx7_32_1_merged135_97_cache input_input_1_merged132_1_to_input_blurx7_32_1_merged135_97;
  input_input_1_merged132_2_to_input_blurx7_32_1_merged135_98_cache input_input_1_merged132_2_to_input_blurx7_32_1_merged135_98;
  input_input_1_merged132_1_to_input_blurx7_32_1_merged135_99_cache input_input_1_merged132_1_to_input_blurx7_32_1_merged135_99;
};



inline void input_input_1_merged132_0_write(hw_uint<16>& input_input_1_merged132_0, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_0_to_input_blurx7_32_1_merged135_188.push(input_input_1_merged132_0);
  input.input_input_1_merged132_0_to_input_blurx7_32_1_merged135_190.push(input_input_1_merged132_0);
  input.input_input_1_merged132_0_to_input_blurx7_32_1_merged135_96.push(input_input_1_merged132_0);
}

inline void input_input_1_merged132_1_write(hw_uint<16>& input_input_1_merged132_1, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_1_to_input_blurx7_32_1_merged135_191.push(input_input_1_merged132_1);
  input.input_input_1_merged132_1_to_input_blurx7_32_1_merged135_97.push(input_input_1_merged132_1);
  input.input_input_1_merged132_1_to_input_blurx7_32_1_merged135_99.push(input_input_1_merged132_1);
}

inline void input_input_1_merged132_10_write(hw_uint<16>& input_input_1_merged132_10, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_10_to_input_blurx7_32_1_merged135_122.push(input_input_1_merged132_10);
  input.input_input_1_merged132_10_to_input_blurx7_32_1_merged135_124.push(input_input_1_merged132_10);
  input.input_input_1_merged132_10_to_input_blurx7_32_1_merged135_126.push(input_input_1_merged132_10);
}

inline void input_input_1_merged132_11_write(hw_uint<16>& input_input_1_merged132_11, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_11_to_input_blurx7_32_1_merged135_125.push(input_input_1_merged132_11);
  input.input_input_1_merged132_11_to_input_blurx7_32_1_merged135_127.push(input_input_1_merged132_11);
  input.input_input_1_merged132_11_to_input_blurx7_32_1_merged135_129.push(input_input_1_merged132_11);
}

inline void input_input_1_merged132_12_write(hw_uint<16>& input_input_1_merged132_12, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_12_to_input_blurx7_32_1_merged135_128.push(input_input_1_merged132_12);
  input.input_input_1_merged132_12_to_input_blurx7_32_1_merged135_130.push(input_input_1_merged132_12);
  input.input_input_1_merged132_12_to_input_blurx7_32_1_merged135_132.push(input_input_1_merged132_12);
}

inline void input_input_1_merged132_13_write(hw_uint<16>& input_input_1_merged132_13, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_13_to_input_blurx7_32_1_merged135_131.push(input_input_1_merged132_13);
  input.input_input_1_merged132_13_to_input_blurx7_32_1_merged135_133.push(input_input_1_merged132_13);
  input.input_input_1_merged132_13_to_input_blurx7_32_1_merged135_135.push(input_input_1_merged132_13);
}

inline void input_input_1_merged132_14_write(hw_uint<16>& input_input_1_merged132_14, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_14_to_input_blurx7_32_1_merged135_134.push(input_input_1_merged132_14);
  input.input_input_1_merged132_14_to_input_blurx7_32_1_merged135_136.push(input_input_1_merged132_14);
  input.input_input_1_merged132_14_to_input_blurx7_32_1_merged135_138.push(input_input_1_merged132_14);
}

inline void input_input_1_merged132_15_write(hw_uint<16>& input_input_1_merged132_15, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_15_to_input_blurx7_32_1_merged135_137.push(input_input_1_merged132_15);
  input.input_input_1_merged132_15_to_input_blurx7_32_1_merged135_139.push(input_input_1_merged132_15);
  input.input_input_1_merged132_15_to_input_blurx7_32_1_merged135_141.push(input_input_1_merged132_15);
}

inline void input_input_1_merged132_16_write(hw_uint<16>& input_input_1_merged132_16, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_16_to_input_blurx7_32_1_merged135_140.push(input_input_1_merged132_16);
  input.input_input_1_merged132_16_to_input_blurx7_32_1_merged135_142.push(input_input_1_merged132_16);
  input.input_input_1_merged132_16_to_input_blurx7_32_1_merged135_144.push(input_input_1_merged132_16);
}

inline void input_input_1_merged132_17_write(hw_uint<16>& input_input_1_merged132_17, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_17_to_input_blurx7_32_1_merged135_143.push(input_input_1_merged132_17);
  input.input_input_1_merged132_17_to_input_blurx7_32_1_merged135_145.push(input_input_1_merged132_17);
  input.input_input_1_merged132_17_to_input_blurx7_32_1_merged135_147.push(input_input_1_merged132_17);
}

inline void input_input_1_merged132_18_write(hw_uint<16>& input_input_1_merged132_18, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_18_to_input_blurx7_32_1_merged135_146.push(input_input_1_merged132_18);
  input.input_input_1_merged132_18_to_input_blurx7_32_1_merged135_148.push(input_input_1_merged132_18);
  input.input_input_1_merged132_18_to_input_blurx7_32_1_merged135_150.push(input_input_1_merged132_18);
}

inline void input_input_1_merged132_19_write(hw_uint<16>& input_input_1_merged132_19, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_19_to_input_blurx7_32_1_merged135_149.push(input_input_1_merged132_19);
  input.input_input_1_merged132_19_to_input_blurx7_32_1_merged135_151.push(input_input_1_merged132_19);
  input.input_input_1_merged132_19_to_input_blurx7_32_1_merged135_153.push(input_input_1_merged132_19);
}

inline void input_input_1_merged132_2_write(hw_uint<16>& input_input_1_merged132_2, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_2_to_input_blurx7_32_1_merged135_100.push(input_input_1_merged132_2);
  input.input_input_1_merged132_2_to_input_blurx7_32_1_merged135_102.push(input_input_1_merged132_2);
  input.input_input_1_merged132_2_to_input_blurx7_32_1_merged135_98.push(input_input_1_merged132_2);
}

inline void input_input_1_merged132_20_write(hw_uint<16>& input_input_1_merged132_20, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_20_to_input_blurx7_32_1_merged135_152.push(input_input_1_merged132_20);
  input.input_input_1_merged132_20_to_input_blurx7_32_1_merged135_154.push(input_input_1_merged132_20);
  input.input_input_1_merged132_20_to_input_blurx7_32_1_merged135_156.push(input_input_1_merged132_20);
}

inline void input_input_1_merged132_21_write(hw_uint<16>& input_input_1_merged132_21, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_21_to_input_blurx7_32_1_merged135_155.push(input_input_1_merged132_21);
  input.input_input_1_merged132_21_to_input_blurx7_32_1_merged135_157.push(input_input_1_merged132_21);
  input.input_input_1_merged132_21_to_input_blurx7_32_1_merged135_159.push(input_input_1_merged132_21);
}

inline void input_input_1_merged132_22_write(hw_uint<16>& input_input_1_merged132_22, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_22_to_input_blurx7_32_1_merged135_158.push(input_input_1_merged132_22);
  input.input_input_1_merged132_22_to_input_blurx7_32_1_merged135_160.push(input_input_1_merged132_22);
  input.input_input_1_merged132_22_to_input_blurx7_32_1_merged135_162.push(input_input_1_merged132_22);
}

inline void input_input_1_merged132_23_write(hw_uint<16>& input_input_1_merged132_23, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_23_to_input_blurx7_32_1_merged135_161.push(input_input_1_merged132_23);
  input.input_input_1_merged132_23_to_input_blurx7_32_1_merged135_163.push(input_input_1_merged132_23);
  input.input_input_1_merged132_23_to_input_blurx7_32_1_merged135_165.push(input_input_1_merged132_23);
}

inline void input_input_1_merged132_24_write(hw_uint<16>& input_input_1_merged132_24, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_24_to_input_blurx7_32_1_merged135_164.push(input_input_1_merged132_24);
  input.input_input_1_merged132_24_to_input_blurx7_32_1_merged135_166.push(input_input_1_merged132_24);
  input.input_input_1_merged132_24_to_input_blurx7_32_1_merged135_168.push(input_input_1_merged132_24);
}

inline void input_input_1_merged132_25_write(hw_uint<16>& input_input_1_merged132_25, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_25_to_input_blurx7_32_1_merged135_167.push(input_input_1_merged132_25);
  input.input_input_1_merged132_25_to_input_blurx7_32_1_merged135_169.push(input_input_1_merged132_25);
  input.input_input_1_merged132_25_to_input_blurx7_32_1_merged135_171.push(input_input_1_merged132_25);
}

inline void input_input_1_merged132_26_write(hw_uint<16>& input_input_1_merged132_26, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_26_to_input_blurx7_32_1_merged135_170.push(input_input_1_merged132_26);
  input.input_input_1_merged132_26_to_input_blurx7_32_1_merged135_172.push(input_input_1_merged132_26);
  input.input_input_1_merged132_26_to_input_blurx7_32_1_merged135_174.push(input_input_1_merged132_26);
}

inline void input_input_1_merged132_27_write(hw_uint<16>& input_input_1_merged132_27, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_27_to_input_blurx7_32_1_merged135_173.push(input_input_1_merged132_27);
  input.input_input_1_merged132_27_to_input_blurx7_32_1_merged135_175.push(input_input_1_merged132_27);
  input.input_input_1_merged132_27_to_input_blurx7_32_1_merged135_177.push(input_input_1_merged132_27);
}

inline void input_input_1_merged132_28_write(hw_uint<16>& input_input_1_merged132_28, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_28_to_input_blurx7_32_1_merged135_176.push(input_input_1_merged132_28);
  input.input_input_1_merged132_28_to_input_blurx7_32_1_merged135_178.push(input_input_1_merged132_28);
  input.input_input_1_merged132_28_to_input_blurx7_32_1_merged135_180.push(input_input_1_merged132_28);
}

inline void input_input_1_merged132_29_write(hw_uint<16>& input_input_1_merged132_29, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_29_to_input_blurx7_32_1_merged135_179.push(input_input_1_merged132_29);
  input.input_input_1_merged132_29_to_input_blurx7_32_1_merged135_181.push(input_input_1_merged132_29);
  input.input_input_1_merged132_29_to_input_blurx7_32_1_merged135_183.push(input_input_1_merged132_29);
}

inline void input_input_1_merged132_3_write(hw_uint<16>& input_input_1_merged132_3, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_3_to_input_blurx7_32_1_merged135_101.push(input_input_1_merged132_3);
  input.input_input_1_merged132_3_to_input_blurx7_32_1_merged135_103.push(input_input_1_merged132_3);
  input.input_input_1_merged132_3_to_input_blurx7_32_1_merged135_105.push(input_input_1_merged132_3);
}

inline void input_input_1_merged132_30_write(hw_uint<16>& input_input_1_merged132_30, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_30_to_input_blurx7_32_1_merged135_182.push(input_input_1_merged132_30);
  input.input_input_1_merged132_30_to_input_blurx7_32_1_merged135_184.push(input_input_1_merged132_30);
  input.input_input_1_merged132_30_to_input_blurx7_32_1_merged135_186.push(input_input_1_merged132_30);
}

inline void input_input_1_merged132_31_write(hw_uint<16>& input_input_1_merged132_31, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_31_to_input_blurx7_32_1_merged135_185.push(input_input_1_merged132_31);
  input.input_input_1_merged132_31_to_input_blurx7_32_1_merged135_187.push(input_input_1_merged132_31);
  input.input_input_1_merged132_31_to_input_blurx7_32_1_merged135_189.push(input_input_1_merged132_31);
}

inline void input_input_1_merged132_4_write(hw_uint<16>& input_input_1_merged132_4, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_4_to_input_blurx7_32_1_merged135_104.push(input_input_1_merged132_4);
  input.input_input_1_merged132_4_to_input_blurx7_32_1_merged135_106.push(input_input_1_merged132_4);
  input.input_input_1_merged132_4_to_input_blurx7_32_1_merged135_108.push(input_input_1_merged132_4);
}

inline void input_input_1_merged132_5_write(hw_uint<16>& input_input_1_merged132_5, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_5_to_input_blurx7_32_1_merged135_107.push(input_input_1_merged132_5);
  input.input_input_1_merged132_5_to_input_blurx7_32_1_merged135_109.push(input_input_1_merged132_5);
  input.input_input_1_merged132_5_to_input_blurx7_32_1_merged135_111.push(input_input_1_merged132_5);
}

inline void input_input_1_merged132_6_write(hw_uint<16>& input_input_1_merged132_6, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_6_to_input_blurx7_32_1_merged135_110.push(input_input_1_merged132_6);
  input.input_input_1_merged132_6_to_input_blurx7_32_1_merged135_112.push(input_input_1_merged132_6);
  input.input_input_1_merged132_6_to_input_blurx7_32_1_merged135_114.push(input_input_1_merged132_6);
}

inline void input_input_1_merged132_7_write(hw_uint<16>& input_input_1_merged132_7, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_7_to_input_blurx7_32_1_merged135_113.push(input_input_1_merged132_7);
  input.input_input_1_merged132_7_to_input_blurx7_32_1_merged135_115.push(input_input_1_merged132_7);
  input.input_input_1_merged132_7_to_input_blurx7_32_1_merged135_117.push(input_input_1_merged132_7);
}

inline void input_input_1_merged132_8_write(hw_uint<16>& input_input_1_merged132_8, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_8_to_input_blurx7_32_1_merged135_116.push(input_input_1_merged132_8);
  input.input_input_1_merged132_8_to_input_blurx7_32_1_merged135_118.push(input_input_1_merged132_8);
  input.input_input_1_merged132_8_to_input_blurx7_32_1_merged135_120.push(input_input_1_merged132_8);
}

inline void input_input_1_merged132_9_write(hw_uint<16>& input_input_1_merged132_9, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged132_9_to_input_blurx7_32_1_merged135_119.push(input_input_1_merged132_9);
  input.input_input_1_merged132_9_to_input_blurx7_32_1_merged135_121.push(input_input_1_merged132_9);
  input.input_input_1_merged132_9_to_input_blurx7_32_1_merged135_123.push(input_input_1_merged132_9);
}

inline hw_uint<16> input_blurx7_32_1_merged135_100_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_100 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[2 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_2 = input.input_input_1_merged132_2_to_input_blurx7_32_1_merged135_100.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_2;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_101_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_101 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[3 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_3 = input.input_input_1_merged132_3_to_input_blurx7_32_1_merged135_101.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_3;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_102_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_102 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[2 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_2 = input.input_input_1_merged132_2_to_input_blurx7_32_1_merged135_102.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_2;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_103_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_103 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[3 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_3 = input.input_input_1_merged132_3_to_input_blurx7_32_1_merged135_103.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_3;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_104_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_104 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[4 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_4 = input.input_input_1_merged132_4_to_input_blurx7_32_1_merged135_104.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_4;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_105_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_105 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[3 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_3 = input.input_input_1_merged132_3_to_input_blurx7_32_1_merged135_105.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_3;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_106_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_106 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[4 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_4 = input.input_input_1_merged132_4_to_input_blurx7_32_1_merged135_106.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_4;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_107_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_107 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[5 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_5 = input.input_input_1_merged132_5_to_input_blurx7_32_1_merged135_107.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_5;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_108_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_108 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[4 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_4 = input.input_input_1_merged132_4_to_input_blurx7_32_1_merged135_108.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_4;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_109_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_109 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[5 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_5 = input.input_input_1_merged132_5_to_input_blurx7_32_1_merged135_109.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_5;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_110_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_110 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[6 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_6 = input.input_input_1_merged132_6_to_input_blurx7_32_1_merged135_110.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_6;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_111_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_111 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[5 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_5 = input.input_input_1_merged132_5_to_input_blurx7_32_1_merged135_111.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_5;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_112_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_112 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[6 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_6 = input.input_input_1_merged132_6_to_input_blurx7_32_1_merged135_112.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_6;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_113_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_113 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[7 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_7 = input.input_input_1_merged132_7_to_input_blurx7_32_1_merged135_113.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_7;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_114_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_114 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[6 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_6 = input.input_input_1_merged132_6_to_input_blurx7_32_1_merged135_114.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_6;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_115_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_115 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[7 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_7 = input.input_input_1_merged132_7_to_input_blurx7_32_1_merged135_115.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_7;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_116_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_116 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[8 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_8 = input.input_input_1_merged132_8_to_input_blurx7_32_1_merged135_116.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_8;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_117_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_117 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[7 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_7 = input.input_input_1_merged132_7_to_input_blurx7_32_1_merged135_117.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_7;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_118_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_118 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[8 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_8 = input.input_input_1_merged132_8_to_input_blurx7_32_1_merged135_118.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_8;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_119_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_119 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[9 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_9 = input.input_input_1_merged132_9_to_input_blurx7_32_1_merged135_119.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_9;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_120_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_120 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[8 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_8 = input.input_input_1_merged132_8_to_input_blurx7_32_1_merged135_120.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_8;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_121_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_121 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[9 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_9 = input.input_input_1_merged132_9_to_input_blurx7_32_1_merged135_121.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_9;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_122_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_122 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[10 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_10 = input.input_input_1_merged132_10_to_input_blurx7_32_1_merged135_122.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_10;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_123_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_123 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[9 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_9 = input.input_input_1_merged132_9_to_input_blurx7_32_1_merged135_123.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_9;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_124_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_124 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[10 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_10 = input.input_input_1_merged132_10_to_input_blurx7_32_1_merged135_124.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_10;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_125_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_125 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[11 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_11 = input.input_input_1_merged132_11_to_input_blurx7_32_1_merged135_125.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_11;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_126_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_126 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[10 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_10 = input.input_input_1_merged132_10_to_input_blurx7_32_1_merged135_126.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_10;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_127_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_127 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[11 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_11 = input.input_input_1_merged132_11_to_input_blurx7_32_1_merged135_127.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_11;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_128_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_128 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[12 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_12 = input.input_input_1_merged132_12_to_input_blurx7_32_1_merged135_128.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_12;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_129_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_129 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[11 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_11 = input.input_input_1_merged132_11_to_input_blurx7_32_1_merged135_129.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_11;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_130_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_130 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[12 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_12 = input.input_input_1_merged132_12_to_input_blurx7_32_1_merged135_130.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_12;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_131_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_131 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[13 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_13 = input.input_input_1_merged132_13_to_input_blurx7_32_1_merged135_131.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_13;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_132_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_132 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[12 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_12 = input.input_input_1_merged132_12_to_input_blurx7_32_1_merged135_132.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_12;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_133_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_133 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[13 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_13 = input.input_input_1_merged132_13_to_input_blurx7_32_1_merged135_133.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_13;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_134_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_134 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[14 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_14 = input.input_input_1_merged132_14_to_input_blurx7_32_1_merged135_134.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_14;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_135_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_135 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[13 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_13 = input.input_input_1_merged132_13_to_input_blurx7_32_1_merged135_135.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_13;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_136_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_136 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[14 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_14 = input.input_input_1_merged132_14_to_input_blurx7_32_1_merged135_136.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_14;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_137_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_137 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[15 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_15 = input.input_input_1_merged132_15_to_input_blurx7_32_1_merged135_137.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_15;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_138_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_138 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[14 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_14 = input.input_input_1_merged132_14_to_input_blurx7_32_1_merged135_138.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_14;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_139_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_139 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[15 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_15 = input.input_input_1_merged132_15_to_input_blurx7_32_1_merged135_139.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_15;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_140_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_140 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[16 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_16 = input.input_input_1_merged132_16_to_input_blurx7_32_1_merged135_140.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_16;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_141_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_141 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[15 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_15 = input.input_input_1_merged132_15_to_input_blurx7_32_1_merged135_141.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_15;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_142_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_142 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[16 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_16 = input.input_input_1_merged132_16_to_input_blurx7_32_1_merged135_142.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_16;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_143_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_143 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[17 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_17 = input.input_input_1_merged132_17_to_input_blurx7_32_1_merged135_143.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_17;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_144_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_144 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[16 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_16 = input.input_input_1_merged132_16_to_input_blurx7_32_1_merged135_144.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_16;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_145_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_145 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[17 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_17 = input.input_input_1_merged132_17_to_input_blurx7_32_1_merged135_145.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_17;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_146_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_146 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[18 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_18 = input.input_input_1_merged132_18_to_input_blurx7_32_1_merged135_146.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_18;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_147_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_147 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[17 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_17 = input.input_input_1_merged132_17_to_input_blurx7_32_1_merged135_147.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_17;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_148_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_148 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[18 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_18 = input.input_input_1_merged132_18_to_input_blurx7_32_1_merged135_148.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_18;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_149_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_149 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[19 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_19 = input.input_input_1_merged132_19_to_input_blurx7_32_1_merged135_149.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_19;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_150_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_150 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[18 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_18 = input.input_input_1_merged132_18_to_input_blurx7_32_1_merged135_150.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_18;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_151_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_151 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[19 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_19 = input.input_input_1_merged132_19_to_input_blurx7_32_1_merged135_151.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_19;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_152_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_152 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[20 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_20 = input.input_input_1_merged132_20_to_input_blurx7_32_1_merged135_152.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_20;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_153_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_153 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[19 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_19 = input.input_input_1_merged132_19_to_input_blurx7_32_1_merged135_153.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_19;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_154_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_154 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[20 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_20 = input.input_input_1_merged132_20_to_input_blurx7_32_1_merged135_154.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_20;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_155_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_155 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[21 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_21 = input.input_input_1_merged132_21_to_input_blurx7_32_1_merged135_155.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_21;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_156_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_156 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[20 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_20 = input.input_input_1_merged132_20_to_input_blurx7_32_1_merged135_156.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_20;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_157_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_157 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[21 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_21 = input.input_input_1_merged132_21_to_input_blurx7_32_1_merged135_157.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_21;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_158_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_158 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[22 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_22 = input.input_input_1_merged132_22_to_input_blurx7_32_1_merged135_158.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_22;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_159_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_159 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[21 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_21 = input.input_input_1_merged132_21_to_input_blurx7_32_1_merged135_159.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_21;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_160_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_160 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[22 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_22 = input.input_input_1_merged132_22_to_input_blurx7_32_1_merged135_160.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_22;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_161_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_161 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[23 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_23 = input.input_input_1_merged132_23_to_input_blurx7_32_1_merged135_161.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_23;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_162_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_162 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[22 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_22 = input.input_input_1_merged132_22_to_input_blurx7_32_1_merged135_162.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_22;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_163_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_163 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[23 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_23 = input.input_input_1_merged132_23_to_input_blurx7_32_1_merged135_163.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_23;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_164_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_164 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[24 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_24 = input.input_input_1_merged132_24_to_input_blurx7_32_1_merged135_164.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_24;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_165_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_165 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[23 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_23 = input.input_input_1_merged132_23_to_input_blurx7_32_1_merged135_165.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_23;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_166_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_166 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[24 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_24 = input.input_input_1_merged132_24_to_input_blurx7_32_1_merged135_166.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_24;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_167_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_167 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[25 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_25 = input.input_input_1_merged132_25_to_input_blurx7_32_1_merged135_167.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_25;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_168_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_168 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[24 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_24 = input.input_input_1_merged132_24_to_input_blurx7_32_1_merged135_168.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_24;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_169_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_169 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[25 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_25 = input.input_input_1_merged132_25_to_input_blurx7_32_1_merged135_169.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_25;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_170_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_170 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[26 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_26 = input.input_input_1_merged132_26_to_input_blurx7_32_1_merged135_170.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_26;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_171_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_171 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[25 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_25 = input.input_input_1_merged132_25_to_input_blurx7_32_1_merged135_171.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_25;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_172_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_172 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[26 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_26 = input.input_input_1_merged132_26_to_input_blurx7_32_1_merged135_172.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_26;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_173_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_173 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[27 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_27 = input.input_input_1_merged132_27_to_input_blurx7_32_1_merged135_173.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_27;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_174_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_174 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[26 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_26 = input.input_input_1_merged132_26_to_input_blurx7_32_1_merged135_174.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_26;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_175_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_175 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[27 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_27 = input.input_input_1_merged132_27_to_input_blurx7_32_1_merged135_175.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_27;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_176_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_176 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[28 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_28 = input.input_input_1_merged132_28_to_input_blurx7_32_1_merged135_176.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_28;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_177_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_177 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[27 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_27 = input.input_input_1_merged132_27_to_input_blurx7_32_1_merged135_177.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_27;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_178_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_178 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[28 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_28 = input.input_input_1_merged132_28_to_input_blurx7_32_1_merged135_178.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_28;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_179_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_179 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[29 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_29 = input.input_input_1_merged132_29_to_input_blurx7_32_1_merged135_179.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_29;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_180_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_180 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[28 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_28 = input.input_input_1_merged132_28_to_input_blurx7_32_1_merged135_180.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_28;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_181_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_181 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[29 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_29 = input.input_input_1_merged132_29_to_input_blurx7_32_1_merged135_181.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_29;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_182_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_182 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[30 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_30 = input.input_input_1_merged132_30_to_input_blurx7_32_1_merged135_182.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_30;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_183_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_183 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[29 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_29 = input.input_input_1_merged132_29_to_input_blurx7_32_1_merged135_183.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_29;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_184_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_184 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[30 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_30 = input.input_input_1_merged132_30_to_input_blurx7_32_1_merged135_184.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_30;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_185_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_185 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[31 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_31 = input.input_input_1_merged132_31_to_input_blurx7_32_1_merged135_185.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_31;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_186_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_186 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[30 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_30 = input.input_input_1_merged132_30_to_input_blurx7_32_1_merged135_186.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_30;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_187_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_187 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[31 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_31 = input.input_input_1_merged132_31_to_input_blurx7_32_1_merged135_187.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_31;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_188_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_188 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[32 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_0 = input.input_input_1_merged132_0_to_input_blurx7_32_1_merged135_188.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged132_0;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_189_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_189 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[31 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_31 = input.input_input_1_merged132_31_to_input_blurx7_32_1_merged135_189.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_31;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_190_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_190 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[32 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_0 = input.input_input_1_merged132_0_to_input_blurx7_32_1_merged135_190.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged132_0;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_191_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_191 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[33 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_1 = input.input_input_1_merged132_1_to_input_blurx7_32_1_merged135_191.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged132_1;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_96_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_96 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_0 = input.input_input_1_merged132_0_to_input_blurx7_32_1_merged135_96.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_0;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_97_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_97 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[1 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_1 = input.input_input_1_merged132_1_to_input_blurx7_32_1_merged135_97.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_1;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_98_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_98 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[2 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_2 = input.input_input_1_merged132_2_to_input_blurx7_32_1_merged135_98.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_2;
  return 0;
}

inline hw_uint<16> input_blurx7_32_1_merged135_99_select(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_32_1_merged135_99 read pattern: { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> input[1 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged132_1 = input.input_input_1_merged132_1_to_input_blurx7_32_1_merged135_99.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged132_1;
  return 0;
}

// # of bundles = 2
// blurx7_32_1_merged135_read
//	input_blurx7_32_1_merged135_96
//	input_blurx7_32_1_merged135_97
//	input_blurx7_32_1_merged135_98
//	input_blurx7_32_1_merged135_99
//	input_blurx7_32_1_merged135_100
//	input_blurx7_32_1_merged135_101
//	input_blurx7_32_1_merged135_102
//	input_blurx7_32_1_merged135_103
//	input_blurx7_32_1_merged135_104
//	input_blurx7_32_1_merged135_105
//	input_blurx7_32_1_merged135_106
//	input_blurx7_32_1_merged135_107
//	input_blurx7_32_1_merged135_108
//	input_blurx7_32_1_merged135_109
//	input_blurx7_32_1_merged135_110
//	input_blurx7_32_1_merged135_111
//	input_blurx7_32_1_merged135_112
//	input_blurx7_32_1_merged135_113
//	input_blurx7_32_1_merged135_114
//	input_blurx7_32_1_merged135_115
//	input_blurx7_32_1_merged135_116
//	input_blurx7_32_1_merged135_117
//	input_blurx7_32_1_merged135_118
//	input_blurx7_32_1_merged135_119
//	input_blurx7_32_1_merged135_120
//	input_blurx7_32_1_merged135_121
//	input_blurx7_32_1_merged135_122
//	input_blurx7_32_1_merged135_123
//	input_blurx7_32_1_merged135_124
//	input_blurx7_32_1_merged135_125
//	input_blurx7_32_1_merged135_126
//	input_blurx7_32_1_merged135_127
//	input_blurx7_32_1_merged135_128
//	input_blurx7_32_1_merged135_129
//	input_blurx7_32_1_merged135_130
//	input_blurx7_32_1_merged135_131
//	input_blurx7_32_1_merged135_132
//	input_blurx7_32_1_merged135_133
//	input_blurx7_32_1_merged135_134
//	input_blurx7_32_1_merged135_135
//	input_blurx7_32_1_merged135_136
//	input_blurx7_32_1_merged135_137
//	input_blurx7_32_1_merged135_138
//	input_blurx7_32_1_merged135_139
//	input_blurx7_32_1_merged135_140
//	input_blurx7_32_1_merged135_141
//	input_blurx7_32_1_merged135_142
//	input_blurx7_32_1_merged135_143
//	input_blurx7_32_1_merged135_144
//	input_blurx7_32_1_merged135_145
//	input_blurx7_32_1_merged135_146
//	input_blurx7_32_1_merged135_147
//	input_blurx7_32_1_merged135_148
//	input_blurx7_32_1_merged135_149
//	input_blurx7_32_1_merged135_150
//	input_blurx7_32_1_merged135_151
//	input_blurx7_32_1_merged135_152
//	input_blurx7_32_1_merged135_153
//	input_blurx7_32_1_merged135_154
//	input_blurx7_32_1_merged135_155
//	input_blurx7_32_1_merged135_156
//	input_blurx7_32_1_merged135_157
//	input_blurx7_32_1_merged135_158
//	input_blurx7_32_1_merged135_159
//	input_blurx7_32_1_merged135_160
//	input_blurx7_32_1_merged135_161
//	input_blurx7_32_1_merged135_162
//	input_blurx7_32_1_merged135_163
//	input_blurx7_32_1_merged135_164
//	input_blurx7_32_1_merged135_165
//	input_blurx7_32_1_merged135_166
//	input_blurx7_32_1_merged135_167
//	input_blurx7_32_1_merged135_168
//	input_blurx7_32_1_merged135_169
//	input_blurx7_32_1_merged135_170
//	input_blurx7_32_1_merged135_171
//	input_blurx7_32_1_merged135_172
//	input_blurx7_32_1_merged135_173
//	input_blurx7_32_1_merged135_174
//	input_blurx7_32_1_merged135_175
//	input_blurx7_32_1_merged135_176
//	input_blurx7_32_1_merged135_177
//	input_blurx7_32_1_merged135_178
//	input_blurx7_32_1_merged135_179
//	input_blurx7_32_1_merged135_180
//	input_blurx7_32_1_merged135_181
//	input_blurx7_32_1_merged135_182
//	input_blurx7_32_1_merged135_183
//	input_blurx7_32_1_merged135_184
//	input_blurx7_32_1_merged135_185
//	input_blurx7_32_1_merged135_186
//	input_blurx7_32_1_merged135_187
//	input_blurx7_32_1_merged135_188
//	input_blurx7_32_1_merged135_189
//	input_blurx7_32_1_merged135_190
//	input_blurx7_32_1_merged135_191
inline hw_uint<1536> input_blurx7_32_1_merged135_read_bundle_read(input_cache& input, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
  // # of ports in bundle: 96
    // input_blurx7_32_1_merged135_96
    // input_blurx7_32_1_merged135_97
    // input_blurx7_32_1_merged135_98
    // input_blurx7_32_1_merged135_99
    // input_blurx7_32_1_merged135_100
    // input_blurx7_32_1_merged135_101
    // input_blurx7_32_1_merged135_102
    // input_blurx7_32_1_merged135_103
    // input_blurx7_32_1_merged135_104
    // input_blurx7_32_1_merged135_105
    // input_blurx7_32_1_merged135_106
    // input_blurx7_32_1_merged135_107
    // input_blurx7_32_1_merged135_108
    // input_blurx7_32_1_merged135_109
    // input_blurx7_32_1_merged135_110
    // input_blurx7_32_1_merged135_111
    // input_blurx7_32_1_merged135_112
    // input_blurx7_32_1_merged135_113
    // input_blurx7_32_1_merged135_114
    // input_blurx7_32_1_merged135_115
    // input_blurx7_32_1_merged135_116
    // input_blurx7_32_1_merged135_117
    // input_blurx7_32_1_merged135_118
    // input_blurx7_32_1_merged135_119
    // input_blurx7_32_1_merged135_120
    // input_blurx7_32_1_merged135_121
    // input_blurx7_32_1_merged135_122
    // input_blurx7_32_1_merged135_123
    // input_blurx7_32_1_merged135_124
    // input_blurx7_32_1_merged135_125
    // input_blurx7_32_1_merged135_126
    // input_blurx7_32_1_merged135_127
    // input_blurx7_32_1_merged135_128
    // input_blurx7_32_1_merged135_129
    // input_blurx7_32_1_merged135_130
    // input_blurx7_32_1_merged135_131
    // input_blurx7_32_1_merged135_132
    // input_blurx7_32_1_merged135_133
    // input_blurx7_32_1_merged135_134
    // input_blurx7_32_1_merged135_135
    // input_blurx7_32_1_merged135_136
    // input_blurx7_32_1_merged135_137
    // input_blurx7_32_1_merged135_138
    // input_blurx7_32_1_merged135_139
    // input_blurx7_32_1_merged135_140
    // input_blurx7_32_1_merged135_141
    // input_blurx7_32_1_merged135_142
    // input_blurx7_32_1_merged135_143
    // input_blurx7_32_1_merged135_144
    // input_blurx7_32_1_merged135_145
    // input_blurx7_32_1_merged135_146
    // input_blurx7_32_1_merged135_147
    // input_blurx7_32_1_merged135_148
    // input_blurx7_32_1_merged135_149
    // input_blurx7_32_1_merged135_150
    // input_blurx7_32_1_merged135_151
    // input_blurx7_32_1_merged135_152
    // input_blurx7_32_1_merged135_153
    // input_blurx7_32_1_merged135_154
    // input_blurx7_32_1_merged135_155
    // input_blurx7_32_1_merged135_156
    // input_blurx7_32_1_merged135_157
    // input_blurx7_32_1_merged135_158
    // input_blurx7_32_1_merged135_159
    // input_blurx7_32_1_merged135_160
    // input_blurx7_32_1_merged135_161
    // input_blurx7_32_1_merged135_162
    // input_blurx7_32_1_merged135_163
    // input_blurx7_32_1_merged135_164
    // input_blurx7_32_1_merged135_165
    // input_blurx7_32_1_merged135_166
    // input_blurx7_32_1_merged135_167
    // input_blurx7_32_1_merged135_168
    // input_blurx7_32_1_merged135_169
    // input_blurx7_32_1_merged135_170
    // input_blurx7_32_1_merged135_171
    // input_blurx7_32_1_merged135_172
    // input_blurx7_32_1_merged135_173
    // input_blurx7_32_1_merged135_174
    // input_blurx7_32_1_merged135_175
    // input_blurx7_32_1_merged135_176
    // input_blurx7_32_1_merged135_177
    // input_blurx7_32_1_merged135_178
    // input_blurx7_32_1_merged135_179
    // input_blurx7_32_1_merged135_180
    // input_blurx7_32_1_merged135_181
    // input_blurx7_32_1_merged135_182
    // input_blurx7_32_1_merged135_183
    // input_blurx7_32_1_merged135_184
    // input_blurx7_32_1_merged135_185
    // input_blurx7_32_1_merged135_186
    // input_blurx7_32_1_merged135_187
    // input_blurx7_32_1_merged135_188
    // input_blurx7_32_1_merged135_189
    // input_blurx7_32_1_merged135_190
    // input_blurx7_32_1_merged135_191

	hw_uint<1536> result;
	hw_uint<16> input_blurx7_32_1_merged135_96_res = input_blurx7_32_1_merged135_96_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<0, 1536>(result, input_blurx7_32_1_merged135_96_res);
	hw_uint<16> input_blurx7_32_1_merged135_97_res = input_blurx7_32_1_merged135_97_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<16, 1536>(result, input_blurx7_32_1_merged135_97_res);
	hw_uint<16> input_blurx7_32_1_merged135_98_res = input_blurx7_32_1_merged135_98_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<32, 1536>(result, input_blurx7_32_1_merged135_98_res);
	hw_uint<16> input_blurx7_32_1_merged135_99_res = input_blurx7_32_1_merged135_99_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<48, 1536>(result, input_blurx7_32_1_merged135_99_res);
	hw_uint<16> input_blurx7_32_1_merged135_100_res = input_blurx7_32_1_merged135_100_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<64, 1536>(result, input_blurx7_32_1_merged135_100_res);
	hw_uint<16> input_blurx7_32_1_merged135_101_res = input_blurx7_32_1_merged135_101_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<80, 1536>(result, input_blurx7_32_1_merged135_101_res);
	hw_uint<16> input_blurx7_32_1_merged135_102_res = input_blurx7_32_1_merged135_102_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<96, 1536>(result, input_blurx7_32_1_merged135_102_res);
	hw_uint<16> input_blurx7_32_1_merged135_103_res = input_blurx7_32_1_merged135_103_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<112, 1536>(result, input_blurx7_32_1_merged135_103_res);
	hw_uint<16> input_blurx7_32_1_merged135_104_res = input_blurx7_32_1_merged135_104_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<128, 1536>(result, input_blurx7_32_1_merged135_104_res);
	hw_uint<16> input_blurx7_32_1_merged135_105_res = input_blurx7_32_1_merged135_105_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<144, 1536>(result, input_blurx7_32_1_merged135_105_res);
	hw_uint<16> input_blurx7_32_1_merged135_106_res = input_blurx7_32_1_merged135_106_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<160, 1536>(result, input_blurx7_32_1_merged135_106_res);
	hw_uint<16> input_blurx7_32_1_merged135_107_res = input_blurx7_32_1_merged135_107_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<176, 1536>(result, input_blurx7_32_1_merged135_107_res);
	hw_uint<16> input_blurx7_32_1_merged135_108_res = input_blurx7_32_1_merged135_108_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<192, 1536>(result, input_blurx7_32_1_merged135_108_res);
	hw_uint<16> input_blurx7_32_1_merged135_109_res = input_blurx7_32_1_merged135_109_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<208, 1536>(result, input_blurx7_32_1_merged135_109_res);
	hw_uint<16> input_blurx7_32_1_merged135_110_res = input_blurx7_32_1_merged135_110_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<224, 1536>(result, input_blurx7_32_1_merged135_110_res);
	hw_uint<16> input_blurx7_32_1_merged135_111_res = input_blurx7_32_1_merged135_111_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<240, 1536>(result, input_blurx7_32_1_merged135_111_res);
	hw_uint<16> input_blurx7_32_1_merged135_112_res = input_blurx7_32_1_merged135_112_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<256, 1536>(result, input_blurx7_32_1_merged135_112_res);
	hw_uint<16> input_blurx7_32_1_merged135_113_res = input_blurx7_32_1_merged135_113_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<272, 1536>(result, input_blurx7_32_1_merged135_113_res);
	hw_uint<16> input_blurx7_32_1_merged135_114_res = input_blurx7_32_1_merged135_114_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<288, 1536>(result, input_blurx7_32_1_merged135_114_res);
	hw_uint<16> input_blurx7_32_1_merged135_115_res = input_blurx7_32_1_merged135_115_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<304, 1536>(result, input_blurx7_32_1_merged135_115_res);
	hw_uint<16> input_blurx7_32_1_merged135_116_res = input_blurx7_32_1_merged135_116_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<320, 1536>(result, input_blurx7_32_1_merged135_116_res);
	hw_uint<16> input_blurx7_32_1_merged135_117_res = input_blurx7_32_1_merged135_117_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<336, 1536>(result, input_blurx7_32_1_merged135_117_res);
	hw_uint<16> input_blurx7_32_1_merged135_118_res = input_blurx7_32_1_merged135_118_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<352, 1536>(result, input_blurx7_32_1_merged135_118_res);
	hw_uint<16> input_blurx7_32_1_merged135_119_res = input_blurx7_32_1_merged135_119_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<368, 1536>(result, input_blurx7_32_1_merged135_119_res);
	hw_uint<16> input_blurx7_32_1_merged135_120_res = input_blurx7_32_1_merged135_120_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<384, 1536>(result, input_blurx7_32_1_merged135_120_res);
	hw_uint<16> input_blurx7_32_1_merged135_121_res = input_blurx7_32_1_merged135_121_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<400, 1536>(result, input_blurx7_32_1_merged135_121_res);
	hw_uint<16> input_blurx7_32_1_merged135_122_res = input_blurx7_32_1_merged135_122_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<416, 1536>(result, input_blurx7_32_1_merged135_122_res);
	hw_uint<16> input_blurx7_32_1_merged135_123_res = input_blurx7_32_1_merged135_123_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<432, 1536>(result, input_blurx7_32_1_merged135_123_res);
	hw_uint<16> input_blurx7_32_1_merged135_124_res = input_blurx7_32_1_merged135_124_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<448, 1536>(result, input_blurx7_32_1_merged135_124_res);
	hw_uint<16> input_blurx7_32_1_merged135_125_res = input_blurx7_32_1_merged135_125_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<464, 1536>(result, input_blurx7_32_1_merged135_125_res);
	hw_uint<16> input_blurx7_32_1_merged135_126_res = input_blurx7_32_1_merged135_126_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<480, 1536>(result, input_blurx7_32_1_merged135_126_res);
	hw_uint<16> input_blurx7_32_1_merged135_127_res = input_blurx7_32_1_merged135_127_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<496, 1536>(result, input_blurx7_32_1_merged135_127_res);
	hw_uint<16> input_blurx7_32_1_merged135_128_res = input_blurx7_32_1_merged135_128_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<512, 1536>(result, input_blurx7_32_1_merged135_128_res);
	hw_uint<16> input_blurx7_32_1_merged135_129_res = input_blurx7_32_1_merged135_129_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<528, 1536>(result, input_blurx7_32_1_merged135_129_res);
	hw_uint<16> input_blurx7_32_1_merged135_130_res = input_blurx7_32_1_merged135_130_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<544, 1536>(result, input_blurx7_32_1_merged135_130_res);
	hw_uint<16> input_blurx7_32_1_merged135_131_res = input_blurx7_32_1_merged135_131_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<560, 1536>(result, input_blurx7_32_1_merged135_131_res);
	hw_uint<16> input_blurx7_32_1_merged135_132_res = input_blurx7_32_1_merged135_132_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<576, 1536>(result, input_blurx7_32_1_merged135_132_res);
	hw_uint<16> input_blurx7_32_1_merged135_133_res = input_blurx7_32_1_merged135_133_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<592, 1536>(result, input_blurx7_32_1_merged135_133_res);
	hw_uint<16> input_blurx7_32_1_merged135_134_res = input_blurx7_32_1_merged135_134_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<608, 1536>(result, input_blurx7_32_1_merged135_134_res);
	hw_uint<16> input_blurx7_32_1_merged135_135_res = input_blurx7_32_1_merged135_135_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<624, 1536>(result, input_blurx7_32_1_merged135_135_res);
	hw_uint<16> input_blurx7_32_1_merged135_136_res = input_blurx7_32_1_merged135_136_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<640, 1536>(result, input_blurx7_32_1_merged135_136_res);
	hw_uint<16> input_blurx7_32_1_merged135_137_res = input_blurx7_32_1_merged135_137_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<656, 1536>(result, input_blurx7_32_1_merged135_137_res);
	hw_uint<16> input_blurx7_32_1_merged135_138_res = input_blurx7_32_1_merged135_138_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<672, 1536>(result, input_blurx7_32_1_merged135_138_res);
	hw_uint<16> input_blurx7_32_1_merged135_139_res = input_blurx7_32_1_merged135_139_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<688, 1536>(result, input_blurx7_32_1_merged135_139_res);
	hw_uint<16> input_blurx7_32_1_merged135_140_res = input_blurx7_32_1_merged135_140_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<704, 1536>(result, input_blurx7_32_1_merged135_140_res);
	hw_uint<16> input_blurx7_32_1_merged135_141_res = input_blurx7_32_1_merged135_141_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<720, 1536>(result, input_blurx7_32_1_merged135_141_res);
	hw_uint<16> input_blurx7_32_1_merged135_142_res = input_blurx7_32_1_merged135_142_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<736, 1536>(result, input_blurx7_32_1_merged135_142_res);
	hw_uint<16> input_blurx7_32_1_merged135_143_res = input_blurx7_32_1_merged135_143_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<752, 1536>(result, input_blurx7_32_1_merged135_143_res);
	hw_uint<16> input_blurx7_32_1_merged135_144_res = input_blurx7_32_1_merged135_144_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<768, 1536>(result, input_blurx7_32_1_merged135_144_res);
	hw_uint<16> input_blurx7_32_1_merged135_145_res = input_blurx7_32_1_merged135_145_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<784, 1536>(result, input_blurx7_32_1_merged135_145_res);
	hw_uint<16> input_blurx7_32_1_merged135_146_res = input_blurx7_32_1_merged135_146_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<800, 1536>(result, input_blurx7_32_1_merged135_146_res);
	hw_uint<16> input_blurx7_32_1_merged135_147_res = input_blurx7_32_1_merged135_147_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<816, 1536>(result, input_blurx7_32_1_merged135_147_res);
	hw_uint<16> input_blurx7_32_1_merged135_148_res = input_blurx7_32_1_merged135_148_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<832, 1536>(result, input_blurx7_32_1_merged135_148_res);
	hw_uint<16> input_blurx7_32_1_merged135_149_res = input_blurx7_32_1_merged135_149_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<848, 1536>(result, input_blurx7_32_1_merged135_149_res);
	hw_uint<16> input_blurx7_32_1_merged135_150_res = input_blurx7_32_1_merged135_150_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<864, 1536>(result, input_blurx7_32_1_merged135_150_res);
	hw_uint<16> input_blurx7_32_1_merged135_151_res = input_blurx7_32_1_merged135_151_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<880, 1536>(result, input_blurx7_32_1_merged135_151_res);
	hw_uint<16> input_blurx7_32_1_merged135_152_res = input_blurx7_32_1_merged135_152_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<896, 1536>(result, input_blurx7_32_1_merged135_152_res);
	hw_uint<16> input_blurx7_32_1_merged135_153_res = input_blurx7_32_1_merged135_153_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<912, 1536>(result, input_blurx7_32_1_merged135_153_res);
	hw_uint<16> input_blurx7_32_1_merged135_154_res = input_blurx7_32_1_merged135_154_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<928, 1536>(result, input_blurx7_32_1_merged135_154_res);
	hw_uint<16> input_blurx7_32_1_merged135_155_res = input_blurx7_32_1_merged135_155_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<944, 1536>(result, input_blurx7_32_1_merged135_155_res);
	hw_uint<16> input_blurx7_32_1_merged135_156_res = input_blurx7_32_1_merged135_156_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<960, 1536>(result, input_blurx7_32_1_merged135_156_res);
	hw_uint<16> input_blurx7_32_1_merged135_157_res = input_blurx7_32_1_merged135_157_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<976, 1536>(result, input_blurx7_32_1_merged135_157_res);
	hw_uint<16> input_blurx7_32_1_merged135_158_res = input_blurx7_32_1_merged135_158_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<992, 1536>(result, input_blurx7_32_1_merged135_158_res);
	hw_uint<16> input_blurx7_32_1_merged135_159_res = input_blurx7_32_1_merged135_159_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1008, 1536>(result, input_blurx7_32_1_merged135_159_res);
	hw_uint<16> input_blurx7_32_1_merged135_160_res = input_blurx7_32_1_merged135_160_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1024, 1536>(result, input_blurx7_32_1_merged135_160_res);
	hw_uint<16> input_blurx7_32_1_merged135_161_res = input_blurx7_32_1_merged135_161_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1040, 1536>(result, input_blurx7_32_1_merged135_161_res);
	hw_uint<16> input_blurx7_32_1_merged135_162_res = input_blurx7_32_1_merged135_162_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1056, 1536>(result, input_blurx7_32_1_merged135_162_res);
	hw_uint<16> input_blurx7_32_1_merged135_163_res = input_blurx7_32_1_merged135_163_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1072, 1536>(result, input_blurx7_32_1_merged135_163_res);
	hw_uint<16> input_blurx7_32_1_merged135_164_res = input_blurx7_32_1_merged135_164_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1088, 1536>(result, input_blurx7_32_1_merged135_164_res);
	hw_uint<16> input_blurx7_32_1_merged135_165_res = input_blurx7_32_1_merged135_165_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1104, 1536>(result, input_blurx7_32_1_merged135_165_res);
	hw_uint<16> input_blurx7_32_1_merged135_166_res = input_blurx7_32_1_merged135_166_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1120, 1536>(result, input_blurx7_32_1_merged135_166_res);
	hw_uint<16> input_blurx7_32_1_merged135_167_res = input_blurx7_32_1_merged135_167_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1136, 1536>(result, input_blurx7_32_1_merged135_167_res);
	hw_uint<16> input_blurx7_32_1_merged135_168_res = input_blurx7_32_1_merged135_168_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1152, 1536>(result, input_blurx7_32_1_merged135_168_res);
	hw_uint<16> input_blurx7_32_1_merged135_169_res = input_blurx7_32_1_merged135_169_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1168, 1536>(result, input_blurx7_32_1_merged135_169_res);
	hw_uint<16> input_blurx7_32_1_merged135_170_res = input_blurx7_32_1_merged135_170_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1184, 1536>(result, input_blurx7_32_1_merged135_170_res);
	hw_uint<16> input_blurx7_32_1_merged135_171_res = input_blurx7_32_1_merged135_171_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1200, 1536>(result, input_blurx7_32_1_merged135_171_res);
	hw_uint<16> input_blurx7_32_1_merged135_172_res = input_blurx7_32_1_merged135_172_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1216, 1536>(result, input_blurx7_32_1_merged135_172_res);
	hw_uint<16> input_blurx7_32_1_merged135_173_res = input_blurx7_32_1_merged135_173_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1232, 1536>(result, input_blurx7_32_1_merged135_173_res);
	hw_uint<16> input_blurx7_32_1_merged135_174_res = input_blurx7_32_1_merged135_174_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1248, 1536>(result, input_blurx7_32_1_merged135_174_res);
	hw_uint<16> input_blurx7_32_1_merged135_175_res = input_blurx7_32_1_merged135_175_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1264, 1536>(result, input_blurx7_32_1_merged135_175_res);
	hw_uint<16> input_blurx7_32_1_merged135_176_res = input_blurx7_32_1_merged135_176_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1280, 1536>(result, input_blurx7_32_1_merged135_176_res);
	hw_uint<16> input_blurx7_32_1_merged135_177_res = input_blurx7_32_1_merged135_177_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1296, 1536>(result, input_blurx7_32_1_merged135_177_res);
	hw_uint<16> input_blurx7_32_1_merged135_178_res = input_blurx7_32_1_merged135_178_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1312, 1536>(result, input_blurx7_32_1_merged135_178_res);
	hw_uint<16> input_blurx7_32_1_merged135_179_res = input_blurx7_32_1_merged135_179_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1328, 1536>(result, input_blurx7_32_1_merged135_179_res);
	hw_uint<16> input_blurx7_32_1_merged135_180_res = input_blurx7_32_1_merged135_180_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1344, 1536>(result, input_blurx7_32_1_merged135_180_res);
	hw_uint<16> input_blurx7_32_1_merged135_181_res = input_blurx7_32_1_merged135_181_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1360, 1536>(result, input_blurx7_32_1_merged135_181_res);
	hw_uint<16> input_blurx7_32_1_merged135_182_res = input_blurx7_32_1_merged135_182_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1376, 1536>(result, input_blurx7_32_1_merged135_182_res);
	hw_uint<16> input_blurx7_32_1_merged135_183_res = input_blurx7_32_1_merged135_183_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1392, 1536>(result, input_blurx7_32_1_merged135_183_res);
	hw_uint<16> input_blurx7_32_1_merged135_184_res = input_blurx7_32_1_merged135_184_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1408, 1536>(result, input_blurx7_32_1_merged135_184_res);
	hw_uint<16> input_blurx7_32_1_merged135_185_res = input_blurx7_32_1_merged135_185_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1424, 1536>(result, input_blurx7_32_1_merged135_185_res);
	hw_uint<16> input_blurx7_32_1_merged135_186_res = input_blurx7_32_1_merged135_186_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1440, 1536>(result, input_blurx7_32_1_merged135_186_res);
	hw_uint<16> input_blurx7_32_1_merged135_187_res = input_blurx7_32_1_merged135_187_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1456, 1536>(result, input_blurx7_32_1_merged135_187_res);
	hw_uint<16> input_blurx7_32_1_merged135_188_res = input_blurx7_32_1_merged135_188_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1472, 1536>(result, input_blurx7_32_1_merged135_188_res);
	hw_uint<16> input_blurx7_32_1_merged135_189_res = input_blurx7_32_1_merged135_189_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1488, 1536>(result, input_blurx7_32_1_merged135_189_res);
	hw_uint<16> input_blurx7_32_1_merged135_190_res = input_blurx7_32_1_merged135_190_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1504, 1536>(result, input_blurx7_32_1_merged135_190_res);
	hw_uint<16> input_blurx7_32_1_merged135_191_res = input_blurx7_32_1_merged135_191_select(input, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1520, 1536>(result, input_blurx7_32_1_merged135_191_res);
	return result;
}

// input_1_merged132_write
//	input_input_1_merged132_0
//	input_input_1_merged132_1
//	input_input_1_merged132_2
//	input_input_1_merged132_3
//	input_input_1_merged132_4
//	input_input_1_merged132_5
//	input_input_1_merged132_6
//	input_input_1_merged132_7
//	input_input_1_merged132_8
//	input_input_1_merged132_9
//	input_input_1_merged132_10
//	input_input_1_merged132_11
//	input_input_1_merged132_12
//	input_input_1_merged132_13
//	input_input_1_merged132_14
//	input_input_1_merged132_15
//	input_input_1_merged132_16
//	input_input_1_merged132_17
//	input_input_1_merged132_18
//	input_input_1_merged132_19
//	input_input_1_merged132_20
//	input_input_1_merged132_21
//	input_input_1_merged132_22
//	input_input_1_merged132_23
//	input_input_1_merged132_24
//	input_input_1_merged132_25
//	input_input_1_merged132_26
//	input_input_1_merged132_27
//	input_input_1_merged132_28
//	input_input_1_merged132_29
//	input_input_1_merged132_30
//	input_input_1_merged132_31
inline void input_input_1_merged132_write_bundle_write(hw_uint<512>& input_1_merged132_write, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
	hw_uint<16> input_input_1_merged132_0_res = input_1_merged132_write.extract<0, 15>();
	input_input_1_merged132_0_write(input_input_1_merged132_0_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_1_res = input_1_merged132_write.extract<16, 31>();
	input_input_1_merged132_1_write(input_input_1_merged132_1_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_2_res = input_1_merged132_write.extract<32, 47>();
	input_input_1_merged132_2_write(input_input_1_merged132_2_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_3_res = input_1_merged132_write.extract<48, 63>();
	input_input_1_merged132_3_write(input_input_1_merged132_3_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_4_res = input_1_merged132_write.extract<64, 79>();
	input_input_1_merged132_4_write(input_input_1_merged132_4_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_5_res = input_1_merged132_write.extract<80, 95>();
	input_input_1_merged132_5_write(input_input_1_merged132_5_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_6_res = input_1_merged132_write.extract<96, 111>();
	input_input_1_merged132_6_write(input_input_1_merged132_6_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_7_res = input_1_merged132_write.extract<112, 127>();
	input_input_1_merged132_7_write(input_input_1_merged132_7_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_8_res = input_1_merged132_write.extract<128, 143>();
	input_input_1_merged132_8_write(input_input_1_merged132_8_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_9_res = input_1_merged132_write.extract<144, 159>();
	input_input_1_merged132_9_write(input_input_1_merged132_9_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_10_res = input_1_merged132_write.extract<160, 175>();
	input_input_1_merged132_10_write(input_input_1_merged132_10_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_11_res = input_1_merged132_write.extract<176, 191>();
	input_input_1_merged132_11_write(input_input_1_merged132_11_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_12_res = input_1_merged132_write.extract<192, 207>();
	input_input_1_merged132_12_write(input_input_1_merged132_12_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_13_res = input_1_merged132_write.extract<208, 223>();
	input_input_1_merged132_13_write(input_input_1_merged132_13_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_14_res = input_1_merged132_write.extract<224, 239>();
	input_input_1_merged132_14_write(input_input_1_merged132_14_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_15_res = input_1_merged132_write.extract<240, 255>();
	input_input_1_merged132_15_write(input_input_1_merged132_15_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_16_res = input_1_merged132_write.extract<256, 271>();
	input_input_1_merged132_16_write(input_input_1_merged132_16_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_17_res = input_1_merged132_write.extract<272, 287>();
	input_input_1_merged132_17_write(input_input_1_merged132_17_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_18_res = input_1_merged132_write.extract<288, 303>();
	input_input_1_merged132_18_write(input_input_1_merged132_18_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_19_res = input_1_merged132_write.extract<304, 319>();
	input_input_1_merged132_19_write(input_input_1_merged132_19_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_20_res = input_1_merged132_write.extract<320, 335>();
	input_input_1_merged132_20_write(input_input_1_merged132_20_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_21_res = input_1_merged132_write.extract<336, 351>();
	input_input_1_merged132_21_write(input_input_1_merged132_21_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_22_res = input_1_merged132_write.extract<352, 367>();
	input_input_1_merged132_22_write(input_input_1_merged132_22_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_23_res = input_1_merged132_write.extract<368, 383>();
	input_input_1_merged132_23_write(input_input_1_merged132_23_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_24_res = input_1_merged132_write.extract<384, 399>();
	input_input_1_merged132_24_write(input_input_1_merged132_24_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_25_res = input_1_merged132_write.extract<400, 415>();
	input_input_1_merged132_25_write(input_input_1_merged132_25_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_26_res = input_1_merged132_write.extract<416, 431>();
	input_input_1_merged132_26_write(input_input_1_merged132_26_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_27_res = input_1_merged132_write.extract<432, 447>();
	input_input_1_merged132_27_write(input_input_1_merged132_27_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_28_res = input_1_merged132_write.extract<448, 463>();
	input_input_1_merged132_28_write(input_input_1_merged132_28_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_29_res = input_1_merged132_write.extract<464, 479>();
	input_input_1_merged132_29_write(input_input_1_merged132_29_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_30_res = input_1_merged132_write.extract<480, 495>();
	input_input_1_merged132_30_write(input_input_1_merged132_30_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged132_31_res = input_1_merged132_write.extract<496, 511>();
	input_input_1_merged132_31_write(input_input_1_merged132_31_res, input, root, input_0, input_1, dynamic_address);
}

// Total re-use buffer capacity: 1488 bits


// Operation logic
inline void input_1_merged132(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */input_arg, input_cache& input, int root, int input_0, int input_1) {
  // Dynamic address computation

	// Consume: input_arg
	auto input_arg_1_m__lp_32_m_input_1__p__0_rp___p__0_p_0_c_____1_m_input_0__p__0_p_0_value = input_arg.read();
	auto compute_result = input_1_cu130(input_arg_1_m__lp_32_m_input_1__p__0_rp___p__0_p_0_c_____1_m_input_0__p__0_p_0_value);
	// Produce: input
	input_input_1_merged132_write_bundle_write(/* arg names */compute_result, input, root, input_0, input_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void blurx7_32_1_merged135(input_cache& input, HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */blurx7_32, int root, int blurx7_32_0, int blurx7_32_1) {
  // Dynamic address computation

	// Consume: input
	auto input_1_m__lp_32_m_blurx7_32_1__p__0_rp___p__0_p_0_c_____1_m_blurx7_32_0__p__0_p_0_value = input_blurx7_32_1_merged135_read_bundle_read(input/* source_delay */, root, blurx7_32_0, blurx7_32_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = blurx7_32_1_cu133(input_1_m__lp_32_m_blurx7_32_1__p__0_rp___p__0_p_0_c_____1_m_blurx7_32_0__p__0_p_0_value);
	// Produce: blurx7_32
	blurx7_32.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void blurx7_32_opt(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 32 */input_arg, HWStream<hw_uint<512> >& /* get_args num ports = 32 */blurx7_32) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("blurx7_32_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  input_cache input;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60; blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
//   { input_1_merged132[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
// Condition for input_1_merged132(((((1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1079 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((60 + -1*i2)) >= 0)))
//   { blurx7_32_1_merged135[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
// Condition for blurx7_32_1_merged135(((((-1 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1079 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((60 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 0 <= i1 <= 1079 and i2 <= 60 and 0 <= i3 <= 1 and i3 <= i2 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 1079; i1++) {
	    for (int i2 = 0; i2 <= 60; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          input_1_merged132(input_arg /* buf name */, input, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i2 > 0 }
	        // { [i0, i1, i2] : i2 > 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1 + 1*i2)) >= 0)))) {
	          blurx7_32_1_merged135(input /* buf name */, blurx7_32, 0, ((1*i1)), ((-1 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void blurx7_32_opt_wrapper(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 32 */input_arg, HWStream<hw_uint<512> >& /* get_args num ports = 32 */blurx7_32, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    blurx7_32_opt(input_arg, blurx7_32);
  }
}
#ifdef __VIVADO_SYNTH__
  // { blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[31 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[30 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[29 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[28 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[27 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[26 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[25 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[24 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[23 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[22 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[21 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[20 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[19 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[18 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[17 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[16 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[15 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[14 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[13 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[12 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[11 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[10 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[9 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[8 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[7 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[6 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[5 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[4 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[3 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[2 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[1 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged135[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
const int blurx7_32_1_merged135_write_pipe0_num_transfers = 64800;
  // { input_1_merged132[root = 0, input_0, input_1] -> input_arg[31 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[30 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[29 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[28 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[27 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[26 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[25 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[24 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[23 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[22 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[21 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[20 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[19 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[18 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[17 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[16 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[15 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[14 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[13 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[12 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[11 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[10 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[9 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[8 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[7 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[6 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[5 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[4 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[3 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[2 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[1 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged132[root = 0, input_0, input_1] -> input_arg[32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60 }
const int input_1_merged132_read_pipe0_num_transfers = 65880;


extern "C" {

void blurx7_32_opt_accel(hw_uint<512>* input_1_merged132_read_pipe0, hw_uint<512>* blurx7_32_1_merged135_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = input_1_merged132_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = blurx7_32_1_merged135_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = input_1_merged132_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = blurx7_32_1_merged135_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<512> > input_1_merged132_read_pipe0_channel;
  static HWStream<hw_uint<512> > blurx7_32_1_merged135_write_pipe0_channel;

  burst_read<512>(input_1_merged132_read_pipe0, input_1_merged132_read_pipe0_channel, input_1_merged132_read_pipe0_num_transfers*size);

  blurx7_32_opt_wrapper(input_1_merged132_read_pipe0_channel, blurx7_32_1_merged135_write_pipe0_channel, size);

  burst_write<512>(blurx7_32_1_merged135_write_pipe0, blurx7_32_1_merged135_write_pipe0_channel, blurx7_32_1_merged135_write_pipe0_num_transfers*size);
}

}
extern "C" {

void blurx7_32_opt_rdai(HWStream<hw_uint<512> >& input_1_merged132_read_pipe0, HWStream<hw_uint<512> >&  blurx7_32_1_merged135_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = input_1_merged132_read_pipe0
#pragma HLS INTERFACE axis register port = blurx7_32_1_merged135_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  blurx7_32_opt(input_1_merged132_read_pipe0, blurx7_32_1_merged135_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

