Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Sun Jun 16 18:53:19 2024
| Host         : GoodKook-Skull running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_wrapper_timing_summary_routed.rpt -pb cpu_wrapper_timing_summary_routed.pb -rpx cpu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    484.692        0.000                      0                  776        0.049        0.000                      0                  776      249.500        0.000                       0                   283  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
dut_clk_pin  {0.000 250.000}      500.000         2.000           
emu_clk_pin  {0.000 250.000}      500.000         2.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dut_clk_pin       484.692        0.000                      0                  529        0.251        0.000                      0                  529      249.500        0.000                       0                   165  
emu_clk_pin       491.480        0.000                      0                   63        0.049        0.000                      0                   63      249.500        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
emu_clk_pin   dut_clk_pin       486.154        0.000                      0                  548        0.132        0.000                      0                  548  
dut_clk_pin   emu_clk_pin       489.564        0.000                      0                   33        0.107        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  emu_clk_pin        dut_clk_pin            494.211        0.000                      0                  135        0.191        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        dut_clk_pin                 
(none)        emu_clk_pin                 
(none)                      emu_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      484.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      249.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             484.692ns  (required time - arrival time)
  Source:                 _1332_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1350_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        15.316ns  (logic 4.242ns (27.696%)  route 11.074ns (72.304%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 504.921 - 500.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1491_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1197_/O
                         net (fo=164, routed)         1.623     5.215    u_cpu.clk
    SLICE_X12Y115        FDCE                                         r  _1332_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDCE (Prop_fdce_C_Q)         0.518     5.733 r  _1332_/Q
                         net (fo=78, routed)          4.240     9.973    _0052_[4]
    SLICE_X3Y111         MUXF7 (Prop_muxf7_S_O)       0.296    10.269 r  _0469_/O
                         net (fo=1, routed)           0.000    10.269    _0002_
    SLICE_X3Y111         MUXF8 (Prop_muxf8_I0_O)      0.104    10.373 r  _0473_/O
                         net (fo=12, routed)          0.986    11.360    _0008_[3]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.316    11.676 f  _0489_/O
                         net (fo=7, routed)           1.135    12.811    _0283_[0]
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.152    12.963 f  _0632_/O
                         net (fo=2, routed)           0.584    13.547    _0393_[2]
    SLICE_X1Y106         LUT6 (Prop_lut6_I2_O)        0.326    13.873 r  _0838_/O
                         net (fo=4, routed)           1.381    15.254    _0080_[2]
    SLICE_X10Y108        LUT3 (Prop_lut3_I0_O)        0.124    15.378 r  _1131_/O
                         net (fo=1, routed)           0.000    15.378    _0151_
    SLICE_X10Y108        MUXF7 (Prop_muxf7_I1_O)      0.247    15.625 r  _1132_/O
                         net (fo=1, routed)           0.507    16.132    _0253_[1]
    SLICE_X9Y108         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.938    17.070 r  _1194_/O[3]
                         net (fo=2, routed)           0.781    17.850    _0255_[3]
    SLICE_X9Y110         LUT6 (Prop_lut6_I4_O)        0.306    18.156 r  _1170_/O
                         net (fo=2, routed)           0.483    18.639    u_cpu.u_ALU8.temp_HC
    SLICE_X8Y109         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.614    19.253 r  _1192_/O[2]
                         net (fo=2, routed)           0.978    20.231    _0251_[2]
    SLICE_X10Y109        LUT6 (Prop_lut6_I1_O)        0.301    20.532 r  _1171_/O
                         net (fo=1, routed)           0.000    20.532    _0214_
    SLICE_X10Y109        FDCE                                         r  _1350_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.509   504.921    u_cpu.clk
    SLICE_X10Y109        FDCE                                         r  _1350_/C
                         clock pessimism              0.259   505.180    
                         clock uncertainty           -0.035   505.145    
    SLICE_X10Y109        FDCE (Setup_fdce_C_D)        0.079   505.224    _1350_
  -------------------------------------------------------------------
                         required time                        505.224    
                         arrival time                         -20.532    
  -------------------------------------------------------------------
                         slack                                484.692    

Slack (MET) :             484.758ns  (required time - arrival time)
  Source:                 Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.0.genblk1.genblk1.upper/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        14.411ns  (logic 3.787ns (26.279%)  route 10.624ns (73.721%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 504.960 - 500.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1491_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1197_/O
                         net (fo=164, routed)         1.654     5.247    u_cpu.clk
    RAMB36_X0Y24         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.119 r  Memory.0.1.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.184    Memory.0.1.genblk1.genblk1.CAS_A
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.609 r  Memory.0.1.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           1.543    10.152    DI_M[1]
    SLICE_X3Y112         LUT5 (Prop_lut5_I0_O)        0.124    10.276 r  _0484_/O
                         net (fo=9, routed)           2.922    13.197    _0311_[3]
    SLICE_X10Y103        LUT6 (Prop_lut6_I3_O)        0.124    13.321 f  _0479_/O
                         net (fo=1, routed)           1.074    14.395    _0312_[1]
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.124    14.519 r  _0460_/O
                         net (fo=4, routed)           1.402    15.921    AB[1]
    SLICE_X7Y101         LUT3 (Prop_lut3_I1_O)        0.118    16.039 r  _1087_/O
                         net (fo=16, routed)          3.619    19.658    _Address[1]
    RAMB36_X0Y27         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.upper/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.547   504.960    u_cpu.clk
    RAMB36_X0Y27         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.259   505.219    
                         clock uncertainty           -0.035   505.183    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   504.415    Memory.0.0.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.415    
                         arrival time                         -19.658    
  -------------------------------------------------------------------
                         slack                                484.758    

Slack (MET) :             485.021ns  (required time - arrival time)
  Source:                 Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.7.genblk1.genblk1.lower/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        14.073ns  (logic 3.787ns (26.910%)  route 10.286ns (73.090%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 504.964 - 500.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1491_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1197_/O
                         net (fo=164, routed)         1.654     5.247    u_cpu.clk
    RAMB36_X0Y24         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.119 r  Memory.0.1.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.184    Memory.0.1.genblk1.genblk1.CAS_A
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.609 r  Memory.0.1.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           1.543    10.152    DI_M[1]
    SLICE_X3Y112         LUT5 (Prop_lut5_I0_O)        0.124    10.276 r  _0484_/O
                         net (fo=9, routed)           2.922    13.197    _0311_[3]
    SLICE_X10Y103        LUT6 (Prop_lut6_I3_O)        0.124    13.321 f  _0479_/O
                         net (fo=1, routed)           1.074    14.395    _0312_[1]
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.124    14.519 r  _0460_/O
                         net (fo=4, routed)           1.402    15.921    AB[1]
    SLICE_X7Y101         LUT3 (Prop_lut3_I1_O)        0.118    16.039 r  _1087_/O
                         net (fo=16, routed)          3.281    19.320    _Address[1]
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.552   504.964    u_cpu.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.180   505.144    
                         clock uncertainty           -0.035   505.109    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   504.341    Memory.0.7.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.341    
                         arrival time                         -19.320    
  -------------------------------------------------------------------
                         slack                                485.021    

Slack (MET) :             485.092ns  (required time - arrival time)
  Source:                 Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.0.genblk1.genblk1.lower/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        14.073ns  (logic 3.787ns (26.910%)  route 10.286ns (73.090%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1491_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1197_/O
                         net (fo=164, routed)         1.654     5.247    u_cpu.clk
    RAMB36_X0Y24         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.119 r  Memory.0.1.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.184    Memory.0.1.genblk1.genblk1.CAS_A
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.609 r  Memory.0.1.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           1.543    10.152    DI_M[1]
    SLICE_X3Y112         LUT5 (Prop_lut5_I0_O)        0.124    10.276 r  _0484_/O
                         net (fo=9, routed)           2.922    13.197    _0311_[3]
    SLICE_X10Y103        LUT6 (Prop_lut6_I3_O)        0.124    13.321 f  _0479_/O
                         net (fo=1, routed)           1.074    14.395    _0312_[1]
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.124    14.519 r  _0460_/O
                         net (fo=4, routed)           1.402    15.921    AB[1]
    SLICE_X7Y101         LUT3 (Prop_lut3_I1_O)        0.118    16.039 r  _1087_/O
                         net (fo=16, routed)          3.281    19.320    _Address[1]
    RAMB36_X0Y26         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.lower/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.543   504.956    u_cpu.clk
    RAMB36_X0Y26         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.259   505.215    
                         clock uncertainty           -0.035   505.179    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   504.411    Memory.0.0.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.411    
                         arrival time                         -19.320    
  -------------------------------------------------------------------
                         slack                                485.092    

Slack (MET) :             485.199ns  (required time - arrival time)
  Source:                 Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.6.genblk1.genblk1.upper/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        13.887ns  (logic 3.787ns (27.270%)  route 10.100ns (72.730%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 504.948 - 500.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1491_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1197_/O
                         net (fo=164, routed)         1.654     5.247    u_cpu.clk
    RAMB36_X0Y24         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.119 r  Memory.0.1.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.184    Memory.0.1.genblk1.genblk1.CAS_A
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.609 r  Memory.0.1.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           1.543    10.152    DI_M[1]
    SLICE_X3Y112         LUT5 (Prop_lut5_I0_O)        0.124    10.276 r  _0484_/O
                         net (fo=9, routed)           2.922    13.197    _0311_[3]
    SLICE_X10Y103        LUT6 (Prop_lut6_I3_O)        0.124    13.321 f  _0479_/O
                         net (fo=1, routed)           1.074    14.395    _0312_[1]
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.124    14.519 r  _0460_/O
                         net (fo=4, routed)           1.402    15.921    AB[1]
    SLICE_X7Y101         LUT3 (Prop_lut3_I1_O)        0.118    16.039 r  _1087_/O
                         net (fo=16, routed)          3.095    19.134    _Address[1]
    RAMB36_X1Y21         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.upper/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.536   504.949    u_cpu.clk
    RAMB36_X1Y21         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.188   505.137    
                         clock uncertainty           -0.035   505.101    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   504.333    Memory.0.6.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.333    
                         arrival time                         -19.134    
  -------------------------------------------------------------------
                         slack                                485.199    

Slack (MET) :             485.362ns  (required time - arrival time)
  Source:                 Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        13.735ns  (logic 3.787ns (27.572%)  route 9.948ns (72.428%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 504.967 - 500.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1491_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1197_/O
                         net (fo=164, routed)         1.654     5.247    u_cpu.clk
    RAMB36_X0Y24         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.119 r  Memory.0.1.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.184    Memory.0.1.genblk1.genblk1.CAS_A
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.609 r  Memory.0.1.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           1.543    10.152    DI_M[1]
    SLICE_X3Y112         LUT5 (Prop_lut5_I0_O)        0.124    10.276 r  _0484_/O
                         net (fo=9, routed)           2.922    13.197    _0311_[3]
    SLICE_X10Y103        LUT6 (Prop_lut6_I3_O)        0.124    13.321 f  _0479_/O
                         net (fo=1, routed)           1.074    14.395    _0312_[1]
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.124    14.519 r  _0460_/O
                         net (fo=4, routed)           1.402    15.921    AB[1]
    SLICE_X7Y101         LUT3 (Prop_lut3_I1_O)        0.118    16.039 r  _1087_/O
                         net (fo=16, routed)          2.943    18.982    _Address[1]
    RAMB36_X0Y15         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.555   504.967    u_cpu.clk
    RAMB36_X0Y15         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.180   505.147    
                         clock uncertainty           -0.035   505.112    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   504.344    Memory.0.7.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.344    
                         arrival time                         -18.982    
  -------------------------------------------------------------------
                         slack                                485.362    

Slack (MET) :             485.425ns  (required time - arrival time)
  Source:                 Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.1.genblk1.genblk1.upper/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        13.735ns  (logic 3.787ns (27.572%)  route 9.948ns (72.428%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 504.951 - 500.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1491_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1197_/O
                         net (fo=164, routed)         1.654     5.247    u_cpu.clk
    RAMB36_X0Y24         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.119 r  Memory.0.1.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.184    Memory.0.1.genblk1.genblk1.CAS_A
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.609 r  Memory.0.1.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           1.543    10.152    DI_M[1]
    SLICE_X3Y112         LUT5 (Prop_lut5_I0_O)        0.124    10.276 r  _0484_/O
                         net (fo=9, routed)           2.922    13.197    _0311_[3]
    SLICE_X10Y103        LUT6 (Prop_lut6_I3_O)        0.124    13.321 f  _0479_/O
                         net (fo=1, routed)           1.074    14.395    _0312_[1]
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.124    14.519 r  _0460_/O
                         net (fo=4, routed)           1.402    15.921    AB[1]
    SLICE_X7Y101         LUT3 (Prop_lut3_I1_O)        0.118    16.039 r  _1087_/O
                         net (fo=16, routed)          2.943    18.982    _Address[1]
    RAMB36_X0Y25         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.upper/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.538   504.951    u_cpu.clk
    RAMB36_X0Y25         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.259   505.210    
                         clock uncertainty           -0.035   505.174    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   504.406    Memory.0.1.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.406    
                         arrival time                         -18.982    
  -------------------------------------------------------------------
                         slack                                485.425    

Slack (MET) :             485.538ns  (required time - arrival time)
  Source:                 Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.6.genblk1.genblk1.lower/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        13.549ns  (logic 3.787ns (27.950%)  route 9.762ns (72.050%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 504.949 - 500.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1491_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1197_/O
                         net (fo=164, routed)         1.654     5.247    u_cpu.clk
    RAMB36_X0Y24         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.119 r  Memory.0.1.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.184    Memory.0.1.genblk1.genblk1.CAS_A
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.609 r  Memory.0.1.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           1.543    10.152    DI_M[1]
    SLICE_X3Y112         LUT5 (Prop_lut5_I0_O)        0.124    10.276 r  _0484_/O
                         net (fo=9, routed)           2.922    13.197    _0311_[3]
    SLICE_X10Y103        LUT6 (Prop_lut6_I3_O)        0.124    13.321 f  _0479_/O
                         net (fo=1, routed)           1.074    14.395    _0312_[1]
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.124    14.519 r  _0460_/O
                         net (fo=4, routed)           1.402    15.921    AB[1]
    SLICE_X7Y101         LUT3 (Prop_lut3_I1_O)        0.118    16.039 r  _1087_/O
                         net (fo=16, routed)          2.757    18.796    _Address[1]
    RAMB36_X1Y20         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.lower/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.537   504.949    u_cpu.clk
    RAMB36_X1Y20         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.188   505.137    
                         clock uncertainty           -0.035   505.102    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   504.334    Memory.0.6.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.334    
                         arrival time                         -18.796    
  -------------------------------------------------------------------
                         slack                                485.538    

Slack (MET) :             485.558ns  (required time - arrival time)
  Source:                 _1331_/C
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.7.genblk1.genblk1.lower/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        13.564ns  (logic 1.204ns (8.877%)  route 12.360ns (91.123%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 504.964 - 500.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1491_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1197_/O
                         net (fo=164, routed)         1.625     5.217    u_cpu.clk
    SLICE_X13Y114        FDPE                                         r  _1331_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y114        FDPE (Prop_fdpe_C_Q)         0.456     5.673 r  _1331_/Q
                         net (fo=82, routed)          4.787    10.460    _0052_[6]
    SLICE_X6Y102         LUT6 (Prop_lut6_I3_O)        0.124    10.584 f  _0480_/O
                         net (fo=8, routed)           1.237    11.821    _0311_[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I0_O)        0.124    11.945 f  _0530_/O
                         net (fo=1, routed)           1.042    12.987    _0321_[1]
    SLICE_X7Y103         LUT3 (Prop_lut3_I1_O)        0.152    13.139 r  _0525_/O
                         net (fo=4, routed)           1.531    14.670    _0327_[4]
    SLICE_X8Y100         LUT3 (Prop_lut3_I1_O)        0.348    15.018 r  _1090_/O
                         net (fo=16, routed)          3.763    18.781    _Address[4]
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.552   504.964    u_cpu.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.180   505.144    
                         clock uncertainty           -0.035   505.109    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.770   504.339    Memory.0.7.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.339    
                         arrival time                         -18.781    
  -------------------------------------------------------------------
                         slack                                485.558    

Slack (MET) :             485.687ns  (required time - arrival time)
  Source:                 Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.0.genblk1.genblk1.upper/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        13.578ns  (logic 4.153ns (30.587%)  route 9.425ns (69.413%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 504.960 - 500.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1491_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1197_/O
                         net (fo=164, routed)         1.681     5.273    u_cpu.clk
    RAMB36_X0Y16         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.145 r  Memory.0.5.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.210    Memory.0.5.genblk1.genblk1.CAS_A
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.635 r  Memory.0.5.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           1.845    10.480    DI_M[5]
    SLICE_X6Y102         LUT5 (Prop_lut5_I0_O)        0.124    10.604 r  _0581_/O
                         net (fo=10, routed)          1.284    11.888    _0451_[1]
    SLICE_X1Y103         LUT2 (Prop_lut2_I1_O)        0.124    12.012 r  _0647_/O
                         net (fo=1, routed)           0.562    12.574    _0329_[4]
    SLICE_X2Y103         LUT6 (Prop_lut6_I4_O)        0.124    12.698 f  _0645_/O
                         net (fo=1, routed)           1.104    13.802    _0330_[2]
    SLICE_X2Y101         LUT3 (Prop_lut3_I2_O)        0.153    13.955 r  _0640_/O
                         net (fo=5, routed)           0.616    14.571    _0164_[0]
    SLICE_X5Y100         LUT3 (Prop_lut3_I1_O)        0.331    14.902 r  _1091_/O
                         net (fo=16, routed)          3.949    18.851    _Address[5]
    RAMB36_X0Y27         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.upper/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.547   504.960    u_cpu.clk
    RAMB36_X0Y27         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.180   505.139    
                         clock uncertainty           -0.035   505.104    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   504.538    Memory.0.0.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.538    
                         arrival time                         -18.851    
  -------------------------------------------------------------------
                         slack                                485.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 _1450_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1406_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.873%)  route 0.146ns (41.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1491_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1197_/O
                         net (fo=164, routed)         0.566     1.476    u_cpu.clk
    SLICE_X8Y112         FDCE                                         r  _1450_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDCE (Prop_fdce_C_Q)         0.164     1.640 f  _1450_/Q
                         net (fo=2, routed)           0.146     1.786    u_cpu.cli
    SLICE_X9Y112         LUT6 (Prop_lut6_I1_O)        0.045     1.831 r  _1173_/O
                         net (fo=1, routed)           0.000     1.831    _0182_
    SLICE_X9Y112         FDCE                                         r  _1406_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.836     1.991    u_cpu.clk
    SLICE_X9Y112         FDCE                                         r  _1406_/C
                         clock pessimism             -0.502     1.489    
    SLICE_X9Y112         FDCE (Hold_fdce_C_D)         0.091     1.580    _1406_
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 _1353_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1404_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.403%)  route 0.224ns (54.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1491_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1197_/O
                         net (fo=164, routed)         0.568     1.478    u_cpu.clk
    SLICE_X9Y108         FDCE                                         r  _1353_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  _1353_/Q
                         net (fo=11, routed)          0.224     1.842    _0055_[4]
    SLICE_X10Y110        LUT6 (Prop_lut6_I0_O)        0.045     1.887 r  _1115_/O
                         net (fo=1, routed)           0.000     1.887    _0185_
    SLICE_X10Y110        FDCE                                         r  _1404_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.838     1.993    u_cpu.clk
    SLICE_X10Y110        FDCE                                         r  _1404_/C
                         clock pessimism             -0.479     1.514    
    SLICE_X10Y110        FDCE (Hold_fdce_C_D)         0.120     1.634    _1404_
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 _1326_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1326_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1491_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1197_/O
                         net (fo=164, routed)         0.602     1.512    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1326_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _1326_/Q
                         net (fo=1, routed)           0.109     1.762    _0222_[2]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.873 r  _1181_/O[2]
                         net (fo=1, routed)           0.000     1.873    _0223_[2]
    SLICE_X89Y101        FDRE                                         r  _1326_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.873     2.029    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1326_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _1326_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 _1426_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1426_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1491_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1197_/O
                         net (fo=164, routed)         0.596     1.506    u_cpu.clk
    SLICE_X2Y110         FDCE                                         r  _1426_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDCE (Prop_fdce_C_Q)         0.164     1.670 r  _1426_/Q
                         net (fo=2, routed)           0.174     1.844    u_cpu.DIHOLD[7]
    SLICE_X2Y110         LUT5 (Prop_lut5_I2_O)        0.045     1.889 r  _0503_/O
                         net (fo=10, routed)          0.000     1.889    _0016_[4]
    SLICE_X2Y110         FDCE                                         r  _1426_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.869     2.024    u_cpu.clk
    SLICE_X2Y110         FDCE                                         r  _1426_/C
                         clock pessimism             -0.518     1.506    
    SLICE_X2Y110         FDCE (Hold_fdce_C_D)         0.120     1.626    _1426_
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 _1327_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1327_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1491_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1197_/O
                         net (fo=164, routed)         0.602     1.512    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1327_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _1327_/Q
                         net (fo=2, routed)           0.120     1.773    _0222_[3]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  _1181_/O[3]
                         net (fo=1, routed)           0.000     1.881    _0223_[3]
    SLICE_X89Y101        FDRE                                         r  _1327_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.873     2.029    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1327_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _1327_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 _1452_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1407_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.323%)  route 0.206ns (49.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1491_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1197_/O
                         net (fo=164, routed)         0.565     1.475    u_cpu.clk
    SLICE_X8Y113         FDCE                                         r  _1452_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDCE (Prop_fdce_C_Q)         0.164     1.639 f  _1452_/Q
                         net (fo=2, routed)           0.206     1.845    _0367_[0]
    SLICE_X9Y111         LUT5 (Prop_lut5_I0_O)        0.045     1.890 r  _1119_/O
                         net (fo=1, routed)           0.000     1.890    _0181_
    SLICE_X9Y111         FDCE                                         r  _1407_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.838     1.993    u_cpu.clk
    SLICE_X9Y111         FDCE                                         r  _1407_/C
                         clock pessimism             -0.500     1.493    
    SLICE_X9Y111         FDCE (Hold_fdce_C_D)         0.091     1.584    _1407_
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 _1324_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1324_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1491_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1197_/O
                         net (fo=164, routed)         0.602     1.512    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1324_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 f  _1324_/Q
                         net (fo=1, routed)           0.156     1.809    counter[0]
    SLICE_X89Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.854 r  _1179_/O
                         net (fo=1, routed)           0.000     1.854    _0222_[0]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.924 r  _1181_/O[0]
                         net (fo=1, routed)           0.000     1.924    _0223_[0]
    SLICE_X89Y101        FDRE                                         r  _1324_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.873     2.029    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1324_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _1324_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 _1325_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1325_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1491_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1197_/O
                         net (fo=164, routed)         0.602     1.512    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1325_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _1325_/Q
                         net (fo=1, routed)           0.164     1.817    _0222_[1]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.927 r  _1181_/O[1]
                         net (fo=1, routed)           0.000     1.927    _0223_[1]
    SLICE_X89Y101        FDRE                                         r  _1325_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.873     2.029    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1325_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _1325_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 _1346_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1346_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1491_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1197_/O
                         net (fo=164, routed)         0.597     1.507    u_cpu.clk
    SLICE_X5Y105         FDCE                                         r  _1346_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  _1346_/Q
                         net (fo=4, routed)           0.168     1.816    _0318_[1]
    SLICE_X5Y105         LUT5 (Prop_lut5_I2_O)        0.045     1.861 r  _0793_/O
                         net (fo=1, routed)           0.000     1.861    _0236_[12]
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.931 r  _1189_/O[0]
                         net (fo=1, routed)           0.000     1.931    _0237_[12]
    SLICE_X5Y105         FDCE                                         r  _1346_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.867     2.023    u_cpu.clk
    SLICE_X5Y105         FDCE                                         r  _1346_/C
                         clock pessimism             -0.516     1.507    
    SLICE_X5Y105         FDCE (Hold_fdce_C_D)         0.105     1.612    _1346_
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 _1345_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1345_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.714%)  route 0.182ns (42.286%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1491_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1197_/O
                         net (fo=164, routed)         0.597     1.507    u_cpu.clk
    SLICE_X5Y104         FDCE                                         r  _1345_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  _1345_/Q
                         net (fo=4, routed)           0.182     1.830    _0325_[0]
    SLICE_X5Y104         LUT5 (Prop_lut5_I2_O)        0.045     1.875 r  _0790_/O
                         net (fo=1, routed)           0.000     1.875    _0236_[11]
    SLICE_X5Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.938 r  _1188_/O[3]
                         net (fo=1, routed)           0.000     1.938    _0237_[11]
    SLICE_X5Y104         FDCE                                         r  _1345_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.867     2.023    u_cpu.clk
    SLICE_X5Y104         FDCE                                         r  _1345_/C
                         clock pessimism             -0.516     1.507    
    SLICE_X5Y104         FDCE (Hold_fdce_C_D)         0.105     1.612    _1345_
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dut_clk_pin
Waveform(ns):       { 0.000 250.000 }
Period(ns):         500.000
Sources:            { clk_dut }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y26  Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y27  Memory.0.0.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y24  Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y25  Memory.0.1.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y20  Memory.0.2.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y21  Memory.0.2.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y18  Memory.0.3.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y19  Memory.0.3.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y22  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y23  Memory.0.4.genblk1.genblk1.upper/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         250.000     249.500    SLICE_X6Y103  _1236_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         250.000     249.500    SLICE_X6Y103  _1236_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         250.000     249.500    SLICE_X2Y105  _1237_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         250.000     249.500    SLICE_X2Y105  _1237_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         250.000     249.500    SLICE_X4Y104  _1238_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         250.000     249.500    SLICE_X4Y104  _1238_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         250.000     249.500    SLICE_X2Y105  _1239_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         250.000     249.500    SLICE_X2Y105  _1239_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         250.000     249.500    SLICE_X6Y104  _1240_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         250.000     249.500    SLICE_X6Y104  _1240_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         250.000     249.500    SLICE_X6Y103  _1236_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         250.000     249.500    SLICE_X6Y103  _1236_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         250.000     249.500    SLICE_X2Y105  _1237_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         250.000     249.500    SLICE_X2Y105  _1237_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         250.000     249.500    SLICE_X4Y104  _1238_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         250.000     249.500    SLICE_X4Y104  _1238_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         250.000     249.500    SLICE_X2Y105  _1239_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         250.000     249.500    SLICE_X2Y105  _1239_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         250.000     249.500    SLICE_X6Y104  _1240_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         250.000     249.500    SLICE_X6Y104  _1240_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      491.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      249.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             491.480ns  (required time - arrival time)
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1309_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        8.441ns  (logic 0.828ns (9.809%)  route 7.613ns (90.191%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _1201_/Q
                         net (fo=102, routed)         2.801     8.496    _0096_[6]
    SLICE_X3Y112         LUT5 (Prop_lut5_I4_O)        0.124     8.620 r  _0484_/O
                         net (fo=9, routed)           2.922    11.541    _0311_[3]
    SLICE_X10Y103        LUT6 (Prop_lut6_I3_O)        0.124    11.665 f  _0479_/O
                         net (fo=1, routed)           1.074    12.739    _0312_[1]
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.124    12.863 r  _0460_/O
                         net (fo=4, routed)           0.817    13.680    AB[1]
    SLICE_X3Y104         FDRE                                         r  _1309_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1492_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1196_/O
                         net (fo=117, routed)         1.589   505.017    _0273_
    SLICE_X3Y104         FDRE                                         r  _1309_/C
                         clock pessimism              0.259   505.276    
                         clock uncertainty           -0.035   505.241    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)       -0.081   505.160    _1309_
  -------------------------------------------------------------------
                         required time                        505.160    
                         arrival time                         -13.680    
  -------------------------------------------------------------------
                         slack                                491.480    

Slack (MET) :             492.171ns  (required time - arrival time)
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1312_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 0.856ns (11.261%)  route 6.745ns (88.739%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _1201_/Q
                         net (fo=102, routed)         3.029     8.724    _0096_[6]
    SLICE_X3Y112         LUT5 (Prop_lut5_I4_O)        0.124     8.848 r  _0518_/O
                         net (fo=8, routed)           2.157    11.004    _0276_[2]
    SLICE_X8Y104         LUT6 (Prop_lut6_I3_O)        0.124    11.128 f  _0530_/O
                         net (fo=1, routed)           1.042    12.170    _0321_[1]
    SLICE_X7Y103         LUT3 (Prop_lut3_I1_O)        0.152    12.322 r  _0525_/O
                         net (fo=4, routed)           0.518    12.840    _0327_[4]
    SLICE_X2Y102         FDRE                                         r  _1312_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1492_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1196_/O
                         net (fo=117, routed)         1.590   505.018    _0273_
    SLICE_X2Y102         FDRE                                         r  _1312_/C
                         clock pessimism              0.259   505.277    
                         clock uncertainty           -0.035   505.242    
    SLICE_X2Y102         FDRE (Setup_fdre_C_D)       -0.230   505.012    _1312_
  -------------------------------------------------------------------
                         required time                        505.012    
                         arrival time                         -12.840    
  -------------------------------------------------------------------
                         slack                                492.171    

Slack (MET) :             492.196ns  (required time - arrival time)
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1301_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 0.828ns (10.650%)  route 6.947ns (89.350%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _1201_/Q
                         net (fo=102, routed)         2.801     8.496    _0096_[6]
    SLICE_X3Y112         LUT5 (Prop_lut5_I4_O)        0.124     8.620 r  _0484_/O
                         net (fo=9, routed)           2.297    10.916    _0311_[3]
    SLICE_X3Y105         LUT2 (Prop_lut2_I1_O)        0.124    11.040 r  _0675_/O
                         net (fo=1, routed)           0.809    11.850    _0323_[3]
    SLICE_X2Y105         LUT6 (Prop_lut6_I3_O)        0.124    11.974 r  _0673_/O
                         net (fo=4, routed)           1.040    13.014    _0327_[0]
    SLICE_X2Y104         FDRE                                         r  _1301_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1492_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1196_/O
                         net (fo=117, routed)         1.589   505.017    _0273_
    SLICE_X2Y104         FDRE                                         r  _1301_/C
                         clock pessimism              0.259   505.276    
                         clock uncertainty           -0.035   505.241    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)       -0.031   505.210    _1301_
  -------------------------------------------------------------------
                         required time                        505.210    
                         arrival time                         -13.014    
  -------------------------------------------------------------------
                         slack                                492.196    

Slack (MET) :             492.493ns  (required time - arrival time)
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1314_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.428ns  (logic 0.828ns (11.147%)  route 6.600ns (88.853%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _1201_/Q
                         net (fo=102, routed)         4.704    10.399    _0096_[6]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.124    10.523 r  _0510_/O
                         net (fo=14, routed)          0.574    11.097    _0281_[5]
    SLICE_X4Y103         LUT6 (Prop_lut6_I2_O)        0.124    11.221 f  _0653_/O
                         net (fo=1, routed)           0.667    11.888    _0332_[2]
    SLICE_X4Y103         LUT3 (Prop_lut3_I2_O)        0.124    12.012 r  _0648_/O
                         net (fo=5, routed)           0.655    12.667    _0164_[1]
    SLICE_X3Y100         FDRE                                         r  _1314_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1492_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1196_/O
                         net (fo=117, routed)         1.590   505.018    _0273_
    SLICE_X3Y100         FDRE                                         r  _1314_/C
                         clock pessimism              0.259   505.277    
                         clock uncertainty           -0.035   505.242    
    SLICE_X3Y100         FDRE (Setup_fdre_C_D)       -0.081   505.161    _1314_
  -------------------------------------------------------------------
                         required time                        505.161    
                         arrival time                         -12.667    
  -------------------------------------------------------------------
                         slack                                492.493    

Slack (MET) :             492.634ns  (required time - arrival time)
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1308_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 0.828ns (11.378%)  route 6.449ns (88.622%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 504.937 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _1201_/Q
                         net (fo=102, routed)         3.394     9.089    _0096_[6]
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124     9.213 r  _0498_/O
                         net (fo=9, routed)           1.417    10.630    _0315_[3]
    SLICE_X8Y103         LUT6 (Prop_lut6_I3_O)        0.124    10.754 f  _0493_/O
                         net (fo=1, routed)           1.041    11.795    _0316_[1]
    SLICE_X7Y103         LUT3 (Prop_lut3_I1_O)        0.124    11.919 r  _0488_/O
                         net (fo=4, routed)           0.598    12.516    AB[0]
    SLICE_X8Y101         FDRE                                         r  _1308_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1492_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1196_/O
                         net (fo=117, routed)         1.509   504.937    _0273_
    SLICE_X8Y101         FDRE                                         r  _1308_/C
                         clock pessimism              0.277   505.214    
                         clock uncertainty           -0.035   505.179    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)       -0.028   505.151    _1308_
  -------------------------------------------------------------------
                         required time                        505.151    
                         arrival time                         -12.516    
  -------------------------------------------------------------------
                         slack                                492.634    

Slack (MET) :             492.645ns  (required time - arrival time)
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1306_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 0.704ns (9.648%)  route 6.593ns (90.352%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _1201_/Q
                         net (fo=102, routed)         4.704    10.399    _0096_[6]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.124    10.523 r  _0510_/O
                         net (fo=14, routed)          0.740    11.263    _0281_[5]
    SLICE_X7Y103         LUT5 (Prop_lut5_I2_O)        0.124    11.387 r  _0509_/O
                         net (fo=4, routed)           1.149    12.536    AB[14]
    SLICE_X3Y101         FDRE                                         r  _1306_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1492_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1196_/O
                         net (fo=117, routed)         1.590   505.018    _0273_
    SLICE_X3Y101         FDRE                                         r  _1306_/C
                         clock pessimism              0.259   505.277    
                         clock uncertainty           -0.035   505.242    
    SLICE_X3Y101         FDRE (Setup_fdre_C_D)       -0.061   505.181    _1306_
  -------------------------------------------------------------------
                         required time                        505.181    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                492.645    

Slack (MET) :             492.663ns  (required time - arrival time)
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1315_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.074ns  (logic 1.183ns (16.724%)  route 5.891ns (83.276%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _1201_/Q
                         net (fo=102, routed)         3.369     9.064    _0096_[6]
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.124     9.188 r  _0503_/O
                         net (fo=10, routed)          1.258    10.447    _0016_[4]
    SLICE_X1Y103         LUT2 (Prop_lut2_I1_O)        0.152    10.599 r  _0663_/O
                         net (fo=1, routed)           0.429    11.028    _0333_[4]
    SLICE_X3Y103         LUT6 (Prop_lut6_I4_O)        0.332    11.360 f  _0661_/O
                         net (fo=1, routed)           0.473    11.833    _0334_[2]
    SLICE_X3Y103         LUT3 (Prop_lut3_I2_O)        0.119    11.952 r  _0656_/O
                         net (fo=5, routed)           0.361    12.313    _0164_[2]
    SLICE_X3Y101         FDRE                                         r  _1315_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1492_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1196_/O
                         net (fo=117, routed)         1.590   505.018    _0273_
    SLICE_X3Y101         FDRE                                         r  _1315_/C
                         clock pessimism              0.259   505.277    
                         clock uncertainty           -0.035   505.242    
    SLICE_X3Y101         FDRE (Setup_fdre_C_D)       -0.266   504.976    _1315_
  -------------------------------------------------------------------
                         required time                        504.976    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                492.663    

Slack (MET) :             492.690ns  (required time - arrival time)
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1303_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.217ns  (logic 0.828ns (11.472%)  route 6.389ns (88.528%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _1201_/Q
                         net (fo=102, routed)         3.387     9.082    _0096_[6]
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124     9.206 r  _0544_/O
                         net (fo=9, routed)           0.850    10.056    _0313_[3]
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.124    10.180 r  _0683_/O
                         net (fo=1, routed)           0.681    10.861    _0325_[5]
    SLICE_X2Y106         LUT6 (Prop_lut6_I5_O)        0.124    10.985 r  _0682_/O
                         net (fo=4, routed)           1.471    12.456    _0327_[2]
    SLICE_X3Y101         FDRE                                         r  _1303_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1492_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1196_/O
                         net (fo=117, routed)         1.590   505.018    _0273_
    SLICE_X3Y101         FDRE                                         r  _1303_/C
                         clock pessimism              0.259   505.277    
                         clock uncertainty           -0.035   505.242    
    SLICE_X3Y101         FDRE (Setup_fdre_C_D)       -0.095   505.147    _1303_
  -------------------------------------------------------------------
                         required time                        505.147    
                         arrival time                         -12.456    
  -------------------------------------------------------------------
                         slack                                492.690    

Slack (MET) :             492.964ns  (required time - arrival time)
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1311_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        6.971ns  (logic 0.828ns (11.877%)  route 6.143ns (88.123%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _1201_/Q
                         net (fo=102, routed)         3.387     9.082    _0096_[6]
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124     9.206 r  _0544_/O
                         net (fo=9, routed)           1.383    10.589    _0313_[3]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.124    10.713 f  _0539_/O
                         net (fo=1, routed)           0.432    11.144    _0314_[1]
    SLICE_X2Y101         LUT3 (Prop_lut3_I1_O)        0.124    11.268 r  _0535_/O
                         net (fo=4, routed)           0.942    12.210    AB[3]
    SLICE_X3Y100         FDRE                                         r  _1311_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1492_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1196_/O
                         net (fo=117, routed)         1.590   505.018    _0273_
    SLICE_X3Y100         FDRE                                         r  _1311_/C
                         clock pessimism              0.259   505.277    
                         clock uncertainty           -0.035   505.242    
    SLICE_X3Y100         FDRE (Setup_fdre_C_D)       -0.067   505.175    _1311_
  -------------------------------------------------------------------
                         required time                        505.175    
                         arrival time                         -12.210    
  -------------------------------------------------------------------
                         slack                                492.964    

Slack (MET) :             493.188ns  (required time - arrival time)
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1304_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 0.704ns (10.473%)  route 6.018ns (89.527%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _1201_/Q
                         net (fo=102, routed)         3.029     8.724    _0096_[6]
    SLICE_X3Y112         LUT5 (Prop_lut5_I4_O)        0.124     8.848 r  _0518_/O
                         net (fo=8, routed)           1.650    10.498    _0276_[2]
    SLICE_X6Y104         LUT5 (Prop_lut5_I2_O)        0.124    10.622 r  _0517_/O
                         net (fo=4, routed)           1.339    11.961    AB[12]
    SLICE_X3Y101         FDRE                                         r  _1304_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1492_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1196_/O
                         net (fo=117, routed)         1.590   505.018    _0273_
    SLICE_X3Y101         FDRE                                         r  _1304_/C
                         clock pessimism              0.259   505.277    
                         clock uncertainty           -0.035   505.242    
    SLICE_X3Y101         FDRE (Setup_fdre_C_D)       -0.093   505.149    _1304_
  -------------------------------------------------------------------
                         required time                        505.149    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                493.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 _1257_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1203_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.581%)  route 0.224ns (61.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X9Y99          FDRE                                         r  _1257_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _1257_/Q
                         net (fo=1, routed)           0.224     1.867    stimIn[0][5]
    SLICE_X10Y102        FDRE                                         r  _1203_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.841     2.012    _0273_
    SLICE_X10Y102        FDRE                                         r  _1203_/C
                         clock pessimism             -0.246     1.766    
    SLICE_X10Y102        FDRE (Hold_fdre_C_D)         0.052     1.818    _1203_
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 _1462_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1292_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.569     1.494    _0273_
    SLICE_X9Y103         FDRE                                         r  _1462_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  _1462_/Q
                         net (fo=1, routed)           0.108     1.743    _0387_[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I1_O)        0.045     1.788 r  _0899_/O
                         net (fo=1, routed)           0.000     1.788    _0259_[0]
    SLICE_X8Y102         FDRE                                         r  _1292_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.841     2.012    _0273_
    SLICE_X8Y102         FDRE                                         r  _1292_/C
                         clock pessimism             -0.500     1.511    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.121     1.632    _1292_
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 _1253_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1199_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.103%)  route 0.317ns (65.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X8Y99          FDRE                                         r  _1253_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _1253_/Q
                         net (fo=1, routed)           0.317     1.982    stimIn[0][1]
    SLICE_X9Y105         FDRE                                         r  _1199_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.840     2.011    _0273_
    SLICE_X9Y105         FDRE                                         r  _1199_/C
                         clock pessimism             -0.246     1.765    
    SLICE_X9Y105         FDRE (Hold_fdre_C_D)         0.059     1.824    _1199_
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 _1256_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1202_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.633%)  route 0.335ns (70.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X9Y99          FDRE                                         r  _1256_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _1256_/Q
                         net (fo=1, routed)           0.335     1.977    stimIn[0][4]
    SLICE_X8Y100         FDRE                                         r  _1202_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.841     2.012    _0273_
    SLICE_X8Y100         FDRE                                         r  _1202_/C
                         clock pessimism             -0.246     1.766    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.052     1.818    _1202_
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 _1287_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1233_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X9Y100         FDRE                                         r  _1287_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.128     1.623 r  _1287_/Q
                         net (fo=1, routed)           0.059     1.682    stimIn[4][5]
    SLICE_X8Y100         FDRE                                         r  _1233_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.841     2.012    _0273_
    SLICE_X8Y100         FDRE                                         r  _1233_/C
                         clock pessimism             -0.503     1.508    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.011     1.519    _1233_
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 _1278_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1224_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.271%)  route 0.113ns (40.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X10Y100        FDRE                                         r  _1278_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _1278_/Q
                         net (fo=1, routed)           0.113     1.772    stimIn[3][4]
    SLICE_X8Y100         FDRE                                         r  _1224_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.841     2.012    _0273_
    SLICE_X8Y100         FDRE                                         r  _1224_/C
                         clock pessimism             -0.479     1.532    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.076     1.608    _1224_
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 _1252_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1198_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.571%)  route 0.325ns (66.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X8Y99          FDRE                                         r  _1252_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _1252_/Q
                         net (fo=1, routed)           0.325     1.990    stimIn[0][0]
    SLICE_X8Y100         FDRE                                         r  _1198_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.841     2.012    _0273_
    SLICE_X8Y100         FDRE                                         r  _1198_/C
                         clock pessimism             -0.246     1.766    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.059     1.825    _1198_
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 _1266_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1212_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X10Y101        FDRE                                         r  _1266_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _1266_/Q
                         net (fo=1, routed)           0.116     1.775    stimIn[2][0]
    SLICE_X9Y101         FDRE                                         r  _1212_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.841     2.012    _0273_
    SLICE_X9Y101         FDRE                                         r  _1212_/C
                         clock pessimism             -0.479     1.532    
    SLICE_X9Y101         FDRE (Hold_fdre_C_D)         0.070     1.602    _1212_
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 _1270_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1216_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X10Y101        FDRE                                         r  _1270_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _1270_/Q
                         net (fo=1, routed)           0.116     1.775    stimIn[2][4]
    SLICE_X9Y101         FDRE                                         r  _1216_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.841     2.012    _0273_
    SLICE_X9Y101         FDRE                                         r  _1216_/C
                         clock pessimism             -0.479     1.532    
    SLICE_X9Y101         FDRE (Hold_fdre_C_D)         0.066     1.598    _1216_
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 _1250_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1298_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.599     1.524    _0273_
    SLICE_X1Y101         FDRE                                         r  _1250_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _1250_/Q
                         net (fo=1, routed)           0.097     1.762    _0395_[1]
    SLICE_X0Y101         LUT6 (Prop_lut6_I4_O)        0.045     1.807 r  _1465_/O
                         net (fo=1, routed)           0.000     1.807    _0262_
    SLICE_X0Y101         FDRE                                         r  _1298_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.872     2.043    _0273_
    SLICE_X0Y101         FDRE                                         r  _1298_/C
                         clock pessimism             -0.505     1.537    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.091     1.628    _1298_
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         emu_clk_pin
Waveform(ns):       { 0.000 250.000 }
Period(ns):         500.000
Sources:            { clk_emu }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         500.000     497.845    BUFGCTRL_X0Y17  _1196_/I
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X8Y100    _1198_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X9Y105    _1199_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X9Y102    _1200_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X9Y102    _1201_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X8Y100    _1202_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X10Y102   _1203_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X4Y108    _1204_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X3Y111    _1205_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X9Y102    _1206_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X8Y100    _1198_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X8Y100    _1198_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X9Y105    _1199_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X9Y105    _1199_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X9Y102    _1200_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X9Y102    _1200_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X9Y102    _1201_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X9Y102    _1201_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X8Y100    _1202_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X8Y100    _1202_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X8Y100    _1198_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X8Y100    _1198_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X9Y105    _1199_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X9Y105    _1199_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X9Y102    _1200_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X9Y102    _1200_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X9Y102    _1201_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X9Y102    _1201_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X8Y100    _1202_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X8Y100    _1202_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      486.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             486.154ns  (required time - arrival time)
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.0.genblk1.genblk1.upper/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        12.763ns  (logic 0.946ns (7.412%)  route 11.817ns (92.588%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 504.960 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _1201_/Q
                         net (fo=102, routed)         2.801     8.496    _0096_[6]
    SLICE_X3Y112         LUT5 (Prop_lut5_I4_O)        0.124     8.620 r  _0484_/O
                         net (fo=9, routed)           2.922    11.541    _0311_[3]
    SLICE_X10Y103        LUT6 (Prop_lut6_I3_O)        0.124    11.665 f  _0479_/O
                         net (fo=1, routed)           1.074    12.739    _0312_[1]
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.124    12.863 r  _0460_/O
                         net (fo=4, routed)           1.402    14.265    AB[1]
    SLICE_X7Y101         LUT3 (Prop_lut3_I1_O)        0.118    14.383 r  _1087_/O
                         net (fo=16, routed)          3.619    18.002    _Address[1]
    RAMB36_X0Y27         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.upper/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.547   504.960    u_cpu.clk
    RAMB36_X0Y27         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000   504.960    
                         clock uncertainty           -0.035   504.924    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   504.156    Memory.0.0.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.156    
                         arrival time                         -18.002    
  -------------------------------------------------------------------
                         slack                                486.154    

Slack (MET) :             486.195ns  (required time - arrival time)
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.7.genblk1.genblk1.lower/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        12.725ns  (logic 1.204ns (9.462%)  route 11.521ns (90.538%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 504.964 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _1201_/Q
                         net (fo=102, routed)         3.029     8.724    _0096_[6]
    SLICE_X3Y112         LUT5 (Prop_lut5_I4_O)        0.124     8.848 r  _0518_/O
                         net (fo=8, routed)           2.157    11.004    _0276_[2]
    SLICE_X8Y104         LUT6 (Prop_lut6_I3_O)        0.124    11.128 f  _0530_/O
                         net (fo=1, routed)           1.042    12.170    _0321_[1]
    SLICE_X7Y103         LUT3 (Prop_lut3_I1_O)        0.152    12.322 r  _0525_/O
                         net (fo=4, routed)           1.531    13.853    _0327_[4]
    SLICE_X8Y100         LUT3 (Prop_lut3_I1_O)        0.348    14.201 r  _1090_/O
                         net (fo=16, routed)          3.763    17.964    _Address[4]
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.552   504.964    u_cpu.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000   504.964    
                         clock uncertainty           -0.035   504.929    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.770   504.159    Memory.0.7.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.159    
                         arrival time                         -17.964    
  -------------------------------------------------------------------
                         slack                                486.195    

Slack (MET) :             486.488ns  (required time - arrival time)
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.0.genblk1.genblk1.lower/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 0.946ns (7.614%)  route 11.479ns (92.386%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _1201_/Q
                         net (fo=102, routed)         2.801     8.496    _0096_[6]
    SLICE_X3Y112         LUT5 (Prop_lut5_I4_O)        0.124     8.620 r  _0484_/O
                         net (fo=9, routed)           2.922    11.541    _0311_[3]
    SLICE_X10Y103        LUT6 (Prop_lut6_I3_O)        0.124    11.665 f  _0479_/O
                         net (fo=1, routed)           1.074    12.739    _0312_[1]
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.124    12.863 r  _0460_/O
                         net (fo=4, routed)           1.402    14.265    AB[1]
    SLICE_X7Y101         LUT3 (Prop_lut3_I1_O)        0.118    14.383 r  _1087_/O
                         net (fo=16, routed)          3.281    17.664    _Address[1]
    RAMB36_X0Y26         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.lower/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.543   504.956    u_cpu.clk
    RAMB36_X0Y26         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000   504.956    
                         clock uncertainty           -0.035   504.920    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   504.152    Memory.0.0.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.152    
                         arrival time                         -17.664    
  -------------------------------------------------------------------
                         slack                                486.488    

Slack (MET) :             486.497ns  (required time - arrival time)
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.7.genblk1.genblk1.lower/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 0.946ns (7.614%)  route 11.479ns (92.386%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 504.964 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _1201_/Q
                         net (fo=102, routed)         2.801     8.496    _0096_[6]
    SLICE_X3Y112         LUT5 (Prop_lut5_I4_O)        0.124     8.620 r  _0484_/O
                         net (fo=9, routed)           2.922    11.541    _0311_[3]
    SLICE_X10Y103        LUT6 (Prop_lut6_I3_O)        0.124    11.665 f  _0479_/O
                         net (fo=1, routed)           1.074    12.739    _0312_[1]
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.124    12.863 r  _0460_/O
                         net (fo=4, routed)           1.402    14.265    AB[1]
    SLICE_X7Y101         LUT3 (Prop_lut3_I1_O)        0.118    14.383 r  _1087_/O
                         net (fo=16, routed)          3.281    17.664    _Address[1]
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.552   504.964    u_cpu.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000   504.964    
                         clock uncertainty           -0.035   504.929    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   504.161    Memory.0.7.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.161    
                         arrival time                         -17.664    
  -------------------------------------------------------------------
                         slack                                486.497    

Slack (MET) :             486.536ns  (required time - arrival time)
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        12.387ns  (logic 1.204ns (9.720%)  route 11.183ns (90.280%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 504.967 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _1201_/Q
                         net (fo=102, routed)         3.029     8.724    _0096_[6]
    SLICE_X3Y112         LUT5 (Prop_lut5_I4_O)        0.124     8.848 r  _0518_/O
                         net (fo=8, routed)           2.157    11.004    _0276_[2]
    SLICE_X8Y104         LUT6 (Prop_lut6_I3_O)        0.124    11.128 f  _0530_/O
                         net (fo=1, routed)           1.042    12.170    _0321_[1]
    SLICE_X7Y103         LUT3 (Prop_lut3_I1_O)        0.152    12.322 r  _0525_/O
                         net (fo=4, routed)           1.531    13.853    _0327_[4]
    SLICE_X8Y100         LUT3 (Prop_lut3_I1_O)        0.348    14.201 r  _1090_/O
                         net (fo=16, routed)          3.425    17.626    _Address[4]
    RAMB36_X0Y15         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.555   504.967    u_cpu.clk
    RAMB36_X0Y15         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000   504.967    
                         clock uncertainty           -0.035   504.932    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.770   504.162    Memory.0.7.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.162    
                         arrival time                         -17.626    
  -------------------------------------------------------------------
                         slack                                486.536    

Slack (MET) :             486.556ns  (required time - arrival time)
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1350_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        13.170ns  (logic 3.290ns (24.981%)  route 9.880ns (75.019%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 504.921 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _1201_/Q
                         net (fo=102, routed)         2.801     8.496    _0096_[6]
    SLICE_X3Y112         LUT5 (Prop_lut5_I4_O)        0.124     8.620 f  _0484_/O
                         net (fo=9, routed)           2.348    10.968    _0311_[3]
    SLICE_X3Y106         LUT6 (Prop_lut6_I5_O)        0.124    11.092 r  _0820_/O
                         net (fo=1, routed)           0.296    11.388    _0399_[4]
    SLICE_X3Y107         LUT5 (Prop_lut5_I4_O)        0.124    11.512 r  _0816_/O
                         net (fo=4, routed)           1.377    12.889    _0076_[2]
    SLICE_X10Y108        LUT3 (Prop_lut3_I0_O)        0.124    13.013 r  _1128_/O
                         net (fo=1, routed)           0.000    13.013    _0149_
    SLICE_X10Y108        MUXF7 (Prop_muxf7_I1_O)      0.214    13.227 r  _1129_/O
                         net (fo=1, routed)           0.817    14.044    _0253_[0]
    SLICE_X9Y108         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.903    14.947 r  _1194_/O[3]
                         net (fo=2, routed)           0.781    15.728    _0255_[3]
    SLICE_X9Y110         LUT6 (Prop_lut6_I4_O)        0.306    16.034 r  _1170_/O
                         net (fo=2, routed)           0.483    16.516    u_cpu.u_ALU8.temp_HC
    SLICE_X8Y109         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.614    17.130 r  _1192_/O[2]
                         net (fo=2, routed)           0.978    18.108    _0251_[2]
    SLICE_X10Y109        LUT6 (Prop_lut6_I1_O)        0.301    18.409 r  _1171_/O
                         net (fo=1, routed)           0.000    18.409    _0214_
    SLICE_X10Y109        FDCE                                         r  _1350_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.509   504.921    u_cpu.clk
    SLICE_X10Y109        FDCE                                         r  _1350_/C
                         clock pessimism              0.000   504.921    
                         clock uncertainty           -0.035   504.886    
    SLICE_X10Y109        FDCE (Setup_fdce_C_D)        0.079   504.965    _1350_
  -------------------------------------------------------------------
                         required time                        504.965    
                         arrival time                         -18.409    
  -------------------------------------------------------------------
                         slack                                486.556    

Slack (MET) :             486.667ns  (required time - arrival time)
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.6.genblk1.genblk1.upper/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        12.239ns  (logic 0.946ns (7.730%)  route 11.293ns (92.270%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 504.948 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _1201_/Q
                         net (fo=102, routed)         2.801     8.496    _0096_[6]
    SLICE_X3Y112         LUT5 (Prop_lut5_I4_O)        0.124     8.620 r  _0484_/O
                         net (fo=9, routed)           2.922    11.541    _0311_[3]
    SLICE_X10Y103        LUT6 (Prop_lut6_I3_O)        0.124    11.665 f  _0479_/O
                         net (fo=1, routed)           1.074    12.739    _0312_[1]
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.124    12.863 r  _0460_/O
                         net (fo=4, routed)           1.402    14.265    AB[1]
    SLICE_X7Y101         LUT3 (Prop_lut3_I1_O)        0.118    14.383 r  _1087_/O
                         net (fo=16, routed)          3.095    17.478    _Address[1]
    RAMB36_X1Y21         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.upper/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.536   504.949    u_cpu.clk
    RAMB36_X1Y21         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000   504.949    
                         clock uncertainty           -0.035   504.913    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   504.145    Memory.0.6.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.145    
                         arrival time                         -17.478    
  -------------------------------------------------------------------
                         slack                                486.667    

Slack (MET) :             486.821ns  (required time - arrival time)
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.1.genblk1.genblk1.upper/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        12.087ns  (logic 0.946ns (7.827%)  route 11.141ns (92.173%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 504.951 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _1201_/Q
                         net (fo=102, routed)         2.801     8.496    _0096_[6]
    SLICE_X3Y112         LUT5 (Prop_lut5_I4_O)        0.124     8.620 r  _0484_/O
                         net (fo=9, routed)           2.922    11.541    _0311_[3]
    SLICE_X10Y103        LUT6 (Prop_lut6_I3_O)        0.124    11.665 f  _0479_/O
                         net (fo=1, routed)           1.074    12.739    _0312_[1]
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.124    12.863 r  _0460_/O
                         net (fo=4, routed)           1.402    14.265    AB[1]
    SLICE_X7Y101         LUT3 (Prop_lut3_I1_O)        0.118    14.383 r  _1087_/O
                         net (fo=16, routed)          2.943    17.326    _Address[1]
    RAMB36_X0Y25         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.upper/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.538   504.951    u_cpu.clk
    RAMB36_X0Y25         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000   504.951    
                         clock uncertainty           -0.035   504.915    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   504.147    Memory.0.1.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.147    
                         arrival time                         -17.326    
  -------------------------------------------------------------------
                         slack                                486.821    

Slack (MET) :             486.838ns  (required time - arrival time)
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        12.087ns  (logic 0.946ns (7.827%)  route 11.141ns (92.173%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 504.967 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _1201_/Q
                         net (fo=102, routed)         2.801     8.496    _0096_[6]
    SLICE_X3Y112         LUT5 (Prop_lut5_I4_O)        0.124     8.620 r  _0484_/O
                         net (fo=9, routed)           2.922    11.541    _0311_[3]
    SLICE_X10Y103        LUT6 (Prop_lut6_I3_O)        0.124    11.665 f  _0479_/O
                         net (fo=1, routed)           1.074    12.739    _0312_[1]
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.124    12.863 r  _0460_/O
                         net (fo=4, routed)           1.402    14.265    AB[1]
    SLICE_X7Y101         LUT3 (Prop_lut3_I1_O)        0.118    14.383 r  _1087_/O
                         net (fo=16, routed)          2.943    17.326    _Address[1]
    RAMB36_X0Y15         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.555   504.967    u_cpu.clk
    RAMB36_X0Y15         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000   504.967    
                         clock uncertainty           -0.035   504.932    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   504.164    Memory.0.7.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.164    
                         arrival time                         -17.326    
  -------------------------------------------------------------------
                         slack                                486.838    

Slack (MET) :             486.879ns  (required time - arrival time)
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.5.genblk1.genblk1.lower/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        12.049ns  (logic 1.204ns (9.993%)  route 10.845ns (90.007%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.972 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _1201_/Q
                         net (fo=102, routed)         3.029     8.724    _0096_[6]
    SLICE_X3Y112         LUT5 (Prop_lut5_I4_O)        0.124     8.848 r  _0518_/O
                         net (fo=8, routed)           2.157    11.004    _0276_[2]
    SLICE_X8Y104         LUT6 (Prop_lut6_I3_O)        0.124    11.128 f  _0530_/O
                         net (fo=1, routed)           1.042    12.170    _0321_[1]
    SLICE_X7Y103         LUT3 (Prop_lut3_I1_O)        0.152    12.322 r  _0525_/O
                         net (fo=4, routed)           1.531    13.853    _0327_[4]
    SLICE_X8Y100         LUT3 (Prop_lut3_I1_O)        0.348    14.201 r  _1090_/O
                         net (fo=16, routed)          3.087    17.288    _Address[4]
    RAMB36_X0Y16         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.lower/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.560   504.972    u_cpu.clk
    RAMB36_X0Y16         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000   504.972    
                         clock uncertainty           -0.035   504.937    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.770   504.167    Memory.0.5.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.167    
                         arrival time                         -17.288    
  -------------------------------------------------------------------
                         slack                                486.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 _1227_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.2.genblk1.genblk1.lower/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.206ns (25.838%)  route 0.591ns (74.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.598     1.523    _0273_
    SLICE_X6Y100         FDRE                                         r  _1227_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  _1227_/Q
                         net (fo=1, routed)           0.203     1.890    Mem_Emu_Adr[7]
    SLICE_X5Y100         LUT3 (Prop_lut3_I0_O)        0.042     1.932 r  _1093_/O
                         net (fo=16, routed)          0.388     2.320    _Address[7]
    RAMB36_X0Y20         RAMB36E1                                     r  Memory.0.2.genblk1.genblk1.lower/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.882     2.037    u_cpu.clk
    RAMB36_X0Y20         RAMB36E1                                     r  Memory.0.2.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000     2.037    
                         clock uncertainty            0.035     2.073    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.116     2.189    Memory.0.2.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 _1219_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.3.genblk1.genblk1.upper/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.185ns (22.973%)  route 0.620ns (77.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.598     1.523    _0273_
    SLICE_X7Y101         FDRE                                         r  _1219_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1219_/Q
                         net (fo=1, routed)           0.229     1.893    Mem_Emu_Adr[15]
    SLICE_X6Y101         LUT3 (Prop_lut3_I0_O)        0.044     1.937 r  _1101_/O
                         net (fo=16, routed)          0.391     2.328    _Address[15]
    RAMB36_X0Y19         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.upper/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.889     2.044    u_cpu.clk
    RAMB36_X0Y19         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000     2.044    
                         clock uncertainty            0.035     2.080    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.114     2.194    Memory.0.3.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 _1219_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.2.genblk1.genblk1.lower/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.185ns (23.101%)  route 0.616ns (76.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.598     1.523    _0273_
    SLICE_X7Y101         FDRE                                         r  _1219_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1219_/Q
                         net (fo=1, routed)           0.229     1.893    Mem_Emu_Adr[15]
    SLICE_X6Y101         LUT3 (Prop_lut3_I0_O)        0.044     1.937 r  _1101_/O
                         net (fo=16, routed)          0.387     2.324    _Address[15]
    RAMB36_X0Y20         RAMB36E1                                     r  Memory.0.2.genblk1.genblk1.lower/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.882     2.037    u_cpu.clk
    RAMB36_X0Y20         RAMB36E1                                     r  Memory.0.2.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000     2.037    
                         clock uncertainty            0.035     2.073    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.114     2.187    Memory.0.2.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1461_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.701%)  route 0.656ns (82.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X9Y102         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  _1200_/Q
                         net (fo=2, routed)           0.656     2.292    _0435_[1]
    SLICE_X11Y105        FDCE                                         r  _1461_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.840     1.995    u_cpu.clk
    SLICE_X11Y105        FDCE                                         r  _1461_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X11Y105        FDCE (Hold_fdce_C_D)         0.070     2.100    _1461_
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1426_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.325%)  route 0.686ns (78.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.596     1.521    _0273_
    SLICE_X4Y108         FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  _1211_/Q
                         net (fo=2, routed)           0.686     2.348    DI_P[7]
    SLICE_X2Y110         LUT5 (Prop_lut5_I1_O)        0.045     2.393 r  _0503_/O
                         net (fo=10, routed)          0.000     2.393    _0016_[4]
    SLICE_X2Y110         FDCE                                         r  _1426_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.869     2.024    u_cpu.clk
    SLICE_X2Y110         FDCE                                         r  _1426_/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.035     2.059    
    SLICE_X2Y110         FDCE (Hold_fdce_C_D)         0.120     2.179    _1426_
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 _1227_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.3.genblk1.genblk1.upper/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.206ns (22.806%)  route 0.697ns (77.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.598     1.523    _0273_
    SLICE_X6Y100         FDRE                                         r  _1227_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  _1227_/Q
                         net (fo=1, routed)           0.203     1.890    Mem_Emu_Adr[7]
    SLICE_X5Y100         LUT3 (Prop_lut3_I0_O)        0.042     1.932 r  _1093_/O
                         net (fo=16, routed)          0.494     2.426    _Address[7]
    RAMB36_X0Y19         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.upper/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.889     2.044    u_cpu.clk
    RAMB36_X0Y19         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000     2.044    
                         clock uncertainty            0.035     2.080    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.116     2.196    Memory.0.3.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 _1227_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.2.genblk1.genblk1.upper/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.206ns (22.806%)  route 0.697ns (77.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.598     1.523    _0273_
    SLICE_X6Y100         FDRE                                         r  _1227_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  _1227_/Q
                         net (fo=1, routed)           0.203     1.890    Mem_Emu_Adr[7]
    SLICE_X5Y100         LUT3 (Prop_lut3_I0_O)        0.042     1.932 r  _1093_/O
                         net (fo=16, routed)          0.494     2.426    _Address[7]
    RAMB36_X0Y21         RAMB36E1                                     r  Memory.0.2.genblk1.genblk1.upper/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.881     2.036    u_cpu.clk
    RAMB36_X0Y21         RAMB36E1                                     r  Memory.0.2.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000     2.036    
                         clock uncertainty            0.035     2.072    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.116     2.188    Memory.0.2.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1290_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.141ns (19.094%)  route 0.597ns (80.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  _1201_/Q
                         net (fo=102, routed)         0.597     2.234    _0096_[6]
    SLICE_X9Y109         FDCE                                         r  _1290_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.839     1.994    u_cpu.clk
    SLICE_X9Y109         FDCE                                         r  _1290_/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.035     2.029    
    SLICE_X9Y109         FDCE (Hold_fdce_C_CE)       -0.039     1.990    _1290_
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 _1212_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.3.genblk1.genblk1.lower/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.734%)  route 0.863ns (82.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X9Y101         FDRE                                         r  _1212_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  _1212_/Q
                         net (fo=1, routed)           0.319     1.956    Mem_Emu_Adr[8]
    SLICE_X8Y101         LUT3 (Prop_lut3_I0_O)        0.045     2.001 r  _1094_/O
                         net (fo=16, routed)          0.543     2.544    _Address[8]
    RAMB36_X0Y18         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.lower/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.888     2.043    u_cpu.clk
    RAMB36_X0Y18         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.035     2.079    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.262    Memory.0.3.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 _1219_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Memory.0.3.genblk1.genblk1.lower/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.185ns (19.304%)  route 0.773ns (80.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.598     1.523    _0273_
    SLICE_X7Y101         FDRE                                         r  _1219_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1219_/Q
                         net (fo=1, routed)           0.229     1.893    Mem_Emu_Adr[15]
    SLICE_X6Y101         LUT3 (Prop_lut3_I0_O)        0.044     1.937 r  _1101_/O
                         net (fo=16, routed)          0.544     2.482    _Address[15]
    RAMB36_X0Y18         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.lower/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.888     2.043    u_cpu.clk
    RAMB36_X0Y18         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.035     2.079    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.114     2.193    Memory.0.3.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.289    





---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      489.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             489.564ns  (required time - arrival time)
  Source:                 Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1309_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.089ns  (logic 3.669ns (36.366%)  route 6.420ns (63.634%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1491_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1197_/O
                         net (fo=164, routed)         1.654     5.247    u_cpu.clk
    RAMB36_X0Y24         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.119 r  Memory.0.1.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.184    Memory.0.1.genblk1.genblk1.CAS_A
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.609 r  Memory.0.1.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           1.543    10.152    DI_M[1]
    SLICE_X3Y112         LUT5 (Prop_lut5_I0_O)        0.124    10.276 r  _0484_/O
                         net (fo=9, routed)           2.922    13.197    _0311_[3]
    SLICE_X10Y103        LUT6 (Prop_lut6_I3_O)        0.124    13.321 f  _0479_/O
                         net (fo=1, routed)           1.074    14.395    _0312_[1]
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.124    14.519 r  _0460_/O
                         net (fo=4, routed)           0.817    15.336    AB[1]
    SLICE_X3Y104         FDRE                                         r  _1309_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1492_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1196_/O
                         net (fo=117, routed)         1.589   505.017    _0273_
    SLICE_X3Y104         FDRE                                         r  _1309_/C
                         clock pessimism              0.000   505.017    
                         clock uncertainty           -0.035   504.981    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)       -0.081   504.900    _1309_
  -------------------------------------------------------------------
                         required time                        504.900    
                         arrival time                         -15.336    
  -------------------------------------------------------------------
                         slack                                489.564    

Slack (MET) :             490.155ns  (required time - arrival time)
  Source:                 _1332_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1321_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.565ns  (logic 1.712ns (17.899%)  route 7.853ns (82.101%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1491_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1197_/O
                         net (fo=164, routed)         1.623     5.215    u_cpu.clk
    SLICE_X12Y115        FDCE                                         r  _1332_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDCE (Prop_fdce_C_Q)         0.518     5.733 r  _1332_/Q
                         net (fo=78, routed)          4.240     9.973    _0052_[4]
    SLICE_X3Y111         MUXF7 (Prop_muxf7_S_O)       0.296    10.269 f  _0469_/O
                         net (fo=1, routed)           0.000    10.269    _0002_
    SLICE_X3Y111         MUXF8 (Prop_muxf8_I0_O)      0.104    10.373 f  _0473_/O
                         net (fo=12, routed)          0.953    11.327    _0008_[3]
    SLICE_X0Y108         LUT6 (Prop_lut6_I5_O)        0.316    11.643 r  _0629_/O
                         net (fo=5, routed)           0.976    12.619    _0284_[0]
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.152    12.771 r  _0643_/O
                         net (fo=2, routed)           0.804    13.574    _0287_[1]
    SLICE_X0Y106         LUT6 (Prop_lut6_I1_O)        0.326    13.900 r  _1059_/O
                         net (fo=2, routed)           0.879    14.780    DO[5]
    SLICE_X1Y101         FDRE                                         r  _1321_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1492_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1196_/O
                         net (fo=117, routed)         1.590   505.018    _0273_
    SLICE_X1Y101         FDRE                                         r  _1321_/C
                         clock pessimism              0.000   505.018    
                         clock uncertainty           -0.035   504.982    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)       -0.047   504.935    _1321_
  -------------------------------------------------------------------
                         required time                        504.935    
                         arrival time                         -14.780    
  -------------------------------------------------------------------
                         slack                                490.155    

Slack (MET) :             490.189ns  (required time - arrival time)
  Source:                 _1332_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1323_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.516ns  (logic 1.482ns (15.574%)  route 8.034ns (84.426%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1491_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1197_/O
                         net (fo=164, routed)         1.623     5.215    u_cpu.clk
    SLICE_X12Y115        FDCE                                         r  _1332_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDCE (Prop_fdce_C_Q)         0.518     5.733 r  _1332_/Q
                         net (fo=78, routed)          4.240     9.973    _0052_[4]
    SLICE_X3Y111         MUXF7 (Prop_muxf7_S_O)       0.296    10.269 f  _0469_/O
                         net (fo=1, routed)           0.000    10.269    _0002_
    SLICE_X3Y111         MUXF8 (Prop_muxf8_I0_O)      0.104    10.373 f  _0473_/O
                         net (fo=12, routed)          0.986    11.360    _0008_[3]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.316    11.676 r  _0489_/O
                         net (fo=7, routed)           1.135    12.811    _0283_[0]
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.124    12.935 r  _0660_/O
                         net (fo=2, routed)           0.825    13.759    _0289_[2]
    SLICE_X0Y105         LUT6 (Prop_lut6_I2_O)        0.124    13.883 r  _1065_/O
                         net (fo=2, routed)           0.848    14.731    DO[7]
    SLICE_X1Y101         FDRE                                         r  _1323_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1492_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1196_/O
                         net (fo=117, routed)         1.590   505.018    _0273_
    SLICE_X1Y101         FDRE                                         r  _1323_/C
                         clock pessimism              0.000   505.018    
                         clock uncertainty           -0.035   504.982    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)       -0.062   504.920    _1323_
  -------------------------------------------------------------------
                         required time                        504.920    
                         arrival time                         -14.731    
  -------------------------------------------------------------------
                         slack                                490.189    

Slack (MET) :             490.218ns  (required time - arrival time)
  Source:                 Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1313_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 3.822ns (41.437%)  route 5.402ns (58.563%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1491_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1197_/O
                         net (fo=164, routed)         1.681     5.273    u_cpu.clk
    RAMB36_X0Y16         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.145 r  Memory.0.5.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.210    Memory.0.5.genblk1.genblk1.CAS_A
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.635 r  Memory.0.5.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           1.845    10.480    DI_M[5]
    SLICE_X6Y102         LUT5 (Prop_lut5_I0_O)        0.124    10.604 r  _0581_/O
                         net (fo=10, routed)          1.284    11.888    _0451_[1]
    SLICE_X1Y103         LUT2 (Prop_lut2_I1_O)        0.124    12.012 r  _0647_/O
                         net (fo=1, routed)           0.562    12.574    _0329_[4]
    SLICE_X2Y103         LUT6 (Prop_lut6_I4_O)        0.124    12.698 f  _0645_/O
                         net (fo=1, routed)           1.104    13.802    _0330_[2]
    SLICE_X2Y101         LUT3 (Prop_lut3_I2_O)        0.153    13.955 r  _0640_/O
                         net (fo=5, routed)           0.542    14.497    _0164_[0]
    SLICE_X1Y101         FDRE                                         r  _1313_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1492_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1196_/O
                         net (fo=117, routed)         1.590   505.018    _0273_
    SLICE_X1Y101         FDRE                                         r  _1313_/C
                         clock pessimism              0.000   505.018    
                         clock uncertainty           -0.035   504.982    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)       -0.268   504.714    _1313_
  -------------------------------------------------------------------
                         required time                        504.714    
                         arrival time                         -14.497    
  -------------------------------------------------------------------
                         slack                                490.218    

Slack (MET) :             490.218ns  (required time - arrival time)
  Source:                 _1332_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1318_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.488ns  (logic 1.712ns (18.044%)  route 7.776ns (81.956%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1491_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1197_/O
                         net (fo=164, routed)         1.623     5.215    u_cpu.clk
    SLICE_X12Y115        FDCE                                         r  _1332_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDCE (Prop_fdce_C_Q)         0.518     5.733 r  _1332_/Q
                         net (fo=78, routed)          4.240     9.973    _0052_[4]
    SLICE_X3Y111         MUXF7 (Prop_muxf7_S_O)       0.296    10.269 f  _0469_/O
                         net (fo=1, routed)           0.000    10.269    _0002_
    SLICE_X3Y111         MUXF8 (Prop_muxf8_I0_O)      0.104    10.373 f  _0473_/O
                         net (fo=12, routed)          0.986    11.360    _0008_[3]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.316    11.676 r  _0489_/O
                         net (fo=7, routed)           1.135    12.811    _0283_[0]
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.152    12.963 r  _0632_/O
                         net (fo=2, routed)           0.587    13.550    _0393_[2]
    SLICE_X1Y106         LUT6 (Prop_lut6_I2_O)        0.326    13.876 r  _1050_/O
                         net (fo=2, routed)           0.827    14.703    DO[2]
    SLICE_X1Y102         FDRE                                         r  _1318_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1492_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1196_/O
                         net (fo=117, routed)         1.590   505.018    _0273_
    SLICE_X1Y102         FDRE                                         r  _1318_/C
                         clock pessimism              0.000   505.018    
                         clock uncertainty           -0.035   504.982    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)       -0.061   504.921    _1318_
  -------------------------------------------------------------------
                         required time                        504.921    
                         arrival time                         -14.703    
  -------------------------------------------------------------------
                         slack                                490.218    

Slack (MET) :             490.280ns  (required time - arrival time)
  Source:                 Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1301_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.423ns  (logic 3.669ns (38.936%)  route 5.754ns (61.064%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1491_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1197_/O
                         net (fo=164, routed)         1.654     5.247    u_cpu.clk
    RAMB36_X0Y24         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.119 r  Memory.0.1.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.184    Memory.0.1.genblk1.genblk1.CAS_A
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.609 r  Memory.0.1.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           1.543    10.152    DI_M[1]
    SLICE_X3Y112         LUT5 (Prop_lut5_I0_O)        0.124    10.276 r  _0484_/O
                         net (fo=9, routed)           2.297    12.572    _0311_[3]
    SLICE_X3Y105         LUT2 (Prop_lut2_I1_O)        0.124    12.696 r  _0675_/O
                         net (fo=1, routed)           0.809    13.506    _0323_[3]
    SLICE_X2Y105         LUT6 (Prop_lut6_I3_O)        0.124    13.630 r  _0673_/O
                         net (fo=4, routed)           1.040    14.670    _0327_[0]
    SLICE_X2Y104         FDRE                                         r  _1301_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1492_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1196_/O
                         net (fo=117, routed)         1.589   505.017    _0273_
    SLICE_X2Y104         FDRE                                         r  _1301_/C
                         clock pessimism              0.000   505.017    
                         clock uncertainty           -0.035   504.981    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)       -0.031   504.950    _1301_
  -------------------------------------------------------------------
                         required time                        504.950    
                         arrival time                         -14.670    
  -------------------------------------------------------------------
                         slack                                490.280    

Slack (MET) :             490.356ns  (required time - arrival time)
  Source:                 _1332_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1320_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.353ns  (logic 1.946ns (20.807%)  route 7.407ns (79.193%))
  Logic Levels:           5  (LUT4=2 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1491_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1197_/O
                         net (fo=164, routed)         1.623     5.215    u_cpu.clk
    SLICE_X12Y115        FDCE                                         r  _1332_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDCE (Prop_fdce_C_Q)         0.518     5.733 r  _1332_/Q
                         net (fo=78, routed)          4.240     9.973    _0052_[4]
    SLICE_X3Y111         MUXF7 (Prop_muxf7_S_O)       0.296    10.269 r  _0469_/O
                         net (fo=1, routed)           0.000    10.269    _0002_
    SLICE_X3Y111         MUXF8 (Prop_muxf8_I0_O)      0.104    10.373 r  _0473_/O
                         net (fo=12, routed)          0.859    11.233    _0008_[3]
    SLICE_X2Y108         LUT4 (Prop_lut4_I2_O)        0.345    11.578 r  _0474_/O
                         net (fo=7, routed)           0.747    12.325    _0282_[0]
    SLICE_X1Y107         LUT4 (Prop_lut4_I1_O)        0.357    12.682 f  _0857_/O
                         net (fo=2, routed)           0.683    13.364    _0378_[2]
    SLICE_X0Y107         LUT5 (Prop_lut5_I2_O)        0.326    13.690 r  _1056_/O
                         net (fo=2, routed)           0.878    14.568    DO[4]
    SLICE_X1Y101         FDRE                                         r  _1320_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1492_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1196_/O
                         net (fo=117, routed)         1.590   505.018    _0273_
    SLICE_X1Y101         FDRE                                         r  _1320_/C
                         clock pessimism              0.000   505.018    
                         clock uncertainty           -0.035   504.982    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)       -0.058   504.924    _1320_
  -------------------------------------------------------------------
                         required time                        504.924    
                         arrival time                         -14.568    
  -------------------------------------------------------------------
                         slack                                490.356    

Slack (MET) :             490.405ns  (required time - arrival time)
  Source:                 _1332_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1319_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 1.746ns (18.744%)  route 7.569ns (81.256%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1491_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1197_/O
                         net (fo=164, routed)         1.623     5.215    u_cpu.clk
    SLICE_X12Y115        FDCE                                         r  _1332_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDCE (Prop_fdce_C_Q)         0.518     5.733 r  _1332_/Q
                         net (fo=78, routed)          4.240     9.973    _0052_[4]
    SLICE_X3Y111         MUXF7 (Prop_muxf7_S_O)       0.296    10.269 f  _0469_/O
                         net (fo=1, routed)           0.000    10.269    _0002_
    SLICE_X3Y111         MUXF8 (Prop_muxf8_I0_O)      0.104    10.373 f  _0473_/O
                         net (fo=12, routed)          0.986    11.360    _0008_[3]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.316    11.676 r  _0489_/O
                         net (fo=7, routed)           0.848    12.524    _0283_[0]
    SLICE_X2Y107         LUT2 (Prop_lut2_I0_O)        0.157    12.681 r  _0847_/O
                         net (fo=2, routed)           0.802    13.483    _0344_[1]
    SLICE_X1Y107         LUT6 (Prop_lut6_I1_O)        0.355    13.838 r  _1053_/O
                         net (fo=2, routed)           0.692    14.530    DO[3]
    SLICE_X3Y101         FDRE                                         r  _1319_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1492_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1196_/O
                         net (fo=117, routed)         1.590   505.018    _0273_
    SLICE_X3Y101         FDRE                                         r  _1319_/C
                         clock pessimism              0.000   505.018    
                         clock uncertainty           -0.035   504.982    
    SLICE_X3Y101         FDRE (Setup_fdre_C_D)       -0.047   504.935    _1319_
  -------------------------------------------------------------------
                         required time                        504.935    
                         arrival time                         -14.530    
  -------------------------------------------------------------------
                         slack                                490.405    

Slack (MET) :             490.565ns  (required time - arrival time)
  Source:                 _1332_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1316_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 1.482ns (16.299%)  route 7.611ns (83.701%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 504.937 - 500.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1491_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1197_/O
                         net (fo=164, routed)         1.623     5.215    u_cpu.clk
    SLICE_X12Y115        FDCE                                         r  _1332_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDCE (Prop_fdce_C_Q)         0.518     5.733 r  _1332_/Q
                         net (fo=78, routed)          4.240     9.973    _0052_[4]
    SLICE_X3Y111         MUXF7 (Prop_muxf7_S_O)       0.296    10.269 r  _0469_/O
                         net (fo=1, routed)           0.000    10.269    _0002_
    SLICE_X3Y111         MUXF8 (Prop_muxf8_I0_O)      0.104    10.373 r  _0473_/O
                         net (fo=12, routed)          0.628    11.002    _0008_[3]
    SLICE_X2Y108         LUT4 (Prop_lut4_I3_O)        0.316    11.318 r  _0461_/O
                         net (fo=10, routed)          1.009    12.327    _0285_[0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.124    12.451 r  _0828_/O
                         net (fo=2, routed)           0.819    13.269    _0341_[0]
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.124    13.393 r  _1039_/O
                         net (fo=2, routed)           0.915    14.308    DO[0]
    SLICE_X8Y101         FDRE                                         r  _1316_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1492_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1196_/O
                         net (fo=117, routed)         1.509   504.937    _0273_
    SLICE_X8Y101         FDRE                                         r  _1316_/C
                         clock pessimism              0.000   504.937    
                         clock uncertainty           -0.035   504.901    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)       -0.028   504.873    _1316_
  -------------------------------------------------------------------
                         required time                        504.873    
                         arrival time                         -14.308    
  -------------------------------------------------------------------
                         slack                                490.565    

Slack (MET) :             490.638ns  (required time - arrival time)
  Source:                 _1332_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1322_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.067ns  (logic 1.482ns (16.345%)  route 7.585ns (83.655%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1491_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1197_/O
                         net (fo=164, routed)         1.623     5.215    u_cpu.clk
    SLICE_X12Y115        FDCE                                         r  _1332_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDCE (Prop_fdce_C_Q)         0.518     5.733 r  _1332_/Q
                         net (fo=78, routed)          4.240     9.973    _0052_[4]
    SLICE_X3Y111         MUXF7 (Prop_muxf7_S_O)       0.296    10.269 f  _0469_/O
                         net (fo=1, routed)           0.000    10.269    _0002_
    SLICE_X3Y111         MUXF8 (Prop_muxf8_I0_O)      0.104    10.373 f  _0473_/O
                         net (fo=12, routed)          0.953    11.327    _0008_[3]
    SLICE_X0Y108         LUT6 (Prop_lut6_I5_O)        0.316    11.643 r  _0629_/O
                         net (fo=5, routed)           0.976    12.619    _0284_[0]
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.124    12.743 r  _0649_/O
                         net (fo=2, routed)           0.681    13.423    _0286_[3]
    SLICE_X3Y106         LUT6 (Prop_lut6_I3_O)        0.124    13.547 r  _1062_/O
                         net (fo=2, routed)           0.735    14.282    DO[6]
    SLICE_X3Y101         FDRE                                         r  _1322_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1492_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1196_/O
                         net (fo=117, routed)         1.590   505.018    _0273_
    SLICE_X3Y101         FDRE                                         r  _1322_/C
                         clock pessimism              0.000   505.018    
                         clock uncertainty           -0.035   504.982    
    SLICE_X3Y101         FDRE (Setup_fdre_C_D)       -0.062   504.920    _1322_
  -------------------------------------------------------------------
                         required time                        504.920    
                         arrival time                         -14.282    
  -------------------------------------------------------------------
                         slack                                490.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 _1390_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1312_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.212ns (31.212%)  route 0.467ns (68.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1491_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1197_/O
                         net (fo=164, routed)         0.597     1.507    u_cpu.clk
    SLICE_X2Y107         FDCE                                         r  _1390_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.164     1.671 r  _1390_/Q
                         net (fo=2, routed)           0.260     1.930    _0321_[0]
    SLICE_X7Y103         LUT3 (Prop_lut3_I0_O)        0.048     1.978 r  _0525_/O
                         net (fo=4, routed)           0.207     2.186    _0327_[4]
    SLICE_X2Y102         FDRE                                         r  _1312_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.872     2.043    _0273_
    SLICE_X2Y102         FDRE                                         r  _1312_/C
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.035     2.078    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.001     2.079    _1312_
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 _1387_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1317_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.317ns (39.590%)  route 0.484ns (60.410%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1491_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1197_/O
                         net (fo=164, routed)         0.597     1.507    u_cpu.clk
    SLICE_X2Y107         FDCE                                         r  _1387_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.164     1.671 r  _1387_/Q
                         net (fo=2, routed)           0.149     1.819    _0312_[0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.046     1.865 r  _0817_/O
                         net (fo=2, routed)           0.154     2.019    _0362_[1]
    SLICE_X3Y107         LUT6 (Prop_lut6_I1_O)        0.107     2.126 r  _1047_/O
                         net (fo=2, routed)           0.181     2.307    DO[1]
    SLICE_X3Y104         FDRE                                         r  _1317_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.871     2.042    _0273_
    SLICE_X3Y104         FDRE                                         r  _1317_/C
                         clock pessimism              0.000     2.042    
                         clock uncertainty            0.035     2.077    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.070     2.147    _1317_
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 _1384_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1322_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.231ns (28.421%)  route 0.582ns (71.579%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1491_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1197_/O
                         net (fo=164, routed)         0.597     1.507    u_cpu.clk
    SLICE_X3Y107         FDCE                                         r  _1384_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  _1384_/Q
                         net (fo=1, routed)           0.089     1.737    _0283_[1]
    SLICE_X2Y107         LUT2 (Prop_lut2_I1_O)        0.045     1.782 r  _0652_/O
                         net (fo=2, routed)           0.224     2.006    _0286_[2]
    SLICE_X3Y106         LUT6 (Prop_lut6_I2_O)        0.045     2.051 r  _1062_/O
                         net (fo=2, routed)           0.269     2.319    DO[6]
    SLICE_X3Y101         FDRE                                         r  _1322_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.872     2.043    _0273_
    SLICE_X3Y101         FDRE                                         r  _1322_/C
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.035     2.078    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.071     2.149    _1322_
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 _1386_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1308_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.209ns (25.256%)  route 0.619ns (74.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1491_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1197_/O
                         net (fo=164, routed)         0.597     1.507    u_cpu.clk
    SLICE_X2Y107         FDCE                                         r  _1386_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.164     1.671 r  _1386_/Q
                         net (fo=2, routed)           0.348     2.018    _0316_[0]
    SLICE_X7Y103         LUT3 (Prop_lut3_I0_O)        0.045     2.063 r  _0488_/O
                         net (fo=4, routed)           0.271     2.334    AB[0]
    SLICE_X8Y101         FDRE                                         r  _1308_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.841     2.012    _0273_
    SLICE_X8Y101         FDRE                                         r  _1308_/C
                         clock pessimism              0.000     2.012    
                         clock uncertainty            0.035     2.047    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.063     2.110    _1308_
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 _1368_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1315_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.235ns (28.371%)  route 0.593ns (71.629%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1491_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1197_/O
                         net (fo=164, routed)         0.597     1.507    u_cpu.clk
    SLICE_X4Y103         FDCE                                         r  _1368_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  _1368_/Q
                         net (fo=2, routed)           0.293     1.941    _0333_[3]
    SLICE_X3Y103         LUT6 (Prop_lut6_I3_O)        0.045     1.986 f  _0661_/O
                         net (fo=1, routed)           0.155     2.141    _0334_[2]
    SLICE_X3Y103         LUT3 (Prop_lut3_I2_O)        0.049     2.190 r  _0656_/O
                         net (fo=5, routed)           0.145     2.335    _0164_[2]
    SLICE_X3Y101         FDRE                                         r  _1315_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.872     2.043    _0273_
    SLICE_X3Y101         FDRE                                         r  _1315_/C
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.035     2.078    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.005     2.083    _1315_
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 _1363_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1310_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.235ns (27.951%)  route 0.606ns (72.049%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1491_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1197_/O
                         net (fo=164, routed)         0.598     1.508    u_cpu.clk
    SLICE_X4Y102         FDCE                                         r  _1363_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  _1363_/Q
                         net (fo=2, routed)           0.295     1.944    _0335_[3]
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.045     1.989 f  _0633_/O
                         net (fo=1, routed)           0.170     2.159    _0336_[2]
    SLICE_X4Y103         LUT3 (Prop_lut3_I2_O)        0.049     2.208 r  _0627_/O
                         net (fo=5, routed)           0.141     2.348    _0164_[4]
    SLICE_X3Y103         FDRE                                         r  _1310_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.871     2.042    _0273_
    SLICE_X3Y103         FDRE                                         r  _1310_/C
                         clock pessimism              0.000     2.042    
                         clock uncertainty            0.035     2.077    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.005     2.082    _1310_
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 _1397_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1319_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.254ns (27.523%)  route 0.669ns (72.477%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1491_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1197_/O
                         net (fo=164, routed)         0.597     1.507    u_cpu.clk
    SLICE_X2Y108         FDCE                                         r  _1397_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.164     1.671 r  _1397_/Q
                         net (fo=1, routed)           0.221     1.892    u_cpu.AXYS[0][3]
    SLICE_X2Y108         LUT5 (Prop_lut5_I3_O)        0.045     1.937 r  _0536_/O
                         net (fo=2, routed)           0.188     2.125    _0344_[2]
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.045     2.170 r  _1053_/O
                         net (fo=2, routed)           0.259     2.429    DO[3]
    SLICE_X3Y101         FDRE                                         r  _1319_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.872     2.043    _0273_
    SLICE_X3Y101         FDRE                                         r  _1319_/C
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.035     2.078    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.075     2.153    _1319_
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 _1342_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1300_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.186ns (21.400%)  route 0.683ns (78.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1491_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1197_/O
                         net (fo=164, routed)         0.597     1.507    u_cpu.clk
    SLICE_X5Y104         FDCE                                         r  _1342_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  _1342_/Q
                         net (fo=4, routed)           0.357     2.005    _0319_[1]
    SLICE_X7Y103         LUT6 (Prop_lut6_I1_O)        0.045     2.050 r  _0664_/O
                         net (fo=4, routed)           0.326     2.376    AB[8]
    SLICE_X8Y101         FDRE                                         r  _1300_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.841     2.012    _0273_
    SLICE_X8Y101         FDRE                                         r  _1300_/C
                         clock pessimism              0.000     2.012    
                         clock uncertainty            0.035     2.047    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.052     2.099    _1300_
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1311_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.209ns (22.619%)  route 0.715ns (77.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1491_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1197_/O
                         net (fo=164, routed)         0.597     1.507    u_cpu.clk
    SLICE_X2Y107         FDCE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.164     1.671 r  _1389_/Q
                         net (fo=2, routed)           0.381     2.052    _0314_[0]
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.045     2.097 r  _0535_/O
                         net (fo=4, routed)           0.334     2.431    AB[3]
    SLICE_X3Y100         FDRE                                         r  _1311_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.872     2.043    _0273_
    SLICE_X3Y100         FDRE                                         r  _1311_/C
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.035     2.078    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.070     2.148    _1311_
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 _1241_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1305_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.209ns (22.421%)  route 0.723ns (77.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1491_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1197_/O
                         net (fo=164, routed)         0.598     1.508    u_cpu.clk
    SLICE_X2Y105         FDCE                                         r  _1241_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.164     1.672 r  _1241_/Q
                         net (fo=5, routed)           0.311     1.983    _0326_[3]
    SLICE_X3Y104         LUT6 (Prop_lut6_I3_O)        0.045     2.028 r  _0685_/O
                         net (fo=4, routed)           0.412     2.440    _0327_[3]
    SLICE_X2Y102         FDRE                                         r  _1305_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.872     2.043    _0273_
    SLICE_X2Y102         FDRE                                         r  _1305_/C
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.035     2.078    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.063     2.141    _1305_
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.299    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      494.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             494.211ns  (required time - arrival time)
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1378_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 0.518ns (10.138%)  route 4.592ns (89.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X8Y100         FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  _1198_/Q
                         net (fo=136, routed)         4.592    10.349    _0434_[0]
    SLICE_X3Y107         FDCE                                         f  _1378_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.588   505.000    u_cpu.clk
    SLICE_X3Y107         FDCE                                         r  _1378_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.965    
    SLICE_X3Y107         FDCE (Recov_fdce_C_CLR)     -0.405   504.560    _1378_
  -------------------------------------------------------------------
                         required time                        504.560    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                494.211    

Slack (MET) :             494.211ns  (required time - arrival time)
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1379_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 0.518ns (10.138%)  route 4.592ns (89.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X8Y100         FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  _1198_/Q
                         net (fo=136, routed)         4.592    10.349    _0434_[0]
    SLICE_X3Y107         FDCE                                         f  _1379_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.588   505.000    u_cpu.clk
    SLICE_X3Y107         FDCE                                         r  _1379_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.965    
    SLICE_X3Y107         FDCE (Recov_fdce_C_CLR)     -0.405   504.560    _1379_
  -------------------------------------------------------------------
                         required time                        504.560    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                494.211    

Slack (MET) :             494.211ns  (required time - arrival time)
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1381_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 0.518ns (10.138%)  route 4.592ns (89.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X8Y100         FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  _1198_/Q
                         net (fo=136, routed)         4.592    10.349    _0434_[0]
    SLICE_X3Y107         FDCE                                         f  _1381_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.588   505.000    u_cpu.clk
    SLICE_X3Y107         FDCE                                         r  _1381_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.965    
    SLICE_X3Y107         FDCE (Recov_fdce_C_CLR)     -0.405   504.560    _1381_
  -------------------------------------------------------------------
                         required time                        504.560    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                494.211    

Slack (MET) :             494.211ns  (required time - arrival time)
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1384_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 0.518ns (10.138%)  route 4.592ns (89.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X8Y100         FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  _1198_/Q
                         net (fo=136, routed)         4.592    10.349    _0434_[0]
    SLICE_X3Y107         FDCE                                         f  _1384_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.588   505.000    u_cpu.clk
    SLICE_X3Y107         FDCE                                         r  _1384_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.965    
    SLICE_X3Y107         FDCE (Recov_fdce_C_CLR)     -0.405   504.560    _1384_
  -------------------------------------------------------------------
                         required time                        504.560    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                494.211    

Slack (MET) :             494.297ns  (required time - arrival time)
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1386_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 0.518ns (10.138%)  route 4.592ns (89.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X8Y100         FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  _1198_/Q
                         net (fo=136, routed)         4.592    10.349    _0434_[0]
    SLICE_X2Y107         FDCE                                         f  _1386_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.588   505.000    u_cpu.clk
    SLICE_X2Y107         FDCE                                         r  _1386_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.965    
    SLICE_X2Y107         FDCE (Recov_fdce_C_CLR)     -0.319   504.646    _1386_
  -------------------------------------------------------------------
                         required time                        504.646    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                494.297    

Slack (MET) :             494.297ns  (required time - arrival time)
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1387_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 0.518ns (10.138%)  route 4.592ns (89.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X8Y100         FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  _1198_/Q
                         net (fo=136, routed)         4.592    10.349    _0434_[0]
    SLICE_X2Y107         FDCE                                         f  _1387_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.588   505.000    u_cpu.clk
    SLICE_X2Y107         FDCE                                         r  _1387_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.965    
    SLICE_X2Y107         FDCE (Recov_fdce_C_CLR)     -0.319   504.646    _1387_
  -------------------------------------------------------------------
                         required time                        504.646    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                494.297    

Slack (MET) :             494.297ns  (required time - arrival time)
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1389_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 0.518ns (10.138%)  route 4.592ns (89.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X8Y100         FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  _1198_/Q
                         net (fo=136, routed)         4.592    10.349    _0434_[0]
    SLICE_X2Y107         FDCE                                         f  _1389_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.588   505.000    u_cpu.clk
    SLICE_X2Y107         FDCE                                         r  _1389_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.965    
    SLICE_X2Y107         FDCE (Recov_fdce_C_CLR)     -0.319   504.646    _1389_
  -------------------------------------------------------------------
                         required time                        504.646    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                494.297    

Slack (MET) :             494.297ns  (required time - arrival time)
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1390_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 0.518ns (10.138%)  route 4.592ns (89.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X8Y100         FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  _1198_/Q
                         net (fo=136, routed)         4.592    10.349    _0434_[0]
    SLICE_X2Y107         FDCE                                         f  _1390_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.588   505.000    u_cpu.clk
    SLICE_X2Y107         FDCE                                         r  _1390_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.965    
    SLICE_X2Y107         FDCE (Recov_fdce_C_CLR)     -0.319   504.646    _1390_
  -------------------------------------------------------------------
                         required time                        504.646    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                494.297    

Slack (MET) :             494.367ns  (required time - arrival time)
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1388_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.518ns (10.462%)  route 4.433ns (89.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 504.998 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X8Y100         FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  _1198_/Q
                         net (fo=136, routed)         4.433    10.190    _0434_[0]
    SLICE_X4Y107         FDCE                                         f  _1388_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.586   504.998    u_cpu.clk
    SLICE_X4Y107         FDCE                                         r  _1388_/C
                         clock pessimism              0.000   504.998    
                         clock uncertainty           -0.035   504.963    
    SLICE_X4Y107         FDCE (Recov_fdce_C_CLR)     -0.405   504.558    _1388_
  -------------------------------------------------------------------
                         required time                        504.558    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                494.367    

Slack (MET) :             494.367ns  (required time - arrival time)
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1391_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.518ns (10.462%)  route 4.433ns (89.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 504.998 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X8Y100         FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  _1198_/Q
                         net (fo=136, routed)         4.433    10.190    _0434_[0]
    SLICE_X4Y107         FDCE                                         f  _1391_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1491_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1197_/O
                         net (fo=164, routed)         1.586   504.998    u_cpu.clk
    SLICE_X4Y107         FDCE                                         r  _1391_/C
                         clock pessimism              0.000   504.998    
                         clock uncertainty           -0.035   504.963    
    SLICE_X4Y107         FDCE (Recov_fdce_C_CLR)     -0.405   504.558    _1391_
  -------------------------------------------------------------------
                         required time                        504.558    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                494.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1361_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.164ns (24.903%)  route 0.495ns (75.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X8Y100         FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  _1198_/Q
                         net (fo=136, routed)         0.495     2.154    _0434_[0]
    SLICE_X8Y103         FDCE                                         f  _1361_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.840     1.995    u_cpu.clk
    SLICE_X8Y103         FDCE                                         r  _1361_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X8Y103         FDCE (Remov_fdce_C_CLR)     -0.067     1.963    _1361_
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1365_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.164ns (24.903%)  route 0.495ns (75.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X8Y100         FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  _1198_/Q
                         net (fo=136, routed)         0.495     2.154    _0434_[0]
    SLICE_X8Y103         FDCE                                         f  _1365_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.840     1.995    u_cpu.clk
    SLICE_X8Y103         FDCE                                         r  _1365_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X8Y103         FDCE (Remov_fdce_C_CLR)     -0.067     1.963    _1365_
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1418_/PRE
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.164ns (22.837%)  route 0.554ns (77.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X8Y100         FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  _1198_/Q
                         net (fo=136, routed)         0.554     2.213    _0434_[0]
    SLICE_X10Y106        FDPE                                         f  _1418_/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.840     1.995    u_cpu.clk
    SLICE_X10Y106        FDPE                                         r  _1418_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X10Y106        FDPE (Remov_fdpe_C_PRE)     -0.071     1.959    _1418_
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1350_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.164ns (22.652%)  route 0.560ns (77.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X8Y100         FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  _1198_/Q
                         net (fo=136, routed)         0.560     2.219    _0434_[0]
    SLICE_X10Y109        FDCE                                         f  _1350_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.839     1.994    u_cpu.clk
    SLICE_X10Y109        FDCE                                         r  _1350_/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.035     2.029    
    SLICE_X10Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.962    _1350_
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1402_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.164ns (22.652%)  route 0.560ns (77.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X8Y100         FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  _1198_/Q
                         net (fo=136, routed)         0.560     2.219    _0434_[0]
    SLICE_X10Y109        FDCE                                         f  _1402_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.839     1.994    u_cpu.clk
    SLICE_X10Y109        FDCE                                         r  _1402_/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.035     2.029    
    SLICE_X10Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.962    _1402_
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1404_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.164ns (20.831%)  route 0.623ns (79.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X8Y100         FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  _1198_/Q
                         net (fo=136, routed)         0.623     2.282    _0434_[0]
    SLICE_X10Y110        FDCE                                         f  _1404_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.838     1.993    u_cpu.clk
    SLICE_X10Y110        FDCE                                         r  _1404_/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.035     2.028    
    SLICE_X10Y110        FDCE (Remov_fdce_C_CLR)     -0.067     1.961    _1404_
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1362_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.164ns (20.767%)  route 0.626ns (79.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X8Y100         FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  _1198_/Q
                         net (fo=136, routed)         0.626     2.285    _0434_[0]
    SLICE_X10Y103        FDCE                                         f  _1362_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.840     1.995    u_cpu.clk
    SLICE_X10Y103        FDCE                                         r  _1362_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X10Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.963    _1362_
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1443_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.164ns (19.114%)  route 0.694ns (80.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X8Y100         FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  _1198_/Q
                         net (fo=136, routed)         0.694     2.353    _0434_[0]
    SLICE_X10Y111        FDCE                                         f  _1443_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.838     1.993    u_cpu.clk
    SLICE_X10Y111        FDCE                                         r  _1443_/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.035     2.028    
    SLICE_X10Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.961    _1443_
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1439_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.164ns (19.114%)  route 0.694ns (80.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X8Y100         FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  _1198_/Q
                         net (fo=136, routed)         0.694     2.353    _0434_[0]
    SLICE_X11Y111        FDCE                                         f  _1439_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.838     1.993    u_cpu.clk
    SLICE_X11Y111        FDCE                                         r  _1439_/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.035     2.028    
    SLICE_X11Y111        FDCE (Remov_fdce_C_CLR)     -0.092     1.936    _1439_
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1442_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.164ns (19.114%)  route 0.694ns (80.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X8Y100         FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  _1198_/Q
                         net (fo=136, routed)         0.694     2.353    _0434_[0]
    SLICE_X11Y111        FDCE                                         f  _1442_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1491_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1197_/O
                         net (fo=164, routed)         0.838     1.993    u_cpu.clk
    SLICE_X11Y111        FDCE                                         r  _1442_/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.035     2.028    
    SLICE_X11Y111        FDCE (Remov_fdce_C_CLR)     -0.092     1.936    _1442_
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.417    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dut_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            IO_Req
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.865ns  (logic 7.840ns (39.464%)  route 12.026ns (60.536%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1491_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1197_/O
                         net (fo=164, routed)         1.654     5.247    u_cpu.clk
    RAMB36_X0Y24         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.119 r  Memory.0.1.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.184    Memory.0.1.genblk1.genblk1.CAS_A
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.609 f  Memory.0.1.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           1.543    10.152    DI_M[1]
    SLICE_X3Y112         LUT5 (Prop_lut5_I0_O)        0.124    10.276 f  _0484_/O
                         net (fo=9, routed)           2.922    13.197    _0311_[3]
    SLICE_X10Y103        LUT6 (Prop_lut6_I3_O)        0.124    13.321 r  _0479_/O
                         net (fo=1, routed)           1.074    14.395    _0312_[1]
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.124    14.519 f  _0460_/O
                         net (fo=4, routed)           0.965    15.484    AB[1]
    SLICE_X5Y101         LUT3 (Prop_lut3_I1_O)        0.124    15.608 f  _0732_/O
                         net (fo=2, routed)           0.647    16.255    _0164_[3]
    SLICE_X5Y100         LUT6 (Prop_lut6_I3_O)        0.124    16.379 r  _1163_/O
                         net (fo=1, routed)           0.000    16.379    _0165_
    SLICE_X5Y100         MUXF7 (Prop_muxf7_I0_O)      0.212    16.591 r  _1164_/O
                         net (fo=1, routed)           4.810    21.401    _0215_
    F3                   OBUF (Prop_obuf_I_O)         3.711    25.112 r  _1489_/O
                         net (fo=0)                   0.000    25.112    IO_Req
    F3                                                                r  IO_Req (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1327_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.657ns  (logic 3.986ns (70.458%)  route 1.671ns (29.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1491_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1197_/O
                         net (fo=164, routed)         1.717     5.309    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1327_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1327_/Q
                         net (fo=2, routed)           1.671     7.436    _0222_[3]
    H5                   OBUF (Prop_obuf_I_O)         3.530    10.966 r  _1490_/O
                         net (fo=0)                   0.000    10.966    clk_LED
    H5                                                                r  clk_LED (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1327_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.372ns (80.223%)  route 0.338ns (19.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1491_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1197_/O
                         net (fo=164, routed)         0.602     1.512    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1327_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _1327_/Q
                         net (fo=2, routed)           0.338     1.991    _0222_[3]
    H5                   OBUF (Prop_obuf_I_O)         1.231     3.221 r  _1490_/O
                         net (fo=0)                   0.000     3.221    clk_LED
    H5                                                                r  clk_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1291_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            IO_Req
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.684ns  (logic 1.525ns (41.406%)  route 2.159ns (58.594%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1491_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1197_/O
                         net (fo=164, routed)         0.598     1.508    u_cpu.clk
    SLICE_X5Y100         FDRE                                         r  _1291_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  _1291_/Q
                         net (fo=16, routed)          0.323     1.971    _0164_[6]
    SLICE_X5Y100         MUXF7 (Prop_muxf7_S_O)       0.085     2.056 r  _1164_/O
                         net (fo=1, routed)           1.836     3.892    _0215_
    F3                   OBUF (Prop_obuf_I_O)         1.299     5.192 r  _1489_/O
                         net (fo=0)                   0.000     5.192    IO_Req
    F3                                                                r  IO_Req (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  emu_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            IO_Req
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.217ns  (logic 4.999ns (27.439%)  route 13.218ns (72.561%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _1201_/Q
                         net (fo=102, routed)         2.801     8.496    _0096_[6]
    SLICE_X3Y112         LUT5 (Prop_lut5_I4_O)        0.124     8.620 f  _0484_/O
                         net (fo=9, routed)           2.922    11.541    _0311_[3]
    SLICE_X10Y103        LUT6 (Prop_lut6_I3_O)        0.124    11.665 r  _0479_/O
                         net (fo=1, routed)           1.074    12.739    _0312_[1]
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.124    12.863 f  _0460_/O
                         net (fo=4, routed)           0.965    13.828    AB[1]
    SLICE_X5Y101         LUT3 (Prop_lut3_I1_O)        0.124    13.952 f  _0732_/O
                         net (fo=2, routed)           0.647    14.600    _0164_[3]
    SLICE_X5Y100         LUT6 (Prop_lut6_I3_O)        0.124    14.724 r  _1163_/O
                         net (fo=1, routed)           0.000    14.724    _0165_
    SLICE_X5Y100         MUXF7 (Prop_muxf7_I0_O)      0.212    14.936 r  _1164_/O
                         net (fo=1, routed)           4.810    19.745    _0215_
    F3                   OBUF (Prop_obuf_I_O)         3.711    23.456 r  _1489_/O
                         net (fo=0)                   0.000    23.456    IO_Req
    F3                                                                r  IO_Req (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1292_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.868ns  (logic 4.052ns (59.005%)  route 2.816ns (40.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X8Y102         FDRE                                         r  _1292_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.518     5.757 r  _1292_/Q
                         net (fo=1, routed)           2.816     8.573    _0272_[0]
    E15                  OBUF (Prop_obuf_I_O)         3.534    12.107 r  _1481_/O
                         net (fo=0)                   0.000    12.107    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1295_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.380ns  (logic 3.995ns (62.616%)  route 2.385ns (37.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.709     5.317    _0273_
    SLICE_X0Y103         FDRE                                         r  _1295_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1295_/Q
                         net (fo=2, routed)           2.385     8.158    _0272_[3]
    C15                  OBUF (Prop_obuf_I_O)         3.539    11.697 r  _1484_/O
                         net (fo=0)                   0.000    11.697    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1294_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.355ns  (logic 3.994ns (62.849%)  route 2.361ns (37.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.709     5.317    _0273_
    SLICE_X0Y103         FDRE                                         r  _1294_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1294_/Q
                         net (fo=2, routed)           2.361     8.134    _0272_[2]
    D15                  OBUF (Prop_obuf_I_O)         3.538    11.672 r  _1483_/O
                         net (fo=0)                   0.000    11.672    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1293_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.144ns  (logic 4.002ns (65.144%)  route 2.141ns (34.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.704     5.312    _0273_
    SLICE_X1Y113         FDRE                                         r  _1293_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  _1293_/Q
                         net (fo=2, routed)           2.141     7.910    _0272_[1]
    E16                  OBUF (Prop_obuf_I_O)         3.546    11.456 r  _1482_/O
                         net (fo=0)                   0.000    11.456    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1299_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.688ns  (logic 3.988ns (70.120%)  route 1.700ns (29.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.710     5.318    _0273_
    SLICE_X0Y101         FDRE                                         r  _1299_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  _1299_/Q
                         net (fo=2, routed)           1.700     7.474    _0272_[7]
    J15                  OBUF (Prop_obuf_I_O)         3.532    11.006 r  _1488_/O
                         net (fo=0)                   0.000    11.006    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1297_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.675ns  (logic 3.992ns (70.340%)  route 1.683ns (29.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.710     5.318    _0273_
    SLICE_X0Y102         FDRE                                         r  _1297_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  _1297_/Q
                         net (fo=2, routed)           1.683     7.457    _0272_[5]
    J18                  OBUF (Prop_obuf_I_O)         3.536    10.993 r  _1486_/O
                         net (fo=0)                   0.000    10.993    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1298_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.991ns (70.339%)  route 1.683ns (29.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.710     5.318    _0273_
    SLICE_X0Y101         FDRE                                         r  _1298_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  _1298_/Q
                         net (fo=2, routed)           1.683     7.457    _0272_[6]
    K15                  OBUF (Prop_obuf_I_O)         3.535    10.992 r  _1487_/O
                         net (fo=0)                   0.000    10.992    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1296_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.671ns  (logic 3.992ns (70.384%)  route 1.680ns (29.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1492_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1196_/O
                         net (fo=117, routed)         1.709     5.317    _0273_
    SLICE_X1Y103         FDRE                                         r  _1296_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1296_/Q
                         net (fo=2, routed)           1.680     7.453    _0272_[4]
    J17                  OBUF (Prop_obuf_I_O)         3.536    10.988 r  _1485_/O
                         net (fo=0)                   0.000    10.988    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1296_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 1.377ns (80.647%)  route 0.331ns (19.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.598     1.523    _0273_
    SLICE_X1Y103         FDRE                                         r  _1296_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1296_/Q
                         net (fo=2, routed)           0.331     1.995    _0272_[4]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.231 r  _1485_/O
                         net (fo=0)                   0.000     3.231    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1298_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.377ns (80.476%)  route 0.334ns (19.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.599     1.524    _0273_
    SLICE_X0Y101         FDRE                                         r  _1298_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _1298_/Q
                         net (fo=2, routed)           0.334     1.999    _0272_[6]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.235 r  _1487_/O
                         net (fo=0)                   0.000     3.235    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1297_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 1.377ns (80.480%)  route 0.334ns (19.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.599     1.524    _0273_
    SLICE_X0Y102         FDRE                                         r  _1297_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _1297_/Q
                         net (fo=2, routed)           0.334     1.999    _0272_[5]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.236 r  _1486_/O
                         net (fo=0)                   0.000     3.236    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1299_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.739ns  (logic 1.374ns (79.034%)  route 0.365ns (20.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.599     1.524    _0273_
    SLICE_X0Y101         FDRE                                         r  _1299_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _1299_/Q
                         net (fo=2, routed)           0.365     2.030    _0272_[7]
    J15                  OBUF (Prop_obuf_I_O)         1.233     3.263 r  _1488_/O
                         net (fo=0)                   0.000     3.263    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1293_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.945ns  (logic 1.388ns (71.345%)  route 0.557ns (28.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.594     1.519    _0273_
    SLICE_X1Y113         FDRE                                         r  _1293_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  _1293_/Q
                         net (fo=2, routed)           0.557     2.218    _0272_[1]
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.464 r  _1482_/O
                         net (fo=0)                   0.000     3.464    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1294_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.380ns (68.013%)  route 0.649ns (31.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.598     1.523    _0273_
    SLICE_X0Y103         FDRE                                         r  _1294_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1294_/Q
                         net (fo=2, routed)           0.649     2.313    _0272_[2]
    D15                  OBUF (Prop_obuf_I_O)         1.239     3.552 r  _1483_/O
                         net (fo=0)                   0.000     3.552    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1295_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.381ns (66.738%)  route 0.688ns (33.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.598     1.523    _0273_
    SLICE_X0Y103         FDRE                                         r  _1295_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1295_/Q
                         net (fo=2, routed)           0.688     2.352    _0272_[3]
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.592 r  _1484_/O
                         net (fo=0)                   0.000     3.592    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1292_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.399ns (60.817%)  route 0.902ns (39.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X8Y102         FDRE                                         r  _1292_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _1292_/Q
                         net (fo=1, routed)           0.902     2.561    _0272_[0]
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.796 r  _1481_/O
                         net (fo=0)                   0.000     3.796    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            IO_Req
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.690ns  (logic 1.750ns (37.324%)  route 2.939ns (62.676%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1492_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1196_/O
                         net (fo=117, routed)         0.599     1.524    _0273_
    SLICE_X2Y100         FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  _1210_/Q
                         net (fo=1, routed)           0.395     2.083    DI_P[6]
    SLICE_X3Y102         LUT5 (Prop_lut5_I1_O)        0.045     2.128 r  _0510_/O
                         net (fo=14, routed)          0.253     2.381    _0281_[5]
    SLICE_X7Y103         LUT5 (Prop_lut5_I2_O)        0.045     2.426 r  _0509_/O
                         net (fo=4, routed)           0.260     2.686    AB[14]
    SLICE_X5Y101         LUT4 (Prop_lut4_I1_O)        0.045     2.731 r  _0734_/O
                         net (fo=1, routed)           0.082     2.813    _0327_[5]
    SLICE_X5Y101         LUT6 (Prop_lut6_I5_O)        0.045     2.858 r  _0733_/O
                         net (fo=2, routed)           0.113     2.972    _0164_[5]
    SLICE_X5Y100         LUT6 (Prop_lut6_I5_O)        0.045     3.017 r  _1163_/O
                         net (fo=1, routed)           0.000     3.017    _0165_
    SLICE_X5Y100         MUXF7 (Prop_muxf7_I0_O)      0.062     3.079 r  _1164_/O
                         net (fo=1, routed)           1.836     4.915    _0215_
    F3                   OBUF (Prop_obuf_I_O)         1.299     6.214 r  _1489_/O
                         net (fo=0)                   0.000     6.214    IO_Req
    F3                                                                r  IO_Req (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  emu_clk_pin

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1277_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.628ns  (logic 2.343ns (27.153%)  route 6.285ns (72.847%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1493_/O
                         net (fo=9, routed)           4.182     5.663    _0423_[0]
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.150     5.813 r  _0703_/O
                         net (fo=3, routed)           0.448     6.261    _0424_[0]
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.355     6.616 r  _1166_/O
                         net (fo=2, routed)           0.802     7.417    _0429_[0]
    SLICE_X9Y101         LUT2 (Prop_lut2_I0_O)        0.357     7.774 r  _1165_/O
                         net (fo=8, routed)           0.854     8.628    _0219_
    SLICE_X4Y100         FDRE                                         r  _1277_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1492_/O
                         net (fo=1, routed)           1.920     3.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1196_/O
                         net (fo=117, routed)         1.588     5.016    _0273_
    SLICE_X4Y100         FDRE                                         r  _1277_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1275_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.496ns  (logic 2.343ns (27.574%)  route 6.154ns (72.426%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1493_/O
                         net (fo=9, routed)           4.182     5.663    _0423_[0]
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.150     5.813 r  _0703_/O
                         net (fo=3, routed)           0.448     6.261    _0424_[0]
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.355     6.616 r  _1166_/O
                         net (fo=2, routed)           0.802     7.417    _0429_[0]
    SLICE_X9Y101         LUT2 (Prop_lut2_I0_O)        0.357     7.774 r  _1165_/O
                         net (fo=8, routed)           0.722     8.496    _0219_
    SLICE_X7Y100         FDRE                                         r  _1275_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1492_/O
                         net (fo=1, routed)           1.920     3.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1196_/O
                         net (fo=117, routed)         1.588     5.016    _0273_
    SLICE_X7Y100         FDRE                                         r  _1275_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1276_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.496ns  (logic 2.343ns (27.574%)  route 6.154ns (72.426%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1493_/O
                         net (fo=9, routed)           4.182     5.663    _0423_[0]
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.150     5.813 r  _0703_/O
                         net (fo=3, routed)           0.448     6.261    _0424_[0]
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.355     6.616 r  _1166_/O
                         net (fo=2, routed)           0.802     7.417    _0429_[0]
    SLICE_X9Y101         LUT2 (Prop_lut2_I0_O)        0.357     7.774 r  _1165_/O
                         net (fo=8, routed)           0.722     8.496    _0219_
    SLICE_X7Y100         FDRE                                         r  _1276_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1492_/O
                         net (fo=1, routed)           1.920     3.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1196_/O
                         net (fo=117, routed)         1.588     5.016    _0273_
    SLICE_X7Y100         FDRE                                         r  _1276_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1279_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.496ns  (logic 2.343ns (27.574%)  route 6.154ns (72.426%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1493_/O
                         net (fo=9, routed)           4.182     5.663    _0423_[0]
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.150     5.813 r  _0703_/O
                         net (fo=3, routed)           0.448     6.261    _0424_[0]
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.355     6.616 r  _1166_/O
                         net (fo=2, routed)           0.802     7.417    _0429_[0]
    SLICE_X9Y101         LUT2 (Prop_lut2_I0_O)        0.357     7.774 r  _1165_/O
                         net (fo=8, routed)           0.722     8.496    _0219_
    SLICE_X7Y100         FDRE                                         r  _1279_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1492_/O
                         net (fo=1, routed)           1.920     3.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1196_/O
                         net (fo=117, routed)         1.588     5.016    _0273_
    SLICE_X7Y100         FDRE                                         r  _1279_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1280_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.496ns  (logic 2.343ns (27.574%)  route 6.154ns (72.426%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1493_/O
                         net (fo=9, routed)           4.182     5.663    _0423_[0]
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.150     5.813 r  _0703_/O
                         net (fo=3, routed)           0.448     6.261    _0424_[0]
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.355     6.616 r  _1166_/O
                         net (fo=2, routed)           0.802     7.417    _0429_[0]
    SLICE_X9Y101         LUT2 (Prop_lut2_I0_O)        0.357     7.774 r  _1165_/O
                         net (fo=8, routed)           0.722     8.496    _0219_
    SLICE_X7Y100         FDRE                                         r  _1280_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1492_/O
                         net (fo=1, routed)           1.920     3.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1196_/O
                         net (fo=117, routed)         1.588     5.016    _0273_
    SLICE_X7Y100         FDRE                                         r  _1280_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1281_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.496ns  (logic 2.343ns (27.574%)  route 6.154ns (72.426%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1493_/O
                         net (fo=9, routed)           4.182     5.663    _0423_[0]
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.150     5.813 r  _0703_/O
                         net (fo=3, routed)           0.448     6.261    _0424_[0]
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.355     6.616 r  _1166_/O
                         net (fo=2, routed)           0.802     7.417    _0429_[0]
    SLICE_X9Y101         LUT2 (Prop_lut2_I0_O)        0.357     7.774 r  _1165_/O
                         net (fo=8, routed)           0.722     8.496    _0219_
    SLICE_X7Y100         FDRE                                         r  _1281_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1492_/O
                         net (fo=1, routed)           1.920     3.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1196_/O
                         net (fo=117, routed)         1.588     5.016    _0273_
    SLICE_X7Y100         FDRE                                         r  _1281_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1258_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.316ns  (logic 2.313ns (27.813%)  route 6.003ns (72.187%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1493_/O
                         net (fo=9, routed)           4.182     5.663    _0423_[0]
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.150     5.813 r  _0703_/O
                         net (fo=3, routed)           0.448     6.261    _0424_[0]
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.355     6.616 r  _1166_/O
                         net (fo=2, routed)           0.802     7.417    _0429_[0]
    SLICE_X9Y101         LUT2 (Prop_lut2_I0_O)        0.327     7.744 r  _1172_/O
                         net (fo=8, routed)           0.571     8.316    _0217_
    SLICE_X4Y101         FDRE                                         r  _1258_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1492_/O
                         net (fo=1, routed)           1.920     3.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1196_/O
                         net (fo=117, routed)         1.588     5.016    _0273_
    SLICE_X4Y101         FDRE                                         r  _1258_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1259_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.316ns  (logic 2.313ns (27.813%)  route 6.003ns (72.187%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1493_/O
                         net (fo=9, routed)           4.182     5.663    _0423_[0]
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.150     5.813 r  _0703_/O
                         net (fo=3, routed)           0.448     6.261    _0424_[0]
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.355     6.616 r  _1166_/O
                         net (fo=2, routed)           0.802     7.417    _0429_[0]
    SLICE_X9Y101         LUT2 (Prop_lut2_I0_O)        0.327     7.744 r  _1172_/O
                         net (fo=8, routed)           0.571     8.316    _0217_
    SLICE_X4Y101         FDRE                                         r  _1259_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1492_/O
                         net (fo=1, routed)           1.920     3.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1196_/O
                         net (fo=117, routed)         1.588     5.016    _0273_
    SLICE_X4Y101         FDRE                                         r  _1259_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1261_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.316ns  (logic 2.313ns (27.813%)  route 6.003ns (72.187%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1493_/O
                         net (fo=9, routed)           4.182     5.663    _0423_[0]
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.150     5.813 r  _0703_/O
                         net (fo=3, routed)           0.448     6.261    _0424_[0]
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.355     6.616 r  _1166_/O
                         net (fo=2, routed)           0.802     7.417    _0429_[0]
    SLICE_X9Y101         LUT2 (Prop_lut2_I0_O)        0.327     7.744 r  _1172_/O
                         net (fo=8, routed)           0.571     8.316    _0217_
    SLICE_X4Y101         FDRE                                         r  _1261_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1492_/O
                         net (fo=1, routed)           1.920     3.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1196_/O
                         net (fo=117, routed)         1.588     5.016    _0273_
    SLICE_X4Y101         FDRE                                         r  _1261_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1262_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.316ns  (logic 2.313ns (27.813%)  route 6.003ns (72.187%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1493_/O
                         net (fo=9, routed)           4.182     5.663    _0423_[0]
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.150     5.813 r  _0703_/O
                         net (fo=3, routed)           0.448     6.261    _0424_[0]
    SLICE_X9Y102         LUT2 (Prop_lut2_I0_O)        0.355     6.616 r  _1166_/O
                         net (fo=2, routed)           0.802     7.417    _0429_[0]
    SLICE_X9Y101         LUT2 (Prop_lut2_I0_O)        0.327     7.744 r  _1172_/O
                         net (fo=8, routed)           0.571     8.316    _0217_
    SLICE_X4Y101         FDRE                                         r  _1262_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1492_/O
                         net (fo=1, routed)           1.920     3.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1196_/O
                         net (fo=117, routed)         1.588     5.016    _0273_
    SLICE_X4Y101         FDRE                                         r  _1262_/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Din_emu[1]
                            (input port)
  Destination:            _1259_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.283ns (27.440%)  route 0.748ns (72.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Din_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _1474_/O
                         net (fo=5, routed)           0.748     1.031    _0271_[1]
    SLICE_X4Y101         FDRE                                         r  _1259_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.868     2.040    _0273_
    SLICE_X4Y101         FDRE                                         r  _1259_/C

Slack:                    inf
  Source:                 Din_emu[2]
                            (input port)
  Destination:            _1268_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.292ns (27.682%)  route 0.762ns (72.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Din_emu[2] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  _1475_/O
                         net (fo=5, routed)           0.762     1.053    _0271_[2]
    SLICE_X6Y101         FDRE                                         r  _1268_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.868     2.040    _0273_
    SLICE_X6Y101         FDRE                                         r  _1268_/C

Slack:                    inf
  Source:                 Din_emu[7]
                            (input port)
  Destination:            _1281_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.266ns (25.185%)  route 0.791ns (74.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  Din_emu[7] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[7]
    U13                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  _1480_/O
                         net (fo=4, routed)           0.791     1.057    _0271_[7]
    SLICE_X7Y100         FDRE                                         r  _1281_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.868     2.040    _0273_
    SLICE_X7Y100         FDRE                                         r  _1281_/C

Slack:                    inf
  Source:                 Din_emu[7]
                            (input port)
  Destination:            _1265_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.266ns (24.619%)  route 0.815ns (75.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  Din_emu[7] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[7]
    U13                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  _1480_/O
                         net (fo=4, routed)           0.815     1.081    _0271_[7]
    SLICE_X4Y101         FDRE                                         r  _1265_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.868     2.040    _0273_
    SLICE_X4Y101         FDRE                                         r  _1265_/C

Slack:                    inf
  Source:                 Din_emu[1]
                            (input port)
  Destination:            _1267_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.283ns (26.062%)  route 0.803ns (73.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Din_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _1474_/O
                         net (fo=5, routed)           0.803     1.086    _0271_[1]
    SLICE_X6Y101         FDRE                                         r  _1267_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.868     2.040    _0273_
    SLICE_X6Y101         FDRE                                         r  _1267_/C

Slack:                    inf
  Source:                 Din_emu[3]
                            (input port)
  Destination:            _1269_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.282ns (24.691%)  route 0.859ns (75.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  Din_emu[3] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  _1476_/O
                         net (fo=5, routed)           0.859     1.141    _0271_[3]
    SLICE_X6Y101         FDRE                                         r  _1269_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.868     2.040    _0273_
    SLICE_X6Y101         FDRE                                         r  _1269_/C

Slack:                    inf
  Source:                 Din_emu[1]
                            (input port)
  Destination:            _1275_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.283ns (24.795%)  route 0.858ns (75.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Din_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _1474_/O
                         net (fo=5, routed)           0.858     1.141    _0271_[1]
    SLICE_X7Y100         FDRE                                         r  _1275_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.868     2.040    _0273_
    SLICE_X7Y100         FDRE                                         r  _1275_/C

Slack:                    inf
  Source:                 Din_emu[2]
                            (input port)
  Destination:            _1276_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.292ns (24.954%)  route 0.877ns (75.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Din_emu[2] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  _1475_/O
                         net (fo=5, routed)           0.877     1.168    _0271_[2]
    SLICE_X7Y100         FDRE                                         r  _1276_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.868     2.040    _0273_
    SLICE_X7Y100         FDRE                                         r  _1276_/C

Slack:                    inf
  Source:                 Din_emu[4]
                            (input port)
  Destination:            _1262_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.200ns  (logic 0.265ns (22.114%)  route 0.934ns (77.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Din_emu[4] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[4]
    U14                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  _1477_/O
                         net (fo=5, routed)           0.934     1.200    _0271_[4]
    SLICE_X4Y101         FDRE                                         r  _1262_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.868     2.040    _0273_
    SLICE_X4Y101         FDRE                                         r  _1262_/C

Slack:                    inf
  Source:                 Din_emu[2]
                            (input port)
  Destination:            _1254_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.292ns (24.238%)  route 0.911ns (75.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Din_emu[2] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  _1475_/O
                         net (fo=5, routed)           0.911     1.203    _0271_[2]
    SLICE_X9Y99          FDRE                                         r  _1254_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1492_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1196_/O
                         net (fo=117, routed)         0.847     2.018    _0273_
    SLICE_X9Y99          FDRE                                         r  _1254_/C





