
NUCLEO-F401RE-SPI-NIXIE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000326c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  0800340c  0800340c  0001340c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003484  08003484  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003484  08003484  00013484  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800348c  0800348c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800348c  0800348c  0001348c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003490  08003490  00013490  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003494  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000dc  20000070  08003504  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000014c  08003504  0002014c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000090d7  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001793  00000000  00000000  00029177  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000840  00000000  00000000  0002a910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007b8  00000000  00000000  0002b150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000159e2  00000000  00000000  0002b908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008ae8  00000000  00000000  000412ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086817  00000000  00000000  00049dd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d05e9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002528  00000000  00000000  000d063c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080033f4 	.word	0x080033f4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	080033f4 	.word	0x080033f4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <Start_Animation>:

// State Functions:
void(*state)();


void Start_Animation(){
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
	Set_None();
 800057c:	f000 fb12 	bl	8000ba4 <Set_None>
	Set_Digit(4, 1, 127);
 8000580:	227f      	movs	r2, #127	; 0x7f
 8000582:	2101      	movs	r1, #1
 8000584:	2004      	movs	r0, #4
 8000586:	f000 fa83 	bl	8000a90 <Set_Digit>
	Set_Led(4, 127,0,0);
 800058a:	2300      	movs	r3, #0
 800058c:	2200      	movs	r2, #0
 800058e:	217f      	movs	r1, #127	; 0x7f
 8000590:	2004      	movs	r0, #4
 8000592:	f000 fb4f 	bl	8000c34 <Set_Led>
	HAL_Delay(1000);
 8000596:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800059a:	f000 fe2d 	bl	80011f8 <HAL_Delay>

	Set_Digit(4, 2, 127);
 800059e:	227f      	movs	r2, #127	; 0x7f
 80005a0:	2102      	movs	r1, #2
 80005a2:	2004      	movs	r0, #4
 80005a4:	f000 fa74 	bl	8000a90 <Set_Digit>
	HAL_Delay(1000);
 80005a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005ac:	f000 fe24 	bl	80011f8 <HAL_Delay>

	Set_Digit(4, 3, 127);
 80005b0:	227f      	movs	r2, #127	; 0x7f
 80005b2:	2103      	movs	r1, #3
 80005b4:	2004      	movs	r0, #4
 80005b6:	f000 fa6b 	bl	8000a90 <Set_Digit>
	HAL_Delay(1000);
 80005ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005be:	f000 fe1b 	bl	80011f8 <HAL_Delay>

	Set_Digit(4, 4, 127);
 80005c2:	227f      	movs	r2, #127	; 0x7f
 80005c4:	2104      	movs	r1, #4
 80005c6:	2004      	movs	r0, #4
 80005c8:	f000 fa62 	bl	8000a90 <Set_Digit>
	Set_Led(4, 0,127,0);
 80005cc:	2300      	movs	r3, #0
 80005ce:	227f      	movs	r2, #127	; 0x7f
 80005d0:	2100      	movs	r1, #0
 80005d2:	2004      	movs	r0, #4
 80005d4:	f000 fb2e 	bl	8000c34 <Set_Led>
	HAL_Delay(1000);
 80005d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005dc:	f000 fe0c 	bl	80011f8 <HAL_Delay>

	Set_Digit(4, 5, 127);
 80005e0:	227f      	movs	r2, #127	; 0x7f
 80005e2:	2105      	movs	r1, #5
 80005e4:	2004      	movs	r0, #4
 80005e6:	f000 fa53 	bl	8000a90 <Set_Digit>
	HAL_Delay(1000);
 80005ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005ee:	f000 fe03 	bl	80011f8 <HAL_Delay>

	Set_Digit(4, 6, 127);
 80005f2:	227f      	movs	r2, #127	; 0x7f
 80005f4:	2106      	movs	r1, #6
 80005f6:	2004      	movs	r0, #4
 80005f8:	f000 fa4a 	bl	8000a90 <Set_Digit>
	HAL_Delay(1000);
 80005fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000600:	f000 fdfa 	bl	80011f8 <HAL_Delay>

	Set_Digit(4, 7, 127);
 8000604:	227f      	movs	r2, #127	; 0x7f
 8000606:	2107      	movs	r1, #7
 8000608:	2004      	movs	r0, #4
 800060a:	f000 fa41 	bl	8000a90 <Set_Digit>
	HAL_Delay(1000);
 800060e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000612:	f000 fdf1 	bl	80011f8 <HAL_Delay>

	Set_Digit(4, 8, 127);
 8000616:	227f      	movs	r2, #127	; 0x7f
 8000618:	2108      	movs	r1, #8
 800061a:	2004      	movs	r0, #4
 800061c:	f000 fa38 	bl	8000a90 <Set_Digit>
	Set_Led(4, 0,0,127);
 8000620:	237f      	movs	r3, #127	; 0x7f
 8000622:	2200      	movs	r2, #0
 8000624:	2100      	movs	r1, #0
 8000626:	2004      	movs	r0, #4
 8000628:	f000 fb04 	bl	8000c34 <Set_Led>
	HAL_Delay(1000);
 800062c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000630:	f000 fde2 	bl	80011f8 <HAL_Delay>

	Set_Digit(4, 9, 127);
 8000634:	227f      	movs	r2, #127	; 0x7f
 8000636:	2109      	movs	r1, #9
 8000638:	2004      	movs	r0, #4
 800063a:	f000 fa29 	bl	8000a90 <Set_Digit>
	HAL_Delay(1000);
 800063e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000642:	f000 fdd9 	bl	80011f8 <HAL_Delay>

	Set_Digit(4, 0, 127);
 8000646:	227f      	movs	r2, #127	; 0x7f
 8000648:	2100      	movs	r1, #0
 800064a:	2004      	movs	r0, #4
 800064c:	f000 fa20 	bl	8000a90 <Set_Digit>
	HAL_Delay(1000);
 8000650:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000654:	f000 fdd0 	bl	80011f8 <HAL_Delay>

	Set_None();
 8000658:	f000 faa4 	bl	8000ba4 <Set_None>

	Set_Dots(4, 0, 127);
 800065c:	227f      	movs	r2, #127	; 0x7f
 800065e:	2100      	movs	r1, #0
 8000660:	2004      	movs	r0, #4
 8000662:	f000 fb7f 	bl	8000d64 <Set_Dots>
	HAL_Delay(1000);
 8000666:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800066a:	f000 fdc5 	bl	80011f8 <HAL_Delay>

	Set_Dots(4, 127, 0);
 800066e:	2200      	movs	r2, #0
 8000670:	217f      	movs	r1, #127	; 0x7f
 8000672:	2004      	movs	r0, #4
 8000674:	f000 fb76 	bl	8000d64 <Set_Dots>
	HAL_Delay(1000);
 8000678:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800067c:	f000 fdbc 	bl	80011f8 <HAL_Delay>
	Set_None();
 8000680:	f000 fa90 	bl	8000ba4 <Set_None>
	HAL_Delay(100);
 8000684:	2064      	movs	r0, #100	; 0x64
 8000686:	f000 fdb7 	bl	80011f8 <HAL_Delay>

	state = Temp_Clock;
 800068a:	4b02      	ldr	r3, [pc, #8]	; (8000694 <Start_Animation+0x11c>)
 800068c:	4a02      	ldr	r2, [pc, #8]	; (8000698 <Start_Animation+0x120>)
 800068e:	601a      	str	r2, [r3, #0]
}
 8000690:	bf00      	nop
 8000692:	bd80      	pop	{r7, pc}
 8000694:	20000098 	.word	0x20000098
 8000698:	0800069d 	.word	0x0800069d

0800069c <Temp_Clock>:

void Temp_Clock() {
 800069c:	b580      	push	{r7, lr}
 800069e:	b086      	sub	sp, #24
 80006a0:	af00      	add	r7, sp, #0
	int sec1 = 0;
 80006a2:	2300      	movs	r3, #0
 80006a4:	617b      	str	r3, [r7, #20]
	int sec2 = 0;
 80006a6:	2300      	movs	r3, #0
 80006a8:	613b      	str	r3, [r7, #16]
	int min1 = 6;
 80006aa:	2306      	movs	r3, #6
 80006ac:	60fb      	str	r3, [r7, #12]
	int min2 = 0;
 80006ae:	2300      	movs	r3, #0
 80006b0:	60bb      	str	r3, [r7, #8]
	int dots = 0;
 80006b2:	2300      	movs	r3, #0
 80006b4:	607b      	str	r3, [r7, #4]

	while (min1 >= 0){
 80006b6:	e04c      	b.n	8000752 <Temp_Clock+0xb6>
		Set_Digit(1, min1, 127);
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	b2db      	uxtb	r3, r3
 80006bc:	227f      	movs	r2, #127	; 0x7f
 80006be:	4619      	mov	r1, r3
 80006c0:	2001      	movs	r0, #1
 80006c2:	f000 f9e5 	bl	8000a90 <Set_Digit>
		Set_Digit(2, min2, 127);
 80006c6:	68bb      	ldr	r3, [r7, #8]
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	227f      	movs	r2, #127	; 0x7f
 80006cc:	4619      	mov	r1, r3
 80006ce:	2002      	movs	r0, #2
 80006d0:	f000 f9de 	bl	8000a90 <Set_Digit>
		Set_Digit(3, sec1, 127);
 80006d4:	697b      	ldr	r3, [r7, #20]
 80006d6:	b2db      	uxtb	r3, r3
 80006d8:	227f      	movs	r2, #127	; 0x7f
 80006da:	4619      	mov	r1, r3
 80006dc:	2003      	movs	r0, #3
 80006de:	f000 f9d7 	bl	8000a90 <Set_Digit>
		Set_Digit(4, sec2, 127);
 80006e2:	693b      	ldr	r3, [r7, #16]
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	227f      	movs	r2, #127	; 0x7f
 80006e8:	4619      	mov	r1, r3
 80006ea:	2004      	movs	r0, #4
 80006ec:	f000 f9d0 	bl	8000a90 <Set_Digit>
		if(dots == 0){
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d107      	bne.n	8000706 <Temp_Clock+0x6a>
			Set_Dots(3, 127, 0);
 80006f6:	2200      	movs	r2, #0
 80006f8:	217f      	movs	r1, #127	; 0x7f
 80006fa:	2003      	movs	r0, #3
 80006fc:	f000 fb32 	bl	8000d64 <Set_Dots>
			dots = 1;
 8000700:	2301      	movs	r3, #1
 8000702:	607b      	str	r3, [r7, #4]
 8000704:	e006      	b.n	8000714 <Temp_Clock+0x78>
		}else{
			Set_Dots(3, 0, 0);
 8000706:	2200      	movs	r2, #0
 8000708:	2100      	movs	r1, #0
 800070a:	2003      	movs	r0, #3
 800070c:	f000 fb2a 	bl	8000d64 <Set_Dots>
			dots = 0;
 8000710:	2300      	movs	r3, #0
 8000712:	607b      	str	r3, [r7, #4]
		}

		HAL_Delay(1000);
 8000714:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000718:	f000 fd6e 	bl	80011f8 <HAL_Delay>

		sec2 -= 1;
 800071c:	693b      	ldr	r3, [r7, #16]
 800071e:	3b01      	subs	r3, #1
 8000720:	613b      	str	r3, [r7, #16]
		if(sec2 < 0){
 8000722:	693b      	ldr	r3, [r7, #16]
 8000724:	2b00      	cmp	r3, #0
 8000726:	da04      	bge.n	8000732 <Temp_Clock+0x96>
			sec2 = 9;
 8000728:	2309      	movs	r3, #9
 800072a:	613b      	str	r3, [r7, #16]
			sec1 -= 1;
 800072c:	697b      	ldr	r3, [r7, #20]
 800072e:	3b01      	subs	r3, #1
 8000730:	617b      	str	r3, [r7, #20]
		}
		if(sec1 < 0){
 8000732:	697b      	ldr	r3, [r7, #20]
 8000734:	2b00      	cmp	r3, #0
 8000736:	da04      	bge.n	8000742 <Temp_Clock+0xa6>
			sec1 = 5;
 8000738:	2305      	movs	r3, #5
 800073a:	617b      	str	r3, [r7, #20]
			min2 -= 1;
 800073c:	68bb      	ldr	r3, [r7, #8]
 800073e:	3b01      	subs	r3, #1
 8000740:	60bb      	str	r3, [r7, #8]
		}
		if(min2 < 0){
 8000742:	68bb      	ldr	r3, [r7, #8]
 8000744:	2b00      	cmp	r3, #0
 8000746:	da04      	bge.n	8000752 <Temp_Clock+0xb6>
			min2 = 9;
 8000748:	2309      	movs	r3, #9
 800074a:	60bb      	str	r3, [r7, #8]
			min1 -= 1;
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	3b01      	subs	r3, #1
 8000750:	60fb      	str	r3, [r7, #12]
	while (min1 >= 0){
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	2b00      	cmp	r3, #0
 8000756:	daaf      	bge.n	80006b8 <Temp_Clock+0x1c>
		}
	}
	state = Start_Animation;
 8000758:	4b03      	ldr	r3, [pc, #12]	; (8000768 <Temp_Clock+0xcc>)
 800075a:	4a04      	ldr	r2, [pc, #16]	; (800076c <Temp_Clock+0xd0>)
 800075c:	601a      	str	r2, [r3, #0]
}
 800075e:	bf00      	nop
 8000760:	3718      	adds	r7, #24
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	20000098 	.word	0x20000098
 800076c:	08000579 	.word	0x08000579

08000770 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b08e      	sub	sp, #56	; 0x38
 8000774:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	char uart_buf[50]; //buffer for strings we want to print out to serial monitor
	int uart_buf_len;

	state = Start_Animation; //set the starting state
 8000776:	4b0f      	ldr	r3, [pc, #60]	; (80007b4 <main+0x44>)
 8000778:	4a0f      	ldr	r2, [pc, #60]	; (80007b8 <main+0x48>)
 800077a:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800077c:	f000 fcca 	bl	8001114 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000780:	f000 f820 	bl	80007c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000784:	f000 f8ea 	bl	800095c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000788:	f000 f8be 	bl	8000908 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800078c:	f000 f886 	bl	800089c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */


  //print a test to serial monitor to make sure everything is working
  uart_buf_len = sprintf(uart_buf, "SPI TEST\r\n");
 8000790:	463b      	mov	r3, r7
 8000792:	490a      	ldr	r1, [pc, #40]	; (80007bc <main+0x4c>)
 8000794:	4618      	mov	r0, r3
 8000796:	f002 f9ff 	bl	8002b98 <siprintf>
 800079a:	6378      	str	r0, [r7, #52]	; 0x34
  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);
 800079c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800079e:	b29a      	uxth	r2, r3
 80007a0:	4639      	mov	r1, r7
 80007a2:	2364      	movs	r3, #100	; 0x64
 80007a4:	4806      	ldr	r0, [pc, #24]	; (80007c0 <main+0x50>)
 80007a6:	f001 ff20 	bl	80025ea <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
  	state();
 80007aa:	4b02      	ldr	r3, [pc, #8]	; (80007b4 <main+0x44>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4798      	blx	r3
 80007b0:	e7fb      	b.n	80007aa <main+0x3a>
 80007b2:	bf00      	nop
 80007b4:	20000098 	.word	0x20000098
 80007b8:	08000579 	.word	0x08000579
 80007bc:	0800340c 	.word	0x0800340c
 80007c0:	200000f4 	.word	0x200000f4

080007c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b094      	sub	sp, #80	; 0x50
 80007c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ca:	f107 0320 	add.w	r3, r7, #32
 80007ce:	2230      	movs	r2, #48	; 0x30
 80007d0:	2100      	movs	r1, #0
 80007d2:	4618      	mov	r0, r3
 80007d4:	f002 f9d8 	bl	8002b88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007d8:	f107 030c 	add.w	r3, r7, #12
 80007dc:	2200      	movs	r2, #0
 80007de:	601a      	str	r2, [r3, #0]
 80007e0:	605a      	str	r2, [r3, #4]
 80007e2:	609a      	str	r2, [r3, #8]
 80007e4:	60da      	str	r2, [r3, #12]
 80007e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007e8:	2300      	movs	r3, #0
 80007ea:	60bb      	str	r3, [r7, #8]
 80007ec:	4b29      	ldr	r3, [pc, #164]	; (8000894 <SystemClock_Config+0xd0>)
 80007ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007f0:	4a28      	ldr	r2, [pc, #160]	; (8000894 <SystemClock_Config+0xd0>)
 80007f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007f6:	6413      	str	r3, [r2, #64]	; 0x40
 80007f8:	4b26      	ldr	r3, [pc, #152]	; (8000894 <SystemClock_Config+0xd0>)
 80007fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000800:	60bb      	str	r3, [r7, #8]
 8000802:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000804:	2300      	movs	r3, #0
 8000806:	607b      	str	r3, [r7, #4]
 8000808:	4b23      	ldr	r3, [pc, #140]	; (8000898 <SystemClock_Config+0xd4>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000810:	4a21      	ldr	r2, [pc, #132]	; (8000898 <SystemClock_Config+0xd4>)
 8000812:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000816:	6013      	str	r3, [r2, #0]
 8000818:	4b1f      	ldr	r3, [pc, #124]	; (8000898 <SystemClock_Config+0xd4>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000820:	607b      	str	r3, [r7, #4]
 8000822:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000824:	2302      	movs	r3, #2
 8000826:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000828:	2301      	movs	r3, #1
 800082a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800082c:	2310      	movs	r3, #16
 800082e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000830:	2302      	movs	r3, #2
 8000832:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000834:	2300      	movs	r3, #0
 8000836:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000838:	2310      	movs	r3, #16
 800083a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800083c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000840:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000842:	2304      	movs	r3, #4
 8000844:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000846:	2307      	movs	r3, #7
 8000848:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800084a:	f107 0320 	add.w	r3, r7, #32
 800084e:	4618      	mov	r0, r3
 8000850:	f000 ff7a 	bl	8001748 <HAL_RCC_OscConfig>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800085a:	f000 fb01 	bl	8000e60 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800085e:	230f      	movs	r3, #15
 8000860:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000862:	2302      	movs	r3, #2
 8000864:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000866:	2300      	movs	r3, #0
 8000868:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800086a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800086e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000870:	2300      	movs	r3, #0
 8000872:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000874:	f107 030c 	add.w	r3, r7, #12
 8000878:	2102      	movs	r1, #2
 800087a:	4618      	mov	r0, r3
 800087c:	f001 f9dc 	bl	8001c38 <HAL_RCC_ClockConfig>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000886:	f000 faeb 	bl	8000e60 <Error_Handler>
  }
}
 800088a:	bf00      	nop
 800088c:	3750      	adds	r7, #80	; 0x50
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	40023800 	.word	0x40023800
 8000898:	40007000 	.word	0x40007000

0800089c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80008a0:	4b17      	ldr	r3, [pc, #92]	; (8000900 <MX_SPI1_Init+0x64>)
 80008a2:	4a18      	ldr	r2, [pc, #96]	; (8000904 <MX_SPI1_Init+0x68>)
 80008a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008a6:	4b16      	ldr	r3, [pc, #88]	; (8000900 <MX_SPI1_Init+0x64>)
 80008a8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80008ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008ae:	4b14      	ldr	r3, [pc, #80]	; (8000900 <MX_SPI1_Init+0x64>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008b4:	4b12      	ldr	r3, [pc, #72]	; (8000900 <MX_SPI1_Init+0x64>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008ba:	4b11      	ldr	r3, [pc, #68]	; (8000900 <MX_SPI1_Init+0x64>)
 80008bc:	2200      	movs	r2, #0
 80008be:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008c0:	4b0f      	ldr	r3, [pc, #60]	; (8000900 <MX_SPI1_Init+0x64>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008c6:	4b0e      	ldr	r3, [pc, #56]	; (8000900 <MX_SPI1_Init+0x64>)
 80008c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008cc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80008ce:	4b0c      	ldr	r3, [pc, #48]	; (8000900 <MX_SPI1_Init+0x64>)
 80008d0:	2230      	movs	r2, #48	; 0x30
 80008d2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008d4:	4b0a      	ldr	r3, [pc, #40]	; (8000900 <MX_SPI1_Init+0x64>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008da:	4b09      	ldr	r3, [pc, #36]	; (8000900 <MX_SPI1_Init+0x64>)
 80008dc:	2200      	movs	r2, #0
 80008de:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008e0:	4b07      	ldr	r3, [pc, #28]	; (8000900 <MX_SPI1_Init+0x64>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80008e6:	4b06      	ldr	r3, [pc, #24]	; (8000900 <MX_SPI1_Init+0x64>)
 80008e8:	220a      	movs	r2, #10
 80008ea:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008ec:	4804      	ldr	r0, [pc, #16]	; (8000900 <MX_SPI1_Init+0x64>)
 80008ee:	f001 fb9f 	bl	8002030 <HAL_SPI_Init>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80008f8:	f000 fab2 	bl	8000e60 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008fc:	bf00      	nop
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	2000009c 	.word	0x2000009c
 8000904:	40013000 	.word	0x40013000

08000908 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800090c:	4b11      	ldr	r3, [pc, #68]	; (8000954 <MX_USART2_UART_Init+0x4c>)
 800090e:	4a12      	ldr	r2, [pc, #72]	; (8000958 <MX_USART2_UART_Init+0x50>)
 8000910:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000912:	4b10      	ldr	r3, [pc, #64]	; (8000954 <MX_USART2_UART_Init+0x4c>)
 8000914:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000918:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800091a:	4b0e      	ldr	r3, [pc, #56]	; (8000954 <MX_USART2_UART_Init+0x4c>)
 800091c:	2200      	movs	r2, #0
 800091e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000920:	4b0c      	ldr	r3, [pc, #48]	; (8000954 <MX_USART2_UART_Init+0x4c>)
 8000922:	2200      	movs	r2, #0
 8000924:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000926:	4b0b      	ldr	r3, [pc, #44]	; (8000954 <MX_USART2_UART_Init+0x4c>)
 8000928:	2200      	movs	r2, #0
 800092a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800092c:	4b09      	ldr	r3, [pc, #36]	; (8000954 <MX_USART2_UART_Init+0x4c>)
 800092e:	220c      	movs	r2, #12
 8000930:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000932:	4b08      	ldr	r3, [pc, #32]	; (8000954 <MX_USART2_UART_Init+0x4c>)
 8000934:	2200      	movs	r2, #0
 8000936:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000938:	4b06      	ldr	r3, [pc, #24]	; (8000954 <MX_USART2_UART_Init+0x4c>)
 800093a:	2200      	movs	r2, #0
 800093c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800093e:	4805      	ldr	r0, [pc, #20]	; (8000954 <MX_USART2_UART_Init+0x4c>)
 8000940:	f001 fe06 	bl	8002550 <HAL_UART_Init>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800094a:	f000 fa89 	bl	8000e60 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800094e:	bf00      	nop
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	200000f4 	.word	0x200000f4
 8000958:	40004400 	.word	0x40004400

0800095c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b08a      	sub	sp, #40	; 0x28
 8000960:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000962:	f107 0314 	add.w	r3, r7, #20
 8000966:	2200      	movs	r2, #0
 8000968:	601a      	str	r2, [r3, #0]
 800096a:	605a      	str	r2, [r3, #4]
 800096c:	609a      	str	r2, [r3, #8]
 800096e:	60da      	str	r2, [r3, #12]
 8000970:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000972:	2300      	movs	r3, #0
 8000974:	613b      	str	r3, [r7, #16]
 8000976:	4b41      	ldr	r3, [pc, #260]	; (8000a7c <MX_GPIO_Init+0x120>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097a:	4a40      	ldr	r2, [pc, #256]	; (8000a7c <MX_GPIO_Init+0x120>)
 800097c:	f043 0304 	orr.w	r3, r3, #4
 8000980:	6313      	str	r3, [r2, #48]	; 0x30
 8000982:	4b3e      	ldr	r3, [pc, #248]	; (8000a7c <MX_GPIO_Init+0x120>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000986:	f003 0304 	and.w	r3, r3, #4
 800098a:	613b      	str	r3, [r7, #16]
 800098c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800098e:	2300      	movs	r3, #0
 8000990:	60fb      	str	r3, [r7, #12]
 8000992:	4b3a      	ldr	r3, [pc, #232]	; (8000a7c <MX_GPIO_Init+0x120>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000996:	4a39      	ldr	r2, [pc, #228]	; (8000a7c <MX_GPIO_Init+0x120>)
 8000998:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800099c:	6313      	str	r3, [r2, #48]	; 0x30
 800099e:	4b37      	ldr	r3, [pc, #220]	; (8000a7c <MX_GPIO_Init+0x120>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009a6:	60fb      	str	r3, [r7, #12]
 80009a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	60bb      	str	r3, [r7, #8]
 80009ae:	4b33      	ldr	r3, [pc, #204]	; (8000a7c <MX_GPIO_Init+0x120>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b2:	4a32      	ldr	r2, [pc, #200]	; (8000a7c <MX_GPIO_Init+0x120>)
 80009b4:	f043 0301 	orr.w	r3, r3, #1
 80009b8:	6313      	str	r3, [r2, #48]	; 0x30
 80009ba:	4b30      	ldr	r3, [pc, #192]	; (8000a7c <MX_GPIO_Init+0x120>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	f003 0301 	and.w	r3, r3, #1
 80009c2:	60bb      	str	r3, [r7, #8]
 80009c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	607b      	str	r3, [r7, #4]
 80009ca:	4b2c      	ldr	r3, [pc, #176]	; (8000a7c <MX_GPIO_Init+0x120>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ce:	4a2b      	ldr	r2, [pc, #172]	; (8000a7c <MX_GPIO_Init+0x120>)
 80009d0:	f043 0302 	orr.w	r3, r3, #2
 80009d4:	6313      	str	r3, [r2, #48]	; 0x30
 80009d6:	4b29      	ldr	r3, [pc, #164]	; (8000a7c <MX_GPIO_Init+0x120>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	f003 0302 	and.w	r3, r3, #2
 80009de:	607b      	str	r3, [r7, #4]
 80009e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80009e2:	2200      	movs	r2, #0
 80009e4:	2180      	movs	r1, #128	; 0x80
 80009e6:	4826      	ldr	r0, [pc, #152]	; (8000a80 <MX_GPIO_Init+0x124>)
 80009e8:	f000 fe94 	bl	8001714 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80009ec:	2200      	movs	r2, #0
 80009ee:	f44f 7140 	mov.w	r1, #768	; 0x300
 80009f2:	4824      	ldr	r0, [pc, #144]	; (8000a84 <MX_GPIO_Init+0x128>)
 80009f4:	f000 fe8e 	bl	8001714 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80009f8:	2200      	movs	r2, #0
 80009fa:	2140      	movs	r1, #64	; 0x40
 80009fc:	4822      	ldr	r0, [pc, #136]	; (8000a88 <MX_GPIO_Init+0x12c>)
 80009fe:	f000 fe89 	bl	8001714 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a02:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a08:	4b20      	ldr	r3, [pc, #128]	; (8000a8c <MX_GPIO_Init+0x130>)
 8000a0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a10:	f107 0314 	add.w	r3, r7, #20
 8000a14:	4619      	mov	r1, r3
 8000a16:	481a      	ldr	r0, [pc, #104]	; (8000a80 <MX_GPIO_Init+0x124>)
 8000a18:	f000 fcf8 	bl	800140c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000a1c:	2380      	movs	r3, #128	; 0x80
 8000a1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a20:	2301      	movs	r3, #1
 8000a22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a24:	2300      	movs	r3, #0
 8000a26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a2c:	f107 0314 	add.w	r3, r7, #20
 8000a30:	4619      	mov	r1, r3
 8000a32:	4813      	ldr	r0, [pc, #76]	; (8000a80 <MX_GPIO_Init+0x124>)
 8000a34:	f000 fcea 	bl	800140c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000a38:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000a3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a3e:	2301      	movs	r3, #1
 8000a40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a42:	2300      	movs	r3, #0
 8000a44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a46:	2300      	movs	r3, #0
 8000a48:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a4a:	f107 0314 	add.w	r3, r7, #20
 8000a4e:	4619      	mov	r1, r3
 8000a50:	480c      	ldr	r0, [pc, #48]	; (8000a84 <MX_GPIO_Init+0x128>)
 8000a52:	f000 fcdb 	bl	800140c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000a56:	2340      	movs	r3, #64	; 0x40
 8000a58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a62:	2300      	movs	r3, #0
 8000a64:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a66:	f107 0314 	add.w	r3, r7, #20
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	4806      	ldr	r0, [pc, #24]	; (8000a88 <MX_GPIO_Init+0x12c>)
 8000a6e:	f000 fccd 	bl	800140c <HAL_GPIO_Init>

}
 8000a72:	bf00      	nop
 8000a74:	3728      	adds	r7, #40	; 0x28
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	40023800 	.word	0x40023800
 8000a80:	40020800 	.word	0x40020800
 8000a84:	40020000 	.word	0x40020000
 8000a88:	40020400 	.word	0x40020400
 8000a8c:	10210000 	.word	0x10210000

08000a90 <Set_Digit>:

/* USER CODE BEGIN 4 */
void Set_Digit(int location, uint8_t digit, uint8_t brightness)
{
 8000a90:	b590      	push	{r4, r7, lr}
 8000a92:	b087      	sub	sp, #28
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
 8000a98:	460b      	mov	r3, r1
 8000a9a:	70fb      	strb	r3, [r7, #3]
 8000a9c:	4613      	mov	r3, r2
 8000a9e:	70bb      	strb	r3, [r7, #2]
	uint8_t EXIXE_DIGIT[16] = {0b10101010, 0b10000000, 0b10000000, 0b10000000, 0b10000000, 0b10000000, 0b10000000, 0b10000000, 0b10000000, 0b10000000, 0b10000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000};
 8000aa0:	4b3b      	ldr	r3, [pc, #236]	; (8000b90 <Set_Digit+0x100>)
 8000aa2:	f107 0408 	add.w	r4, r7, #8
 8000aa6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000aa8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if(digit != 0)
 8000aac:	78fb      	ldrb	r3, [r7, #3]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d009      	beq.n	8000ac6 <Set_Digit+0x36>
	{
		EXIXE_DIGIT[digit] = brightness + 0b10000000;
 8000ab2:	78fb      	ldrb	r3, [r7, #3]
 8000ab4:	78ba      	ldrb	r2, [r7, #2]
 8000ab6:	3a80      	subs	r2, #128	; 0x80
 8000ab8:	b2d2      	uxtb	r2, r2
 8000aba:	f107 0118 	add.w	r1, r7, #24
 8000abe:	440b      	add	r3, r1
 8000ac0:	f803 2c10 	strb.w	r2, [r3, #-16]
 8000ac4:	e006      	b.n	8000ad4 <Set_Digit+0x44>
	}
	else if(digit == 0)
 8000ac6:	78fb      	ldrb	r3, [r7, #3]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d103      	bne.n	8000ad4 <Set_Digit+0x44>
	{
		EXIXE_DIGIT[10] = brightness + 0b10000000;
 8000acc:	78bb      	ldrb	r3, [r7, #2]
 8000ace:	3b80      	subs	r3, #128	; 0x80
 8000ad0:	b2db      	uxtb	r3, r3
 8000ad2:	74bb      	strb	r3, [r7, #18]
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	3b01      	subs	r3, #1
 8000ad8:	2b03      	cmp	r3, #3
 8000ada:	d825      	bhi.n	8000b28 <Set_Digit+0x98>
 8000adc:	a201      	add	r2, pc, #4	; (adr r2, 8000ae4 <Set_Digit+0x54>)
 8000ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ae2:	bf00      	nop
 8000ae4:	08000af5 	.word	0x08000af5
 8000ae8:	08000b03 	.word	0x08000b03
 8000aec:	08000b11 	.word	0x08000b11
 8000af0:	08000b1d 	.word	0x08000b1d
	}

	//Set the proper CS pin to LOW
	switch(location){
	case 1:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000af4:	2200      	movs	r2, #0
 8000af6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000afa:	4826      	ldr	r0, [pc, #152]	; (8000b94 <Set_Digit+0x104>)
 8000afc:	f000 fe0a 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000b00:	e012      	b.n	8000b28 <Set_Digit+0x98>
	case 2:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000b02:	2200      	movs	r2, #0
 8000b04:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b08:	4822      	ldr	r0, [pc, #136]	; (8000b94 <Set_Digit+0x104>)
 8000b0a:	f000 fe03 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000b0e:	e00b      	b.n	8000b28 <Set_Digit+0x98>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8000b10:	2200      	movs	r2, #0
 8000b12:	2180      	movs	r1, #128	; 0x80
 8000b14:	4820      	ldr	r0, [pc, #128]	; (8000b98 <Set_Digit+0x108>)
 8000b16:	f000 fdfd 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000b1a:	e005      	b.n	8000b28 <Set_Digit+0x98>
	case 4:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	2140      	movs	r1, #64	; 0x40
 8000b20:	481e      	ldr	r0, [pc, #120]	; (8000b9c <Set_Digit+0x10c>)
 8000b22:	f000 fdf7 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000b26:	bf00      	nop
	}
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&EXIXE_DIGIT, 16, 100);
 8000b28:	f107 0108 	add.w	r1, r7, #8
 8000b2c:	2364      	movs	r3, #100	; 0x64
 8000b2e:	2210      	movs	r2, #16
 8000b30:	481b      	ldr	r0, [pc, #108]	; (8000ba0 <Set_Digit+0x110>)
 8000b32:	f001 fb06 	bl	8002142 <HAL_SPI_Transmit>
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	3b01      	subs	r3, #1
 8000b3a:	2b03      	cmp	r3, #3
 8000b3c:	d824      	bhi.n	8000b88 <Set_Digit+0xf8>
 8000b3e:	a201      	add	r2, pc, #4	; (adr r2, 8000b44 <Set_Digit+0xb4>)
 8000b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b44:	08000b55 	.word	0x08000b55
 8000b48:	08000b63 	.word	0x08000b63
 8000b4c:	08000b71 	.word	0x08000b71
 8000b50:	08000b7d 	.word	0x08000b7d

	//Set the proper CS pin to HIGH
	switch(location){
	case 1:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000b54:	2201      	movs	r2, #1
 8000b56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b5a:	480e      	ldr	r0, [pc, #56]	; (8000b94 <Set_Digit+0x104>)
 8000b5c:	f000 fdda 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000b60:	e012      	b.n	8000b88 <Set_Digit+0xf8>
	case 2:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8000b62:	2201      	movs	r2, #1
 8000b64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b68:	480a      	ldr	r0, [pc, #40]	; (8000b94 <Set_Digit+0x104>)
 8000b6a:	f000 fdd3 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000b6e:	e00b      	b.n	8000b88 <Set_Digit+0xf8>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8000b70:	2201      	movs	r2, #1
 8000b72:	2180      	movs	r1, #128	; 0x80
 8000b74:	4808      	ldr	r0, [pc, #32]	; (8000b98 <Set_Digit+0x108>)
 8000b76:	f000 fdcd 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000b7a:	e005      	b.n	8000b88 <Set_Digit+0xf8>
	case 4:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	2140      	movs	r1, #64	; 0x40
 8000b80:	4806      	ldr	r0, [pc, #24]	; (8000b9c <Set_Digit+0x10c>)
 8000b82:	f000 fdc7 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000b86:	bf00      	nop
	}
}
 8000b88:	bf00      	nop
 8000b8a:	371c      	adds	r7, #28
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd90      	pop	{r4, r7, pc}
 8000b90:	08003418 	.word	0x08003418
 8000b94:	40020000 	.word	0x40020000
 8000b98:	40020800 	.word	0x40020800
 8000b9c:	40020400 	.word	0x40020400
 8000ba0:	2000009c 	.word	0x2000009c

08000ba4 <Set_None>:

void Set_None()
{
 8000ba4:	b590      	push	{r4, r7, lr}
 8000ba6:	b085      	sub	sp, #20
 8000ba8:	af00      	add	r7, sp, #0
	uint8_t EXIXE_NONE[16] = {0b10101010, 0b10000000, 0b10000000, 0b10000000, 0b10000000, 0b10000000, 0b10000000, 0b10000000, 0b10000000, 0b10000000, 0b10000000, 0b10000000, 0b10000000, 0b10000000, 0b10000000, 0b10000000};
 8000baa:	4b1d      	ldr	r3, [pc, #116]	; (8000c20 <Set_None+0x7c>)
 8000bac:	463c      	mov	r4, r7
 8000bae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000bb0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//turn the CS pin on high for each nixie
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bba:	481a      	ldr	r0, [pc, #104]	; (8000c24 <Set_None+0x80>)
 8000bbc:	f000 fdaa 	bl	8001714 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bc6:	4817      	ldr	r0, [pc, #92]	; (8000c24 <Set_None+0x80>)
 8000bc8:	f000 fda4 	bl	8001714 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8000bcc:	2200      	movs	r2, #0
 8000bce:	2180      	movs	r1, #128	; 0x80
 8000bd0:	4815      	ldr	r0, [pc, #84]	; (8000c28 <Set_None+0x84>)
 8000bd2:	f000 fd9f 	bl	8001714 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	2140      	movs	r1, #64	; 0x40
 8000bda:	4814      	ldr	r0, [pc, #80]	; (8000c2c <Set_None+0x88>)
 8000bdc:	f000 fd9a 	bl	8001714 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, (uint8_t *)&EXIXE_NONE, 16, 100);
 8000be0:	4639      	mov	r1, r7
 8000be2:	2364      	movs	r3, #100	; 0x64
 8000be4:	2210      	movs	r2, #16
 8000be6:	4812      	ldr	r0, [pc, #72]	; (8000c30 <Set_None+0x8c>)
 8000be8:	f001 faab 	bl	8002142 <HAL_SPI_Transmit>

	//turn the CS pin on high for each nixie
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000bec:	2201      	movs	r2, #1
 8000bee:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bf2:	480c      	ldr	r0, [pc, #48]	; (8000c24 <Set_None+0x80>)
 8000bf4:	f000 fd8e 	bl	8001714 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bfe:	4809      	ldr	r0, [pc, #36]	; (8000c24 <Set_None+0x80>)
 8000c00:	f000 fd88 	bl	8001714 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8000c04:	2201      	movs	r2, #1
 8000c06:	2180      	movs	r1, #128	; 0x80
 8000c08:	4807      	ldr	r0, [pc, #28]	; (8000c28 <Set_None+0x84>)
 8000c0a:	f000 fd83 	bl	8001714 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8000c0e:	2201      	movs	r2, #1
 8000c10:	2140      	movs	r1, #64	; 0x40
 8000c12:	4806      	ldr	r0, [pc, #24]	; (8000c2c <Set_None+0x88>)
 8000c14:	f000 fd7e 	bl	8001714 <HAL_GPIO_WritePin>
}
 8000c18:	bf00      	nop
 8000c1a:	3714      	adds	r7, #20
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd90      	pop	{r4, r7, pc}
 8000c20:	08003428 	.word	0x08003428
 8000c24:	40020000 	.word	0x40020000
 8000c28:	40020800 	.word	0x40020800
 8000c2c:	40020400 	.word	0x40020400
 8000c30:	2000009c 	.word	0x2000009c

08000c34 <Set_Led>:

void Set_Led(int location, uint8_t red, uint8_t green, uint8_t blue)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b086      	sub	sp, #24
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	4608      	mov	r0, r1
 8000c3e:	4611      	mov	r1, r2
 8000c40:	461a      	mov	r2, r3
 8000c42:	4603      	mov	r3, r0
 8000c44:	70fb      	strb	r3, [r7, #3]
 8000c46:	460b      	mov	r3, r1
 8000c48:	70bb      	strb	r3, [r7, #2]
 8000c4a:	4613      	mov	r3, r2
 8000c4c:	707b      	strb	r3, [r7, #1]
	uint8_t EXIXE_LED[16] = {0b10101010, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, red + 0b10000000, green + 0b10000000, blue + 0b10000000};
 8000c4e:	23aa      	movs	r3, #170	; 0xaa
 8000c50:	723b      	strb	r3, [r7, #8]
 8000c52:	2300      	movs	r3, #0
 8000c54:	727b      	strb	r3, [r7, #9]
 8000c56:	2300      	movs	r3, #0
 8000c58:	72bb      	strb	r3, [r7, #10]
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	72fb      	strb	r3, [r7, #11]
 8000c5e:	2300      	movs	r3, #0
 8000c60:	733b      	strb	r3, [r7, #12]
 8000c62:	2300      	movs	r3, #0
 8000c64:	737b      	strb	r3, [r7, #13]
 8000c66:	2300      	movs	r3, #0
 8000c68:	73bb      	strb	r3, [r7, #14]
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	73fb      	strb	r3, [r7, #15]
 8000c6e:	2300      	movs	r3, #0
 8000c70:	743b      	strb	r3, [r7, #16]
 8000c72:	2300      	movs	r3, #0
 8000c74:	747b      	strb	r3, [r7, #17]
 8000c76:	2300      	movs	r3, #0
 8000c78:	74bb      	strb	r3, [r7, #18]
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	74fb      	strb	r3, [r7, #19]
 8000c7e:	2300      	movs	r3, #0
 8000c80:	753b      	strb	r3, [r7, #20]
 8000c82:	78fb      	ldrb	r3, [r7, #3]
 8000c84:	3b80      	subs	r3, #128	; 0x80
 8000c86:	b2db      	uxtb	r3, r3
 8000c88:	757b      	strb	r3, [r7, #21]
 8000c8a:	78bb      	ldrb	r3, [r7, #2]
 8000c8c:	3b80      	subs	r3, #128	; 0x80
 8000c8e:	b2db      	uxtb	r3, r3
 8000c90:	75bb      	strb	r3, [r7, #22]
 8000c92:	787b      	ldrb	r3, [r7, #1]
 8000c94:	3b80      	subs	r3, #128	; 0x80
 8000c96:	b2db      	uxtb	r3, r3
 8000c98:	75fb      	strb	r3, [r7, #23]
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	3b01      	subs	r3, #1
 8000c9e:	2b03      	cmp	r3, #3
 8000ca0:	d824      	bhi.n	8000cec <Set_Led+0xb8>
 8000ca2:	a201      	add	r2, pc, #4	; (adr r2, 8000ca8 <Set_Led+0x74>)
 8000ca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ca8:	08000cb9 	.word	0x08000cb9
 8000cac:	08000cc7 	.word	0x08000cc7
 8000cb0:	08000cd5 	.word	0x08000cd5
 8000cb4:	08000ce1 	.word	0x08000ce1

	//Set the proper CS pin to LOW
	switch(location){
	case 1:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cbe:	4825      	ldr	r0, [pc, #148]	; (8000d54 <Set_Led+0x120>)
 8000cc0:	f000 fd28 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000cc4:	e012      	b.n	8000cec <Set_Led+0xb8>
	case 2:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ccc:	4821      	ldr	r0, [pc, #132]	; (8000d54 <Set_Led+0x120>)
 8000cce:	f000 fd21 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000cd2:	e00b      	b.n	8000cec <Set_Led+0xb8>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	2180      	movs	r1, #128	; 0x80
 8000cd8:	481f      	ldr	r0, [pc, #124]	; (8000d58 <Set_Led+0x124>)
 8000cda:	f000 fd1b 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000cde:	e005      	b.n	8000cec <Set_Led+0xb8>
	case 4:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	2140      	movs	r1, #64	; 0x40
 8000ce4:	481d      	ldr	r0, [pc, #116]	; (8000d5c <Set_Led+0x128>)
 8000ce6:	f000 fd15 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000cea:	bf00      	nop
	}

	HAL_SPI_Transmit(&hspi1, (uint8_t *)&EXIXE_LED, 16, 100);
 8000cec:	f107 0108 	add.w	r1, r7, #8
 8000cf0:	2364      	movs	r3, #100	; 0x64
 8000cf2:	2210      	movs	r2, #16
 8000cf4:	481a      	ldr	r0, [pc, #104]	; (8000d60 <Set_Led+0x12c>)
 8000cf6:	f001 fa24 	bl	8002142 <HAL_SPI_Transmit>
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	3b01      	subs	r3, #1
 8000cfe:	2b03      	cmp	r3, #3
 8000d00:	d824      	bhi.n	8000d4c <Set_Led+0x118>
 8000d02:	a201      	add	r2, pc, #4	; (adr r2, 8000d08 <Set_Led+0xd4>)
 8000d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d08:	08000d19 	.word	0x08000d19
 8000d0c:	08000d27 	.word	0x08000d27
 8000d10:	08000d35 	.word	0x08000d35
 8000d14:	08000d41 	.word	0x08000d41

	//Set the proper CS pin to HIGH
	switch(location){
	case 1:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000d18:	2201      	movs	r2, #1
 8000d1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d1e:	480d      	ldr	r0, [pc, #52]	; (8000d54 <Set_Led+0x120>)
 8000d20:	f000 fcf8 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000d24:	e012      	b.n	8000d4c <Set_Led+0x118>
	case 2:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8000d26:	2201      	movs	r2, #1
 8000d28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d2c:	4809      	ldr	r0, [pc, #36]	; (8000d54 <Set_Led+0x120>)
 8000d2e:	f000 fcf1 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000d32:	e00b      	b.n	8000d4c <Set_Led+0x118>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8000d34:	2201      	movs	r2, #1
 8000d36:	2180      	movs	r1, #128	; 0x80
 8000d38:	4807      	ldr	r0, [pc, #28]	; (8000d58 <Set_Led+0x124>)
 8000d3a:	f000 fceb 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000d3e:	e005      	b.n	8000d4c <Set_Led+0x118>
	case 4:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8000d40:	2201      	movs	r2, #1
 8000d42:	2140      	movs	r1, #64	; 0x40
 8000d44:	4805      	ldr	r0, [pc, #20]	; (8000d5c <Set_Led+0x128>)
 8000d46:	f000 fce5 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000d4a:	bf00      	nop
	}
}
 8000d4c:	bf00      	nop
 8000d4e:	3718      	adds	r7, #24
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	40020000 	.word	0x40020000
 8000d58:	40020800 	.word	0x40020800
 8000d5c:	40020400 	.word	0x40020400
 8000d60:	2000009c 	.word	0x2000009c

08000d64 <Set_Dots>:

void Set_Dots(int location, uint8_t left_brightness, uint8_t right_brightness)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b086      	sub	sp, #24
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
 8000d6c:	460b      	mov	r3, r1
 8000d6e:	70fb      	strb	r3, [r7, #3]
 8000d70:	4613      	mov	r3, r2
 8000d72:	70bb      	strb	r3, [r7, #2]
	uint8_t EXIXE_DOTS[16] = {0b10101010, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, left_brightness + 0b10000000, right_brightness + 0b10000000, 0b00000000, 0b00000000, 0b00000000};
 8000d74:	f107 0308 	add.w	r3, r7, #8
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]
 8000d7c:	605a      	str	r2, [r3, #4]
 8000d7e:	609a      	str	r2, [r3, #8]
 8000d80:	60da      	str	r2, [r3, #12]
 8000d82:	23aa      	movs	r3, #170	; 0xaa
 8000d84:	723b      	strb	r3, [r7, #8]
 8000d86:	78fb      	ldrb	r3, [r7, #3]
 8000d88:	3b80      	subs	r3, #128	; 0x80
 8000d8a:	b2db      	uxtb	r3, r3
 8000d8c:	74fb      	strb	r3, [r7, #19]
 8000d8e:	78bb      	ldrb	r3, [r7, #2]
 8000d90:	3b80      	subs	r3, #128	; 0x80
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	753b      	strb	r3, [r7, #20]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	3b01      	subs	r3, #1
 8000d9a:	2b03      	cmp	r3, #3
 8000d9c:	d824      	bhi.n	8000de8 <Set_Dots+0x84>
 8000d9e:	a201      	add	r2, pc, #4	; (adr r2, 8000da4 <Set_Dots+0x40>)
 8000da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000da4:	08000db5 	.word	0x08000db5
 8000da8:	08000dc3 	.word	0x08000dc3
 8000dac:	08000dd1 	.word	0x08000dd1
 8000db0:	08000ddd 	.word	0x08000ddd

	//Set the proper CS pin to LOW
	switch(location){
	case 1:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000db4:	2200      	movs	r2, #0
 8000db6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dba:	4825      	ldr	r0, [pc, #148]	; (8000e50 <Set_Dots+0xec>)
 8000dbc:	f000 fcaa 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000dc0:	e012      	b.n	8000de8 <Set_Dots+0x84>
	case 2:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000dc8:	4821      	ldr	r0, [pc, #132]	; (8000e50 <Set_Dots+0xec>)
 8000dca:	f000 fca3 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000dce:	e00b      	b.n	8000de8 <Set_Dots+0x84>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	2180      	movs	r1, #128	; 0x80
 8000dd4:	481f      	ldr	r0, [pc, #124]	; (8000e54 <Set_Dots+0xf0>)
 8000dd6:	f000 fc9d 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000dda:	e005      	b.n	8000de8 <Set_Dots+0x84>
	case 4:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000ddc:	2200      	movs	r2, #0
 8000dde:	2140      	movs	r1, #64	; 0x40
 8000de0:	481d      	ldr	r0, [pc, #116]	; (8000e58 <Set_Dots+0xf4>)
 8000de2:	f000 fc97 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000de6:	bf00      	nop
	}

	HAL_SPI_Transmit(&hspi1, (uint8_t *)&EXIXE_DOTS, 16, 100);
 8000de8:	f107 0108 	add.w	r1, r7, #8
 8000dec:	2364      	movs	r3, #100	; 0x64
 8000dee:	2210      	movs	r2, #16
 8000df0:	481a      	ldr	r0, [pc, #104]	; (8000e5c <Set_Dots+0xf8>)
 8000df2:	f001 f9a6 	bl	8002142 <HAL_SPI_Transmit>
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	3b01      	subs	r3, #1
 8000dfa:	2b03      	cmp	r3, #3
 8000dfc:	d824      	bhi.n	8000e48 <Set_Dots+0xe4>
 8000dfe:	a201      	add	r2, pc, #4	; (adr r2, 8000e04 <Set_Dots+0xa0>)
 8000e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e04:	08000e15 	.word	0x08000e15
 8000e08:	08000e23 	.word	0x08000e23
 8000e0c:	08000e31 	.word	0x08000e31
 8000e10:	08000e3d 	.word	0x08000e3d

	//Set the proper CS pin to HIGH
	switch(location){
	case 1:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000e14:	2201      	movs	r2, #1
 8000e16:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e1a:	480d      	ldr	r0, [pc, #52]	; (8000e50 <Set_Dots+0xec>)
 8000e1c:	f000 fc7a 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000e20:	e012      	b.n	8000e48 <Set_Dots+0xe4>
	case 2:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8000e22:	2201      	movs	r2, #1
 8000e24:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e28:	4809      	ldr	r0, [pc, #36]	; (8000e50 <Set_Dots+0xec>)
 8000e2a:	f000 fc73 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000e2e:	e00b      	b.n	8000e48 <Set_Dots+0xe4>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8000e30:	2201      	movs	r2, #1
 8000e32:	2180      	movs	r1, #128	; 0x80
 8000e34:	4807      	ldr	r0, [pc, #28]	; (8000e54 <Set_Dots+0xf0>)
 8000e36:	f000 fc6d 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000e3a:	e005      	b.n	8000e48 <Set_Dots+0xe4>
	case 4:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	2140      	movs	r1, #64	; 0x40
 8000e40:	4805      	ldr	r0, [pc, #20]	; (8000e58 <Set_Dots+0xf4>)
 8000e42:	f000 fc67 	bl	8001714 <HAL_GPIO_WritePin>
		break;
 8000e46:	bf00      	nop
	}
}
 8000e48:	bf00      	nop
 8000e4a:	3718      	adds	r7, #24
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	40020000 	.word	0x40020000
 8000e54:	40020800 	.word	0x40020800
 8000e58:	40020400 	.word	0x40020400
 8000e5c:	2000009c 	.word	0x2000009c

08000e60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e64:	b672      	cpsid	i
}
 8000e66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e68:	e7fe      	b.n	8000e68 <Error_Handler+0x8>
	...

08000e6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e72:	2300      	movs	r3, #0
 8000e74:	607b      	str	r3, [r7, #4]
 8000e76:	4b10      	ldr	r3, [pc, #64]	; (8000eb8 <HAL_MspInit+0x4c>)
 8000e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e7a:	4a0f      	ldr	r2, [pc, #60]	; (8000eb8 <HAL_MspInit+0x4c>)
 8000e7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e80:	6453      	str	r3, [r2, #68]	; 0x44
 8000e82:	4b0d      	ldr	r3, [pc, #52]	; (8000eb8 <HAL_MspInit+0x4c>)
 8000e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e8a:	607b      	str	r3, [r7, #4]
 8000e8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e8e:	2300      	movs	r3, #0
 8000e90:	603b      	str	r3, [r7, #0]
 8000e92:	4b09      	ldr	r3, [pc, #36]	; (8000eb8 <HAL_MspInit+0x4c>)
 8000e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e96:	4a08      	ldr	r2, [pc, #32]	; (8000eb8 <HAL_MspInit+0x4c>)
 8000e98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e9c:	6413      	str	r3, [r2, #64]	; 0x40
 8000e9e:	4b06      	ldr	r3, [pc, #24]	; (8000eb8 <HAL_MspInit+0x4c>)
 8000ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ea6:	603b      	str	r3, [r7, #0]
 8000ea8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000eaa:	2007      	movs	r0, #7
 8000eac:	f000 fa7a 	bl	80013a4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eb0:	bf00      	nop
 8000eb2:	3708      	adds	r7, #8
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	40023800 	.word	0x40023800

08000ebc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b08a      	sub	sp, #40	; 0x28
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec4:	f107 0314 	add.w	r3, r7, #20
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
 8000ecc:	605a      	str	r2, [r3, #4]
 8000ece:	609a      	str	r2, [r3, #8]
 8000ed0:	60da      	str	r2, [r3, #12]
 8000ed2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a19      	ldr	r2, [pc, #100]	; (8000f40 <HAL_SPI_MspInit+0x84>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d12b      	bne.n	8000f36 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ede:	2300      	movs	r3, #0
 8000ee0:	613b      	str	r3, [r7, #16]
 8000ee2:	4b18      	ldr	r3, [pc, #96]	; (8000f44 <HAL_SPI_MspInit+0x88>)
 8000ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ee6:	4a17      	ldr	r2, [pc, #92]	; (8000f44 <HAL_SPI_MspInit+0x88>)
 8000ee8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000eec:	6453      	str	r3, [r2, #68]	; 0x44
 8000eee:	4b15      	ldr	r3, [pc, #84]	; (8000f44 <HAL_SPI_MspInit+0x88>)
 8000ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ef2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000ef6:	613b      	str	r3, [r7, #16]
 8000ef8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	60fb      	str	r3, [r7, #12]
 8000efe:	4b11      	ldr	r3, [pc, #68]	; (8000f44 <HAL_SPI_MspInit+0x88>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f02:	4a10      	ldr	r2, [pc, #64]	; (8000f44 <HAL_SPI_MspInit+0x88>)
 8000f04:	f043 0301 	orr.w	r3, r3, #1
 8000f08:	6313      	str	r3, [r2, #48]	; 0x30
 8000f0a:	4b0e      	ldr	r3, [pc, #56]	; (8000f44 <HAL_SPI_MspInit+0x88>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	60fb      	str	r3, [r7, #12]
 8000f14:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000f16:	23a0      	movs	r3, #160	; 0xa0
 8000f18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f22:	2303      	movs	r3, #3
 8000f24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f26:	2305      	movs	r3, #5
 8000f28:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f2a:	f107 0314 	add.w	r3, r7, #20
 8000f2e:	4619      	mov	r1, r3
 8000f30:	4805      	ldr	r0, [pc, #20]	; (8000f48 <HAL_SPI_MspInit+0x8c>)
 8000f32:	f000 fa6b 	bl	800140c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000f36:	bf00      	nop
 8000f38:	3728      	adds	r7, #40	; 0x28
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	40013000 	.word	0x40013000
 8000f44:	40023800 	.word	0x40023800
 8000f48:	40020000 	.word	0x40020000

08000f4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b08a      	sub	sp, #40	; 0x28
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f54:	f107 0314 	add.w	r3, r7, #20
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	605a      	str	r2, [r3, #4]
 8000f5e:	609a      	str	r2, [r3, #8]
 8000f60:	60da      	str	r2, [r3, #12]
 8000f62:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a19      	ldr	r2, [pc, #100]	; (8000fd0 <HAL_UART_MspInit+0x84>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d12b      	bne.n	8000fc6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	613b      	str	r3, [r7, #16]
 8000f72:	4b18      	ldr	r3, [pc, #96]	; (8000fd4 <HAL_UART_MspInit+0x88>)
 8000f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f76:	4a17      	ldr	r2, [pc, #92]	; (8000fd4 <HAL_UART_MspInit+0x88>)
 8000f78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f7c:	6413      	str	r3, [r2, #64]	; 0x40
 8000f7e:	4b15      	ldr	r3, [pc, #84]	; (8000fd4 <HAL_UART_MspInit+0x88>)
 8000f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f86:	613b      	str	r3, [r7, #16]
 8000f88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	60fb      	str	r3, [r7, #12]
 8000f8e:	4b11      	ldr	r3, [pc, #68]	; (8000fd4 <HAL_UART_MspInit+0x88>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f92:	4a10      	ldr	r2, [pc, #64]	; (8000fd4 <HAL_UART_MspInit+0x88>)
 8000f94:	f043 0301 	orr.w	r3, r3, #1
 8000f98:	6313      	str	r3, [r2, #48]	; 0x30
 8000f9a:	4b0e      	ldr	r3, [pc, #56]	; (8000fd4 <HAL_UART_MspInit+0x88>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9e:	f003 0301 	and.w	r3, r3, #1
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000fa6:	230c      	movs	r3, #12
 8000fa8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000faa:	2302      	movs	r3, #2
 8000fac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fb6:	2307      	movs	r3, #7
 8000fb8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fba:	f107 0314 	add.w	r3, r7, #20
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	4805      	ldr	r0, [pc, #20]	; (8000fd8 <HAL_UART_MspInit+0x8c>)
 8000fc2:	f000 fa23 	bl	800140c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000fc6:	bf00      	nop
 8000fc8:	3728      	adds	r7, #40	; 0x28
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	40004400 	.word	0x40004400
 8000fd4:	40023800 	.word	0x40023800
 8000fd8:	40020000 	.word	0x40020000

08000fdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fe0:	e7fe      	b.n	8000fe0 <NMI_Handler+0x4>

08000fe2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fe2:	b480      	push	{r7}
 8000fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fe6:	e7fe      	b.n	8000fe6 <HardFault_Handler+0x4>

08000fe8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fec:	e7fe      	b.n	8000fec <MemManage_Handler+0x4>

08000fee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fee:	b480      	push	{r7}
 8000ff0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ff2:	e7fe      	b.n	8000ff2 <BusFault_Handler+0x4>

08000ff4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ff8:	e7fe      	b.n	8000ff8 <UsageFault_Handler+0x4>

08000ffa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ffa:	b480      	push	{r7}
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ffe:	bf00      	nop
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr

08001008 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800100c:	bf00      	nop
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001016:	b480      	push	{r7}
 8001018:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800101a:	bf00      	nop
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr

08001024 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001028:	f000 f8c6 	bl	80011b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800102c:	bf00      	nop
 800102e:	bd80      	pop	{r7, pc}

08001030 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b086      	sub	sp, #24
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001038:	4a14      	ldr	r2, [pc, #80]	; (800108c <_sbrk+0x5c>)
 800103a:	4b15      	ldr	r3, [pc, #84]	; (8001090 <_sbrk+0x60>)
 800103c:	1ad3      	subs	r3, r2, r3
 800103e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001044:	4b13      	ldr	r3, [pc, #76]	; (8001094 <_sbrk+0x64>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d102      	bne.n	8001052 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800104c:	4b11      	ldr	r3, [pc, #68]	; (8001094 <_sbrk+0x64>)
 800104e:	4a12      	ldr	r2, [pc, #72]	; (8001098 <_sbrk+0x68>)
 8001050:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001052:	4b10      	ldr	r3, [pc, #64]	; (8001094 <_sbrk+0x64>)
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	4413      	add	r3, r2
 800105a:	693a      	ldr	r2, [r7, #16]
 800105c:	429a      	cmp	r2, r3
 800105e:	d207      	bcs.n	8001070 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001060:	f001 fd68 	bl	8002b34 <__errno>
 8001064:	4603      	mov	r3, r0
 8001066:	220c      	movs	r2, #12
 8001068:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800106a:	f04f 33ff 	mov.w	r3, #4294967295
 800106e:	e009      	b.n	8001084 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001070:	4b08      	ldr	r3, [pc, #32]	; (8001094 <_sbrk+0x64>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001076:	4b07      	ldr	r3, [pc, #28]	; (8001094 <_sbrk+0x64>)
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4413      	add	r3, r2
 800107e:	4a05      	ldr	r2, [pc, #20]	; (8001094 <_sbrk+0x64>)
 8001080:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001082:	68fb      	ldr	r3, [r7, #12]
}
 8001084:	4618      	mov	r0, r3
 8001086:	3718      	adds	r7, #24
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	20018000 	.word	0x20018000
 8001090:	00000400 	.word	0x00000400
 8001094:	2000008c 	.word	0x2000008c
 8001098:	20000150 	.word	0x20000150

0800109c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010a0:	4b06      	ldr	r3, [pc, #24]	; (80010bc <SystemInit+0x20>)
 80010a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010a6:	4a05      	ldr	r2, [pc, #20]	; (80010bc <SystemInit+0x20>)
 80010a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010b0:	bf00      	nop
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	e000ed00 	.word	0xe000ed00

080010c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80010c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80010f8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80010c4:	480d      	ldr	r0, [pc, #52]	; (80010fc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80010c6:	490e      	ldr	r1, [pc, #56]	; (8001100 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80010c8:	4a0e      	ldr	r2, [pc, #56]	; (8001104 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80010ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010cc:	e002      	b.n	80010d4 <LoopCopyDataInit>

080010ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010d2:	3304      	adds	r3, #4

080010d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010d8:	d3f9      	bcc.n	80010ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010da:	4a0b      	ldr	r2, [pc, #44]	; (8001108 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80010dc:	4c0b      	ldr	r4, [pc, #44]	; (800110c <LoopFillZerobss+0x26>)
  movs r3, #0
 80010de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010e0:	e001      	b.n	80010e6 <LoopFillZerobss>

080010e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010e4:	3204      	adds	r2, #4

080010e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010e8:	d3fb      	bcc.n	80010e2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80010ea:	f7ff ffd7 	bl	800109c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010ee:	f001 fd27 	bl	8002b40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010f2:	f7ff fb3d 	bl	8000770 <main>
  bx  lr    
 80010f6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80010f8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80010fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001100:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001104:	08003494 	.word	0x08003494
  ldr r2, =_sbss
 8001108:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800110c:	2000014c 	.word	0x2000014c

08001110 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001110:	e7fe      	b.n	8001110 <ADC_IRQHandler>
	...

08001114 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001118:	4b0e      	ldr	r3, [pc, #56]	; (8001154 <HAL_Init+0x40>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a0d      	ldr	r2, [pc, #52]	; (8001154 <HAL_Init+0x40>)
 800111e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001122:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001124:	4b0b      	ldr	r3, [pc, #44]	; (8001154 <HAL_Init+0x40>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a0a      	ldr	r2, [pc, #40]	; (8001154 <HAL_Init+0x40>)
 800112a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800112e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001130:	4b08      	ldr	r3, [pc, #32]	; (8001154 <HAL_Init+0x40>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a07      	ldr	r2, [pc, #28]	; (8001154 <HAL_Init+0x40>)
 8001136:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800113a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800113c:	2003      	movs	r0, #3
 800113e:	f000 f931 	bl	80013a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001142:	2000      	movs	r0, #0
 8001144:	f000 f808 	bl	8001158 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001148:	f7ff fe90 	bl	8000e6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800114c:	2300      	movs	r3, #0
}
 800114e:	4618      	mov	r0, r3
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40023c00 	.word	0x40023c00

08001158 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001160:	4b12      	ldr	r3, [pc, #72]	; (80011ac <HAL_InitTick+0x54>)
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	4b12      	ldr	r3, [pc, #72]	; (80011b0 <HAL_InitTick+0x58>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	4619      	mov	r1, r3
 800116a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800116e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001172:	fbb2 f3f3 	udiv	r3, r2, r3
 8001176:	4618      	mov	r0, r3
 8001178:	f000 f93b 	bl	80013f2 <HAL_SYSTICK_Config>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e00e      	b.n	80011a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2b0f      	cmp	r3, #15
 800118a:	d80a      	bhi.n	80011a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800118c:	2200      	movs	r2, #0
 800118e:	6879      	ldr	r1, [r7, #4]
 8001190:	f04f 30ff 	mov.w	r0, #4294967295
 8001194:	f000 f911 	bl	80013ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001198:	4a06      	ldr	r2, [pc, #24]	; (80011b4 <HAL_InitTick+0x5c>)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800119e:	2300      	movs	r3, #0
 80011a0:	e000      	b.n	80011a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3708      	adds	r7, #8
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	20000000 	.word	0x20000000
 80011b0:	20000008 	.word	0x20000008
 80011b4:	20000004 	.word	0x20000004

080011b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011bc:	4b06      	ldr	r3, [pc, #24]	; (80011d8 <HAL_IncTick+0x20>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	461a      	mov	r2, r3
 80011c2:	4b06      	ldr	r3, [pc, #24]	; (80011dc <HAL_IncTick+0x24>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4413      	add	r3, r2
 80011c8:	4a04      	ldr	r2, [pc, #16]	; (80011dc <HAL_IncTick+0x24>)
 80011ca:	6013      	str	r3, [r2, #0]
}
 80011cc:	bf00      	nop
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	20000008 	.word	0x20000008
 80011dc:	20000138 	.word	0x20000138

080011e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  return uwTick;
 80011e4:	4b03      	ldr	r3, [pc, #12]	; (80011f4 <HAL_GetTick+0x14>)
 80011e6:	681b      	ldr	r3, [r3, #0]
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	20000138 	.word	0x20000138

080011f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001200:	f7ff ffee 	bl	80011e0 <HAL_GetTick>
 8001204:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001210:	d005      	beq.n	800121e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001212:	4b0a      	ldr	r3, [pc, #40]	; (800123c <HAL_Delay+0x44>)
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	461a      	mov	r2, r3
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	4413      	add	r3, r2
 800121c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800121e:	bf00      	nop
 8001220:	f7ff ffde 	bl	80011e0 <HAL_GetTick>
 8001224:	4602      	mov	r2, r0
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	1ad3      	subs	r3, r2, r3
 800122a:	68fa      	ldr	r2, [r7, #12]
 800122c:	429a      	cmp	r2, r3
 800122e:	d8f7      	bhi.n	8001220 <HAL_Delay+0x28>
  {
  }
}
 8001230:	bf00      	nop
 8001232:	bf00      	nop
 8001234:	3710      	adds	r7, #16
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	20000008 	.word	0x20000008

08001240 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001240:	b480      	push	{r7}
 8001242:	b085      	sub	sp, #20
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	f003 0307 	and.w	r3, r3, #7
 800124e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001250:	4b0c      	ldr	r3, [pc, #48]	; (8001284 <__NVIC_SetPriorityGrouping+0x44>)
 8001252:	68db      	ldr	r3, [r3, #12]
 8001254:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001256:	68ba      	ldr	r2, [r7, #8]
 8001258:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800125c:	4013      	ands	r3, r2
 800125e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001268:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800126c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001270:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001272:	4a04      	ldr	r2, [pc, #16]	; (8001284 <__NVIC_SetPriorityGrouping+0x44>)
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	60d3      	str	r3, [r2, #12]
}
 8001278:	bf00      	nop
 800127a:	3714      	adds	r7, #20
 800127c:	46bd      	mov	sp, r7
 800127e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001282:	4770      	bx	lr
 8001284:	e000ed00 	.word	0xe000ed00

08001288 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800128c:	4b04      	ldr	r3, [pc, #16]	; (80012a0 <__NVIC_GetPriorityGrouping+0x18>)
 800128e:	68db      	ldr	r3, [r3, #12]
 8001290:	0a1b      	lsrs	r3, r3, #8
 8001292:	f003 0307 	and.w	r3, r3, #7
}
 8001296:	4618      	mov	r0, r3
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr
 80012a0:	e000ed00 	.word	0xe000ed00

080012a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	db0a      	blt.n	80012ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	b2da      	uxtb	r2, r3
 80012bc:	490c      	ldr	r1, [pc, #48]	; (80012f0 <__NVIC_SetPriority+0x4c>)
 80012be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012c2:	0112      	lsls	r2, r2, #4
 80012c4:	b2d2      	uxtb	r2, r2
 80012c6:	440b      	add	r3, r1
 80012c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012cc:	e00a      	b.n	80012e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	b2da      	uxtb	r2, r3
 80012d2:	4908      	ldr	r1, [pc, #32]	; (80012f4 <__NVIC_SetPriority+0x50>)
 80012d4:	79fb      	ldrb	r3, [r7, #7]
 80012d6:	f003 030f 	and.w	r3, r3, #15
 80012da:	3b04      	subs	r3, #4
 80012dc:	0112      	lsls	r2, r2, #4
 80012de:	b2d2      	uxtb	r2, r2
 80012e0:	440b      	add	r3, r1
 80012e2:	761a      	strb	r2, [r3, #24]
}
 80012e4:	bf00      	nop
 80012e6:	370c      	adds	r7, #12
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr
 80012f0:	e000e100 	.word	0xe000e100
 80012f4:	e000ed00 	.word	0xe000ed00

080012f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b089      	sub	sp, #36	; 0x24
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	60f8      	str	r0, [r7, #12]
 8001300:	60b9      	str	r1, [r7, #8]
 8001302:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	f003 0307 	and.w	r3, r3, #7
 800130a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800130c:	69fb      	ldr	r3, [r7, #28]
 800130e:	f1c3 0307 	rsb	r3, r3, #7
 8001312:	2b04      	cmp	r3, #4
 8001314:	bf28      	it	cs
 8001316:	2304      	movcs	r3, #4
 8001318:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800131a:	69fb      	ldr	r3, [r7, #28]
 800131c:	3304      	adds	r3, #4
 800131e:	2b06      	cmp	r3, #6
 8001320:	d902      	bls.n	8001328 <NVIC_EncodePriority+0x30>
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	3b03      	subs	r3, #3
 8001326:	e000      	b.n	800132a <NVIC_EncodePriority+0x32>
 8001328:	2300      	movs	r3, #0
 800132a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800132c:	f04f 32ff 	mov.w	r2, #4294967295
 8001330:	69bb      	ldr	r3, [r7, #24]
 8001332:	fa02 f303 	lsl.w	r3, r2, r3
 8001336:	43da      	mvns	r2, r3
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	401a      	ands	r2, r3
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001340:	f04f 31ff 	mov.w	r1, #4294967295
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	fa01 f303 	lsl.w	r3, r1, r3
 800134a:	43d9      	mvns	r1, r3
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001350:	4313      	orrs	r3, r2
         );
}
 8001352:	4618      	mov	r0, r3
 8001354:	3724      	adds	r7, #36	; 0x24
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr
	...

08001360 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	3b01      	subs	r3, #1
 800136c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001370:	d301      	bcc.n	8001376 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001372:	2301      	movs	r3, #1
 8001374:	e00f      	b.n	8001396 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001376:	4a0a      	ldr	r2, [pc, #40]	; (80013a0 <SysTick_Config+0x40>)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	3b01      	subs	r3, #1
 800137c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800137e:	210f      	movs	r1, #15
 8001380:	f04f 30ff 	mov.w	r0, #4294967295
 8001384:	f7ff ff8e 	bl	80012a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001388:	4b05      	ldr	r3, [pc, #20]	; (80013a0 <SysTick_Config+0x40>)
 800138a:	2200      	movs	r2, #0
 800138c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800138e:	4b04      	ldr	r3, [pc, #16]	; (80013a0 <SysTick_Config+0x40>)
 8001390:	2207      	movs	r2, #7
 8001392:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001394:	2300      	movs	r3, #0
}
 8001396:	4618      	mov	r0, r3
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	e000e010 	.word	0xe000e010

080013a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	f7ff ff47 	bl	8001240 <__NVIC_SetPriorityGrouping>
}
 80013b2:	bf00      	nop
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}

080013ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013ba:	b580      	push	{r7, lr}
 80013bc:	b086      	sub	sp, #24
 80013be:	af00      	add	r7, sp, #0
 80013c0:	4603      	mov	r3, r0
 80013c2:	60b9      	str	r1, [r7, #8]
 80013c4:	607a      	str	r2, [r7, #4]
 80013c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013c8:	2300      	movs	r3, #0
 80013ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013cc:	f7ff ff5c 	bl	8001288 <__NVIC_GetPriorityGrouping>
 80013d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013d2:	687a      	ldr	r2, [r7, #4]
 80013d4:	68b9      	ldr	r1, [r7, #8]
 80013d6:	6978      	ldr	r0, [r7, #20]
 80013d8:	f7ff ff8e 	bl	80012f8 <NVIC_EncodePriority>
 80013dc:	4602      	mov	r2, r0
 80013de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013e2:	4611      	mov	r1, r2
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff ff5d 	bl	80012a4 <__NVIC_SetPriority>
}
 80013ea:	bf00      	nop
 80013ec:	3718      	adds	r7, #24
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}

080013f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013f2:	b580      	push	{r7, lr}
 80013f4:	b082      	sub	sp, #8
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013fa:	6878      	ldr	r0, [r7, #4]
 80013fc:	f7ff ffb0 	bl	8001360 <SysTick_Config>
 8001400:	4603      	mov	r3, r0
}
 8001402:	4618      	mov	r0, r3
 8001404:	3708      	adds	r7, #8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
	...

0800140c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800140c:	b480      	push	{r7}
 800140e:	b089      	sub	sp, #36	; 0x24
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001416:	2300      	movs	r3, #0
 8001418:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800141a:	2300      	movs	r3, #0
 800141c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800141e:	2300      	movs	r3, #0
 8001420:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001422:	2300      	movs	r3, #0
 8001424:	61fb      	str	r3, [r7, #28]
 8001426:	e159      	b.n	80016dc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001428:	2201      	movs	r2, #1
 800142a:	69fb      	ldr	r3, [r7, #28]
 800142c:	fa02 f303 	lsl.w	r3, r2, r3
 8001430:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	697a      	ldr	r2, [r7, #20]
 8001438:	4013      	ands	r3, r2
 800143a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800143c:	693a      	ldr	r2, [r7, #16]
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	429a      	cmp	r2, r3
 8001442:	f040 8148 	bne.w	80016d6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f003 0303 	and.w	r3, r3, #3
 800144e:	2b01      	cmp	r3, #1
 8001450:	d005      	beq.n	800145e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800145a:	2b02      	cmp	r3, #2
 800145c:	d130      	bne.n	80014c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	689b      	ldr	r3, [r3, #8]
 8001462:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	2203      	movs	r2, #3
 800146a:	fa02 f303 	lsl.w	r3, r2, r3
 800146e:	43db      	mvns	r3, r3
 8001470:	69ba      	ldr	r2, [r7, #24]
 8001472:	4013      	ands	r3, r2
 8001474:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	68da      	ldr	r2, [r3, #12]
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	005b      	lsls	r3, r3, #1
 800147e:	fa02 f303 	lsl.w	r3, r2, r3
 8001482:	69ba      	ldr	r2, [r7, #24]
 8001484:	4313      	orrs	r3, r2
 8001486:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	69ba      	ldr	r2, [r7, #24]
 800148c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001494:	2201      	movs	r2, #1
 8001496:	69fb      	ldr	r3, [r7, #28]
 8001498:	fa02 f303 	lsl.w	r3, r2, r3
 800149c:	43db      	mvns	r3, r3
 800149e:	69ba      	ldr	r2, [r7, #24]
 80014a0:	4013      	ands	r3, r2
 80014a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	091b      	lsrs	r3, r3, #4
 80014aa:	f003 0201 	and.w	r2, r3, #1
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	fa02 f303 	lsl.w	r3, r2, r3
 80014b4:	69ba      	ldr	r2, [r7, #24]
 80014b6:	4313      	orrs	r3, r2
 80014b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	69ba      	ldr	r2, [r7, #24]
 80014be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	f003 0303 	and.w	r3, r3, #3
 80014c8:	2b03      	cmp	r3, #3
 80014ca:	d017      	beq.n	80014fc <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	68db      	ldr	r3, [r3, #12]
 80014d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	005b      	lsls	r3, r3, #1
 80014d6:	2203      	movs	r2, #3
 80014d8:	fa02 f303 	lsl.w	r3, r2, r3
 80014dc:	43db      	mvns	r3, r3
 80014de:	69ba      	ldr	r2, [r7, #24]
 80014e0:	4013      	ands	r3, r2
 80014e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	689a      	ldr	r2, [r3, #8]
 80014e8:	69fb      	ldr	r3, [r7, #28]
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	fa02 f303 	lsl.w	r3, r2, r3
 80014f0:	69ba      	ldr	r2, [r7, #24]
 80014f2:	4313      	orrs	r3, r2
 80014f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	69ba      	ldr	r2, [r7, #24]
 80014fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	f003 0303 	and.w	r3, r3, #3
 8001504:	2b02      	cmp	r3, #2
 8001506:	d123      	bne.n	8001550 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001508:	69fb      	ldr	r3, [r7, #28]
 800150a:	08da      	lsrs	r2, r3, #3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	3208      	adds	r2, #8
 8001510:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001514:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001516:	69fb      	ldr	r3, [r7, #28]
 8001518:	f003 0307 	and.w	r3, r3, #7
 800151c:	009b      	lsls	r3, r3, #2
 800151e:	220f      	movs	r2, #15
 8001520:	fa02 f303 	lsl.w	r3, r2, r3
 8001524:	43db      	mvns	r3, r3
 8001526:	69ba      	ldr	r2, [r7, #24]
 8001528:	4013      	ands	r3, r2
 800152a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	691a      	ldr	r2, [r3, #16]
 8001530:	69fb      	ldr	r3, [r7, #28]
 8001532:	f003 0307 	and.w	r3, r3, #7
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	fa02 f303 	lsl.w	r3, r2, r3
 800153c:	69ba      	ldr	r2, [r7, #24]
 800153e:	4313      	orrs	r3, r2
 8001540:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001542:	69fb      	ldr	r3, [r7, #28]
 8001544:	08da      	lsrs	r2, r3, #3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	3208      	adds	r2, #8
 800154a:	69b9      	ldr	r1, [r7, #24]
 800154c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	2203      	movs	r2, #3
 800155c:	fa02 f303 	lsl.w	r3, r2, r3
 8001560:	43db      	mvns	r3, r3
 8001562:	69ba      	ldr	r2, [r7, #24]
 8001564:	4013      	ands	r3, r2
 8001566:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	f003 0203 	and.w	r2, r3, #3
 8001570:	69fb      	ldr	r3, [r7, #28]
 8001572:	005b      	lsls	r3, r3, #1
 8001574:	fa02 f303 	lsl.w	r3, r2, r3
 8001578:	69ba      	ldr	r2, [r7, #24]
 800157a:	4313      	orrs	r3, r2
 800157c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	69ba      	ldr	r2, [r7, #24]
 8001582:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800158c:	2b00      	cmp	r3, #0
 800158e:	f000 80a2 	beq.w	80016d6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	60fb      	str	r3, [r7, #12]
 8001596:	4b57      	ldr	r3, [pc, #348]	; (80016f4 <HAL_GPIO_Init+0x2e8>)
 8001598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800159a:	4a56      	ldr	r2, [pc, #344]	; (80016f4 <HAL_GPIO_Init+0x2e8>)
 800159c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015a0:	6453      	str	r3, [r2, #68]	; 0x44
 80015a2:	4b54      	ldr	r3, [pc, #336]	; (80016f4 <HAL_GPIO_Init+0x2e8>)
 80015a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80015ae:	4a52      	ldr	r2, [pc, #328]	; (80016f8 <HAL_GPIO_Init+0x2ec>)
 80015b0:	69fb      	ldr	r3, [r7, #28]
 80015b2:	089b      	lsrs	r3, r3, #2
 80015b4:	3302      	adds	r3, #2
 80015b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015bc:	69fb      	ldr	r3, [r7, #28]
 80015be:	f003 0303 	and.w	r3, r3, #3
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	220f      	movs	r2, #15
 80015c6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ca:	43db      	mvns	r3, r3
 80015cc:	69ba      	ldr	r2, [r7, #24]
 80015ce:	4013      	ands	r3, r2
 80015d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4a49      	ldr	r2, [pc, #292]	; (80016fc <HAL_GPIO_Init+0x2f0>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d019      	beq.n	800160e <HAL_GPIO_Init+0x202>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	4a48      	ldr	r2, [pc, #288]	; (8001700 <HAL_GPIO_Init+0x2f4>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d013      	beq.n	800160a <HAL_GPIO_Init+0x1fe>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4a47      	ldr	r2, [pc, #284]	; (8001704 <HAL_GPIO_Init+0x2f8>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d00d      	beq.n	8001606 <HAL_GPIO_Init+0x1fa>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4a46      	ldr	r2, [pc, #280]	; (8001708 <HAL_GPIO_Init+0x2fc>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d007      	beq.n	8001602 <HAL_GPIO_Init+0x1f6>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4a45      	ldr	r2, [pc, #276]	; (800170c <HAL_GPIO_Init+0x300>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d101      	bne.n	80015fe <HAL_GPIO_Init+0x1f2>
 80015fa:	2304      	movs	r3, #4
 80015fc:	e008      	b.n	8001610 <HAL_GPIO_Init+0x204>
 80015fe:	2307      	movs	r3, #7
 8001600:	e006      	b.n	8001610 <HAL_GPIO_Init+0x204>
 8001602:	2303      	movs	r3, #3
 8001604:	e004      	b.n	8001610 <HAL_GPIO_Init+0x204>
 8001606:	2302      	movs	r3, #2
 8001608:	e002      	b.n	8001610 <HAL_GPIO_Init+0x204>
 800160a:	2301      	movs	r3, #1
 800160c:	e000      	b.n	8001610 <HAL_GPIO_Init+0x204>
 800160e:	2300      	movs	r3, #0
 8001610:	69fa      	ldr	r2, [r7, #28]
 8001612:	f002 0203 	and.w	r2, r2, #3
 8001616:	0092      	lsls	r2, r2, #2
 8001618:	4093      	lsls	r3, r2
 800161a:	69ba      	ldr	r2, [r7, #24]
 800161c:	4313      	orrs	r3, r2
 800161e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001620:	4935      	ldr	r1, [pc, #212]	; (80016f8 <HAL_GPIO_Init+0x2ec>)
 8001622:	69fb      	ldr	r3, [r7, #28]
 8001624:	089b      	lsrs	r3, r3, #2
 8001626:	3302      	adds	r3, #2
 8001628:	69ba      	ldr	r2, [r7, #24]
 800162a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800162e:	4b38      	ldr	r3, [pc, #224]	; (8001710 <HAL_GPIO_Init+0x304>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	43db      	mvns	r3, r3
 8001638:	69ba      	ldr	r2, [r7, #24]
 800163a:	4013      	ands	r3, r2
 800163c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001646:	2b00      	cmp	r3, #0
 8001648:	d003      	beq.n	8001652 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800164a:	69ba      	ldr	r2, [r7, #24]
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	4313      	orrs	r3, r2
 8001650:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001652:	4a2f      	ldr	r2, [pc, #188]	; (8001710 <HAL_GPIO_Init+0x304>)
 8001654:	69bb      	ldr	r3, [r7, #24]
 8001656:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001658:	4b2d      	ldr	r3, [pc, #180]	; (8001710 <HAL_GPIO_Init+0x304>)
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	43db      	mvns	r3, r3
 8001662:	69ba      	ldr	r2, [r7, #24]
 8001664:	4013      	ands	r3, r2
 8001666:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001670:	2b00      	cmp	r3, #0
 8001672:	d003      	beq.n	800167c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001674:	69ba      	ldr	r2, [r7, #24]
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	4313      	orrs	r3, r2
 800167a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800167c:	4a24      	ldr	r2, [pc, #144]	; (8001710 <HAL_GPIO_Init+0x304>)
 800167e:	69bb      	ldr	r3, [r7, #24]
 8001680:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001682:	4b23      	ldr	r3, [pc, #140]	; (8001710 <HAL_GPIO_Init+0x304>)
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001688:	693b      	ldr	r3, [r7, #16]
 800168a:	43db      	mvns	r3, r3
 800168c:	69ba      	ldr	r2, [r7, #24]
 800168e:	4013      	ands	r3, r2
 8001690:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d003      	beq.n	80016a6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800169e:	69ba      	ldr	r2, [r7, #24]
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	4313      	orrs	r3, r2
 80016a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80016a6:	4a1a      	ldr	r2, [pc, #104]	; (8001710 <HAL_GPIO_Init+0x304>)
 80016a8:	69bb      	ldr	r3, [r7, #24]
 80016aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80016ac:	4b18      	ldr	r3, [pc, #96]	; (8001710 <HAL_GPIO_Init+0x304>)
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	43db      	mvns	r3, r3
 80016b6:	69ba      	ldr	r2, [r7, #24]
 80016b8:	4013      	ands	r3, r2
 80016ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d003      	beq.n	80016d0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80016c8:	69ba      	ldr	r2, [r7, #24]
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	4313      	orrs	r3, r2
 80016ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80016d0:	4a0f      	ldr	r2, [pc, #60]	; (8001710 <HAL_GPIO_Init+0x304>)
 80016d2:	69bb      	ldr	r3, [r7, #24]
 80016d4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016d6:	69fb      	ldr	r3, [r7, #28]
 80016d8:	3301      	adds	r3, #1
 80016da:	61fb      	str	r3, [r7, #28]
 80016dc:	69fb      	ldr	r3, [r7, #28]
 80016de:	2b0f      	cmp	r3, #15
 80016e0:	f67f aea2 	bls.w	8001428 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80016e4:	bf00      	nop
 80016e6:	bf00      	nop
 80016e8:	3724      	adds	r7, #36	; 0x24
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	40023800 	.word	0x40023800
 80016f8:	40013800 	.word	0x40013800
 80016fc:	40020000 	.word	0x40020000
 8001700:	40020400 	.word	0x40020400
 8001704:	40020800 	.word	0x40020800
 8001708:	40020c00 	.word	0x40020c00
 800170c:	40021000 	.word	0x40021000
 8001710:	40013c00 	.word	0x40013c00

08001714 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	460b      	mov	r3, r1
 800171e:	807b      	strh	r3, [r7, #2]
 8001720:	4613      	mov	r3, r2
 8001722:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001724:	787b      	ldrb	r3, [r7, #1]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d003      	beq.n	8001732 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800172a:	887a      	ldrh	r2, [r7, #2]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001730:	e003      	b.n	800173a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001732:	887b      	ldrh	r3, [r7, #2]
 8001734:	041a      	lsls	r2, r3, #16
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	619a      	str	r2, [r3, #24]
}
 800173a:	bf00      	nop
 800173c:	370c      	adds	r7, #12
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
	...

08001748 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b086      	sub	sp, #24
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d101      	bne.n	800175a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	e264      	b.n	8001c24 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	2b00      	cmp	r3, #0
 8001764:	d075      	beq.n	8001852 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001766:	4ba3      	ldr	r3, [pc, #652]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	f003 030c 	and.w	r3, r3, #12
 800176e:	2b04      	cmp	r3, #4
 8001770:	d00c      	beq.n	800178c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001772:	4ba0      	ldr	r3, [pc, #640]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 8001774:	689b      	ldr	r3, [r3, #8]
 8001776:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800177a:	2b08      	cmp	r3, #8
 800177c:	d112      	bne.n	80017a4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800177e:	4b9d      	ldr	r3, [pc, #628]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001786:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800178a:	d10b      	bne.n	80017a4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800178c:	4b99      	ldr	r3, [pc, #612]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001794:	2b00      	cmp	r3, #0
 8001796:	d05b      	beq.n	8001850 <HAL_RCC_OscConfig+0x108>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d157      	bne.n	8001850 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	e23f      	b.n	8001c24 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017ac:	d106      	bne.n	80017bc <HAL_RCC_OscConfig+0x74>
 80017ae:	4b91      	ldr	r3, [pc, #580]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a90      	ldr	r2, [pc, #576]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 80017b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017b8:	6013      	str	r3, [r2, #0]
 80017ba:	e01d      	b.n	80017f8 <HAL_RCC_OscConfig+0xb0>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017c4:	d10c      	bne.n	80017e0 <HAL_RCC_OscConfig+0x98>
 80017c6:	4b8b      	ldr	r3, [pc, #556]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a8a      	ldr	r2, [pc, #552]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 80017cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017d0:	6013      	str	r3, [r2, #0]
 80017d2:	4b88      	ldr	r3, [pc, #544]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a87      	ldr	r2, [pc, #540]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 80017d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017dc:	6013      	str	r3, [r2, #0]
 80017de:	e00b      	b.n	80017f8 <HAL_RCC_OscConfig+0xb0>
 80017e0:	4b84      	ldr	r3, [pc, #528]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a83      	ldr	r2, [pc, #524]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 80017e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017ea:	6013      	str	r3, [r2, #0]
 80017ec:	4b81      	ldr	r3, [pc, #516]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a80      	ldr	r2, [pc, #512]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 80017f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d013      	beq.n	8001828 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001800:	f7ff fcee 	bl	80011e0 <HAL_GetTick>
 8001804:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001806:	e008      	b.n	800181a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001808:	f7ff fcea 	bl	80011e0 <HAL_GetTick>
 800180c:	4602      	mov	r2, r0
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	2b64      	cmp	r3, #100	; 0x64
 8001814:	d901      	bls.n	800181a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001816:	2303      	movs	r3, #3
 8001818:	e204      	b.n	8001c24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800181a:	4b76      	ldr	r3, [pc, #472]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001822:	2b00      	cmp	r3, #0
 8001824:	d0f0      	beq.n	8001808 <HAL_RCC_OscConfig+0xc0>
 8001826:	e014      	b.n	8001852 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001828:	f7ff fcda 	bl	80011e0 <HAL_GetTick>
 800182c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800182e:	e008      	b.n	8001842 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001830:	f7ff fcd6 	bl	80011e0 <HAL_GetTick>
 8001834:	4602      	mov	r2, r0
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	1ad3      	subs	r3, r2, r3
 800183a:	2b64      	cmp	r3, #100	; 0x64
 800183c:	d901      	bls.n	8001842 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800183e:	2303      	movs	r3, #3
 8001840:	e1f0      	b.n	8001c24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001842:	4b6c      	ldr	r3, [pc, #432]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800184a:	2b00      	cmp	r3, #0
 800184c:	d1f0      	bne.n	8001830 <HAL_RCC_OscConfig+0xe8>
 800184e:	e000      	b.n	8001852 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001850:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 0302 	and.w	r3, r3, #2
 800185a:	2b00      	cmp	r3, #0
 800185c:	d063      	beq.n	8001926 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800185e:	4b65      	ldr	r3, [pc, #404]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	f003 030c 	and.w	r3, r3, #12
 8001866:	2b00      	cmp	r3, #0
 8001868:	d00b      	beq.n	8001882 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800186a:	4b62      	ldr	r3, [pc, #392]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001872:	2b08      	cmp	r3, #8
 8001874:	d11c      	bne.n	80018b0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001876:	4b5f      	ldr	r3, [pc, #380]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800187e:	2b00      	cmp	r3, #0
 8001880:	d116      	bne.n	80018b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001882:	4b5c      	ldr	r3, [pc, #368]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 0302 	and.w	r3, r3, #2
 800188a:	2b00      	cmp	r3, #0
 800188c:	d005      	beq.n	800189a <HAL_RCC_OscConfig+0x152>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	68db      	ldr	r3, [r3, #12]
 8001892:	2b01      	cmp	r3, #1
 8001894:	d001      	beq.n	800189a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	e1c4      	b.n	8001c24 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800189a:	4b56      	ldr	r3, [pc, #344]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	691b      	ldr	r3, [r3, #16]
 80018a6:	00db      	lsls	r3, r3, #3
 80018a8:	4952      	ldr	r1, [pc, #328]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 80018aa:	4313      	orrs	r3, r2
 80018ac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018ae:	e03a      	b.n	8001926 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d020      	beq.n	80018fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018b8:	4b4f      	ldr	r3, [pc, #316]	; (80019f8 <HAL_RCC_OscConfig+0x2b0>)
 80018ba:	2201      	movs	r2, #1
 80018bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018be:	f7ff fc8f 	bl	80011e0 <HAL_GetTick>
 80018c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018c4:	e008      	b.n	80018d8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018c6:	f7ff fc8b 	bl	80011e0 <HAL_GetTick>
 80018ca:	4602      	mov	r2, r0
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	1ad3      	subs	r3, r2, r3
 80018d0:	2b02      	cmp	r3, #2
 80018d2:	d901      	bls.n	80018d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80018d4:	2303      	movs	r3, #3
 80018d6:	e1a5      	b.n	8001c24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018d8:	4b46      	ldr	r3, [pc, #280]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f003 0302 	and.w	r3, r3, #2
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d0f0      	beq.n	80018c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018e4:	4b43      	ldr	r3, [pc, #268]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	691b      	ldr	r3, [r3, #16]
 80018f0:	00db      	lsls	r3, r3, #3
 80018f2:	4940      	ldr	r1, [pc, #256]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 80018f4:	4313      	orrs	r3, r2
 80018f6:	600b      	str	r3, [r1, #0]
 80018f8:	e015      	b.n	8001926 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018fa:	4b3f      	ldr	r3, [pc, #252]	; (80019f8 <HAL_RCC_OscConfig+0x2b0>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001900:	f7ff fc6e 	bl	80011e0 <HAL_GetTick>
 8001904:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001906:	e008      	b.n	800191a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001908:	f7ff fc6a 	bl	80011e0 <HAL_GetTick>
 800190c:	4602      	mov	r2, r0
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	2b02      	cmp	r3, #2
 8001914:	d901      	bls.n	800191a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001916:	2303      	movs	r3, #3
 8001918:	e184      	b.n	8001c24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800191a:	4b36      	ldr	r3, [pc, #216]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 0302 	and.w	r3, r3, #2
 8001922:	2b00      	cmp	r3, #0
 8001924:	d1f0      	bne.n	8001908 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 0308 	and.w	r3, r3, #8
 800192e:	2b00      	cmp	r3, #0
 8001930:	d030      	beq.n	8001994 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	695b      	ldr	r3, [r3, #20]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d016      	beq.n	8001968 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800193a:	4b30      	ldr	r3, [pc, #192]	; (80019fc <HAL_RCC_OscConfig+0x2b4>)
 800193c:	2201      	movs	r2, #1
 800193e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001940:	f7ff fc4e 	bl	80011e0 <HAL_GetTick>
 8001944:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001946:	e008      	b.n	800195a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001948:	f7ff fc4a 	bl	80011e0 <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	2b02      	cmp	r3, #2
 8001954:	d901      	bls.n	800195a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001956:	2303      	movs	r3, #3
 8001958:	e164      	b.n	8001c24 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800195a:	4b26      	ldr	r3, [pc, #152]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 800195c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800195e:	f003 0302 	and.w	r3, r3, #2
 8001962:	2b00      	cmp	r3, #0
 8001964:	d0f0      	beq.n	8001948 <HAL_RCC_OscConfig+0x200>
 8001966:	e015      	b.n	8001994 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001968:	4b24      	ldr	r3, [pc, #144]	; (80019fc <HAL_RCC_OscConfig+0x2b4>)
 800196a:	2200      	movs	r2, #0
 800196c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800196e:	f7ff fc37 	bl	80011e0 <HAL_GetTick>
 8001972:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001974:	e008      	b.n	8001988 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001976:	f7ff fc33 	bl	80011e0 <HAL_GetTick>
 800197a:	4602      	mov	r2, r0
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	1ad3      	subs	r3, r2, r3
 8001980:	2b02      	cmp	r3, #2
 8001982:	d901      	bls.n	8001988 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001984:	2303      	movs	r3, #3
 8001986:	e14d      	b.n	8001c24 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001988:	4b1a      	ldr	r3, [pc, #104]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 800198a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800198c:	f003 0302 	and.w	r3, r3, #2
 8001990:	2b00      	cmp	r3, #0
 8001992:	d1f0      	bne.n	8001976 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f003 0304 	and.w	r3, r3, #4
 800199c:	2b00      	cmp	r3, #0
 800199e:	f000 80a0 	beq.w	8001ae2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019a2:	2300      	movs	r3, #0
 80019a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019a6:	4b13      	ldr	r3, [pc, #76]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 80019a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d10f      	bne.n	80019d2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	60bb      	str	r3, [r7, #8]
 80019b6:	4b0f      	ldr	r3, [pc, #60]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 80019b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ba:	4a0e      	ldr	r2, [pc, #56]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 80019bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019c0:	6413      	str	r3, [r2, #64]	; 0x40
 80019c2:	4b0c      	ldr	r3, [pc, #48]	; (80019f4 <HAL_RCC_OscConfig+0x2ac>)
 80019c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ca:	60bb      	str	r3, [r7, #8]
 80019cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019ce:	2301      	movs	r3, #1
 80019d0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019d2:	4b0b      	ldr	r3, [pc, #44]	; (8001a00 <HAL_RCC_OscConfig+0x2b8>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d121      	bne.n	8001a22 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019de:	4b08      	ldr	r3, [pc, #32]	; (8001a00 <HAL_RCC_OscConfig+0x2b8>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a07      	ldr	r2, [pc, #28]	; (8001a00 <HAL_RCC_OscConfig+0x2b8>)
 80019e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019ea:	f7ff fbf9 	bl	80011e0 <HAL_GetTick>
 80019ee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019f0:	e011      	b.n	8001a16 <HAL_RCC_OscConfig+0x2ce>
 80019f2:	bf00      	nop
 80019f4:	40023800 	.word	0x40023800
 80019f8:	42470000 	.word	0x42470000
 80019fc:	42470e80 	.word	0x42470e80
 8001a00:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a04:	f7ff fbec 	bl	80011e0 <HAL_GetTick>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	2b02      	cmp	r3, #2
 8001a10:	d901      	bls.n	8001a16 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001a12:	2303      	movs	r3, #3
 8001a14:	e106      	b.n	8001c24 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a16:	4b85      	ldr	r3, [pc, #532]	; (8001c2c <HAL_RCC_OscConfig+0x4e4>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d0f0      	beq.n	8001a04 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	2b01      	cmp	r3, #1
 8001a28:	d106      	bne.n	8001a38 <HAL_RCC_OscConfig+0x2f0>
 8001a2a:	4b81      	ldr	r3, [pc, #516]	; (8001c30 <HAL_RCC_OscConfig+0x4e8>)
 8001a2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a2e:	4a80      	ldr	r2, [pc, #512]	; (8001c30 <HAL_RCC_OscConfig+0x4e8>)
 8001a30:	f043 0301 	orr.w	r3, r3, #1
 8001a34:	6713      	str	r3, [r2, #112]	; 0x70
 8001a36:	e01c      	b.n	8001a72 <HAL_RCC_OscConfig+0x32a>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	2b05      	cmp	r3, #5
 8001a3e:	d10c      	bne.n	8001a5a <HAL_RCC_OscConfig+0x312>
 8001a40:	4b7b      	ldr	r3, [pc, #492]	; (8001c30 <HAL_RCC_OscConfig+0x4e8>)
 8001a42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a44:	4a7a      	ldr	r2, [pc, #488]	; (8001c30 <HAL_RCC_OscConfig+0x4e8>)
 8001a46:	f043 0304 	orr.w	r3, r3, #4
 8001a4a:	6713      	str	r3, [r2, #112]	; 0x70
 8001a4c:	4b78      	ldr	r3, [pc, #480]	; (8001c30 <HAL_RCC_OscConfig+0x4e8>)
 8001a4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a50:	4a77      	ldr	r2, [pc, #476]	; (8001c30 <HAL_RCC_OscConfig+0x4e8>)
 8001a52:	f043 0301 	orr.w	r3, r3, #1
 8001a56:	6713      	str	r3, [r2, #112]	; 0x70
 8001a58:	e00b      	b.n	8001a72 <HAL_RCC_OscConfig+0x32a>
 8001a5a:	4b75      	ldr	r3, [pc, #468]	; (8001c30 <HAL_RCC_OscConfig+0x4e8>)
 8001a5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a5e:	4a74      	ldr	r2, [pc, #464]	; (8001c30 <HAL_RCC_OscConfig+0x4e8>)
 8001a60:	f023 0301 	bic.w	r3, r3, #1
 8001a64:	6713      	str	r3, [r2, #112]	; 0x70
 8001a66:	4b72      	ldr	r3, [pc, #456]	; (8001c30 <HAL_RCC_OscConfig+0x4e8>)
 8001a68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a6a:	4a71      	ldr	r2, [pc, #452]	; (8001c30 <HAL_RCC_OscConfig+0x4e8>)
 8001a6c:	f023 0304 	bic.w	r3, r3, #4
 8001a70:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d015      	beq.n	8001aa6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a7a:	f7ff fbb1 	bl	80011e0 <HAL_GetTick>
 8001a7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a80:	e00a      	b.n	8001a98 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a82:	f7ff fbad 	bl	80011e0 <HAL_GetTick>
 8001a86:	4602      	mov	r2, r0
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d901      	bls.n	8001a98 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001a94:	2303      	movs	r3, #3
 8001a96:	e0c5      	b.n	8001c24 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a98:	4b65      	ldr	r3, [pc, #404]	; (8001c30 <HAL_RCC_OscConfig+0x4e8>)
 8001a9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a9c:	f003 0302 	and.w	r3, r3, #2
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d0ee      	beq.n	8001a82 <HAL_RCC_OscConfig+0x33a>
 8001aa4:	e014      	b.n	8001ad0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aa6:	f7ff fb9b 	bl	80011e0 <HAL_GetTick>
 8001aaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aac:	e00a      	b.n	8001ac4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001aae:	f7ff fb97 	bl	80011e0 <HAL_GetTick>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	693b      	ldr	r3, [r7, #16]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d901      	bls.n	8001ac4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001ac0:	2303      	movs	r3, #3
 8001ac2:	e0af      	b.n	8001c24 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ac4:	4b5a      	ldr	r3, [pc, #360]	; (8001c30 <HAL_RCC_OscConfig+0x4e8>)
 8001ac6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ac8:	f003 0302 	and.w	r3, r3, #2
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d1ee      	bne.n	8001aae <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ad0:	7dfb      	ldrb	r3, [r7, #23]
 8001ad2:	2b01      	cmp	r3, #1
 8001ad4:	d105      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ad6:	4b56      	ldr	r3, [pc, #344]	; (8001c30 <HAL_RCC_OscConfig+0x4e8>)
 8001ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ada:	4a55      	ldr	r2, [pc, #340]	; (8001c30 <HAL_RCC_OscConfig+0x4e8>)
 8001adc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ae0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	699b      	ldr	r3, [r3, #24]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	f000 809b 	beq.w	8001c22 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001aec:	4b50      	ldr	r3, [pc, #320]	; (8001c30 <HAL_RCC_OscConfig+0x4e8>)
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	f003 030c 	and.w	r3, r3, #12
 8001af4:	2b08      	cmp	r3, #8
 8001af6:	d05c      	beq.n	8001bb2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	699b      	ldr	r3, [r3, #24]
 8001afc:	2b02      	cmp	r3, #2
 8001afe:	d141      	bne.n	8001b84 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b00:	4b4c      	ldr	r3, [pc, #304]	; (8001c34 <HAL_RCC_OscConfig+0x4ec>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b06:	f7ff fb6b 	bl	80011e0 <HAL_GetTick>
 8001b0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b0c:	e008      	b.n	8001b20 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b0e:	f7ff fb67 	bl	80011e0 <HAL_GetTick>
 8001b12:	4602      	mov	r2, r0
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	1ad3      	subs	r3, r2, r3
 8001b18:	2b02      	cmp	r3, #2
 8001b1a:	d901      	bls.n	8001b20 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	e081      	b.n	8001c24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b20:	4b43      	ldr	r3, [pc, #268]	; (8001c30 <HAL_RCC_OscConfig+0x4e8>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d1f0      	bne.n	8001b0e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	69da      	ldr	r2, [r3, #28]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6a1b      	ldr	r3, [r3, #32]
 8001b34:	431a      	orrs	r2, r3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b3a:	019b      	lsls	r3, r3, #6
 8001b3c:	431a      	orrs	r2, r3
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b42:	085b      	lsrs	r3, r3, #1
 8001b44:	3b01      	subs	r3, #1
 8001b46:	041b      	lsls	r3, r3, #16
 8001b48:	431a      	orrs	r2, r3
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b4e:	061b      	lsls	r3, r3, #24
 8001b50:	4937      	ldr	r1, [pc, #220]	; (8001c30 <HAL_RCC_OscConfig+0x4e8>)
 8001b52:	4313      	orrs	r3, r2
 8001b54:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b56:	4b37      	ldr	r3, [pc, #220]	; (8001c34 <HAL_RCC_OscConfig+0x4ec>)
 8001b58:	2201      	movs	r2, #1
 8001b5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b5c:	f7ff fb40 	bl	80011e0 <HAL_GetTick>
 8001b60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b62:	e008      	b.n	8001b76 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b64:	f7ff fb3c 	bl	80011e0 <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d901      	bls.n	8001b76 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001b72:	2303      	movs	r3, #3
 8001b74:	e056      	b.n	8001c24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b76:	4b2e      	ldr	r3, [pc, #184]	; (8001c30 <HAL_RCC_OscConfig+0x4e8>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d0f0      	beq.n	8001b64 <HAL_RCC_OscConfig+0x41c>
 8001b82:	e04e      	b.n	8001c22 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b84:	4b2b      	ldr	r3, [pc, #172]	; (8001c34 <HAL_RCC_OscConfig+0x4ec>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b8a:	f7ff fb29 	bl	80011e0 <HAL_GetTick>
 8001b8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b90:	e008      	b.n	8001ba4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b92:	f7ff fb25 	bl	80011e0 <HAL_GetTick>
 8001b96:	4602      	mov	r2, r0
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d901      	bls.n	8001ba4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	e03f      	b.n	8001c24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ba4:	4b22      	ldr	r3, [pc, #136]	; (8001c30 <HAL_RCC_OscConfig+0x4e8>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d1f0      	bne.n	8001b92 <HAL_RCC_OscConfig+0x44a>
 8001bb0:	e037      	b.n	8001c22 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	699b      	ldr	r3, [r3, #24]
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	d101      	bne.n	8001bbe <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e032      	b.n	8001c24 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001bbe:	4b1c      	ldr	r3, [pc, #112]	; (8001c30 <HAL_RCC_OscConfig+0x4e8>)
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	699b      	ldr	r3, [r3, #24]
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d028      	beq.n	8001c1e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	d121      	bne.n	8001c1e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d11a      	bne.n	8001c1e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001be8:	68fa      	ldr	r2, [r7, #12]
 8001bea:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001bee:	4013      	ands	r3, r2
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001bf4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d111      	bne.n	8001c1e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c04:	085b      	lsrs	r3, r3, #1
 8001c06:	3b01      	subs	r3, #1
 8001c08:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d107      	bne.n	8001c1e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c18:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	d001      	beq.n	8001c22 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e000      	b.n	8001c24 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001c22:	2300      	movs	r3, #0
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	3718      	adds	r7, #24
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	40007000 	.word	0x40007000
 8001c30:	40023800 	.word	0x40023800
 8001c34:	42470060 	.word	0x42470060

08001c38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
 8001c40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d101      	bne.n	8001c4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e0cc      	b.n	8001de6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c4c:	4b68      	ldr	r3, [pc, #416]	; (8001df0 <HAL_RCC_ClockConfig+0x1b8>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0307 	and.w	r3, r3, #7
 8001c54:	683a      	ldr	r2, [r7, #0]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d90c      	bls.n	8001c74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c5a:	4b65      	ldr	r3, [pc, #404]	; (8001df0 <HAL_RCC_ClockConfig+0x1b8>)
 8001c5c:	683a      	ldr	r2, [r7, #0]
 8001c5e:	b2d2      	uxtb	r2, r2
 8001c60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c62:	4b63      	ldr	r3, [pc, #396]	; (8001df0 <HAL_RCC_ClockConfig+0x1b8>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 0307 	and.w	r3, r3, #7
 8001c6a:	683a      	ldr	r2, [r7, #0]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d001      	beq.n	8001c74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	e0b8      	b.n	8001de6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 0302 	and.w	r3, r3, #2
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d020      	beq.n	8001cc2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f003 0304 	and.w	r3, r3, #4
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d005      	beq.n	8001c98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c8c:	4b59      	ldr	r3, [pc, #356]	; (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	4a58      	ldr	r2, [pc, #352]	; (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c92:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001c96:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0308 	and.w	r3, r3, #8
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d005      	beq.n	8001cb0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ca4:	4b53      	ldr	r3, [pc, #332]	; (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	4a52      	ldr	r2, [pc, #328]	; (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001caa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001cae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cb0:	4b50      	ldr	r3, [pc, #320]	; (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	494d      	ldr	r1, [pc, #308]	; (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f003 0301 	and.w	r3, r3, #1
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d044      	beq.n	8001d58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d107      	bne.n	8001ce6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cd6:	4b47      	ldr	r3, [pc, #284]	; (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d119      	bne.n	8001d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e07f      	b.n	8001de6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d003      	beq.n	8001cf6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001cf2:	2b03      	cmp	r3, #3
 8001cf4:	d107      	bne.n	8001d06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cf6:	4b3f      	ldr	r3, [pc, #252]	; (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d109      	bne.n	8001d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e06f      	b.n	8001de6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d06:	4b3b      	ldr	r3, [pc, #236]	; (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 0302 	and.w	r3, r3, #2
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d101      	bne.n	8001d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e067      	b.n	8001de6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d16:	4b37      	ldr	r3, [pc, #220]	; (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	f023 0203 	bic.w	r2, r3, #3
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	4934      	ldr	r1, [pc, #208]	; (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d24:	4313      	orrs	r3, r2
 8001d26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d28:	f7ff fa5a 	bl	80011e0 <HAL_GetTick>
 8001d2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d2e:	e00a      	b.n	8001d46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d30:	f7ff fa56 	bl	80011e0 <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d901      	bls.n	8001d46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e04f      	b.n	8001de6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d46:	4b2b      	ldr	r3, [pc, #172]	; (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	f003 020c 	and.w	r2, r3, #12
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d1eb      	bne.n	8001d30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d58:	4b25      	ldr	r3, [pc, #148]	; (8001df0 <HAL_RCC_ClockConfig+0x1b8>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 0307 	and.w	r3, r3, #7
 8001d60:	683a      	ldr	r2, [r7, #0]
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d20c      	bcs.n	8001d80 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d66:	4b22      	ldr	r3, [pc, #136]	; (8001df0 <HAL_RCC_ClockConfig+0x1b8>)
 8001d68:	683a      	ldr	r2, [r7, #0]
 8001d6a:	b2d2      	uxtb	r2, r2
 8001d6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d6e:	4b20      	ldr	r3, [pc, #128]	; (8001df0 <HAL_RCC_ClockConfig+0x1b8>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 0307 	and.w	r3, r3, #7
 8001d76:	683a      	ldr	r2, [r7, #0]
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	d001      	beq.n	8001d80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e032      	b.n	8001de6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 0304 	and.w	r3, r3, #4
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d008      	beq.n	8001d9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d8c:	4b19      	ldr	r3, [pc, #100]	; (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	4916      	ldr	r1, [pc, #88]	; (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 0308 	and.w	r3, r3, #8
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d009      	beq.n	8001dbe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001daa:	4b12      	ldr	r3, [pc, #72]	; (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	691b      	ldr	r3, [r3, #16]
 8001db6:	00db      	lsls	r3, r3, #3
 8001db8:	490e      	ldr	r1, [pc, #56]	; (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001dbe:	f000 f821 	bl	8001e04 <HAL_RCC_GetSysClockFreq>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	4b0b      	ldr	r3, [pc, #44]	; (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	091b      	lsrs	r3, r3, #4
 8001dca:	f003 030f 	and.w	r3, r3, #15
 8001dce:	490a      	ldr	r1, [pc, #40]	; (8001df8 <HAL_RCC_ClockConfig+0x1c0>)
 8001dd0:	5ccb      	ldrb	r3, [r1, r3]
 8001dd2:	fa22 f303 	lsr.w	r3, r2, r3
 8001dd6:	4a09      	ldr	r2, [pc, #36]	; (8001dfc <HAL_RCC_ClockConfig+0x1c4>)
 8001dd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001dda:	4b09      	ldr	r3, [pc, #36]	; (8001e00 <HAL_RCC_ClockConfig+0x1c8>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4618      	mov	r0, r3
 8001de0:	f7ff f9ba 	bl	8001158 <HAL_InitTick>

  return HAL_OK;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3710      	adds	r7, #16
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	40023c00 	.word	0x40023c00
 8001df4:	40023800 	.word	0x40023800
 8001df8:	08003438 	.word	0x08003438
 8001dfc:	20000000 	.word	0x20000000
 8001e00:	20000004 	.word	0x20000004

08001e04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e04:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001e08:	b084      	sub	sp, #16
 8001e0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	607b      	str	r3, [r7, #4]
 8001e10:	2300      	movs	r3, #0
 8001e12:	60fb      	str	r3, [r7, #12]
 8001e14:	2300      	movs	r3, #0
 8001e16:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e1c:	4b67      	ldr	r3, [pc, #412]	; (8001fbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001e1e:	689b      	ldr	r3, [r3, #8]
 8001e20:	f003 030c 	and.w	r3, r3, #12
 8001e24:	2b08      	cmp	r3, #8
 8001e26:	d00d      	beq.n	8001e44 <HAL_RCC_GetSysClockFreq+0x40>
 8001e28:	2b08      	cmp	r3, #8
 8001e2a:	f200 80bd 	bhi.w	8001fa8 <HAL_RCC_GetSysClockFreq+0x1a4>
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d002      	beq.n	8001e38 <HAL_RCC_GetSysClockFreq+0x34>
 8001e32:	2b04      	cmp	r3, #4
 8001e34:	d003      	beq.n	8001e3e <HAL_RCC_GetSysClockFreq+0x3a>
 8001e36:	e0b7      	b.n	8001fa8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e38:	4b61      	ldr	r3, [pc, #388]	; (8001fc0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001e3a:	60bb      	str	r3, [r7, #8]
       break;
 8001e3c:	e0b7      	b.n	8001fae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001e3e:	4b61      	ldr	r3, [pc, #388]	; (8001fc4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001e40:	60bb      	str	r3, [r7, #8]
      break;
 8001e42:	e0b4      	b.n	8001fae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e44:	4b5d      	ldr	r3, [pc, #372]	; (8001fbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001e4c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e4e:	4b5b      	ldr	r3, [pc, #364]	; (8001fbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d04d      	beq.n	8001ef6 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e5a:	4b58      	ldr	r3, [pc, #352]	; (8001fbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	099b      	lsrs	r3, r3, #6
 8001e60:	461a      	mov	r2, r3
 8001e62:	f04f 0300 	mov.w	r3, #0
 8001e66:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001e6a:	f04f 0100 	mov.w	r1, #0
 8001e6e:	ea02 0800 	and.w	r8, r2, r0
 8001e72:	ea03 0901 	and.w	r9, r3, r1
 8001e76:	4640      	mov	r0, r8
 8001e78:	4649      	mov	r1, r9
 8001e7a:	f04f 0200 	mov.w	r2, #0
 8001e7e:	f04f 0300 	mov.w	r3, #0
 8001e82:	014b      	lsls	r3, r1, #5
 8001e84:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001e88:	0142      	lsls	r2, r0, #5
 8001e8a:	4610      	mov	r0, r2
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	ebb0 0008 	subs.w	r0, r0, r8
 8001e92:	eb61 0109 	sbc.w	r1, r1, r9
 8001e96:	f04f 0200 	mov.w	r2, #0
 8001e9a:	f04f 0300 	mov.w	r3, #0
 8001e9e:	018b      	lsls	r3, r1, #6
 8001ea0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001ea4:	0182      	lsls	r2, r0, #6
 8001ea6:	1a12      	subs	r2, r2, r0
 8001ea8:	eb63 0301 	sbc.w	r3, r3, r1
 8001eac:	f04f 0000 	mov.w	r0, #0
 8001eb0:	f04f 0100 	mov.w	r1, #0
 8001eb4:	00d9      	lsls	r1, r3, #3
 8001eb6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001eba:	00d0      	lsls	r0, r2, #3
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	eb12 0208 	adds.w	r2, r2, r8
 8001ec4:	eb43 0309 	adc.w	r3, r3, r9
 8001ec8:	f04f 0000 	mov.w	r0, #0
 8001ecc:	f04f 0100 	mov.w	r1, #0
 8001ed0:	0259      	lsls	r1, r3, #9
 8001ed2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001ed6:	0250      	lsls	r0, r2, #9
 8001ed8:	4602      	mov	r2, r0
 8001eda:	460b      	mov	r3, r1
 8001edc:	4610      	mov	r0, r2
 8001ede:	4619      	mov	r1, r3
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	f04f 0300 	mov.w	r3, #0
 8001ee8:	f7fe f9ca 	bl	8000280 <__aeabi_uldivmod>
 8001eec:	4602      	mov	r2, r0
 8001eee:	460b      	mov	r3, r1
 8001ef0:	4613      	mov	r3, r2
 8001ef2:	60fb      	str	r3, [r7, #12]
 8001ef4:	e04a      	b.n	8001f8c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ef6:	4b31      	ldr	r3, [pc, #196]	; (8001fbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	099b      	lsrs	r3, r3, #6
 8001efc:	461a      	mov	r2, r3
 8001efe:	f04f 0300 	mov.w	r3, #0
 8001f02:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001f06:	f04f 0100 	mov.w	r1, #0
 8001f0a:	ea02 0400 	and.w	r4, r2, r0
 8001f0e:	ea03 0501 	and.w	r5, r3, r1
 8001f12:	4620      	mov	r0, r4
 8001f14:	4629      	mov	r1, r5
 8001f16:	f04f 0200 	mov.w	r2, #0
 8001f1a:	f04f 0300 	mov.w	r3, #0
 8001f1e:	014b      	lsls	r3, r1, #5
 8001f20:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001f24:	0142      	lsls	r2, r0, #5
 8001f26:	4610      	mov	r0, r2
 8001f28:	4619      	mov	r1, r3
 8001f2a:	1b00      	subs	r0, r0, r4
 8001f2c:	eb61 0105 	sbc.w	r1, r1, r5
 8001f30:	f04f 0200 	mov.w	r2, #0
 8001f34:	f04f 0300 	mov.w	r3, #0
 8001f38:	018b      	lsls	r3, r1, #6
 8001f3a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001f3e:	0182      	lsls	r2, r0, #6
 8001f40:	1a12      	subs	r2, r2, r0
 8001f42:	eb63 0301 	sbc.w	r3, r3, r1
 8001f46:	f04f 0000 	mov.w	r0, #0
 8001f4a:	f04f 0100 	mov.w	r1, #0
 8001f4e:	00d9      	lsls	r1, r3, #3
 8001f50:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001f54:	00d0      	lsls	r0, r2, #3
 8001f56:	4602      	mov	r2, r0
 8001f58:	460b      	mov	r3, r1
 8001f5a:	1912      	adds	r2, r2, r4
 8001f5c:	eb45 0303 	adc.w	r3, r5, r3
 8001f60:	f04f 0000 	mov.w	r0, #0
 8001f64:	f04f 0100 	mov.w	r1, #0
 8001f68:	0299      	lsls	r1, r3, #10
 8001f6a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001f6e:	0290      	lsls	r0, r2, #10
 8001f70:	4602      	mov	r2, r0
 8001f72:	460b      	mov	r3, r1
 8001f74:	4610      	mov	r0, r2
 8001f76:	4619      	mov	r1, r3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	f04f 0300 	mov.w	r3, #0
 8001f80:	f7fe f97e 	bl	8000280 <__aeabi_uldivmod>
 8001f84:	4602      	mov	r2, r0
 8001f86:	460b      	mov	r3, r1
 8001f88:	4613      	mov	r3, r2
 8001f8a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001f8c:	4b0b      	ldr	r3, [pc, #44]	; (8001fbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	0c1b      	lsrs	r3, r3, #16
 8001f92:	f003 0303 	and.w	r3, r3, #3
 8001f96:	3301      	adds	r3, #1
 8001f98:	005b      	lsls	r3, r3, #1
 8001f9a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001f9c:	68fa      	ldr	r2, [r7, #12]
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fa4:	60bb      	str	r3, [r7, #8]
      break;
 8001fa6:	e002      	b.n	8001fae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001fa8:	4b05      	ldr	r3, [pc, #20]	; (8001fc0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001faa:	60bb      	str	r3, [r7, #8]
      break;
 8001fac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fae:	68bb      	ldr	r3, [r7, #8]
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3710      	adds	r7, #16
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001fba:	bf00      	nop
 8001fbc:	40023800 	.word	0x40023800
 8001fc0:	00f42400 	.word	0x00f42400
 8001fc4:	007a1200 	.word	0x007a1200

08001fc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fcc:	4b03      	ldr	r3, [pc, #12]	; (8001fdc <HAL_RCC_GetHCLKFreq+0x14>)
 8001fce:	681b      	ldr	r3, [r3, #0]
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	20000000 	.word	0x20000000

08001fe0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001fe4:	f7ff fff0 	bl	8001fc8 <HAL_RCC_GetHCLKFreq>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	4b05      	ldr	r3, [pc, #20]	; (8002000 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	0a9b      	lsrs	r3, r3, #10
 8001ff0:	f003 0307 	and.w	r3, r3, #7
 8001ff4:	4903      	ldr	r1, [pc, #12]	; (8002004 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ff6:	5ccb      	ldrb	r3, [r1, r3]
 8001ff8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40023800 	.word	0x40023800
 8002004:	08003448 	.word	0x08003448

08002008 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800200c:	f7ff ffdc 	bl	8001fc8 <HAL_RCC_GetHCLKFreq>
 8002010:	4602      	mov	r2, r0
 8002012:	4b05      	ldr	r3, [pc, #20]	; (8002028 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	0b5b      	lsrs	r3, r3, #13
 8002018:	f003 0307 	and.w	r3, r3, #7
 800201c:	4903      	ldr	r1, [pc, #12]	; (800202c <HAL_RCC_GetPCLK2Freq+0x24>)
 800201e:	5ccb      	ldrb	r3, [r1, r3]
 8002020:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002024:	4618      	mov	r0, r3
 8002026:	bd80      	pop	{r7, pc}
 8002028:	40023800 	.word	0x40023800
 800202c:	08003448 	.word	0x08003448

08002030 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d101      	bne.n	8002042 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	e07b      	b.n	800213a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002046:	2b00      	cmp	r3, #0
 8002048:	d108      	bne.n	800205c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002052:	d009      	beq.n	8002068 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2200      	movs	r2, #0
 8002058:	61da      	str	r2, [r3, #28]
 800205a:	e005      	b.n	8002068 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2200      	movs	r2, #0
 8002060:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2200      	movs	r2, #0
 8002066:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2200      	movs	r2, #0
 800206c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002074:	b2db      	uxtb	r3, r3
 8002076:	2b00      	cmp	r3, #0
 8002078:	d106      	bne.n	8002088 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2200      	movs	r2, #0
 800207e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002082:	6878      	ldr	r0, [r7, #4]
 8002084:	f7fe ff1a 	bl	8000ebc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2202      	movs	r2, #2
 800208c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800209e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80020b0:	431a      	orrs	r2, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020ba:	431a      	orrs	r2, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	691b      	ldr	r3, [r3, #16]
 80020c0:	f003 0302 	and.w	r3, r3, #2
 80020c4:	431a      	orrs	r2, r3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	695b      	ldr	r3, [r3, #20]
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	431a      	orrs	r2, r3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	699b      	ldr	r3, [r3, #24]
 80020d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020d8:	431a      	orrs	r2, r3
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	69db      	ldr	r3, [r3, #28]
 80020de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80020e2:	431a      	orrs	r2, r3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6a1b      	ldr	r3, [r3, #32]
 80020e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020ec:	ea42 0103 	orr.w	r1, r2, r3
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020f4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	430a      	orrs	r2, r1
 80020fe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	699b      	ldr	r3, [r3, #24]
 8002104:	0c1b      	lsrs	r3, r3, #16
 8002106:	f003 0104 	and.w	r1, r3, #4
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800210e:	f003 0210 	and.w	r2, r3, #16
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	430a      	orrs	r2, r1
 8002118:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	69da      	ldr	r2, [r3, #28]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002128:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2201      	movs	r2, #1
 8002134:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002138:	2300      	movs	r3, #0
}
 800213a:	4618      	mov	r0, r3
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}

08002142 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	b088      	sub	sp, #32
 8002146:	af00      	add	r7, sp, #0
 8002148:	60f8      	str	r0, [r7, #12]
 800214a:	60b9      	str	r1, [r7, #8]
 800214c:	603b      	str	r3, [r7, #0]
 800214e:	4613      	mov	r3, r2
 8002150:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002152:	2300      	movs	r3, #0
 8002154:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800215c:	2b01      	cmp	r3, #1
 800215e:	d101      	bne.n	8002164 <HAL_SPI_Transmit+0x22>
 8002160:	2302      	movs	r3, #2
 8002162:	e126      	b.n	80023b2 <HAL_SPI_Transmit+0x270>
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2201      	movs	r2, #1
 8002168:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800216c:	f7ff f838 	bl	80011e0 <HAL_GetTick>
 8002170:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002172:	88fb      	ldrh	r3, [r7, #6]
 8002174:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800217c:	b2db      	uxtb	r3, r3
 800217e:	2b01      	cmp	r3, #1
 8002180:	d002      	beq.n	8002188 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002182:	2302      	movs	r3, #2
 8002184:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002186:	e10b      	b.n	80023a0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d002      	beq.n	8002194 <HAL_SPI_Transmit+0x52>
 800218e:	88fb      	ldrh	r3, [r7, #6]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d102      	bne.n	800219a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002198:	e102      	b.n	80023a0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	2203      	movs	r2, #3
 800219e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2200      	movs	r2, #0
 80021a6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	68ba      	ldr	r2, [r7, #8]
 80021ac:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	88fa      	ldrh	r2, [r7, #6]
 80021b2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	88fa      	ldrh	r2, [r7, #6]
 80021b8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	2200      	movs	r2, #0
 80021be:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2200      	movs	r2, #0
 80021c4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2200      	movs	r2, #0
 80021ca:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2200      	movs	r2, #0
 80021d0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	2200      	movs	r2, #0
 80021d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80021e0:	d10f      	bne.n	8002202 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021f0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002200:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800220c:	2b40      	cmp	r3, #64	; 0x40
 800220e:	d007      	beq.n	8002220 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800221e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002228:	d14b      	bne.n	80022c2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d002      	beq.n	8002238 <HAL_SPI_Transmit+0xf6>
 8002232:	8afb      	ldrh	r3, [r7, #22]
 8002234:	2b01      	cmp	r3, #1
 8002236:	d13e      	bne.n	80022b6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223c:	881a      	ldrh	r2, [r3, #0]
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002248:	1c9a      	adds	r2, r3, #2
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002252:	b29b      	uxth	r3, r3
 8002254:	3b01      	subs	r3, #1
 8002256:	b29a      	uxth	r2, r3
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800225c:	e02b      	b.n	80022b6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	f003 0302 	and.w	r3, r3, #2
 8002268:	2b02      	cmp	r3, #2
 800226a:	d112      	bne.n	8002292 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002270:	881a      	ldrh	r2, [r3, #0]
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227c:	1c9a      	adds	r2, r3, #2
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002286:	b29b      	uxth	r3, r3
 8002288:	3b01      	subs	r3, #1
 800228a:	b29a      	uxth	r2, r3
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	86da      	strh	r2, [r3, #54]	; 0x36
 8002290:	e011      	b.n	80022b6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002292:	f7fe ffa5 	bl	80011e0 <HAL_GetTick>
 8002296:	4602      	mov	r2, r0
 8002298:	69bb      	ldr	r3, [r7, #24]
 800229a:	1ad3      	subs	r3, r2, r3
 800229c:	683a      	ldr	r2, [r7, #0]
 800229e:	429a      	cmp	r2, r3
 80022a0:	d803      	bhi.n	80022aa <HAL_SPI_Transmit+0x168>
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022a8:	d102      	bne.n	80022b0 <HAL_SPI_Transmit+0x16e>
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d102      	bne.n	80022b6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80022b0:	2303      	movs	r3, #3
 80022b2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80022b4:	e074      	b.n	80023a0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d1ce      	bne.n	800225e <HAL_SPI_Transmit+0x11c>
 80022c0:	e04c      	b.n	800235c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d002      	beq.n	80022d0 <HAL_SPI_Transmit+0x18e>
 80022ca:	8afb      	ldrh	r3, [r7, #22]
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d140      	bne.n	8002352 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	330c      	adds	r3, #12
 80022da:	7812      	ldrb	r2, [r2, #0]
 80022dc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e2:	1c5a      	adds	r2, r3, #1
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022ec:	b29b      	uxth	r3, r3
 80022ee:	3b01      	subs	r3, #1
 80022f0:	b29a      	uxth	r2, r3
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80022f6:	e02c      	b.n	8002352 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	f003 0302 	and.w	r3, r3, #2
 8002302:	2b02      	cmp	r3, #2
 8002304:	d113      	bne.n	800232e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	330c      	adds	r3, #12
 8002310:	7812      	ldrb	r2, [r2, #0]
 8002312:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002318:	1c5a      	adds	r2, r3, #1
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002322:	b29b      	uxth	r3, r3
 8002324:	3b01      	subs	r3, #1
 8002326:	b29a      	uxth	r2, r3
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	86da      	strh	r2, [r3, #54]	; 0x36
 800232c:	e011      	b.n	8002352 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800232e:	f7fe ff57 	bl	80011e0 <HAL_GetTick>
 8002332:	4602      	mov	r2, r0
 8002334:	69bb      	ldr	r3, [r7, #24]
 8002336:	1ad3      	subs	r3, r2, r3
 8002338:	683a      	ldr	r2, [r7, #0]
 800233a:	429a      	cmp	r2, r3
 800233c:	d803      	bhi.n	8002346 <HAL_SPI_Transmit+0x204>
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002344:	d102      	bne.n	800234c <HAL_SPI_Transmit+0x20a>
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d102      	bne.n	8002352 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800234c:	2303      	movs	r3, #3
 800234e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002350:	e026      	b.n	80023a0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002356:	b29b      	uxth	r3, r3
 8002358:	2b00      	cmp	r3, #0
 800235a:	d1cd      	bne.n	80022f8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800235c:	69ba      	ldr	r2, [r7, #24]
 800235e:	6839      	ldr	r1, [r7, #0]
 8002360:	68f8      	ldr	r0, [r7, #12]
 8002362:	f000 f8b3 	bl	80024cc <SPI_EndRxTxTransaction>
 8002366:	4603      	mov	r3, r0
 8002368:	2b00      	cmp	r3, #0
 800236a:	d002      	beq.n	8002372 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2220      	movs	r2, #32
 8002370:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d10a      	bne.n	8002390 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800237a:	2300      	movs	r3, #0
 800237c:	613b      	str	r3, [r7, #16]
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	613b      	str	r3, [r7, #16]
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	613b      	str	r3, [r7, #16]
 800238e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002394:	2b00      	cmp	r3, #0
 8002396:	d002      	beq.n	800239e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	77fb      	strb	r3, [r7, #31]
 800239c:	e000      	b.n	80023a0 <HAL_SPI_Transmit+0x25e>
  }

error:
 800239e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2201      	movs	r2, #1
 80023a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2200      	movs	r2, #0
 80023ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80023b0:	7ffb      	ldrb	r3, [r7, #31]
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3720      	adds	r7, #32
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
	...

080023bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b088      	sub	sp, #32
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	60f8      	str	r0, [r7, #12]
 80023c4:	60b9      	str	r1, [r7, #8]
 80023c6:	603b      	str	r3, [r7, #0]
 80023c8:	4613      	mov	r3, r2
 80023ca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80023cc:	f7fe ff08 	bl	80011e0 <HAL_GetTick>
 80023d0:	4602      	mov	r2, r0
 80023d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023d4:	1a9b      	subs	r3, r3, r2
 80023d6:	683a      	ldr	r2, [r7, #0]
 80023d8:	4413      	add	r3, r2
 80023da:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80023dc:	f7fe ff00 	bl	80011e0 <HAL_GetTick>
 80023e0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80023e2:	4b39      	ldr	r3, [pc, #228]	; (80024c8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	015b      	lsls	r3, r3, #5
 80023e8:	0d1b      	lsrs	r3, r3, #20
 80023ea:	69fa      	ldr	r2, [r7, #28]
 80023ec:	fb02 f303 	mul.w	r3, r2, r3
 80023f0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80023f2:	e054      	b.n	800249e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023fa:	d050      	beq.n	800249e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80023fc:	f7fe fef0 	bl	80011e0 <HAL_GetTick>
 8002400:	4602      	mov	r2, r0
 8002402:	69bb      	ldr	r3, [r7, #24]
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	69fa      	ldr	r2, [r7, #28]
 8002408:	429a      	cmp	r2, r3
 800240a:	d902      	bls.n	8002412 <SPI_WaitFlagStateUntilTimeout+0x56>
 800240c:	69fb      	ldr	r3, [r7, #28]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d13d      	bne.n	800248e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	685a      	ldr	r2, [r3, #4]
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002420:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800242a:	d111      	bne.n	8002450 <SPI_WaitFlagStateUntilTimeout+0x94>
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002434:	d004      	beq.n	8002440 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800243e:	d107      	bne.n	8002450 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800244e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002454:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002458:	d10f      	bne.n	800247a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002468:	601a      	str	r2, [r3, #0]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002478:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2201      	movs	r2, #1
 800247e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2200      	movs	r2, #0
 8002486:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e017      	b.n	80024be <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d101      	bne.n	8002498 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002494:	2300      	movs	r3, #0
 8002496:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	3b01      	subs	r3, #1
 800249c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	689a      	ldr	r2, [r3, #8]
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	4013      	ands	r3, r2
 80024a8:	68ba      	ldr	r2, [r7, #8]
 80024aa:	429a      	cmp	r2, r3
 80024ac:	bf0c      	ite	eq
 80024ae:	2301      	moveq	r3, #1
 80024b0:	2300      	movne	r3, #0
 80024b2:	b2db      	uxtb	r3, r3
 80024b4:	461a      	mov	r2, r3
 80024b6:	79fb      	ldrb	r3, [r7, #7]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d19b      	bne.n	80023f4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80024bc:	2300      	movs	r3, #0
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3720      	adds	r7, #32
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20000000 	.word	0x20000000

080024cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b088      	sub	sp, #32
 80024d0:	af02      	add	r7, sp, #8
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80024d8:	4b1b      	ldr	r3, [pc, #108]	; (8002548 <SPI_EndRxTxTransaction+0x7c>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a1b      	ldr	r2, [pc, #108]	; (800254c <SPI_EndRxTxTransaction+0x80>)
 80024de:	fba2 2303 	umull	r2, r3, r2, r3
 80024e2:	0d5b      	lsrs	r3, r3, #21
 80024e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80024e8:	fb02 f303 	mul.w	r3, r2, r3
 80024ec:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80024f6:	d112      	bne.n	800251e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	9300      	str	r3, [sp, #0]
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	2200      	movs	r2, #0
 8002500:	2180      	movs	r1, #128	; 0x80
 8002502:	68f8      	ldr	r0, [r7, #12]
 8002504:	f7ff ff5a 	bl	80023bc <SPI_WaitFlagStateUntilTimeout>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d016      	beq.n	800253c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002512:	f043 0220 	orr.w	r2, r3, #32
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800251a:	2303      	movs	r3, #3
 800251c:	e00f      	b.n	800253e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d00a      	beq.n	800253a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	3b01      	subs	r3, #1
 8002528:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002534:	2b80      	cmp	r3, #128	; 0x80
 8002536:	d0f2      	beq.n	800251e <SPI_EndRxTxTransaction+0x52>
 8002538:	e000      	b.n	800253c <SPI_EndRxTxTransaction+0x70>
        break;
 800253a:	bf00      	nop
  }

  return HAL_OK;
 800253c:	2300      	movs	r3, #0
}
 800253e:	4618      	mov	r0, r3
 8002540:	3718      	adds	r7, #24
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	20000000 	.word	0x20000000
 800254c:	165e9f81 	.word	0x165e9f81

08002550 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d101      	bne.n	8002562 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e03f      	b.n	80025e2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002568:	b2db      	uxtb	r3, r3
 800256a:	2b00      	cmp	r3, #0
 800256c:	d106      	bne.n	800257c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2200      	movs	r2, #0
 8002572:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	f7fe fce8 	bl	8000f4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2224      	movs	r2, #36	; 0x24
 8002580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	68da      	ldr	r2, [r3, #12]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002592:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002594:	6878      	ldr	r0, [r7, #4]
 8002596:	f000 f905 	bl	80027a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	691a      	ldr	r2, [r3, #16]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80025a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	695a      	ldr	r2, [r3, #20]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80025b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	68da      	ldr	r2, [r3, #12]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2220      	movs	r2, #32
 80025d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2220      	movs	r2, #32
 80025dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80025e0:	2300      	movs	r3, #0
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	3708      	adds	r7, #8
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}

080025ea <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025ea:	b580      	push	{r7, lr}
 80025ec:	b08a      	sub	sp, #40	; 0x28
 80025ee:	af02      	add	r7, sp, #8
 80025f0:	60f8      	str	r0, [r7, #12]
 80025f2:	60b9      	str	r1, [r7, #8]
 80025f4:	603b      	str	r3, [r7, #0]
 80025f6:	4613      	mov	r3, r2
 80025f8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80025fa:	2300      	movs	r3, #0
 80025fc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002604:	b2db      	uxtb	r3, r3
 8002606:	2b20      	cmp	r3, #32
 8002608:	d17c      	bne.n	8002704 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d002      	beq.n	8002616 <HAL_UART_Transmit+0x2c>
 8002610:	88fb      	ldrh	r3, [r7, #6]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d101      	bne.n	800261a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e075      	b.n	8002706 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002620:	2b01      	cmp	r3, #1
 8002622:	d101      	bne.n	8002628 <HAL_UART_Transmit+0x3e>
 8002624:	2302      	movs	r3, #2
 8002626:	e06e      	b.n	8002706 <HAL_UART_Transmit+0x11c>
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2201      	movs	r2, #1
 800262c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2200      	movs	r2, #0
 8002634:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	2221      	movs	r2, #33	; 0x21
 800263a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800263e:	f7fe fdcf 	bl	80011e0 <HAL_GetTick>
 8002642:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	88fa      	ldrh	r2, [r7, #6]
 8002648:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	88fa      	ldrh	r2, [r7, #6]
 800264e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002658:	d108      	bne.n	800266c <HAL_UART_Transmit+0x82>
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d104      	bne.n	800266c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002662:	2300      	movs	r3, #0
 8002664:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	61bb      	str	r3, [r7, #24]
 800266a:	e003      	b.n	8002674 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002670:	2300      	movs	r3, #0
 8002672:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	2200      	movs	r2, #0
 8002678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800267c:	e02a      	b.n	80026d4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	9300      	str	r3, [sp, #0]
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	2200      	movs	r2, #0
 8002686:	2180      	movs	r1, #128	; 0x80
 8002688:	68f8      	ldr	r0, [r7, #12]
 800268a:	f000 f840 	bl	800270e <UART_WaitOnFlagUntilTimeout>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d001      	beq.n	8002698 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002694:	2303      	movs	r3, #3
 8002696:	e036      	b.n	8002706 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d10b      	bne.n	80026b6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800269e:	69bb      	ldr	r3, [r7, #24]
 80026a0:	881b      	ldrh	r3, [r3, #0]
 80026a2:	461a      	mov	r2, r3
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80026ae:	69bb      	ldr	r3, [r7, #24]
 80026b0:	3302      	adds	r3, #2
 80026b2:	61bb      	str	r3, [r7, #24]
 80026b4:	e007      	b.n	80026c6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	781a      	ldrb	r2, [r3, #0]
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	3301      	adds	r3, #1
 80026c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026ca:	b29b      	uxth	r3, r3
 80026cc:	3b01      	subs	r3, #1
 80026ce:	b29a      	uxth	r2, r3
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026d8:	b29b      	uxth	r3, r3
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d1cf      	bne.n	800267e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	9300      	str	r3, [sp, #0]
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	2200      	movs	r2, #0
 80026e6:	2140      	movs	r1, #64	; 0x40
 80026e8:	68f8      	ldr	r0, [r7, #12]
 80026ea:	f000 f810 	bl	800270e <UART_WaitOnFlagUntilTimeout>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d001      	beq.n	80026f8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80026f4:	2303      	movs	r3, #3
 80026f6:	e006      	b.n	8002706 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2220      	movs	r2, #32
 80026fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002700:	2300      	movs	r3, #0
 8002702:	e000      	b.n	8002706 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002704:	2302      	movs	r3, #2
  }
}
 8002706:	4618      	mov	r0, r3
 8002708:	3720      	adds	r7, #32
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}

0800270e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800270e:	b580      	push	{r7, lr}
 8002710:	b084      	sub	sp, #16
 8002712:	af00      	add	r7, sp, #0
 8002714:	60f8      	str	r0, [r7, #12]
 8002716:	60b9      	str	r1, [r7, #8]
 8002718:	603b      	str	r3, [r7, #0]
 800271a:	4613      	mov	r3, r2
 800271c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800271e:	e02c      	b.n	800277a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002720:	69bb      	ldr	r3, [r7, #24]
 8002722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002726:	d028      	beq.n	800277a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002728:	69bb      	ldr	r3, [r7, #24]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d007      	beq.n	800273e <UART_WaitOnFlagUntilTimeout+0x30>
 800272e:	f7fe fd57 	bl	80011e0 <HAL_GetTick>
 8002732:	4602      	mov	r2, r0
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	1ad3      	subs	r3, r2, r3
 8002738:	69ba      	ldr	r2, [r7, #24]
 800273a:	429a      	cmp	r2, r3
 800273c:	d21d      	bcs.n	800277a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	68da      	ldr	r2, [r3, #12]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800274c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	695a      	ldr	r2, [r3, #20]
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f022 0201 	bic.w	r2, r2, #1
 800275c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2220      	movs	r2, #32
 8002762:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2220      	movs	r2, #32
 800276a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	2200      	movs	r2, #0
 8002772:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002776:	2303      	movs	r3, #3
 8002778:	e00f      	b.n	800279a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	4013      	ands	r3, r2
 8002784:	68ba      	ldr	r2, [r7, #8]
 8002786:	429a      	cmp	r2, r3
 8002788:	bf0c      	ite	eq
 800278a:	2301      	moveq	r3, #1
 800278c:	2300      	movne	r3, #0
 800278e:	b2db      	uxtb	r3, r3
 8002790:	461a      	mov	r2, r3
 8002792:	79fb      	ldrb	r3, [r7, #7]
 8002794:	429a      	cmp	r2, r3
 8002796:	d0c3      	beq.n	8002720 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002798:	2300      	movs	r3, #0
}
 800279a:	4618      	mov	r0, r3
 800279c:	3710      	adds	r7, #16
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
	...

080027a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027a8:	b09f      	sub	sp, #124	; 0x7c
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	691b      	ldr	r3, [r3, #16]
 80027b4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80027b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027ba:	68d9      	ldr	r1, [r3, #12]
 80027bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	ea40 0301 	orr.w	r3, r0, r1
 80027c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80027c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027c8:	689a      	ldr	r2, [r3, #8]
 80027ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027cc:	691b      	ldr	r3, [r3, #16]
 80027ce:	431a      	orrs	r2, r3
 80027d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027d2:	695b      	ldr	r3, [r3, #20]
 80027d4:	431a      	orrs	r2, r3
 80027d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027d8:	69db      	ldr	r3, [r3, #28]
 80027da:	4313      	orrs	r3, r2
 80027dc:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80027de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80027e8:	f021 010c 	bic.w	r1, r1, #12
 80027ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80027f2:	430b      	orrs	r3, r1
 80027f4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80027f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	695b      	ldr	r3, [r3, #20]
 80027fc:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002800:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002802:	6999      	ldr	r1, [r3, #24]
 8002804:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	ea40 0301 	orr.w	r3, r0, r1
 800280c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800280e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	4bc5      	ldr	r3, [pc, #788]	; (8002b28 <UART_SetConfig+0x384>)
 8002814:	429a      	cmp	r2, r3
 8002816:	d004      	beq.n	8002822 <UART_SetConfig+0x7e>
 8002818:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	4bc3      	ldr	r3, [pc, #780]	; (8002b2c <UART_SetConfig+0x388>)
 800281e:	429a      	cmp	r2, r3
 8002820:	d103      	bne.n	800282a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002822:	f7ff fbf1 	bl	8002008 <HAL_RCC_GetPCLK2Freq>
 8002826:	6778      	str	r0, [r7, #116]	; 0x74
 8002828:	e002      	b.n	8002830 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800282a:	f7ff fbd9 	bl	8001fe0 <HAL_RCC_GetPCLK1Freq>
 800282e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002830:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002832:	69db      	ldr	r3, [r3, #28]
 8002834:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002838:	f040 80b6 	bne.w	80029a8 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800283c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800283e:	461c      	mov	r4, r3
 8002840:	f04f 0500 	mov.w	r5, #0
 8002844:	4622      	mov	r2, r4
 8002846:	462b      	mov	r3, r5
 8002848:	1891      	adds	r1, r2, r2
 800284a:	6439      	str	r1, [r7, #64]	; 0x40
 800284c:	415b      	adcs	r3, r3
 800284e:	647b      	str	r3, [r7, #68]	; 0x44
 8002850:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002854:	1912      	adds	r2, r2, r4
 8002856:	eb45 0303 	adc.w	r3, r5, r3
 800285a:	f04f 0000 	mov.w	r0, #0
 800285e:	f04f 0100 	mov.w	r1, #0
 8002862:	00d9      	lsls	r1, r3, #3
 8002864:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002868:	00d0      	lsls	r0, r2, #3
 800286a:	4602      	mov	r2, r0
 800286c:	460b      	mov	r3, r1
 800286e:	1911      	adds	r1, r2, r4
 8002870:	6639      	str	r1, [r7, #96]	; 0x60
 8002872:	416b      	adcs	r3, r5
 8002874:	667b      	str	r3, [r7, #100]	; 0x64
 8002876:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	461a      	mov	r2, r3
 800287c:	f04f 0300 	mov.w	r3, #0
 8002880:	1891      	adds	r1, r2, r2
 8002882:	63b9      	str	r1, [r7, #56]	; 0x38
 8002884:	415b      	adcs	r3, r3
 8002886:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002888:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800288c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002890:	f7fd fcf6 	bl	8000280 <__aeabi_uldivmod>
 8002894:	4602      	mov	r2, r0
 8002896:	460b      	mov	r3, r1
 8002898:	4ba5      	ldr	r3, [pc, #660]	; (8002b30 <UART_SetConfig+0x38c>)
 800289a:	fba3 2302 	umull	r2, r3, r3, r2
 800289e:	095b      	lsrs	r3, r3, #5
 80028a0:	011e      	lsls	r6, r3, #4
 80028a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80028a4:	461c      	mov	r4, r3
 80028a6:	f04f 0500 	mov.w	r5, #0
 80028aa:	4622      	mov	r2, r4
 80028ac:	462b      	mov	r3, r5
 80028ae:	1891      	adds	r1, r2, r2
 80028b0:	6339      	str	r1, [r7, #48]	; 0x30
 80028b2:	415b      	adcs	r3, r3
 80028b4:	637b      	str	r3, [r7, #52]	; 0x34
 80028b6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80028ba:	1912      	adds	r2, r2, r4
 80028bc:	eb45 0303 	adc.w	r3, r5, r3
 80028c0:	f04f 0000 	mov.w	r0, #0
 80028c4:	f04f 0100 	mov.w	r1, #0
 80028c8:	00d9      	lsls	r1, r3, #3
 80028ca:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80028ce:	00d0      	lsls	r0, r2, #3
 80028d0:	4602      	mov	r2, r0
 80028d2:	460b      	mov	r3, r1
 80028d4:	1911      	adds	r1, r2, r4
 80028d6:	65b9      	str	r1, [r7, #88]	; 0x58
 80028d8:	416b      	adcs	r3, r5
 80028da:	65fb      	str	r3, [r7, #92]	; 0x5c
 80028dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	461a      	mov	r2, r3
 80028e2:	f04f 0300 	mov.w	r3, #0
 80028e6:	1891      	adds	r1, r2, r2
 80028e8:	62b9      	str	r1, [r7, #40]	; 0x28
 80028ea:	415b      	adcs	r3, r3
 80028ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80028f2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80028f6:	f7fd fcc3 	bl	8000280 <__aeabi_uldivmod>
 80028fa:	4602      	mov	r2, r0
 80028fc:	460b      	mov	r3, r1
 80028fe:	4b8c      	ldr	r3, [pc, #560]	; (8002b30 <UART_SetConfig+0x38c>)
 8002900:	fba3 1302 	umull	r1, r3, r3, r2
 8002904:	095b      	lsrs	r3, r3, #5
 8002906:	2164      	movs	r1, #100	; 0x64
 8002908:	fb01 f303 	mul.w	r3, r1, r3
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	00db      	lsls	r3, r3, #3
 8002910:	3332      	adds	r3, #50	; 0x32
 8002912:	4a87      	ldr	r2, [pc, #540]	; (8002b30 <UART_SetConfig+0x38c>)
 8002914:	fba2 2303 	umull	r2, r3, r2, r3
 8002918:	095b      	lsrs	r3, r3, #5
 800291a:	005b      	lsls	r3, r3, #1
 800291c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002920:	441e      	add	r6, r3
 8002922:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002924:	4618      	mov	r0, r3
 8002926:	f04f 0100 	mov.w	r1, #0
 800292a:	4602      	mov	r2, r0
 800292c:	460b      	mov	r3, r1
 800292e:	1894      	adds	r4, r2, r2
 8002930:	623c      	str	r4, [r7, #32]
 8002932:	415b      	adcs	r3, r3
 8002934:	627b      	str	r3, [r7, #36]	; 0x24
 8002936:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800293a:	1812      	adds	r2, r2, r0
 800293c:	eb41 0303 	adc.w	r3, r1, r3
 8002940:	f04f 0400 	mov.w	r4, #0
 8002944:	f04f 0500 	mov.w	r5, #0
 8002948:	00dd      	lsls	r5, r3, #3
 800294a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800294e:	00d4      	lsls	r4, r2, #3
 8002950:	4622      	mov	r2, r4
 8002952:	462b      	mov	r3, r5
 8002954:	1814      	adds	r4, r2, r0
 8002956:	653c      	str	r4, [r7, #80]	; 0x50
 8002958:	414b      	adcs	r3, r1
 800295a:	657b      	str	r3, [r7, #84]	; 0x54
 800295c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	461a      	mov	r2, r3
 8002962:	f04f 0300 	mov.w	r3, #0
 8002966:	1891      	adds	r1, r2, r2
 8002968:	61b9      	str	r1, [r7, #24]
 800296a:	415b      	adcs	r3, r3
 800296c:	61fb      	str	r3, [r7, #28]
 800296e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002972:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002976:	f7fd fc83 	bl	8000280 <__aeabi_uldivmod>
 800297a:	4602      	mov	r2, r0
 800297c:	460b      	mov	r3, r1
 800297e:	4b6c      	ldr	r3, [pc, #432]	; (8002b30 <UART_SetConfig+0x38c>)
 8002980:	fba3 1302 	umull	r1, r3, r3, r2
 8002984:	095b      	lsrs	r3, r3, #5
 8002986:	2164      	movs	r1, #100	; 0x64
 8002988:	fb01 f303 	mul.w	r3, r1, r3
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	00db      	lsls	r3, r3, #3
 8002990:	3332      	adds	r3, #50	; 0x32
 8002992:	4a67      	ldr	r2, [pc, #412]	; (8002b30 <UART_SetConfig+0x38c>)
 8002994:	fba2 2303 	umull	r2, r3, r2, r3
 8002998:	095b      	lsrs	r3, r3, #5
 800299a:	f003 0207 	and.w	r2, r3, #7
 800299e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4432      	add	r2, r6
 80029a4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80029a6:	e0b9      	b.n	8002b1c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80029a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80029aa:	461c      	mov	r4, r3
 80029ac:	f04f 0500 	mov.w	r5, #0
 80029b0:	4622      	mov	r2, r4
 80029b2:	462b      	mov	r3, r5
 80029b4:	1891      	adds	r1, r2, r2
 80029b6:	6139      	str	r1, [r7, #16]
 80029b8:	415b      	adcs	r3, r3
 80029ba:	617b      	str	r3, [r7, #20]
 80029bc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80029c0:	1912      	adds	r2, r2, r4
 80029c2:	eb45 0303 	adc.w	r3, r5, r3
 80029c6:	f04f 0000 	mov.w	r0, #0
 80029ca:	f04f 0100 	mov.w	r1, #0
 80029ce:	00d9      	lsls	r1, r3, #3
 80029d0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80029d4:	00d0      	lsls	r0, r2, #3
 80029d6:	4602      	mov	r2, r0
 80029d8:	460b      	mov	r3, r1
 80029da:	eb12 0804 	adds.w	r8, r2, r4
 80029de:	eb43 0905 	adc.w	r9, r3, r5
 80029e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	4618      	mov	r0, r3
 80029e8:	f04f 0100 	mov.w	r1, #0
 80029ec:	f04f 0200 	mov.w	r2, #0
 80029f0:	f04f 0300 	mov.w	r3, #0
 80029f4:	008b      	lsls	r3, r1, #2
 80029f6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80029fa:	0082      	lsls	r2, r0, #2
 80029fc:	4640      	mov	r0, r8
 80029fe:	4649      	mov	r1, r9
 8002a00:	f7fd fc3e 	bl	8000280 <__aeabi_uldivmod>
 8002a04:	4602      	mov	r2, r0
 8002a06:	460b      	mov	r3, r1
 8002a08:	4b49      	ldr	r3, [pc, #292]	; (8002b30 <UART_SetConfig+0x38c>)
 8002a0a:	fba3 2302 	umull	r2, r3, r3, r2
 8002a0e:	095b      	lsrs	r3, r3, #5
 8002a10:	011e      	lsls	r6, r3, #4
 8002a12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a14:	4618      	mov	r0, r3
 8002a16:	f04f 0100 	mov.w	r1, #0
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	460b      	mov	r3, r1
 8002a1e:	1894      	adds	r4, r2, r2
 8002a20:	60bc      	str	r4, [r7, #8]
 8002a22:	415b      	adcs	r3, r3
 8002a24:	60fb      	str	r3, [r7, #12]
 8002a26:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a2a:	1812      	adds	r2, r2, r0
 8002a2c:	eb41 0303 	adc.w	r3, r1, r3
 8002a30:	f04f 0400 	mov.w	r4, #0
 8002a34:	f04f 0500 	mov.w	r5, #0
 8002a38:	00dd      	lsls	r5, r3, #3
 8002a3a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002a3e:	00d4      	lsls	r4, r2, #3
 8002a40:	4622      	mov	r2, r4
 8002a42:	462b      	mov	r3, r5
 8002a44:	1814      	adds	r4, r2, r0
 8002a46:	64bc      	str	r4, [r7, #72]	; 0x48
 8002a48:	414b      	adcs	r3, r1
 8002a4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002a4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	4618      	mov	r0, r3
 8002a52:	f04f 0100 	mov.w	r1, #0
 8002a56:	f04f 0200 	mov.w	r2, #0
 8002a5a:	f04f 0300 	mov.w	r3, #0
 8002a5e:	008b      	lsls	r3, r1, #2
 8002a60:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002a64:	0082      	lsls	r2, r0, #2
 8002a66:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002a6a:	f7fd fc09 	bl	8000280 <__aeabi_uldivmod>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	460b      	mov	r3, r1
 8002a72:	4b2f      	ldr	r3, [pc, #188]	; (8002b30 <UART_SetConfig+0x38c>)
 8002a74:	fba3 1302 	umull	r1, r3, r3, r2
 8002a78:	095b      	lsrs	r3, r3, #5
 8002a7a:	2164      	movs	r1, #100	; 0x64
 8002a7c:	fb01 f303 	mul.w	r3, r1, r3
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	011b      	lsls	r3, r3, #4
 8002a84:	3332      	adds	r3, #50	; 0x32
 8002a86:	4a2a      	ldr	r2, [pc, #168]	; (8002b30 <UART_SetConfig+0x38c>)
 8002a88:	fba2 2303 	umull	r2, r3, r2, r3
 8002a8c:	095b      	lsrs	r3, r3, #5
 8002a8e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a92:	441e      	add	r6, r3
 8002a94:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a96:	4618      	mov	r0, r3
 8002a98:	f04f 0100 	mov.w	r1, #0
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	460b      	mov	r3, r1
 8002aa0:	1894      	adds	r4, r2, r2
 8002aa2:	603c      	str	r4, [r7, #0]
 8002aa4:	415b      	adcs	r3, r3
 8002aa6:	607b      	str	r3, [r7, #4]
 8002aa8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002aac:	1812      	adds	r2, r2, r0
 8002aae:	eb41 0303 	adc.w	r3, r1, r3
 8002ab2:	f04f 0400 	mov.w	r4, #0
 8002ab6:	f04f 0500 	mov.w	r5, #0
 8002aba:	00dd      	lsls	r5, r3, #3
 8002abc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002ac0:	00d4      	lsls	r4, r2, #3
 8002ac2:	4622      	mov	r2, r4
 8002ac4:	462b      	mov	r3, r5
 8002ac6:	eb12 0a00 	adds.w	sl, r2, r0
 8002aca:	eb43 0b01 	adc.w	fp, r3, r1
 8002ace:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f04f 0100 	mov.w	r1, #0
 8002ad8:	f04f 0200 	mov.w	r2, #0
 8002adc:	f04f 0300 	mov.w	r3, #0
 8002ae0:	008b      	lsls	r3, r1, #2
 8002ae2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002ae6:	0082      	lsls	r2, r0, #2
 8002ae8:	4650      	mov	r0, sl
 8002aea:	4659      	mov	r1, fp
 8002aec:	f7fd fbc8 	bl	8000280 <__aeabi_uldivmod>
 8002af0:	4602      	mov	r2, r0
 8002af2:	460b      	mov	r3, r1
 8002af4:	4b0e      	ldr	r3, [pc, #56]	; (8002b30 <UART_SetConfig+0x38c>)
 8002af6:	fba3 1302 	umull	r1, r3, r3, r2
 8002afa:	095b      	lsrs	r3, r3, #5
 8002afc:	2164      	movs	r1, #100	; 0x64
 8002afe:	fb01 f303 	mul.w	r3, r1, r3
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	011b      	lsls	r3, r3, #4
 8002b06:	3332      	adds	r3, #50	; 0x32
 8002b08:	4a09      	ldr	r2, [pc, #36]	; (8002b30 <UART_SetConfig+0x38c>)
 8002b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b0e:	095b      	lsrs	r3, r3, #5
 8002b10:	f003 020f 	and.w	r2, r3, #15
 8002b14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4432      	add	r2, r6
 8002b1a:	609a      	str	r2, [r3, #8]
}
 8002b1c:	bf00      	nop
 8002b1e:	377c      	adds	r7, #124	; 0x7c
 8002b20:	46bd      	mov	sp, r7
 8002b22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b26:	bf00      	nop
 8002b28:	40011000 	.word	0x40011000
 8002b2c:	40011400 	.word	0x40011400
 8002b30:	51eb851f 	.word	0x51eb851f

08002b34 <__errno>:
 8002b34:	4b01      	ldr	r3, [pc, #4]	; (8002b3c <__errno+0x8>)
 8002b36:	6818      	ldr	r0, [r3, #0]
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	2000000c 	.word	0x2000000c

08002b40 <__libc_init_array>:
 8002b40:	b570      	push	{r4, r5, r6, lr}
 8002b42:	4d0d      	ldr	r5, [pc, #52]	; (8002b78 <__libc_init_array+0x38>)
 8002b44:	4c0d      	ldr	r4, [pc, #52]	; (8002b7c <__libc_init_array+0x3c>)
 8002b46:	1b64      	subs	r4, r4, r5
 8002b48:	10a4      	asrs	r4, r4, #2
 8002b4a:	2600      	movs	r6, #0
 8002b4c:	42a6      	cmp	r6, r4
 8002b4e:	d109      	bne.n	8002b64 <__libc_init_array+0x24>
 8002b50:	4d0b      	ldr	r5, [pc, #44]	; (8002b80 <__libc_init_array+0x40>)
 8002b52:	4c0c      	ldr	r4, [pc, #48]	; (8002b84 <__libc_init_array+0x44>)
 8002b54:	f000 fc4e 	bl	80033f4 <_init>
 8002b58:	1b64      	subs	r4, r4, r5
 8002b5a:	10a4      	asrs	r4, r4, #2
 8002b5c:	2600      	movs	r6, #0
 8002b5e:	42a6      	cmp	r6, r4
 8002b60:	d105      	bne.n	8002b6e <__libc_init_array+0x2e>
 8002b62:	bd70      	pop	{r4, r5, r6, pc}
 8002b64:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b68:	4798      	blx	r3
 8002b6a:	3601      	adds	r6, #1
 8002b6c:	e7ee      	b.n	8002b4c <__libc_init_array+0xc>
 8002b6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b72:	4798      	blx	r3
 8002b74:	3601      	adds	r6, #1
 8002b76:	e7f2      	b.n	8002b5e <__libc_init_array+0x1e>
 8002b78:	0800348c 	.word	0x0800348c
 8002b7c:	0800348c 	.word	0x0800348c
 8002b80:	0800348c 	.word	0x0800348c
 8002b84:	08003490 	.word	0x08003490

08002b88 <memset>:
 8002b88:	4402      	add	r2, r0
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d100      	bne.n	8002b92 <memset+0xa>
 8002b90:	4770      	bx	lr
 8002b92:	f803 1b01 	strb.w	r1, [r3], #1
 8002b96:	e7f9      	b.n	8002b8c <memset+0x4>

08002b98 <siprintf>:
 8002b98:	b40e      	push	{r1, r2, r3}
 8002b9a:	b500      	push	{lr}
 8002b9c:	b09c      	sub	sp, #112	; 0x70
 8002b9e:	ab1d      	add	r3, sp, #116	; 0x74
 8002ba0:	9002      	str	r0, [sp, #8]
 8002ba2:	9006      	str	r0, [sp, #24]
 8002ba4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002ba8:	4809      	ldr	r0, [pc, #36]	; (8002bd0 <siprintf+0x38>)
 8002baa:	9107      	str	r1, [sp, #28]
 8002bac:	9104      	str	r1, [sp, #16]
 8002bae:	4909      	ldr	r1, [pc, #36]	; (8002bd4 <siprintf+0x3c>)
 8002bb0:	f853 2b04 	ldr.w	r2, [r3], #4
 8002bb4:	9105      	str	r1, [sp, #20]
 8002bb6:	6800      	ldr	r0, [r0, #0]
 8002bb8:	9301      	str	r3, [sp, #4]
 8002bba:	a902      	add	r1, sp, #8
 8002bbc:	f000 f868 	bl	8002c90 <_svfiprintf_r>
 8002bc0:	9b02      	ldr	r3, [sp, #8]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	701a      	strb	r2, [r3, #0]
 8002bc6:	b01c      	add	sp, #112	; 0x70
 8002bc8:	f85d eb04 	ldr.w	lr, [sp], #4
 8002bcc:	b003      	add	sp, #12
 8002bce:	4770      	bx	lr
 8002bd0:	2000000c 	.word	0x2000000c
 8002bd4:	ffff0208 	.word	0xffff0208

08002bd8 <__ssputs_r>:
 8002bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002bdc:	688e      	ldr	r6, [r1, #8]
 8002bde:	429e      	cmp	r6, r3
 8002be0:	4682      	mov	sl, r0
 8002be2:	460c      	mov	r4, r1
 8002be4:	4690      	mov	r8, r2
 8002be6:	461f      	mov	r7, r3
 8002be8:	d838      	bhi.n	8002c5c <__ssputs_r+0x84>
 8002bea:	898a      	ldrh	r2, [r1, #12]
 8002bec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002bf0:	d032      	beq.n	8002c58 <__ssputs_r+0x80>
 8002bf2:	6825      	ldr	r5, [r4, #0]
 8002bf4:	6909      	ldr	r1, [r1, #16]
 8002bf6:	eba5 0901 	sub.w	r9, r5, r1
 8002bfa:	6965      	ldr	r5, [r4, #20]
 8002bfc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002c00:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002c04:	3301      	adds	r3, #1
 8002c06:	444b      	add	r3, r9
 8002c08:	106d      	asrs	r5, r5, #1
 8002c0a:	429d      	cmp	r5, r3
 8002c0c:	bf38      	it	cc
 8002c0e:	461d      	movcc	r5, r3
 8002c10:	0553      	lsls	r3, r2, #21
 8002c12:	d531      	bpl.n	8002c78 <__ssputs_r+0xa0>
 8002c14:	4629      	mov	r1, r5
 8002c16:	f000 fb47 	bl	80032a8 <_malloc_r>
 8002c1a:	4606      	mov	r6, r0
 8002c1c:	b950      	cbnz	r0, 8002c34 <__ssputs_r+0x5c>
 8002c1e:	230c      	movs	r3, #12
 8002c20:	f8ca 3000 	str.w	r3, [sl]
 8002c24:	89a3      	ldrh	r3, [r4, #12]
 8002c26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c2a:	81a3      	strh	r3, [r4, #12]
 8002c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c34:	6921      	ldr	r1, [r4, #16]
 8002c36:	464a      	mov	r2, r9
 8002c38:	f000 fabe 	bl	80031b8 <memcpy>
 8002c3c:	89a3      	ldrh	r3, [r4, #12]
 8002c3e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002c42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c46:	81a3      	strh	r3, [r4, #12]
 8002c48:	6126      	str	r6, [r4, #16]
 8002c4a:	6165      	str	r5, [r4, #20]
 8002c4c:	444e      	add	r6, r9
 8002c4e:	eba5 0509 	sub.w	r5, r5, r9
 8002c52:	6026      	str	r6, [r4, #0]
 8002c54:	60a5      	str	r5, [r4, #8]
 8002c56:	463e      	mov	r6, r7
 8002c58:	42be      	cmp	r6, r7
 8002c5a:	d900      	bls.n	8002c5e <__ssputs_r+0x86>
 8002c5c:	463e      	mov	r6, r7
 8002c5e:	4632      	mov	r2, r6
 8002c60:	6820      	ldr	r0, [r4, #0]
 8002c62:	4641      	mov	r1, r8
 8002c64:	f000 fab6 	bl	80031d4 <memmove>
 8002c68:	68a3      	ldr	r3, [r4, #8]
 8002c6a:	6822      	ldr	r2, [r4, #0]
 8002c6c:	1b9b      	subs	r3, r3, r6
 8002c6e:	4432      	add	r2, r6
 8002c70:	60a3      	str	r3, [r4, #8]
 8002c72:	6022      	str	r2, [r4, #0]
 8002c74:	2000      	movs	r0, #0
 8002c76:	e7db      	b.n	8002c30 <__ssputs_r+0x58>
 8002c78:	462a      	mov	r2, r5
 8002c7a:	f000 fb6f 	bl	800335c <_realloc_r>
 8002c7e:	4606      	mov	r6, r0
 8002c80:	2800      	cmp	r0, #0
 8002c82:	d1e1      	bne.n	8002c48 <__ssputs_r+0x70>
 8002c84:	6921      	ldr	r1, [r4, #16]
 8002c86:	4650      	mov	r0, sl
 8002c88:	f000 fabe 	bl	8003208 <_free_r>
 8002c8c:	e7c7      	b.n	8002c1e <__ssputs_r+0x46>
	...

08002c90 <_svfiprintf_r>:
 8002c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c94:	4698      	mov	r8, r3
 8002c96:	898b      	ldrh	r3, [r1, #12]
 8002c98:	061b      	lsls	r3, r3, #24
 8002c9a:	b09d      	sub	sp, #116	; 0x74
 8002c9c:	4607      	mov	r7, r0
 8002c9e:	460d      	mov	r5, r1
 8002ca0:	4614      	mov	r4, r2
 8002ca2:	d50e      	bpl.n	8002cc2 <_svfiprintf_r+0x32>
 8002ca4:	690b      	ldr	r3, [r1, #16]
 8002ca6:	b963      	cbnz	r3, 8002cc2 <_svfiprintf_r+0x32>
 8002ca8:	2140      	movs	r1, #64	; 0x40
 8002caa:	f000 fafd 	bl	80032a8 <_malloc_r>
 8002cae:	6028      	str	r0, [r5, #0]
 8002cb0:	6128      	str	r0, [r5, #16]
 8002cb2:	b920      	cbnz	r0, 8002cbe <_svfiprintf_r+0x2e>
 8002cb4:	230c      	movs	r3, #12
 8002cb6:	603b      	str	r3, [r7, #0]
 8002cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cbc:	e0d1      	b.n	8002e62 <_svfiprintf_r+0x1d2>
 8002cbe:	2340      	movs	r3, #64	; 0x40
 8002cc0:	616b      	str	r3, [r5, #20]
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	9309      	str	r3, [sp, #36]	; 0x24
 8002cc6:	2320      	movs	r3, #32
 8002cc8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002ccc:	f8cd 800c 	str.w	r8, [sp, #12]
 8002cd0:	2330      	movs	r3, #48	; 0x30
 8002cd2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8002e7c <_svfiprintf_r+0x1ec>
 8002cd6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002cda:	f04f 0901 	mov.w	r9, #1
 8002cde:	4623      	mov	r3, r4
 8002ce0:	469a      	mov	sl, r3
 8002ce2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002ce6:	b10a      	cbz	r2, 8002cec <_svfiprintf_r+0x5c>
 8002ce8:	2a25      	cmp	r2, #37	; 0x25
 8002cea:	d1f9      	bne.n	8002ce0 <_svfiprintf_r+0x50>
 8002cec:	ebba 0b04 	subs.w	fp, sl, r4
 8002cf0:	d00b      	beq.n	8002d0a <_svfiprintf_r+0x7a>
 8002cf2:	465b      	mov	r3, fp
 8002cf4:	4622      	mov	r2, r4
 8002cf6:	4629      	mov	r1, r5
 8002cf8:	4638      	mov	r0, r7
 8002cfa:	f7ff ff6d 	bl	8002bd8 <__ssputs_r>
 8002cfe:	3001      	adds	r0, #1
 8002d00:	f000 80aa 	beq.w	8002e58 <_svfiprintf_r+0x1c8>
 8002d04:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002d06:	445a      	add	r2, fp
 8002d08:	9209      	str	r2, [sp, #36]	; 0x24
 8002d0a:	f89a 3000 	ldrb.w	r3, [sl]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	f000 80a2 	beq.w	8002e58 <_svfiprintf_r+0x1c8>
 8002d14:	2300      	movs	r3, #0
 8002d16:	f04f 32ff 	mov.w	r2, #4294967295
 8002d1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002d1e:	f10a 0a01 	add.w	sl, sl, #1
 8002d22:	9304      	str	r3, [sp, #16]
 8002d24:	9307      	str	r3, [sp, #28]
 8002d26:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002d2a:	931a      	str	r3, [sp, #104]	; 0x68
 8002d2c:	4654      	mov	r4, sl
 8002d2e:	2205      	movs	r2, #5
 8002d30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d34:	4851      	ldr	r0, [pc, #324]	; (8002e7c <_svfiprintf_r+0x1ec>)
 8002d36:	f7fd fa53 	bl	80001e0 <memchr>
 8002d3a:	9a04      	ldr	r2, [sp, #16]
 8002d3c:	b9d8      	cbnz	r0, 8002d76 <_svfiprintf_r+0xe6>
 8002d3e:	06d0      	lsls	r0, r2, #27
 8002d40:	bf44      	itt	mi
 8002d42:	2320      	movmi	r3, #32
 8002d44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002d48:	0711      	lsls	r1, r2, #28
 8002d4a:	bf44      	itt	mi
 8002d4c:	232b      	movmi	r3, #43	; 0x2b
 8002d4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002d52:	f89a 3000 	ldrb.w	r3, [sl]
 8002d56:	2b2a      	cmp	r3, #42	; 0x2a
 8002d58:	d015      	beq.n	8002d86 <_svfiprintf_r+0xf6>
 8002d5a:	9a07      	ldr	r2, [sp, #28]
 8002d5c:	4654      	mov	r4, sl
 8002d5e:	2000      	movs	r0, #0
 8002d60:	f04f 0c0a 	mov.w	ip, #10
 8002d64:	4621      	mov	r1, r4
 8002d66:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002d6a:	3b30      	subs	r3, #48	; 0x30
 8002d6c:	2b09      	cmp	r3, #9
 8002d6e:	d94e      	bls.n	8002e0e <_svfiprintf_r+0x17e>
 8002d70:	b1b0      	cbz	r0, 8002da0 <_svfiprintf_r+0x110>
 8002d72:	9207      	str	r2, [sp, #28]
 8002d74:	e014      	b.n	8002da0 <_svfiprintf_r+0x110>
 8002d76:	eba0 0308 	sub.w	r3, r0, r8
 8002d7a:	fa09 f303 	lsl.w	r3, r9, r3
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	9304      	str	r3, [sp, #16]
 8002d82:	46a2      	mov	sl, r4
 8002d84:	e7d2      	b.n	8002d2c <_svfiprintf_r+0x9c>
 8002d86:	9b03      	ldr	r3, [sp, #12]
 8002d88:	1d19      	adds	r1, r3, #4
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	9103      	str	r1, [sp, #12]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	bfbb      	ittet	lt
 8002d92:	425b      	neglt	r3, r3
 8002d94:	f042 0202 	orrlt.w	r2, r2, #2
 8002d98:	9307      	strge	r3, [sp, #28]
 8002d9a:	9307      	strlt	r3, [sp, #28]
 8002d9c:	bfb8      	it	lt
 8002d9e:	9204      	strlt	r2, [sp, #16]
 8002da0:	7823      	ldrb	r3, [r4, #0]
 8002da2:	2b2e      	cmp	r3, #46	; 0x2e
 8002da4:	d10c      	bne.n	8002dc0 <_svfiprintf_r+0x130>
 8002da6:	7863      	ldrb	r3, [r4, #1]
 8002da8:	2b2a      	cmp	r3, #42	; 0x2a
 8002daa:	d135      	bne.n	8002e18 <_svfiprintf_r+0x188>
 8002dac:	9b03      	ldr	r3, [sp, #12]
 8002dae:	1d1a      	adds	r2, r3, #4
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	9203      	str	r2, [sp, #12]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	bfb8      	it	lt
 8002db8:	f04f 33ff 	movlt.w	r3, #4294967295
 8002dbc:	3402      	adds	r4, #2
 8002dbe:	9305      	str	r3, [sp, #20]
 8002dc0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002e8c <_svfiprintf_r+0x1fc>
 8002dc4:	7821      	ldrb	r1, [r4, #0]
 8002dc6:	2203      	movs	r2, #3
 8002dc8:	4650      	mov	r0, sl
 8002dca:	f7fd fa09 	bl	80001e0 <memchr>
 8002dce:	b140      	cbz	r0, 8002de2 <_svfiprintf_r+0x152>
 8002dd0:	2340      	movs	r3, #64	; 0x40
 8002dd2:	eba0 000a 	sub.w	r0, r0, sl
 8002dd6:	fa03 f000 	lsl.w	r0, r3, r0
 8002dda:	9b04      	ldr	r3, [sp, #16]
 8002ddc:	4303      	orrs	r3, r0
 8002dde:	3401      	adds	r4, #1
 8002de0:	9304      	str	r3, [sp, #16]
 8002de2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002de6:	4826      	ldr	r0, [pc, #152]	; (8002e80 <_svfiprintf_r+0x1f0>)
 8002de8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002dec:	2206      	movs	r2, #6
 8002dee:	f7fd f9f7 	bl	80001e0 <memchr>
 8002df2:	2800      	cmp	r0, #0
 8002df4:	d038      	beq.n	8002e68 <_svfiprintf_r+0x1d8>
 8002df6:	4b23      	ldr	r3, [pc, #140]	; (8002e84 <_svfiprintf_r+0x1f4>)
 8002df8:	bb1b      	cbnz	r3, 8002e42 <_svfiprintf_r+0x1b2>
 8002dfa:	9b03      	ldr	r3, [sp, #12]
 8002dfc:	3307      	adds	r3, #7
 8002dfe:	f023 0307 	bic.w	r3, r3, #7
 8002e02:	3308      	adds	r3, #8
 8002e04:	9303      	str	r3, [sp, #12]
 8002e06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002e08:	4433      	add	r3, r6
 8002e0a:	9309      	str	r3, [sp, #36]	; 0x24
 8002e0c:	e767      	b.n	8002cde <_svfiprintf_r+0x4e>
 8002e0e:	fb0c 3202 	mla	r2, ip, r2, r3
 8002e12:	460c      	mov	r4, r1
 8002e14:	2001      	movs	r0, #1
 8002e16:	e7a5      	b.n	8002d64 <_svfiprintf_r+0xd4>
 8002e18:	2300      	movs	r3, #0
 8002e1a:	3401      	adds	r4, #1
 8002e1c:	9305      	str	r3, [sp, #20]
 8002e1e:	4619      	mov	r1, r3
 8002e20:	f04f 0c0a 	mov.w	ip, #10
 8002e24:	4620      	mov	r0, r4
 8002e26:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002e2a:	3a30      	subs	r2, #48	; 0x30
 8002e2c:	2a09      	cmp	r2, #9
 8002e2e:	d903      	bls.n	8002e38 <_svfiprintf_r+0x1a8>
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d0c5      	beq.n	8002dc0 <_svfiprintf_r+0x130>
 8002e34:	9105      	str	r1, [sp, #20]
 8002e36:	e7c3      	b.n	8002dc0 <_svfiprintf_r+0x130>
 8002e38:	fb0c 2101 	mla	r1, ip, r1, r2
 8002e3c:	4604      	mov	r4, r0
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e7f0      	b.n	8002e24 <_svfiprintf_r+0x194>
 8002e42:	ab03      	add	r3, sp, #12
 8002e44:	9300      	str	r3, [sp, #0]
 8002e46:	462a      	mov	r2, r5
 8002e48:	4b0f      	ldr	r3, [pc, #60]	; (8002e88 <_svfiprintf_r+0x1f8>)
 8002e4a:	a904      	add	r1, sp, #16
 8002e4c:	4638      	mov	r0, r7
 8002e4e:	f3af 8000 	nop.w
 8002e52:	1c42      	adds	r2, r0, #1
 8002e54:	4606      	mov	r6, r0
 8002e56:	d1d6      	bne.n	8002e06 <_svfiprintf_r+0x176>
 8002e58:	89ab      	ldrh	r3, [r5, #12]
 8002e5a:	065b      	lsls	r3, r3, #25
 8002e5c:	f53f af2c 	bmi.w	8002cb8 <_svfiprintf_r+0x28>
 8002e60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002e62:	b01d      	add	sp, #116	; 0x74
 8002e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e68:	ab03      	add	r3, sp, #12
 8002e6a:	9300      	str	r3, [sp, #0]
 8002e6c:	462a      	mov	r2, r5
 8002e6e:	4b06      	ldr	r3, [pc, #24]	; (8002e88 <_svfiprintf_r+0x1f8>)
 8002e70:	a904      	add	r1, sp, #16
 8002e72:	4638      	mov	r0, r7
 8002e74:	f000 f87a 	bl	8002f6c <_printf_i>
 8002e78:	e7eb      	b.n	8002e52 <_svfiprintf_r+0x1c2>
 8002e7a:	bf00      	nop
 8002e7c:	08003450 	.word	0x08003450
 8002e80:	0800345a 	.word	0x0800345a
 8002e84:	00000000 	.word	0x00000000
 8002e88:	08002bd9 	.word	0x08002bd9
 8002e8c:	08003456 	.word	0x08003456

08002e90 <_printf_common>:
 8002e90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e94:	4616      	mov	r6, r2
 8002e96:	4699      	mov	r9, r3
 8002e98:	688a      	ldr	r2, [r1, #8]
 8002e9a:	690b      	ldr	r3, [r1, #16]
 8002e9c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	bfb8      	it	lt
 8002ea4:	4613      	movlt	r3, r2
 8002ea6:	6033      	str	r3, [r6, #0]
 8002ea8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002eac:	4607      	mov	r7, r0
 8002eae:	460c      	mov	r4, r1
 8002eb0:	b10a      	cbz	r2, 8002eb6 <_printf_common+0x26>
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	6033      	str	r3, [r6, #0]
 8002eb6:	6823      	ldr	r3, [r4, #0]
 8002eb8:	0699      	lsls	r1, r3, #26
 8002eba:	bf42      	ittt	mi
 8002ebc:	6833      	ldrmi	r3, [r6, #0]
 8002ebe:	3302      	addmi	r3, #2
 8002ec0:	6033      	strmi	r3, [r6, #0]
 8002ec2:	6825      	ldr	r5, [r4, #0]
 8002ec4:	f015 0506 	ands.w	r5, r5, #6
 8002ec8:	d106      	bne.n	8002ed8 <_printf_common+0x48>
 8002eca:	f104 0a19 	add.w	sl, r4, #25
 8002ece:	68e3      	ldr	r3, [r4, #12]
 8002ed0:	6832      	ldr	r2, [r6, #0]
 8002ed2:	1a9b      	subs	r3, r3, r2
 8002ed4:	42ab      	cmp	r3, r5
 8002ed6:	dc26      	bgt.n	8002f26 <_printf_common+0x96>
 8002ed8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002edc:	1e13      	subs	r3, r2, #0
 8002ede:	6822      	ldr	r2, [r4, #0]
 8002ee0:	bf18      	it	ne
 8002ee2:	2301      	movne	r3, #1
 8002ee4:	0692      	lsls	r2, r2, #26
 8002ee6:	d42b      	bmi.n	8002f40 <_printf_common+0xb0>
 8002ee8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002eec:	4649      	mov	r1, r9
 8002eee:	4638      	mov	r0, r7
 8002ef0:	47c0      	blx	r8
 8002ef2:	3001      	adds	r0, #1
 8002ef4:	d01e      	beq.n	8002f34 <_printf_common+0xa4>
 8002ef6:	6823      	ldr	r3, [r4, #0]
 8002ef8:	68e5      	ldr	r5, [r4, #12]
 8002efa:	6832      	ldr	r2, [r6, #0]
 8002efc:	f003 0306 	and.w	r3, r3, #6
 8002f00:	2b04      	cmp	r3, #4
 8002f02:	bf08      	it	eq
 8002f04:	1aad      	subeq	r5, r5, r2
 8002f06:	68a3      	ldr	r3, [r4, #8]
 8002f08:	6922      	ldr	r2, [r4, #16]
 8002f0a:	bf0c      	ite	eq
 8002f0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002f10:	2500      	movne	r5, #0
 8002f12:	4293      	cmp	r3, r2
 8002f14:	bfc4      	itt	gt
 8002f16:	1a9b      	subgt	r3, r3, r2
 8002f18:	18ed      	addgt	r5, r5, r3
 8002f1a:	2600      	movs	r6, #0
 8002f1c:	341a      	adds	r4, #26
 8002f1e:	42b5      	cmp	r5, r6
 8002f20:	d11a      	bne.n	8002f58 <_printf_common+0xc8>
 8002f22:	2000      	movs	r0, #0
 8002f24:	e008      	b.n	8002f38 <_printf_common+0xa8>
 8002f26:	2301      	movs	r3, #1
 8002f28:	4652      	mov	r2, sl
 8002f2a:	4649      	mov	r1, r9
 8002f2c:	4638      	mov	r0, r7
 8002f2e:	47c0      	blx	r8
 8002f30:	3001      	adds	r0, #1
 8002f32:	d103      	bne.n	8002f3c <_printf_common+0xac>
 8002f34:	f04f 30ff 	mov.w	r0, #4294967295
 8002f38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f3c:	3501      	adds	r5, #1
 8002f3e:	e7c6      	b.n	8002ece <_printf_common+0x3e>
 8002f40:	18e1      	adds	r1, r4, r3
 8002f42:	1c5a      	adds	r2, r3, #1
 8002f44:	2030      	movs	r0, #48	; 0x30
 8002f46:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002f4a:	4422      	add	r2, r4
 8002f4c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002f50:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002f54:	3302      	adds	r3, #2
 8002f56:	e7c7      	b.n	8002ee8 <_printf_common+0x58>
 8002f58:	2301      	movs	r3, #1
 8002f5a:	4622      	mov	r2, r4
 8002f5c:	4649      	mov	r1, r9
 8002f5e:	4638      	mov	r0, r7
 8002f60:	47c0      	blx	r8
 8002f62:	3001      	adds	r0, #1
 8002f64:	d0e6      	beq.n	8002f34 <_printf_common+0xa4>
 8002f66:	3601      	adds	r6, #1
 8002f68:	e7d9      	b.n	8002f1e <_printf_common+0x8e>
	...

08002f6c <_printf_i>:
 8002f6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002f70:	460c      	mov	r4, r1
 8002f72:	4691      	mov	r9, r2
 8002f74:	7e27      	ldrb	r7, [r4, #24]
 8002f76:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002f78:	2f78      	cmp	r7, #120	; 0x78
 8002f7a:	4680      	mov	r8, r0
 8002f7c:	469a      	mov	sl, r3
 8002f7e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002f82:	d807      	bhi.n	8002f94 <_printf_i+0x28>
 8002f84:	2f62      	cmp	r7, #98	; 0x62
 8002f86:	d80a      	bhi.n	8002f9e <_printf_i+0x32>
 8002f88:	2f00      	cmp	r7, #0
 8002f8a:	f000 80d8 	beq.w	800313e <_printf_i+0x1d2>
 8002f8e:	2f58      	cmp	r7, #88	; 0x58
 8002f90:	f000 80a3 	beq.w	80030da <_printf_i+0x16e>
 8002f94:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002f98:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002f9c:	e03a      	b.n	8003014 <_printf_i+0xa8>
 8002f9e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002fa2:	2b15      	cmp	r3, #21
 8002fa4:	d8f6      	bhi.n	8002f94 <_printf_i+0x28>
 8002fa6:	a001      	add	r0, pc, #4	; (adr r0, 8002fac <_printf_i+0x40>)
 8002fa8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002fac:	08003005 	.word	0x08003005
 8002fb0:	08003019 	.word	0x08003019
 8002fb4:	08002f95 	.word	0x08002f95
 8002fb8:	08002f95 	.word	0x08002f95
 8002fbc:	08002f95 	.word	0x08002f95
 8002fc0:	08002f95 	.word	0x08002f95
 8002fc4:	08003019 	.word	0x08003019
 8002fc8:	08002f95 	.word	0x08002f95
 8002fcc:	08002f95 	.word	0x08002f95
 8002fd0:	08002f95 	.word	0x08002f95
 8002fd4:	08002f95 	.word	0x08002f95
 8002fd8:	08003125 	.word	0x08003125
 8002fdc:	08003049 	.word	0x08003049
 8002fe0:	08003107 	.word	0x08003107
 8002fe4:	08002f95 	.word	0x08002f95
 8002fe8:	08002f95 	.word	0x08002f95
 8002fec:	08003147 	.word	0x08003147
 8002ff0:	08002f95 	.word	0x08002f95
 8002ff4:	08003049 	.word	0x08003049
 8002ff8:	08002f95 	.word	0x08002f95
 8002ffc:	08002f95 	.word	0x08002f95
 8003000:	0800310f 	.word	0x0800310f
 8003004:	680b      	ldr	r3, [r1, #0]
 8003006:	1d1a      	adds	r2, r3, #4
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	600a      	str	r2, [r1, #0]
 800300c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003010:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003014:	2301      	movs	r3, #1
 8003016:	e0a3      	b.n	8003160 <_printf_i+0x1f4>
 8003018:	6825      	ldr	r5, [r4, #0]
 800301a:	6808      	ldr	r0, [r1, #0]
 800301c:	062e      	lsls	r6, r5, #24
 800301e:	f100 0304 	add.w	r3, r0, #4
 8003022:	d50a      	bpl.n	800303a <_printf_i+0xce>
 8003024:	6805      	ldr	r5, [r0, #0]
 8003026:	600b      	str	r3, [r1, #0]
 8003028:	2d00      	cmp	r5, #0
 800302a:	da03      	bge.n	8003034 <_printf_i+0xc8>
 800302c:	232d      	movs	r3, #45	; 0x2d
 800302e:	426d      	negs	r5, r5
 8003030:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003034:	485e      	ldr	r0, [pc, #376]	; (80031b0 <_printf_i+0x244>)
 8003036:	230a      	movs	r3, #10
 8003038:	e019      	b.n	800306e <_printf_i+0x102>
 800303a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800303e:	6805      	ldr	r5, [r0, #0]
 8003040:	600b      	str	r3, [r1, #0]
 8003042:	bf18      	it	ne
 8003044:	b22d      	sxthne	r5, r5
 8003046:	e7ef      	b.n	8003028 <_printf_i+0xbc>
 8003048:	680b      	ldr	r3, [r1, #0]
 800304a:	6825      	ldr	r5, [r4, #0]
 800304c:	1d18      	adds	r0, r3, #4
 800304e:	6008      	str	r0, [r1, #0]
 8003050:	0628      	lsls	r0, r5, #24
 8003052:	d501      	bpl.n	8003058 <_printf_i+0xec>
 8003054:	681d      	ldr	r5, [r3, #0]
 8003056:	e002      	b.n	800305e <_printf_i+0xf2>
 8003058:	0669      	lsls	r1, r5, #25
 800305a:	d5fb      	bpl.n	8003054 <_printf_i+0xe8>
 800305c:	881d      	ldrh	r5, [r3, #0]
 800305e:	4854      	ldr	r0, [pc, #336]	; (80031b0 <_printf_i+0x244>)
 8003060:	2f6f      	cmp	r7, #111	; 0x6f
 8003062:	bf0c      	ite	eq
 8003064:	2308      	moveq	r3, #8
 8003066:	230a      	movne	r3, #10
 8003068:	2100      	movs	r1, #0
 800306a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800306e:	6866      	ldr	r6, [r4, #4]
 8003070:	60a6      	str	r6, [r4, #8]
 8003072:	2e00      	cmp	r6, #0
 8003074:	bfa2      	ittt	ge
 8003076:	6821      	ldrge	r1, [r4, #0]
 8003078:	f021 0104 	bicge.w	r1, r1, #4
 800307c:	6021      	strge	r1, [r4, #0]
 800307e:	b90d      	cbnz	r5, 8003084 <_printf_i+0x118>
 8003080:	2e00      	cmp	r6, #0
 8003082:	d04d      	beq.n	8003120 <_printf_i+0x1b4>
 8003084:	4616      	mov	r6, r2
 8003086:	fbb5 f1f3 	udiv	r1, r5, r3
 800308a:	fb03 5711 	mls	r7, r3, r1, r5
 800308e:	5dc7      	ldrb	r7, [r0, r7]
 8003090:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003094:	462f      	mov	r7, r5
 8003096:	42bb      	cmp	r3, r7
 8003098:	460d      	mov	r5, r1
 800309a:	d9f4      	bls.n	8003086 <_printf_i+0x11a>
 800309c:	2b08      	cmp	r3, #8
 800309e:	d10b      	bne.n	80030b8 <_printf_i+0x14c>
 80030a0:	6823      	ldr	r3, [r4, #0]
 80030a2:	07df      	lsls	r7, r3, #31
 80030a4:	d508      	bpl.n	80030b8 <_printf_i+0x14c>
 80030a6:	6923      	ldr	r3, [r4, #16]
 80030a8:	6861      	ldr	r1, [r4, #4]
 80030aa:	4299      	cmp	r1, r3
 80030ac:	bfde      	ittt	le
 80030ae:	2330      	movle	r3, #48	; 0x30
 80030b0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80030b4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80030b8:	1b92      	subs	r2, r2, r6
 80030ba:	6122      	str	r2, [r4, #16]
 80030bc:	f8cd a000 	str.w	sl, [sp]
 80030c0:	464b      	mov	r3, r9
 80030c2:	aa03      	add	r2, sp, #12
 80030c4:	4621      	mov	r1, r4
 80030c6:	4640      	mov	r0, r8
 80030c8:	f7ff fee2 	bl	8002e90 <_printf_common>
 80030cc:	3001      	adds	r0, #1
 80030ce:	d14c      	bne.n	800316a <_printf_i+0x1fe>
 80030d0:	f04f 30ff 	mov.w	r0, #4294967295
 80030d4:	b004      	add	sp, #16
 80030d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030da:	4835      	ldr	r0, [pc, #212]	; (80031b0 <_printf_i+0x244>)
 80030dc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80030e0:	6823      	ldr	r3, [r4, #0]
 80030e2:	680e      	ldr	r6, [r1, #0]
 80030e4:	061f      	lsls	r7, r3, #24
 80030e6:	f856 5b04 	ldr.w	r5, [r6], #4
 80030ea:	600e      	str	r6, [r1, #0]
 80030ec:	d514      	bpl.n	8003118 <_printf_i+0x1ac>
 80030ee:	07d9      	lsls	r1, r3, #31
 80030f0:	bf44      	itt	mi
 80030f2:	f043 0320 	orrmi.w	r3, r3, #32
 80030f6:	6023      	strmi	r3, [r4, #0]
 80030f8:	b91d      	cbnz	r5, 8003102 <_printf_i+0x196>
 80030fa:	6823      	ldr	r3, [r4, #0]
 80030fc:	f023 0320 	bic.w	r3, r3, #32
 8003100:	6023      	str	r3, [r4, #0]
 8003102:	2310      	movs	r3, #16
 8003104:	e7b0      	b.n	8003068 <_printf_i+0xfc>
 8003106:	6823      	ldr	r3, [r4, #0]
 8003108:	f043 0320 	orr.w	r3, r3, #32
 800310c:	6023      	str	r3, [r4, #0]
 800310e:	2378      	movs	r3, #120	; 0x78
 8003110:	4828      	ldr	r0, [pc, #160]	; (80031b4 <_printf_i+0x248>)
 8003112:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003116:	e7e3      	b.n	80030e0 <_printf_i+0x174>
 8003118:	065e      	lsls	r6, r3, #25
 800311a:	bf48      	it	mi
 800311c:	b2ad      	uxthmi	r5, r5
 800311e:	e7e6      	b.n	80030ee <_printf_i+0x182>
 8003120:	4616      	mov	r6, r2
 8003122:	e7bb      	b.n	800309c <_printf_i+0x130>
 8003124:	680b      	ldr	r3, [r1, #0]
 8003126:	6826      	ldr	r6, [r4, #0]
 8003128:	6960      	ldr	r0, [r4, #20]
 800312a:	1d1d      	adds	r5, r3, #4
 800312c:	600d      	str	r5, [r1, #0]
 800312e:	0635      	lsls	r5, r6, #24
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	d501      	bpl.n	8003138 <_printf_i+0x1cc>
 8003134:	6018      	str	r0, [r3, #0]
 8003136:	e002      	b.n	800313e <_printf_i+0x1d2>
 8003138:	0671      	lsls	r1, r6, #25
 800313a:	d5fb      	bpl.n	8003134 <_printf_i+0x1c8>
 800313c:	8018      	strh	r0, [r3, #0]
 800313e:	2300      	movs	r3, #0
 8003140:	6123      	str	r3, [r4, #16]
 8003142:	4616      	mov	r6, r2
 8003144:	e7ba      	b.n	80030bc <_printf_i+0x150>
 8003146:	680b      	ldr	r3, [r1, #0]
 8003148:	1d1a      	adds	r2, r3, #4
 800314a:	600a      	str	r2, [r1, #0]
 800314c:	681e      	ldr	r6, [r3, #0]
 800314e:	6862      	ldr	r2, [r4, #4]
 8003150:	2100      	movs	r1, #0
 8003152:	4630      	mov	r0, r6
 8003154:	f7fd f844 	bl	80001e0 <memchr>
 8003158:	b108      	cbz	r0, 800315e <_printf_i+0x1f2>
 800315a:	1b80      	subs	r0, r0, r6
 800315c:	6060      	str	r0, [r4, #4]
 800315e:	6863      	ldr	r3, [r4, #4]
 8003160:	6123      	str	r3, [r4, #16]
 8003162:	2300      	movs	r3, #0
 8003164:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003168:	e7a8      	b.n	80030bc <_printf_i+0x150>
 800316a:	6923      	ldr	r3, [r4, #16]
 800316c:	4632      	mov	r2, r6
 800316e:	4649      	mov	r1, r9
 8003170:	4640      	mov	r0, r8
 8003172:	47d0      	blx	sl
 8003174:	3001      	adds	r0, #1
 8003176:	d0ab      	beq.n	80030d0 <_printf_i+0x164>
 8003178:	6823      	ldr	r3, [r4, #0]
 800317a:	079b      	lsls	r3, r3, #30
 800317c:	d413      	bmi.n	80031a6 <_printf_i+0x23a>
 800317e:	68e0      	ldr	r0, [r4, #12]
 8003180:	9b03      	ldr	r3, [sp, #12]
 8003182:	4298      	cmp	r0, r3
 8003184:	bfb8      	it	lt
 8003186:	4618      	movlt	r0, r3
 8003188:	e7a4      	b.n	80030d4 <_printf_i+0x168>
 800318a:	2301      	movs	r3, #1
 800318c:	4632      	mov	r2, r6
 800318e:	4649      	mov	r1, r9
 8003190:	4640      	mov	r0, r8
 8003192:	47d0      	blx	sl
 8003194:	3001      	adds	r0, #1
 8003196:	d09b      	beq.n	80030d0 <_printf_i+0x164>
 8003198:	3501      	adds	r5, #1
 800319a:	68e3      	ldr	r3, [r4, #12]
 800319c:	9903      	ldr	r1, [sp, #12]
 800319e:	1a5b      	subs	r3, r3, r1
 80031a0:	42ab      	cmp	r3, r5
 80031a2:	dcf2      	bgt.n	800318a <_printf_i+0x21e>
 80031a4:	e7eb      	b.n	800317e <_printf_i+0x212>
 80031a6:	2500      	movs	r5, #0
 80031a8:	f104 0619 	add.w	r6, r4, #25
 80031ac:	e7f5      	b.n	800319a <_printf_i+0x22e>
 80031ae:	bf00      	nop
 80031b0:	08003461 	.word	0x08003461
 80031b4:	08003472 	.word	0x08003472

080031b8 <memcpy>:
 80031b8:	440a      	add	r2, r1
 80031ba:	4291      	cmp	r1, r2
 80031bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80031c0:	d100      	bne.n	80031c4 <memcpy+0xc>
 80031c2:	4770      	bx	lr
 80031c4:	b510      	push	{r4, lr}
 80031c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80031ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80031ce:	4291      	cmp	r1, r2
 80031d0:	d1f9      	bne.n	80031c6 <memcpy+0xe>
 80031d2:	bd10      	pop	{r4, pc}

080031d4 <memmove>:
 80031d4:	4288      	cmp	r0, r1
 80031d6:	b510      	push	{r4, lr}
 80031d8:	eb01 0402 	add.w	r4, r1, r2
 80031dc:	d902      	bls.n	80031e4 <memmove+0x10>
 80031de:	4284      	cmp	r4, r0
 80031e0:	4623      	mov	r3, r4
 80031e2:	d807      	bhi.n	80031f4 <memmove+0x20>
 80031e4:	1e43      	subs	r3, r0, #1
 80031e6:	42a1      	cmp	r1, r4
 80031e8:	d008      	beq.n	80031fc <memmove+0x28>
 80031ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80031ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80031f2:	e7f8      	b.n	80031e6 <memmove+0x12>
 80031f4:	4402      	add	r2, r0
 80031f6:	4601      	mov	r1, r0
 80031f8:	428a      	cmp	r2, r1
 80031fa:	d100      	bne.n	80031fe <memmove+0x2a>
 80031fc:	bd10      	pop	{r4, pc}
 80031fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003202:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003206:	e7f7      	b.n	80031f8 <memmove+0x24>

08003208 <_free_r>:
 8003208:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800320a:	2900      	cmp	r1, #0
 800320c:	d048      	beq.n	80032a0 <_free_r+0x98>
 800320e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003212:	9001      	str	r0, [sp, #4]
 8003214:	2b00      	cmp	r3, #0
 8003216:	f1a1 0404 	sub.w	r4, r1, #4
 800321a:	bfb8      	it	lt
 800321c:	18e4      	addlt	r4, r4, r3
 800321e:	f000 f8d3 	bl	80033c8 <__malloc_lock>
 8003222:	4a20      	ldr	r2, [pc, #128]	; (80032a4 <_free_r+0x9c>)
 8003224:	9801      	ldr	r0, [sp, #4]
 8003226:	6813      	ldr	r3, [r2, #0]
 8003228:	4615      	mov	r5, r2
 800322a:	b933      	cbnz	r3, 800323a <_free_r+0x32>
 800322c:	6063      	str	r3, [r4, #4]
 800322e:	6014      	str	r4, [r2, #0]
 8003230:	b003      	add	sp, #12
 8003232:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003236:	f000 b8cd 	b.w	80033d4 <__malloc_unlock>
 800323a:	42a3      	cmp	r3, r4
 800323c:	d90b      	bls.n	8003256 <_free_r+0x4e>
 800323e:	6821      	ldr	r1, [r4, #0]
 8003240:	1862      	adds	r2, r4, r1
 8003242:	4293      	cmp	r3, r2
 8003244:	bf04      	itt	eq
 8003246:	681a      	ldreq	r2, [r3, #0]
 8003248:	685b      	ldreq	r3, [r3, #4]
 800324a:	6063      	str	r3, [r4, #4]
 800324c:	bf04      	itt	eq
 800324e:	1852      	addeq	r2, r2, r1
 8003250:	6022      	streq	r2, [r4, #0]
 8003252:	602c      	str	r4, [r5, #0]
 8003254:	e7ec      	b.n	8003230 <_free_r+0x28>
 8003256:	461a      	mov	r2, r3
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	b10b      	cbz	r3, 8003260 <_free_r+0x58>
 800325c:	42a3      	cmp	r3, r4
 800325e:	d9fa      	bls.n	8003256 <_free_r+0x4e>
 8003260:	6811      	ldr	r1, [r2, #0]
 8003262:	1855      	adds	r5, r2, r1
 8003264:	42a5      	cmp	r5, r4
 8003266:	d10b      	bne.n	8003280 <_free_r+0x78>
 8003268:	6824      	ldr	r4, [r4, #0]
 800326a:	4421      	add	r1, r4
 800326c:	1854      	adds	r4, r2, r1
 800326e:	42a3      	cmp	r3, r4
 8003270:	6011      	str	r1, [r2, #0]
 8003272:	d1dd      	bne.n	8003230 <_free_r+0x28>
 8003274:	681c      	ldr	r4, [r3, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	6053      	str	r3, [r2, #4]
 800327a:	4421      	add	r1, r4
 800327c:	6011      	str	r1, [r2, #0]
 800327e:	e7d7      	b.n	8003230 <_free_r+0x28>
 8003280:	d902      	bls.n	8003288 <_free_r+0x80>
 8003282:	230c      	movs	r3, #12
 8003284:	6003      	str	r3, [r0, #0]
 8003286:	e7d3      	b.n	8003230 <_free_r+0x28>
 8003288:	6825      	ldr	r5, [r4, #0]
 800328a:	1961      	adds	r1, r4, r5
 800328c:	428b      	cmp	r3, r1
 800328e:	bf04      	itt	eq
 8003290:	6819      	ldreq	r1, [r3, #0]
 8003292:	685b      	ldreq	r3, [r3, #4]
 8003294:	6063      	str	r3, [r4, #4]
 8003296:	bf04      	itt	eq
 8003298:	1949      	addeq	r1, r1, r5
 800329a:	6021      	streq	r1, [r4, #0]
 800329c:	6054      	str	r4, [r2, #4]
 800329e:	e7c7      	b.n	8003230 <_free_r+0x28>
 80032a0:	b003      	add	sp, #12
 80032a2:	bd30      	pop	{r4, r5, pc}
 80032a4:	20000090 	.word	0x20000090

080032a8 <_malloc_r>:
 80032a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032aa:	1ccd      	adds	r5, r1, #3
 80032ac:	f025 0503 	bic.w	r5, r5, #3
 80032b0:	3508      	adds	r5, #8
 80032b2:	2d0c      	cmp	r5, #12
 80032b4:	bf38      	it	cc
 80032b6:	250c      	movcc	r5, #12
 80032b8:	2d00      	cmp	r5, #0
 80032ba:	4606      	mov	r6, r0
 80032bc:	db01      	blt.n	80032c2 <_malloc_r+0x1a>
 80032be:	42a9      	cmp	r1, r5
 80032c0:	d903      	bls.n	80032ca <_malloc_r+0x22>
 80032c2:	230c      	movs	r3, #12
 80032c4:	6033      	str	r3, [r6, #0]
 80032c6:	2000      	movs	r0, #0
 80032c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032ca:	f000 f87d 	bl	80033c8 <__malloc_lock>
 80032ce:	4921      	ldr	r1, [pc, #132]	; (8003354 <_malloc_r+0xac>)
 80032d0:	680a      	ldr	r2, [r1, #0]
 80032d2:	4614      	mov	r4, r2
 80032d4:	b99c      	cbnz	r4, 80032fe <_malloc_r+0x56>
 80032d6:	4f20      	ldr	r7, [pc, #128]	; (8003358 <_malloc_r+0xb0>)
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	b923      	cbnz	r3, 80032e6 <_malloc_r+0x3e>
 80032dc:	4621      	mov	r1, r4
 80032de:	4630      	mov	r0, r6
 80032e0:	f000 f862 	bl	80033a8 <_sbrk_r>
 80032e4:	6038      	str	r0, [r7, #0]
 80032e6:	4629      	mov	r1, r5
 80032e8:	4630      	mov	r0, r6
 80032ea:	f000 f85d 	bl	80033a8 <_sbrk_r>
 80032ee:	1c43      	adds	r3, r0, #1
 80032f0:	d123      	bne.n	800333a <_malloc_r+0x92>
 80032f2:	230c      	movs	r3, #12
 80032f4:	6033      	str	r3, [r6, #0]
 80032f6:	4630      	mov	r0, r6
 80032f8:	f000 f86c 	bl	80033d4 <__malloc_unlock>
 80032fc:	e7e3      	b.n	80032c6 <_malloc_r+0x1e>
 80032fe:	6823      	ldr	r3, [r4, #0]
 8003300:	1b5b      	subs	r3, r3, r5
 8003302:	d417      	bmi.n	8003334 <_malloc_r+0x8c>
 8003304:	2b0b      	cmp	r3, #11
 8003306:	d903      	bls.n	8003310 <_malloc_r+0x68>
 8003308:	6023      	str	r3, [r4, #0]
 800330a:	441c      	add	r4, r3
 800330c:	6025      	str	r5, [r4, #0]
 800330e:	e004      	b.n	800331a <_malloc_r+0x72>
 8003310:	6863      	ldr	r3, [r4, #4]
 8003312:	42a2      	cmp	r2, r4
 8003314:	bf0c      	ite	eq
 8003316:	600b      	streq	r3, [r1, #0]
 8003318:	6053      	strne	r3, [r2, #4]
 800331a:	4630      	mov	r0, r6
 800331c:	f000 f85a 	bl	80033d4 <__malloc_unlock>
 8003320:	f104 000b 	add.w	r0, r4, #11
 8003324:	1d23      	adds	r3, r4, #4
 8003326:	f020 0007 	bic.w	r0, r0, #7
 800332a:	1ac2      	subs	r2, r0, r3
 800332c:	d0cc      	beq.n	80032c8 <_malloc_r+0x20>
 800332e:	1a1b      	subs	r3, r3, r0
 8003330:	50a3      	str	r3, [r4, r2]
 8003332:	e7c9      	b.n	80032c8 <_malloc_r+0x20>
 8003334:	4622      	mov	r2, r4
 8003336:	6864      	ldr	r4, [r4, #4]
 8003338:	e7cc      	b.n	80032d4 <_malloc_r+0x2c>
 800333a:	1cc4      	adds	r4, r0, #3
 800333c:	f024 0403 	bic.w	r4, r4, #3
 8003340:	42a0      	cmp	r0, r4
 8003342:	d0e3      	beq.n	800330c <_malloc_r+0x64>
 8003344:	1a21      	subs	r1, r4, r0
 8003346:	4630      	mov	r0, r6
 8003348:	f000 f82e 	bl	80033a8 <_sbrk_r>
 800334c:	3001      	adds	r0, #1
 800334e:	d1dd      	bne.n	800330c <_malloc_r+0x64>
 8003350:	e7cf      	b.n	80032f2 <_malloc_r+0x4a>
 8003352:	bf00      	nop
 8003354:	20000090 	.word	0x20000090
 8003358:	20000094 	.word	0x20000094

0800335c <_realloc_r>:
 800335c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800335e:	4607      	mov	r7, r0
 8003360:	4614      	mov	r4, r2
 8003362:	460e      	mov	r6, r1
 8003364:	b921      	cbnz	r1, 8003370 <_realloc_r+0x14>
 8003366:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800336a:	4611      	mov	r1, r2
 800336c:	f7ff bf9c 	b.w	80032a8 <_malloc_r>
 8003370:	b922      	cbnz	r2, 800337c <_realloc_r+0x20>
 8003372:	f7ff ff49 	bl	8003208 <_free_r>
 8003376:	4625      	mov	r5, r4
 8003378:	4628      	mov	r0, r5
 800337a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800337c:	f000 f830 	bl	80033e0 <_malloc_usable_size_r>
 8003380:	42a0      	cmp	r0, r4
 8003382:	d20f      	bcs.n	80033a4 <_realloc_r+0x48>
 8003384:	4621      	mov	r1, r4
 8003386:	4638      	mov	r0, r7
 8003388:	f7ff ff8e 	bl	80032a8 <_malloc_r>
 800338c:	4605      	mov	r5, r0
 800338e:	2800      	cmp	r0, #0
 8003390:	d0f2      	beq.n	8003378 <_realloc_r+0x1c>
 8003392:	4631      	mov	r1, r6
 8003394:	4622      	mov	r2, r4
 8003396:	f7ff ff0f 	bl	80031b8 <memcpy>
 800339a:	4631      	mov	r1, r6
 800339c:	4638      	mov	r0, r7
 800339e:	f7ff ff33 	bl	8003208 <_free_r>
 80033a2:	e7e9      	b.n	8003378 <_realloc_r+0x1c>
 80033a4:	4635      	mov	r5, r6
 80033a6:	e7e7      	b.n	8003378 <_realloc_r+0x1c>

080033a8 <_sbrk_r>:
 80033a8:	b538      	push	{r3, r4, r5, lr}
 80033aa:	4d06      	ldr	r5, [pc, #24]	; (80033c4 <_sbrk_r+0x1c>)
 80033ac:	2300      	movs	r3, #0
 80033ae:	4604      	mov	r4, r0
 80033b0:	4608      	mov	r0, r1
 80033b2:	602b      	str	r3, [r5, #0]
 80033b4:	f7fd fe3c 	bl	8001030 <_sbrk>
 80033b8:	1c43      	adds	r3, r0, #1
 80033ba:	d102      	bne.n	80033c2 <_sbrk_r+0x1a>
 80033bc:	682b      	ldr	r3, [r5, #0]
 80033be:	b103      	cbz	r3, 80033c2 <_sbrk_r+0x1a>
 80033c0:	6023      	str	r3, [r4, #0]
 80033c2:	bd38      	pop	{r3, r4, r5, pc}
 80033c4:	2000013c 	.word	0x2000013c

080033c8 <__malloc_lock>:
 80033c8:	4801      	ldr	r0, [pc, #4]	; (80033d0 <__malloc_lock+0x8>)
 80033ca:	f000 b811 	b.w	80033f0 <__retarget_lock_acquire_recursive>
 80033ce:	bf00      	nop
 80033d0:	20000144 	.word	0x20000144

080033d4 <__malloc_unlock>:
 80033d4:	4801      	ldr	r0, [pc, #4]	; (80033dc <__malloc_unlock+0x8>)
 80033d6:	f000 b80c 	b.w	80033f2 <__retarget_lock_release_recursive>
 80033da:	bf00      	nop
 80033dc:	20000144 	.word	0x20000144

080033e0 <_malloc_usable_size_r>:
 80033e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033e4:	1f18      	subs	r0, r3, #4
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	bfbc      	itt	lt
 80033ea:	580b      	ldrlt	r3, [r1, r0]
 80033ec:	18c0      	addlt	r0, r0, r3
 80033ee:	4770      	bx	lr

080033f0 <__retarget_lock_acquire_recursive>:
 80033f0:	4770      	bx	lr

080033f2 <__retarget_lock_release_recursive>:
 80033f2:	4770      	bx	lr

080033f4 <_init>:
 80033f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033f6:	bf00      	nop
 80033f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033fa:	bc08      	pop	{r3}
 80033fc:	469e      	mov	lr, r3
 80033fe:	4770      	bx	lr

08003400 <_fini>:
 8003400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003402:	bf00      	nop
 8003404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003406:	bc08      	pop	{r3}
 8003408:	469e      	mov	lr, r3
 800340a:	4770      	bx	lr
