<?xml version="1.0" encoding="ISO-8859-1" ?>
<glossary>
<row type="split"><article><index>avtOutputBehaviorFormat</index></article><def>
<glossary width='small'>
<row><article><f>vhd</f></article><def>Output behavior format is VHDL</def></row>
<row><article><f>vlg</f></article><def>Output behavior format is Verilog</def></row>
</glossary>
</def></row>


<row type="split"><article><index>avtOutputBehaviorVectorDirection</index></article><def>
<glossary width='small'>
<row><article><f>TO</f></article><def>Vector signals generated by BEG functions
will be expressed from the lower bound to the higher bound</def></row>
<row><article><f>DOWNTO</f></article><def>Default, vector signals generated by BEG functions
will be expressed from the higher bound to the lower bound</def></row>
</glossary>
</def></row>

</glossary>
