{
    "json_h": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-11_00-01-28/05-yosys-jsonheader/heichips25_pudding.h.json",
    "nl": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-11_00-01-28/52-openroad-fillinsertion/heichips25_pudding.nl.v",
    "sdf": {
        "nom_fast_1p32V_m40C": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-11_00-01-28/55-openroad-stapostpnr/nom_fast_1p32V_m40C/heichips25_pudding__nom_fast_1p32V_m40C.sdf",
        "nom_slow_1p08V_125C": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-11_00-01-28/55-openroad-stapostpnr/nom_slow_1p08V_125C/heichips25_pudding__nom_slow_1p08V_125C.sdf",
        "nom_typ_1p20V_25C": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-11_00-01-28/55-openroad-stapostpnr/nom_typ_1p20V_25C/heichips25_pudding__nom_typ_1p20V_25C.sdf"
    },
    "odb": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-11_00-01-28/53-odb-cellfrequencytables/heichips25_pudding.odb",
    "def": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-11_00-01-28/53-odb-cellfrequencytables/heichips25_pudding.def",
    "sdc": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-11_00-01-28/52-openroad-fillinsertion/heichips25_pudding.sdc",
    "pnl": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-11_00-01-28/52-openroad-fillinsertion/heichips25_pudding.pnl.v",
    "vh": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-11_00-01-28/29-odb-writeverilogheader/heichips25_pudding.vh",
    "spef": {
        "nom_*": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-11_00-01-28/54-openroad-rcx/nom/heichips25_pudding.nom.spef"
    },
    "lib": {
        "nom_fast_1p32V_m40C": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-11_00-01-28/55-openroad-stapostpnr/nom_fast_1p32V_m40C/heichips25_pudding__nom_fast_1p32V_m40C.lib",
        "nom_slow_1p08V_125C": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-11_00-01-28/55-openroad-stapostpnr/nom_slow_1p08V_125C/heichips25_pudding__nom_slow_1p08V_125C.lib",
        "nom_typ_1p20V_25C": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-11_00-01-28/55-openroad-stapostpnr/nom_typ_1p20V_25C/heichips25_pudding__nom_typ_1p20V_25C.lib"
    },
    "mag_gds": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-11_00-01-28/57-magic-streamout/heichips25_pudding.magic.gds",
    "mag": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-11_00-01-28/57-magic-streamout/heichips25_pudding.mag",
    "gds": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-11_00-01-28/57-magic-streamout/heichips25_pudding.gds",
    "klayout_gds": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-11_00-01-28/58-klayout-streamout/heichips25_pudding.klayout.gds",
    "lef": "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-11_00-01-28/59-magic-writelef/heichips25_pudding.lef",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 4,
        "design__inferred_latch__count": 0,
        "design__instance__count": 7261,
        "design__instance__area": 90925.6,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_fast_1p32V_m40C": 0,
        "design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C": 19,
        "design__max_cap_violation__count__corner:nom_fast_1p32V_m40C": 0,
        "power__internal__total": 0.0016820287564769387,
        "power__switching__total": 0.0004907455295324326,
        "power__leakage__total": 3.672534376164549e-06,
        "power__total": 0.002176446607336402,
        "clock__skew__worst_hold__corner:nom_fast_1p32V_m40C": 0.02143409121970104,
        "clock__skew__worst_setup__corner:nom_fast_1p32V_m40C": 0.02143409121970104,
        "timing__hold__ws__corner:nom_fast_1p32V_m40C": 0.22122390656629215,
        "timing__setup__ws__corner:nom_fast_1p32V_m40C": 9.235997117416858,
        "timing__hold__tns__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup__tns__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold__wns__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup__wns__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C": 0.221224,
        "timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C": 9.235997,
        "timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "design__max_slew_violation__count__corner:nom_slow_1p08V_125C": 0,
        "design__max_fanout_violation__count__corner:nom_slow_1p08V_125C": 19,
        "design__max_cap_violation__count__corner:nom_slow_1p08V_125C": 0,
        "clock__skew__worst_hold__corner:nom_slow_1p08V_125C": 0.03112349355221307,
        "clock__skew__worst_setup__corner:nom_slow_1p08V_125C": 0.03112349355221307,
        "timing__hold__ws__corner:nom_slow_1p08V_125C": 0.5297352706429601,
        "timing__setup__ws__corner:nom_slow_1p08V_125C": 8.09269651975048,
        "timing__hold__tns__corner:nom_slow_1p08V_125C": 0,
        "timing__setup__tns__corner:nom_slow_1p08V_125C": 0,
        "timing__hold__wns__corner:nom_slow_1p08V_125C": 0,
        "timing__setup__wns__corner:nom_slow_1p08V_125C": 0,
        "timing__hold_vio__count__corner:nom_slow_1p08V_125C": 0,
        "timing__hold_r2r__ws__corner:nom_slow_1p08V_125C": 0.529735,
        "timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
        "timing__setup_vio__count__corner:nom_slow_1p08V_125C": 0,
        "timing__setup_r2r__ws__corner:nom_slow_1p08V_125C": 8.092696,
        "timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
        "design__max_slew_violation__count__corner:nom_typ_1p20V_25C": 0,
        "design__max_fanout_violation__count__corner:nom_typ_1p20V_25C": 19,
        "design__max_cap_violation__count__corner:nom_typ_1p20V_25C": 0,
        "clock__skew__worst_hold__corner:nom_typ_1p20V_25C": 0.025236702331102045,
        "clock__skew__worst_setup__corner:nom_typ_1p20V_25C": 0.025236702331102045,
        "timing__hold__ws__corner:nom_typ_1p20V_25C": 0.33193657095840784,
        "timing__setup__ws__corner:nom_typ_1p20V_25C": 8.815098234201331,
        "timing__hold__tns__corner:nom_typ_1p20V_25C": 0,
        "timing__setup__tns__corner:nom_typ_1p20V_25C": 0,
        "timing__hold__wns__corner:nom_typ_1p20V_25C": 0,
        "timing__setup__wns__corner:nom_typ_1p20V_25C": 0,
        "timing__hold_vio__count__corner:nom_typ_1p20V_25C": 0,
        "timing__hold_r2r__ws__corner:nom_typ_1p20V_25C": 0.331937,
        "timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
        "timing__setup_vio__count__corner:nom_typ_1p20V_25C": 0,
        "timing__setup_r2r__ws__corner:nom_typ_1p20V_25C": 8.815098,
        "timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 19,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0.03112349355221307,
        "clock__skew__worst_setup": 0.02143409121970104,
        "timing__hold__ws": 0.22122390656629215,
        "timing__setup__ws": 8.09269651975048,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.221224,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 8.092696,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 500.0 200.0",
        "design__core__bbox": "2.88 3.78 496.8 192.78",
        "design__io": 45,
        "design__die__area": 100000,
        "design__core__area": 93350.9,
        "design__instance__count__stdcell": 1906,
        "design__instance__area__stdcell": 26800.5,
        "design__instance__count__macros": 2,
        "design__instance__area__macros": 7045.91,
        "design__instance__count__padcells": 0,
        "design__instance__area__padcells": 0,
        "design__instance__count__cover": 0,
        "design__instance__area__cover": 0,
        "design__instance__utilization": 0.362572,
        "design__instance__utilization__stdcell": 0.310533,
        "design__rows": 50,
        "design__rows:CoreSite": 50,
        "design__sites": 46230,
        "design__sites:CoreSite": 46230,
        "design__instance__count__class:macro": 2,
        "design__instance__area__class:macro": 7045.91,
        "design__instance__count__class:buffer": 16,
        "design__instance__area__class:buffer": 116.122,
        "design__instance__count__class:inverter": 274,
        "design__instance__area__class:inverter": 1491.44,
        "design__instance__count__class:sequential_cell": 256,
        "design__instance__area__class:sequential_cell": 12541.1,
        "design__instance__count__class:multi_input_combinational_cell": 1033,
        "design__instance__area__class:multi_input_combinational_cell": 9819.53,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "flow__warnings__count:ODB-0220": 1,
        "flow__warnings__count:ORD-2011": 1,
        "flow__warnings__type_count": 1,
        "flow__warnings__count:ORD-0039": 1,
        "flow__warnings__count:PDN-0211": 1,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 87571.5,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 228,
        "design__instance__area__class:timing_repair_buffer": 1654.73,
        "design__instance__count__class:clock_buffer": 27,
        "design__instance__area__class:clock_buffer": 745.718,
        "design__instance__count__class:clock_inverter": 11,
        "design__instance__area__class:clock_inverter": 99.792,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "global_route__vias": 21,
        "global_route__wirelength": 141566,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "flow__warnings__count:GRT-0273": 1,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 42,
        "design__instance__count__class:antenna_cell": 61,
        "design__instance__area__class:antenna_cell": 332.035,
        "route__net": 1851,
        "route__net__special": 2,
        "route__drc_errors__iter:0": 10,
        "route__wirelength__iter:0": 106217,
        "route__drc_errors__iter:1": 0,
        "route__wirelength__iter:1": 106217,
        "route__drc_errors__iter:2": 7,
        "route__wirelength__iter:2": 106156,
        "route__drc_errors__iter:3": 2,
        "route__wirelength__iter:3": 106160,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 106210,
        "route__drc_errors__iter:5": 7,
        "route__wirelength__iter:5": 106157,
        "route__drc_errors__iter:6": 4,
        "route__wirelength__iter:6": 106168,
        "route__drc_errors__iter:7": 0,
        "route__wirelength__iter:7": 106255,
        "route__drc_errors__iter:8": 49,
        "route__wirelength__iter:8": 104799,
        "route__drc_errors__iter:9": 49,
        "route__wirelength__iter:9": 104783,
        "route__drc_errors__iter:10": 44,
        "route__wirelength__iter:10": 104779,
        "route__drc_errors__iter:11": 44,
        "route__wirelength__iter:11": 104780,
        "route__drc_errors__iter:12": 34,
        "route__wirelength__iter:12": 104770,
        "route__drc_errors__iter:13": 24,
        "route__wirelength__iter:13": 104741,
        "route__drc_errors__iter:14": 23,
        "route__wirelength__iter:14": 104760,
        "route__drc_errors__iter:15": 23,
        "route__wirelength__iter:15": 104758,
        "route__drc_errors__iter:16": 23,
        "route__wirelength__iter:16": 104752,
        "route__drc_errors__iter:17": 73,
        "route__wirelength__iter:17": 104522,
        "route__drc_errors__iter:18": 53,
        "route__wirelength__iter:18": 104806,
        "route__drc_errors__iter:19": 43,
        "route__wirelength__iter:19": 104826,
        "route__drc_errors__iter:20": 41,
        "route__wirelength__iter:20": 104846,
        "route__drc_errors__iter:21": 35,
        "route__wirelength__iter:21": 104932,
        "route__drc_errors__iter:22": 33,
        "route__wirelength__iter:22": 104924,
        "route__drc_errors__iter:23": 33,
        "route__wirelength__iter:23": 104913,
        "route__drc_errors__iter:24": 33,
        "route__wirelength__iter:24": 104908,
        "route__drc_errors__iter:25": 65,
        "route__wirelength__iter:25": 105013,
        "route__drc_errors__iter:26": 64,
        "route__wirelength__iter:26": 105083,
        "route__drc_errors__iter:27": 52,
        "route__wirelength__iter:27": 105171,
        "route__drc_errors__iter:28": 16,
        "route__wirelength__iter:28": 105207,
        "route__drc_errors__iter:29": 6,
        "route__wirelength__iter:29": 105243,
        "route__drc_errors__iter:30": 2,
        "route__wirelength__iter:30": 105358,
        "route__drc_errors__iter:31": 2,
        "route__wirelength__iter:31": 105423,
        "route__drc_errors__iter:33": 21,
        "route__wirelength__iter:33": 105434,
        "route__drc_errors__iter:34": 17,
        "route__wirelength__iter:34": 105367,
        "route__drc_errors__iter:35": 10,
        "route__wirelength__iter:35": 105403,
        "route__drc_errors__iter:36": 2,
        "route__wirelength__iter:36": 105400,
        "route__drc_errors__iter:37": 0,
        "route__wirelength__iter:37": 105424,
        "route__drc_errors": 0,
        "route__wirelength": 106217,
        "route__vias": 14177,
        "route__vias__singlecut": 14177,
        "route__vias__multicut": 0,
        "flow__warnings__count:DRT-0349": 10,
        "design__disconnected_pin__count": 11,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 784.12,
        "design__instance__count__class:fill_cell": 5353,
        "design__instance__area__class:fill_cell": 57079.2,
        "timing__unannotated_net__count__corner:nom_fast_1p32V_m40C": 552,
        "timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__unannotated_net__count__corner:nom_slow_1p08V_125C": 552,
        "timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C": 0,
        "timing__unannotated_net__count__corner:nom_typ_1p20V_25C": 552,
        "timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C": 0,
        "timing__unannotated_net__count": 552,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C": 1.19188,
        "design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C": 1.19987,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C": 0.00812464,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.00846281,
        "design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C": 0.000132745,
        "design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.00846281,
        "design_powergrid__voltage__worst": 0.00846281,
        "design_powergrid__voltage__worst__net:VPWR": 1.19188,
        "design_powergrid__drop__worst": 0.00846281,
        "design_powergrid__drop__worst__net:VPWR": 0.00812464,
        "design_powergrid__voltage__worst__net:VGND": 0.00846281,
        "design_powergrid__drop__worst__net:VGND": 0.00846281,
        "ir__voltage__worst": 1.19,
        "ir__drop__avg": 0.00013,
        "ir__drop__worst": 0.00812,
        "design__xor_difference__count": 0
    }
}