// Seed: 343743872
`define pp_8 0
module module_0 (
    input logic id_0
    , id_8,
    input logic id_1,
    output logic id_2,
    output id_3,
    output logic id_4,
    input logic id_5,
    input id_6,
    inout id_7
);
  assign id_8 = id_7;
  type_17(
      1, id_6, id_0
  );
  assign id_3[1] = 1;
  logic id_9;
  always @(posedge id_8);
  type_19(
      id_8, id_0
  );
  logic id_10, id_11;
  assign id_2  = 1'b0;
  assign id_11 = id_7;
endmodule
