module Clock_Scaler(clk, scale, new_clk);
   input clk;
   input [31:0] scale;

   output reg new_clk;

   reg [31:0] count;

   always@(posedge clk)
   begin
      if(count < scale)
      begin
         count <= count + 1;
      end
      else
      begin
         count <= 0;
         new_clk <= new_clk + 1;
      end
   end
endmodule
