<div id="pf1ab" class="pf w0 h0" data-page-no="1ab"><div class="pc pc1ab w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg1ab.png"/><div class="t m0 x9 h7 y13f9 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4002_0000h base + 1h offset = 4002_0001h</div><div class="t m0 x81 h1d y13fa ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y13fb ff2 fs4 fc0 sc0 ls0 ws355">Read <span class="ws356 v15">CCIE<span class="_ _bb"> </span>RDCOLLIE </span><span class="ws357">ERSAREQ <span class="ws358 v15">ERSSUSP </span><span class="ws359">0 0</span></span></div><div class="t m0 x8b h7 y13fc ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y13fd ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 xd8 h9 yeda ff1 fs2 fc0 sc0 ls0 ws0">FTFA_FCNFG field descriptions</div><div class="t m0 x12c h10 yedb ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y13fe ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x3a h7 yedd ff2 fs4 fc0 sc0 ls0">CCIE</div><div class="t m0 x83 h7 y13fe ff2 fs4 fc0 sc0 ls0 ws0">Command Complete Interrupt Enable</div><div class="t m0 x83 h7 y374 ff2 fs4 fc0 sc0 ls0 ws0">The CCIE bit controls interrupt generation when a flash command completes.</div><div class="t m0 x83 h7 y1329 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Command complete interrupt disabled</div><div class="t m0 x83 h7 y1589 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Command complete interrupt enabled. An interrupt request is generated whenever the FSTAT[CCIF]</div><div class="t m0 x5 h7 y158a ff2 fs4 fc0 sc0 ls0 ws0">flag is set.</div><div class="t m0 x97 h7 y25c2 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x52 h7 y25c3 ff2 fs4 fc0 sc0 ls0">RDCOLLIE</div><div class="t m0 x83 h7 y25c2 ff2 fs4 fc0 sc0 ls0 ws0">Read Collision Error Interrupt Enable</div><div class="t m0 x83 h7 y338 ff2 fs4 fc0 sc0 ls0 ws0">The RDCOLLIE bit controls interrupt generation when a flash memory read collision error occurs.</div><div class="t m0 x83 h7 y25c4 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Read collision error interrupt disabled</div><div class="t m0 x83 h7 y243 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Read collision error interrupt enabled. An interrupt request is generated whenever a flash memory</div><div class="t m0 x5 h7 y244 ff2 fs4 fc0 sc0 ls0 ws0">read collision error is detected (see the description of FSTAT[RDCOLERR]).</div><div class="t m0 x97 h7 y25c5 ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x52 h7 y25c6 ff2 fs4 fc0 sc0 ls0">ERSAREQ</div><div class="t m0 x83 h7 y25c5 ff2 fs4 fc0 sc0 ls0 ws0">Erase All Request</div><div class="t m0 x83 h7 y25c7 ff2 fs4 fc0 sc0 ls0 ws0">This bit issues a request to the memory controller to execute the Erase All Blocks command and release</div><div class="t m0 x83 h7 y84d ff2 fs4 fc0 sc0 ls0 ws0">security. ERSAREQ is not directly writable but is under indirect user control. Refer to the device&apos;s Chip</div><div class="t m0 x83 h7 y486 ff2 fs4 fc0 sc0 ls0 ws0">Configuration details on how to request this command.</div><div class="t m0 x83 h7 y25c8 ff2 fs4 fc0 sc0 ls0 ws0">The ERSAREQ bit sets when an erase all request is triggered external to the flash memory module and</div><div class="t m0 x83 h7 y25c9 ff2 fs4 fc0 sc0 ls0 ws0">CCIF is set (no command is currently being executed). ERSAREQ is cleared by the flash memory module</div><div class="t m0 x83 h7 y25ca ff2 fs4 fc0 sc0 ls0 ws0">when the operation completes.</div><div class="t m0 x83 h7 y25cb ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No request or request complete</div><div class="t m0 x83 h7 y25cc ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Request to:</div><div class="t m0 x2b h7 y25cd ff2 fs4 fc0 sc0 ls0 ws0">1.<span class="_ _11"> </span>run the Erase All Blocks command,</div><div class="t m0 x2b h7 y25ce ff2 fs4 fc0 sc0 ls0 ws0">2.<span class="_ _11"> </span>verify the erased state,</div><div class="t m0 x2b h7 y25cf ff2 fs4 fc0 sc0 ls0 ws0">3.<span class="_ _11"> </span>program the security byte in the Flash Configuration Field to the unsecure state, and</div><div class="t m0 x2b h7 y25d0 ff2 fs4 fc0 sc0 ls0 ws0">4.<span class="_ _11"> </span>release MCU security by setting the FSEC[SEC] field to the unsecure state.</div><div class="t m0 x97 h7 y25d1 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 xb9 h7 y25d2 ff2 fs4 fc0 sc0 ls0">ERSSUSP</div><div class="t m0 x83 h7 y25d1 ff2 fs4 fc0 sc0 ls0 ws0">Erase Suspend</div><div class="t m0 x83 h7 y25d3 ff2 fs4 fc0 sc0 ls0 ws0">The ERSSUSP bit allows the user to suspend (interrupt) the Erase Flash Sector command while it is</div><div class="t m0 x83 h7 y25d4 ff2 fs4 fc0 sc0 ls0">executing.</div><div class="t m0 x83 h7 y25d5 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No suspend requested</div><div class="t m0 x83 h7 yda ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Suspend the current Erase Flash Sector command execution.</div><div class="t m0 x97 h7 y25d6 ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x91 h7 y25d7 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y25d6 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y25d7 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x1 h7 y25d8 ff2 fs4 fc0 sc0 ls0">2â€“0</div><div class="t m0 x91 h7 y25d9 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y25d8 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y25d9 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x150 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 27 Flash Memory Module (FTFA)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>427</div><a class="l" href="#pf1ab" data-dest-detail='[427,"XYZ",null,596.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:127.249000px;bottom:670.850000px;width:21.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1ab" data-dest-detail='[427,"XYZ",null,516.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:171.495000px;bottom:670.850000px;width:45.010000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1ab" data-dest-detail='[427,"XYZ",null,437.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:227.995000px;bottom:679.850000px;width:44.010000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1ab" data-dest-detail='[427,"XYZ",null,264.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:284.495000px;bottom:670.850000px;width:43.010000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1ab" data-dest-detail='[427,"XYZ",null,184.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:359.498000px;bottom:679.850000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1ab" data-dest-detail='[427,"XYZ",null,158.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:471.498000px;bottom:679.850000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
