module mem(clk, rst, wr, rd, addr, Datain, Dataout);

  input clk, rst, wr, rd;
  input [3:0] addr; 
  input [7:0] Datain;
  output reg [7:0] Dataout;
  reg [7:0] A [0:7]; 
  always @(posedge clk) begin
    if (rst) begin
      Dataout = 8'b0;
    end else begin
      case ({wr, rd})
        2'b10 : A[addr] = Datain;   
        2'b01 : Dataout = A[addr];   
        default: Dataout = 8'bz;       
      endcase 
    end
  end
endmodule
