{
    "name": null, 
    "sim_quantum": 0, 
    "system": {
        "kernel": "", 
        "mmap_using_noreserve": false, 
        "kernel_addr_check": true, 
        "symbolfile": "", 
        "readfile": "", 
        "cxx_class": "System", 
        "load_offset": 0, 
        "work_end_ckpt_count": 0, 
        "memories": [
            "system.mem_ctrls0", 
            "system.mem_ctrls1"
        ], 
        "work_begin_ckpt_count": 0, 
        "clk_domain": {
            "name": "clk_domain", 
            "clock": [
                1000
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "mem_ranges": [
            "0:1073741823"
        ], 
        "eventq_index": 0, 
        "ruby": {
            "crossbars": [
                {
                    "slave": {
                        "peer": [
                            "system.ruby.dma_cntrl0.memory", 
                            "system.ruby.dir_cntrl0.memory"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "crossbars", 
                    "forward_latency": 1, 
                    "clk_domain": "system.clk_domain", 
                    "width": 4096, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": [
                            "system.mem_ctrls0.port", 
                            "system.mem_ctrls1.port"
                        ], 
                        "role": "MASTER"
                    }, 
                    "response_latency": 2, 
                    "cxx_class": "NoncoherentXBar", 
                    "path": "system.ruby.crossbars", 
                    "is_perfect_bus": false, 
                    "type": "NoncoherentXBar", 
                    "use_default_range": false, 
                    "frontend_latency": 2
                }
            ], 
            "dma_cntrl0": {
                "version": 0, 
                "system": "system", 
                "cluster_id": 0, 
                "response_latency": 1, 
                "cxx_class": "DMA_Controller", 
                "recycle_latency": 10, 
                "clk_domain": "system.clk_domain", 
                "respToDir": {
                    "peer": "system.ruby.network.slave[16]", 
                    "role": "MASTER"
                }, 
                "eventq_index": 0, 
                "memory": {
                    "peer": "system.ruby.crossbars.slave[0]", 
                    "role": "MASTER"
                }, 
                "number_of_TBEs": 8, 
                "to_memory_controller_latency": 6, 
                "dma_sequencer": {
                    "slave": {
                        "peer": "system.datapaths.spad_port", 
                        "role": "SLAVE"
                    }, 
                    "name": "dma_sequencer", 
                    "max_outstanding_requests": 8, 
                    "clk_domain": "system.clk_domain", 
                    "using_ruby_tester": false, 
                    "system": "system", 
                    "version": 0, 
                    "eventq_index": 0, 
                    "cxx_class": "DMASequencer", 
                    "path": "system.ruby.dma_cntrl0.dma_sequencer", 
                    "type": "DMASequencer", 
                    "ruby_system": "system.ruby"
                }, 
                "reqToDir": {
                    "peer": "system.ruby.network.slave[15]", 
                    "role": "MASTER"
                }, 
                "responseFromDir": {
                    "peer": "system.ruby.network.master[15]", 
                    "role": "SLAVE"
                }, 
                "transitions_per_cycle": 4, 
                "buffer_size": 0, 
                "ruby_system": "system.ruby", 
                "name": "dma_cntrl0", 
                "type": "DMA_Controller", 
                "request_latency": 6, 
                "path": "system.ruby.dma_cntrl0"
            }, 
            "all_instructions": false, 
            "memory_size_bits": 48, 
            "cxx_class": "RubySystem", 
            "l1_cntrl0": {
                "responseToL1Cache": {
                    "peer": "system.ruby.network.master[1]", 
                    "role": "SLAVE"
                }, 
                "use_timeout_latency": 50, 
                "system": "system", 
                "l2_select_num_bits": 0, 
                "cluster_id": 0, 
                "sequencer": {
                    "system": "system", 
                    "support_inst_reqs": true, 
                    "icache": "system.ruby.l1_cntrl0.L1Icache", 
                    "slave": {
                        "peer": [
                            "system.cpu0.icache_port", 
                            "system.cpu0.dcache_port", 
                            "system.cpu0.interrupts.int_master", 
                            "system.cpu0.itb.walker.port", 
                            "system.cpu0.dtb.walker.port"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "sequencer", 
                    "eventq_index": 0, 
                    "max_outstanding_requests": 16, 
                    "support_data_reqs": true, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "using_ruby_tester": false, 
                    "deadlock_threshold": 500000, 
                    "version": 0, 
                    "dcache": "system.ruby.l1_cntrl0.L1Dcache", 
                    "master": {
                        "peer": [
                            "system.cpu0.interrupts.pio", 
                            "system.cpu0.interrupts.int_slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "Sequencer", 
                    "path": "system.ruby.l1_cntrl0.sequencer", 
                    "using_network_tester": false, 
                    "type": "RubySequencer", 
                    "ruby_system": "system.ruby"
                }, 
                "cxx_class": "L1Cache_Controller", 
                "recycle_latency": 10, 
                "clk_domain": "system.cpu_clk_domain", 
                "version": 0, 
                "eventq_index": 0, 
                "responseFromL1Cache": {
                    "peer": "system.ruby.network.slave[1]", 
                    "role": "MASTER"
                }, 
                "number_of_TBEs": 64, 
                "requestFromL1Cache": {
                    "peer": "system.ruby.network.slave[0]", 
                    "role": "MASTER"
                }, 
                "transitions_per_cycle": 4, 
                "L1Icache": {
                    "tagArrayBanks": 2, 
                    "latency": 3, 
                    "is_icache": true, 
                    "name": "L1Icache", 
                    "eventq_index": 0, 
                    "dataArrayBanks": 2, 
                    "cxx_class": "CacheMemory", 
                    "tagAccessLatency": 1, 
                    "replacement_policy": "PSEUDO_LRU", 
                    "assoc": 2, 
                    "start_index_bit": 6, 
                    "dataAccessLatency": 1, 
                    "path": "system.ruby.l1_cntrl0.L1Icache", 
                    "resourceStalls": true, 
                    "type": "RubyCache", 
                    "size": 32768
                }, 
                "buffer_size": 0, 
                "send_evictions": true, 
                "ruby_system": "system.ruby", 
                "L1Dcache": {
                    "tagArrayBanks": 2, 
                    "latency": 3, 
                    "is_icache": false, 
                    "name": "L1Dcache", 
                    "eventq_index": 0, 
                    "dataArrayBanks": 2, 
                    "cxx_class": "CacheMemory", 
                    "tagAccessLatency": 1, 
                    "replacement_policy": "PSEUDO_LRU", 
                    "assoc": 2, 
                    "start_index_bit": 6, 
                    "dataAccessLatency": 1, 
                    "path": "system.ruby.l1_cntrl0.L1Dcache", 
                    "resourceStalls": true, 
                    "type": "RubyCache", 
                    "size": 65536
                }, 
                "name": "l1_cntrl0", 
                "type": "L1Cache_Controller", 
                "requestToL1Cache": {
                    "peer": "system.ruby.network.master[0]", 
                    "role": "SLAVE"
                }, 
                "ClusterNum": 0, 
                "request_latency": 2, 
                "path": "system.ruby.l1_cntrl0"
            }, 
            "l1_cntrl1": {
                "responseToL1Cache": {
                    "peer": "system.ruby.network.master[3]", 
                    "role": "SLAVE"
                }, 
                "use_timeout_latency": 50, 
                "system": "system", 
                "l2_select_num_bits": 0, 
                "cluster_id": 0, 
                "sequencer": {
                    "system": "system", 
                    "support_inst_reqs": true, 
                    "icache": "system.ruby.l1_cntrl1.L1Icache", 
                    "slave": {
                        "peer": [
                            "system.cpu1.icache_port", 
                            "system.cpu1.dcache_port", 
                            "system.cpu1.interrupts.int_master", 
                            "system.cpu1.itb.walker.port", 
                            "system.cpu1.dtb.walker.port"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "sequencer", 
                    "eventq_index": 0, 
                    "max_outstanding_requests": 16, 
                    "support_data_reqs": true, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "using_ruby_tester": false, 
                    "deadlock_threshold": 500000, 
                    "version": 1, 
                    "dcache": "system.ruby.l1_cntrl1.L1Dcache", 
                    "master": {
                        "peer": [
                            "system.cpu1.interrupts.pio", 
                            "system.cpu1.interrupts.int_slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "Sequencer", 
                    "path": "system.ruby.l1_cntrl1.sequencer", 
                    "using_network_tester": false, 
                    "type": "RubySequencer", 
                    "ruby_system": "system.ruby"
                }, 
                "cxx_class": "L1Cache_Controller", 
                "recycle_latency": 10, 
                "clk_domain": "system.cpu_clk_domain", 
                "version": 1, 
                "eventq_index": 0, 
                "responseFromL1Cache": {
                    "peer": "system.ruby.network.slave[3]", 
                    "role": "MASTER"
                }, 
                "number_of_TBEs": 64, 
                "requestFromL1Cache": {
                    "peer": "system.ruby.network.slave[2]", 
                    "role": "MASTER"
                }, 
                "transitions_per_cycle": 4, 
                "L1Icache": {
                    "tagArrayBanks": 2, 
                    "latency": 3, 
                    "is_icache": true, 
                    "name": "L1Icache", 
                    "eventq_index": 0, 
                    "dataArrayBanks": 2, 
                    "cxx_class": "CacheMemory", 
                    "tagAccessLatency": 1, 
                    "replacement_policy": "PSEUDO_LRU", 
                    "assoc": 2, 
                    "start_index_bit": 6, 
                    "dataAccessLatency": 1, 
                    "path": "system.ruby.l1_cntrl1.L1Icache", 
                    "resourceStalls": true, 
                    "type": "RubyCache", 
                    "size": 32768
                }, 
                "buffer_size": 0, 
                "send_evictions": true, 
                "ruby_system": "system.ruby", 
                "L1Dcache": {
                    "tagArrayBanks": 2, 
                    "latency": 3, 
                    "is_icache": false, 
                    "name": "L1Dcache", 
                    "eventq_index": 0, 
                    "dataArrayBanks": 2, 
                    "cxx_class": "CacheMemory", 
                    "tagAccessLatency": 1, 
                    "replacement_policy": "PSEUDO_LRU", 
                    "assoc": 2, 
                    "start_index_bit": 6, 
                    "dataAccessLatency": 1, 
                    "path": "system.ruby.l1_cntrl1.L1Dcache", 
                    "resourceStalls": true, 
                    "type": "RubyCache", 
                    "size": 65536
                }, 
                "name": "l1_cntrl1", 
                "type": "L1Cache_Controller", 
                "requestToL1Cache": {
                    "peer": "system.ruby.network.master[2]", 
                    "role": "SLAVE"
                }, 
                "ClusterNum": 0, 
                "request_latency": 2, 
                "path": "system.ruby.l1_cntrl1"
            }, 
            "l1_cntrl2": {
                "responseToL1Cache": {
                    "peer": "system.ruby.network.master[5]", 
                    "role": "SLAVE"
                }, 
                "use_timeout_latency": 50, 
                "system": "system", 
                "l2_select_num_bits": 0, 
                "cluster_id": 0, 
                "sequencer": {
                    "system": "system", 
                    "support_inst_reqs": true, 
                    "icache": "system.ruby.l1_cntrl2.L1Icache", 
                    "slave": {
                        "peer": [
                            "system.cpu2.icache_port", 
                            "system.cpu2.dcache_port", 
                            "system.cpu2.interrupts.int_master", 
                            "system.cpu2.itb.walker.port", 
                            "system.cpu2.dtb.walker.port"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "sequencer", 
                    "eventq_index": 0, 
                    "max_outstanding_requests": 16, 
                    "support_data_reqs": true, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "using_ruby_tester": false, 
                    "deadlock_threshold": 500000, 
                    "version": 2, 
                    "dcache": "system.ruby.l1_cntrl2.L1Dcache", 
                    "master": {
                        "peer": [
                            "system.cpu2.interrupts.pio", 
                            "system.cpu2.interrupts.int_slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "Sequencer", 
                    "path": "system.ruby.l1_cntrl2.sequencer", 
                    "using_network_tester": false, 
                    "type": "RubySequencer", 
                    "ruby_system": "system.ruby"
                }, 
                "cxx_class": "L1Cache_Controller", 
                "recycle_latency": 10, 
                "clk_domain": "system.cpu_clk_domain", 
                "version": 2, 
                "eventq_index": 0, 
                "responseFromL1Cache": {
                    "peer": "system.ruby.network.slave[5]", 
                    "role": "MASTER"
                }, 
                "number_of_TBEs": 64, 
                "requestFromL1Cache": {
                    "peer": "system.ruby.network.slave[4]", 
                    "role": "MASTER"
                }, 
                "transitions_per_cycle": 4, 
                "L1Icache": {
                    "tagArrayBanks": 2, 
                    "latency": 3, 
                    "is_icache": true, 
                    "name": "L1Icache", 
                    "eventq_index": 0, 
                    "dataArrayBanks": 2, 
                    "cxx_class": "CacheMemory", 
                    "tagAccessLatency": 1, 
                    "replacement_policy": "PSEUDO_LRU", 
                    "assoc": 2, 
                    "start_index_bit": 6, 
                    "dataAccessLatency": 1, 
                    "path": "system.ruby.l1_cntrl2.L1Icache", 
                    "resourceStalls": true, 
                    "type": "RubyCache", 
                    "size": 32768
                }, 
                "buffer_size": 0, 
                "send_evictions": true, 
                "ruby_system": "system.ruby", 
                "L1Dcache": {
                    "tagArrayBanks": 2, 
                    "latency": 3, 
                    "is_icache": false, 
                    "name": "L1Dcache", 
                    "eventq_index": 0, 
                    "dataArrayBanks": 2, 
                    "cxx_class": "CacheMemory", 
                    "tagAccessLatency": 1, 
                    "replacement_policy": "PSEUDO_LRU", 
                    "assoc": 2, 
                    "start_index_bit": 6, 
                    "dataAccessLatency": 1, 
                    "path": "system.ruby.l1_cntrl2.L1Dcache", 
                    "resourceStalls": true, 
                    "type": "RubyCache", 
                    "size": 65536
                }, 
                "name": "l1_cntrl2", 
                "type": "L1Cache_Controller", 
                "requestToL1Cache": {
                    "peer": "system.ruby.network.master[4]", 
                    "role": "SLAVE"
                }, 
                "ClusterNum": 0, 
                "request_latency": 2, 
                "path": "system.ruby.l1_cntrl2"
            }, 
            "l1_cntrl3": {
                "responseToL1Cache": {
                    "peer": "system.ruby.network.master[7]", 
                    "role": "SLAVE"
                }, 
                "use_timeout_latency": 50, 
                "system": "system", 
                "l2_select_num_bits": 0, 
                "cluster_id": 0, 
                "sequencer": {
                    "system": "system", 
                    "support_inst_reqs": true, 
                    "icache": "system.ruby.l1_cntrl3.L1Icache", 
                    "slave": {
                        "peer": [
                            "system.cpu3.icache_port", 
                            "system.cpu3.dcache_port", 
                            "system.cpu3.interrupts.int_master", 
                            "system.cpu3.itb.walker.port", 
                            "system.cpu3.dtb.walker.port"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "sequencer", 
                    "eventq_index": 0, 
                    "max_outstanding_requests": 16, 
                    "support_data_reqs": true, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "using_ruby_tester": false, 
                    "deadlock_threshold": 500000, 
                    "version": 3, 
                    "dcache": "system.ruby.l1_cntrl3.L1Dcache", 
                    "master": {
                        "peer": [
                            "system.cpu3.interrupts.pio", 
                            "system.cpu3.interrupts.int_slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "Sequencer", 
                    "path": "system.ruby.l1_cntrl3.sequencer", 
                    "using_network_tester": false, 
                    "type": "RubySequencer", 
                    "ruby_system": "system.ruby"
                }, 
                "cxx_class": "L1Cache_Controller", 
                "recycle_latency": 10, 
                "clk_domain": "system.cpu_clk_domain", 
                "version": 3, 
                "eventq_index": 0, 
                "responseFromL1Cache": {
                    "peer": "system.ruby.network.slave[7]", 
                    "role": "MASTER"
                }, 
                "number_of_TBEs": 64, 
                "requestFromL1Cache": {
                    "peer": "system.ruby.network.slave[6]", 
                    "role": "MASTER"
                }, 
                "transitions_per_cycle": 4, 
                "L1Icache": {
                    "tagArrayBanks": 2, 
                    "latency": 3, 
                    "is_icache": true, 
                    "name": "L1Icache", 
                    "eventq_index": 0, 
                    "dataArrayBanks": 2, 
                    "cxx_class": "CacheMemory", 
                    "tagAccessLatency": 1, 
                    "replacement_policy": "PSEUDO_LRU", 
                    "assoc": 2, 
                    "start_index_bit": 6, 
                    "dataAccessLatency": 1, 
                    "path": "system.ruby.l1_cntrl3.L1Icache", 
                    "resourceStalls": true, 
                    "type": "RubyCache", 
                    "size": 32768
                }, 
                "buffer_size": 0, 
                "send_evictions": true, 
                "ruby_system": "system.ruby", 
                "L1Dcache": {
                    "tagArrayBanks": 2, 
                    "latency": 3, 
                    "is_icache": false, 
                    "name": "L1Dcache", 
                    "eventq_index": 0, 
                    "dataArrayBanks": 2, 
                    "cxx_class": "CacheMemory", 
                    "tagAccessLatency": 1, 
                    "replacement_policy": "PSEUDO_LRU", 
                    "assoc": 2, 
                    "start_index_bit": 6, 
                    "dataAccessLatency": 1, 
                    "path": "system.ruby.l1_cntrl3.L1Dcache", 
                    "resourceStalls": true, 
                    "type": "RubyCache", 
                    "size": 65536
                }, 
                "name": "l1_cntrl3", 
                "type": "L1Cache_Controller", 
                "requestToL1Cache": {
                    "peer": "system.ruby.network.master[6]", 
                    "role": "SLAVE"
                }, 
                "ClusterNum": 0, 
                "request_latency": 2, 
                "path": "system.ruby.l1_cntrl3"
            }, 
            "l2_cntrl0": {
                "GlobalRequestFromL2Cache": {
                    "peer": "system.ruby.network.slave[10]", 
                    "role": "MASTER"
                }, 
                "L1RequestToL2Cache": {
                    "peer": "system.ruby.network.master[11]", 
                    "role": "SLAVE"
                }, 
                "system": "system", 
                "cluster_id": 0, 
                "response_latency": 2, 
                "cxx_class": "L2Cache_Controller", 
                "recycle_latency": 10, 
                "clk_domain": "system.clk_domain", 
                "version": 0, 
                "eventq_index": 0, 
                "L2cache": {
                    "tagArrayBanks": 8, 
                    "latency": 15, 
                    "is_icache": false, 
                    "name": "L2cache", 
                    "eventq_index": 0, 
                    "dataArrayBanks": 8, 
                    "cxx_class": "CacheMemory", 
                    "tagAccessLatency": 5, 
                    "replacement_policy": "PSEUDO_LRU", 
                    "assoc": 8, 
                    "start_index_bit": 6, 
                    "dataAccessLatency": 5, 
                    "path": "system.ruby.l2_cntrl0.L2cache", 
                    "resourceStalls": true, 
                    "type": "RubyCache", 
                    "size": 524288
                }, 
                "L1RequestFromL2Cache": {
                    "peer": "system.ruby.network.slave[11]", 
                    "role": "MASTER"
                }, 
                "number_of_TBEs": 64, 
                "transitions_per_cycle": 4, 
                "GlobalRequestToL2Cache": {
                    "peer": "system.ruby.network.master[10]", 
                    "role": "SLAVE"
                }, 
                "buffer_size": 0, 
                "ruby_system": "system.ruby", 
                "name": "l2_cntrl0", 
                "type": "L2Cache_Controller", 
                "responseFromL2Cache": {
                    "peer": "system.ruby.network.slave[12]", 
                    "role": "MASTER"
                }, 
                "request_latency": 2, 
                "path": "system.ruby.l2_cntrl0", 
                "responseToL2Cache": {
                    "peer": "system.ruby.network.master[12]", 
                    "role": "SLAVE"
                }
            }, 
            "clk_domain": "system.clk_domain", 
            "randomization": false, 
            "eventq_index": 0, 
            "accel_l1_cntrl4": {
                "responseToL1Cache": {
                    "peer": "system.ruby.network.master[9]", 
                    "role": "SLAVE"
                }, 
                "use_timeout_latency": 50, 
                "system": "system", 
                "l2_select_num_bits": 0, 
                "cluster_id": 0, 
                "sequencer": {
                    "system": "system", 
                    "support_inst_reqs": true, 
                    "icache": "system.ruby.accel_l1_cntrl4.L1Icache", 
                    "slave": {
                        "peer": [
                            "system.datapaths.cache_port"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "sequencer", 
                    "eventq_index": 0, 
                    "max_outstanding_requests": 16, 
                    "support_data_reqs": true, 
                    "clk_domain": "system.datapaths.clk_domain", 
                    "using_ruby_tester": false, 
                    "deadlock_threshold": 500000, 
                    "version": 4, 
                    "dcache": "system.ruby.accel_l1_cntrl4.L1Dcache", 
                    "cxx_class": "Sequencer", 
                    "path": "system.ruby.accel_l1_cntrl4.sequencer", 
                    "using_network_tester": false, 
                    "type": "RubySequencer", 
                    "ruby_system": "system.ruby"
                }, 
                "cxx_class": "L1Cache_Controller", 
                "recycle_latency": 10, 
                "clk_domain": "system.datapaths.clk_domain", 
                "version": 4, 
                "eventq_index": 0, 
                "responseFromL1Cache": {
                    "peer": "system.ruby.network.slave[9]", 
                    "role": "MASTER"
                }, 
                "number_of_TBEs": 64, 
                "requestFromL1Cache": {
                    "peer": "system.ruby.network.slave[8]", 
                    "role": "MASTER"
                }, 
                "transitions_per_cycle": 4, 
                "L1Icache": {
                    "tagArrayBanks": 2, 
                    "latency": 3, 
                    "is_icache": true, 
                    "name": "L1Icache", 
                    "eventq_index": 0, 
                    "dataArrayBanks": 2, 
                    "cxx_class": "CacheMemory", 
                    "tagAccessLatency": 1, 
                    "replacement_policy": "PSEUDO_LRU", 
                    "assoc": 2, 
                    "start_index_bit": 6, 
                    "dataAccessLatency": 1, 
                    "path": "system.ruby.accel_l1_cntrl4.L1Icache", 
                    "resourceStalls": true, 
                    "type": "RubyCache", 
                    "size": 16384
                }, 
                "buffer_size": 0, 
                "send_evictions": true, 
                "ruby_system": "system.ruby", 
                "L1Dcache": {
                    "tagArrayBanks": 2, 
                    "latency": 3, 
                    "is_icache": false, 
                    "name": "L1Dcache", 
                    "eventq_index": 0, 
                    "dataArrayBanks": 2, 
                    "cxx_class": "CacheMemory", 
                    "tagAccessLatency": 1, 
                    "replacement_policy": "PSEUDO_LRU", 
                    "assoc": 2, 
                    "start_index_bit": 6, 
                    "dataAccessLatency": 1, 
                    "path": "system.ruby.accel_l1_cntrl4.L1Dcache", 
                    "resourceStalls": true, 
                    "type": "RubyCache", 
                    "size": 16384
                }, 
                "name": "accel_l1_cntrl4", 
                "type": "L1Cache_Controller", 
                "requestToL1Cache": {
                    "peer": "system.ruby.network.master[8]", 
                    "role": "SLAVE"
                }, 
                "ClusterNum": 0, 
                "request_latency": 2, 
                "path": "system.ruby.accel_l1_cntrl4"
            }, 
            "phys_mem": null, 
            "type": "RubySystem", 
            "random_seed": 1234, 
            "hot_lines": false, 
            "path": "system.ruby", 
            "memctrl_clk_domain": {
                "name": "memctrl_clk_domain", 
                "clk_domain": "system.clk_domain", 
                "eventq_index": 0, 
                "cxx_class": "DerivedClockDomain", 
                "path": "system.ruby.memctrl_clk_domain", 
                "type": "DerivedClockDomain", 
                "clk_divider": 3
            }, 
            "network": {
                "slave": {
                    "peer": [
                        "system.ruby.l1_cntrl0.requestFromL1Cache", 
                        "system.ruby.l1_cntrl0.responseFromL1Cache", 
                        "system.ruby.l1_cntrl1.requestFromL1Cache", 
                        "system.ruby.l1_cntrl1.responseFromL1Cache", 
                        "system.ruby.l1_cntrl2.requestFromL1Cache", 
                        "system.ruby.l1_cntrl2.responseFromL1Cache", 
                        "system.ruby.l1_cntrl3.requestFromL1Cache", 
                        "system.ruby.l1_cntrl3.responseFromL1Cache", 
                        "system.ruby.accel_l1_cntrl4.requestFromL1Cache", 
                        "system.ruby.accel_l1_cntrl4.responseFromL1Cache", 
                        "system.ruby.l2_cntrl0.GlobalRequestFromL2Cache", 
                        "system.ruby.l2_cntrl0.L1RequestFromL2Cache", 
                        "system.ruby.l2_cntrl0.responseFromL2Cache", 
                        "system.ruby.dir_cntrl0.responseFromDir", 
                        "system.ruby.dir_cntrl0.forwardFromDir", 
                        "system.ruby.dma_cntrl0.reqToDir", 
                        "system.ruby.dma_cntrl0.respToDir"
                    ], 
                    "role": "SLAVE"
                }, 
                "name": "network", 
                "int_links": [
                    {
                        "latency": 2, 
                        "name": "int_links", 
                        "weight": 1, 
                        "link_id": 0, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIntLink", 
                        "path": "system.ruby.network.int_links", 
                        "type": "SimpleIntLink", 
                        "node_b": "system.ruby.network.ext_links3.int_node", 
                        "node_a": "system.ruby.network.ext_links0.int_node", 
                        "bandwidth_factor": 4096
                    }
                ], 
                "routers": [
                    "system.ruby.network.ext_links0.int_node", 
                    "system.ruby.network.ext_links3.int_node"
                ], 
                "cxx_class": "SimpleNetwork", 
                "clk_domain": "system.clk_domain", 
                "ext_links": [
                    {
                        "latency": 2, 
                        "name": "ext_links0", 
                        "weight": 1, 
                        "ext_node": "system.ruby.l2_cntrl0", 
                        "link_id": 0, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleExtLink", 
                        "path": "system.ruby.network.ext_links0", 
                        "int_node": {
                            "router_id": 0, 
                            "name": "int_node", 
                            "virt_nets": 10, 
                            "clk_domain": "system.clk_domain", 
                            "eventq_index": 0, 
                            "cxx_class": "Switch", 
                            "path": "system.ruby.network.ext_links0.int_node", 
                            "type": "Switch"
                        }, 
                        "type": "SimpleExtLink", 
                        "bandwidth_factor": 4096
                    }, 
                    {
                        "latency": 6, 
                        "name": "ext_links1", 
                        "weight": 1, 
                        "ext_node": "system.ruby.dir_cntrl0", 
                        "link_id": 1, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleExtLink", 
                        "path": "system.ruby.network.ext_links1", 
                        "int_node": "system.ruby.network.ext_links0.int_node", 
                        "type": "SimpleExtLink", 
                        "bandwidth_factor": 4096
                    }, 
                    {
                        "latency": 6, 
                        "name": "ext_links2", 
                        "weight": 1, 
                        "ext_node": "system.ruby.dma_cntrl0", 
                        "link_id": 2, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleExtLink", 
                        "path": "system.ruby.network.ext_links2", 
                        "int_node": "system.ruby.network.ext_links0.int_node", 
                        "type": "SimpleExtLink", 
                        "bandwidth_factor": 4
                    }, 
                    {
                        "latency": 1, 
                        "name": "ext_links3", 
                        "weight": 1, 
                        "ext_node": "system.ruby.l1_cntrl0", 
                        "link_id": 3, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleExtLink", 
                        "path": "system.ruby.network.ext_links3", 
                        "int_node": {
                            "router_id": 1, 
                            "name": "int_node", 
                            "virt_nets": 10, 
                            "clk_domain": "system.clk_domain", 
                            "eventq_index": 0, 
                            "cxx_class": "Switch", 
                            "path": "system.ruby.network.ext_links3.int_node", 
                            "type": "Switch"
                        }, 
                        "type": "SimpleExtLink", 
                        "bandwidth_factor": 4096
                    }, 
                    {
                        "latency": 1, 
                        "name": "ext_links4", 
                        "weight": 1, 
                        "ext_node": "system.ruby.l1_cntrl1", 
                        "link_id": 4, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleExtLink", 
                        "path": "system.ruby.network.ext_links4", 
                        "int_node": "system.ruby.network.ext_links3.int_node", 
                        "type": "SimpleExtLink", 
                        "bandwidth_factor": 4096
                    }, 
                    {
                        "latency": 1, 
                        "name": "ext_links5", 
                        "weight": 1, 
                        "ext_node": "system.ruby.l1_cntrl2", 
                        "link_id": 5, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleExtLink", 
                        "path": "system.ruby.network.ext_links5", 
                        "int_node": "system.ruby.network.ext_links3.int_node", 
                        "type": "SimpleExtLink", 
                        "bandwidth_factor": 4096
                    }, 
                    {
                        "latency": 1, 
                        "name": "ext_links6", 
                        "weight": 1, 
                        "ext_node": "system.ruby.l1_cntrl3", 
                        "link_id": 6, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleExtLink", 
                        "path": "system.ruby.network.ext_links6", 
                        "int_node": "system.ruby.network.ext_links3.int_node", 
                        "type": "SimpleExtLink", 
                        "bandwidth_factor": 4096
                    }, 
                    {
                        "latency": 1, 
                        "name": "ext_links7", 
                        "weight": 1, 
                        "ext_node": "system.ruby.accel_l1_cntrl4", 
                        "link_id": 7, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleExtLink", 
                        "path": "system.ruby.network.ext_links7", 
                        "int_node": "system.ruby.network.ext_links3.int_node", 
                        "type": "SimpleExtLink", 
                        "bandwidth_factor": 4096
                    }
                ], 
                "number_of_virtual_networks": 10, 
                "adaptive_routing": false, 
                "control_msg_size": 8, 
                "eventq_index": 0, 
                "netifs": [], 
                "topology": "Cluster", 
                "buffer_size": 0, 
                "path": "system.ruby.network", 
                "master": {
                    "peer": [
                        "system.ruby.l1_cntrl0.requestToL1Cache", 
                        "system.ruby.l1_cntrl0.responseToL1Cache", 
                        "system.ruby.l1_cntrl1.requestToL1Cache", 
                        "system.ruby.l1_cntrl1.responseToL1Cache", 
                        "system.ruby.l1_cntrl2.requestToL1Cache", 
                        "system.ruby.l1_cntrl2.responseToL1Cache", 
                        "system.ruby.l1_cntrl3.requestToL1Cache", 
                        "system.ruby.l1_cntrl3.responseToL1Cache", 
                        "system.ruby.accel_l1_cntrl4.requestToL1Cache", 
                        "system.ruby.accel_l1_cntrl4.responseToL1Cache", 
                        "system.ruby.l2_cntrl0.GlobalRequestToL2Cache", 
                        "system.ruby.l2_cntrl0.L1RequestToL2Cache", 
                        "system.ruby.l2_cntrl0.responseToL2Cache", 
                        "system.ruby.dir_cntrl0.requestToDir", 
                        "system.ruby.dir_cntrl0.responseToDir", 
                        "system.ruby.dma_cntrl0.responseFromDir"
                    ], 
                    "role": "MASTER"
                }, 
                "endpoint_bandwidth": 1000, 
                "type": "SimpleNetwork", 
                "ruby_system": "system.ruby"
            }, 
            "name": "ruby", 
            "block_size_bytes": 64, 
            "access_backing_store": false, 
            "num_of_sequencers": 4, 
            "dir_cntrl0": {
                "system": "system", 
                "probe_filter_enabled": false, 
                "cluster_id": 0, 
                "cxx_class": "Directory_Controller", 
                "forwardFromDir": {
                    "peer": "system.ruby.network.slave[14]", 
                    "role": "MASTER"
                }, 
                "recycle_latency": 10, 
                "clk_domain": "system.clk_domain", 
                "version": 0, 
                "eventq_index": 0, 
                "memory": {
                    "peer": "system.ruby.crossbars.slave[1]", 
                    "role": "MASTER"
                }, 
                "directory_latency": 6, 
                "number_of_TBEs": 32, 
                "to_memory_controller_latency": 2, 
                "responseFromDir": {
                    "peer": "system.ruby.network.slave[13]", 
                    "role": "MASTER"
                }, 
                "transitions_per_cycle": 4, 
                "probeFilter": {
                    "tagArrayBanks": 8, 
                    "latency": 1, 
                    "is_icache": false, 
                    "name": "probeFilter", 
                    "eventq_index": 0, 
                    "dataArrayBanks": 8, 
                    "cxx_class": "CacheMemory", 
                    "tagAccessLatency": 4, 
                    "replacement_policy": "PSEUDO_LRU", 
                    "assoc": 8, 
                    "start_index_bit": 6, 
                    "dataAccessLatency": 4, 
                    "path": "system.ruby.dir_cntrl0.probeFilter", 
                    "resourceStalls": true, 
                    "type": "RubyCache", 
                    "size": 1073741824
                }, 
                "buffer_size": 0, 
                "ruby_system": "system.ruby", 
                "requestToDir": {
                    "peer": "system.ruby.network.master[13]", 
                    "role": "SLAVE"
                }, 
                "name": "dir_cntrl0", 
                "full_bit_dir_enabled": false, 
                "type": "Directory_Controller", 
                "responseToDir": {
                    "peer": "system.ruby.network.master[14]", 
                    "role": "SLAVE"
                }, 
                "directory": {
                    "name": "directory", 
                    "version": 0, 
                    "eventq_index": 0, 
                    "cxx_class": "DirectoryMemory", 
                    "path": "system.ruby.dir_cntrl0.directory", 
                    "type": "RubyDirectoryMemory", 
                    "numa_high_bit": 5, 
                    "size": 1073741824
                }, 
                "path": "system.ruby.dir_cntrl0"
            }
        }, 
        "dvfs_handler": {
            "enable": false, 
            "name": "dvfs_handler", 
            "sys_clk_domain": "system.clk_domain", 
            "transition_latency": 100000000, 
            "eventq_index": 0, 
            "cxx_class": "DVFSHandler", 
            "domains": [], 
            "path": "system.dvfs_handler", 
            "type": "DVFSHandler"
        }, 
        "work_end_exit_count": 0, 
        "type": "System", 
        "voltage_domain": {
            "name": "voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                "1.0"
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "cache_line_size": 64, 
        "boot_osflags": "a", 
        "sys_port_proxy": {
            "support_inst_reqs": true, 
            "slave": {
                "peer": [
                    "system.system_port"
                ], 
                "role": "SLAVE"
            }, 
            "name": "sys_port_proxy", 
            "support_data_reqs": true, 
            "clk_domain": "system.clk_domain", 
            "using_ruby_tester": false, 
            "system": "system", 
            "version": 0, 
            "eventq_index": 0, 
            "cxx_class": "RubyPortProxy", 
            "path": "system.sys_port_proxy", 
            "type": "RubyPortProxy", 
            "ruby_system": "system.ruby"
        }, 
        "work_cpus_ckpt_count": 0, 
        "work_begin_exit_count": 0, 
        "path": "system", 
        "cpu_clk_domain": {
            "name": "cpu_clk_domain", 
            "clock": [
                500
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.cpu_voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.cpu_clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "mem_mode": "timing", 
        "name": "system", 
        "init_param": 0, 
        "system_port": {
            "peer": "system.sys_port_proxy.slave[0]", 
            "role": "MASTER"
        }, 
        "load_addr_mask": 1099511627775, 
        "cpu": [
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "system": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Walker", 
                        "path": "system.cpu0.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.ruby.l1_cntrl0.sequencer.slave[3]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu0.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 0, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": true, 
                "smtIQThreshold": 100, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 100, 
                        "kvmInSE": false, 
                        "cxx_class": "LiveProcess", 
                        "executable": "/home/bachelor/andrew0325/gem5-aladdin/src/aladdin//MachSuite/stencil/stencil2d/stencil-stencil2d-gem5-accel", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "input": "cin", 
                        "ppid": 99, 
                        "type": "LiveProcess", 
                        "cwd": "/home/bachelor/andrew0325/gem5-aladdin/src/aladdin/MachSuite/stencil/stencil2d", 
                        "simpoint": 0, 
                        "euid": 100, 
                        "path": "system.cpu0.workload", 
                        "max_stack_size": 67108864, 
                        "name": "workload", 
                        "cmd": [
                            "/home/bachelor/andrew0325/gem5-aladdin/src/aladdin//MachSuite/stencil/stencil2d/stencil-stencil2d-gem5-accel"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "output": "cout"
                    }
                ], 
                "name": "cpu0", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu0.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu0.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu0.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu0.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu0.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu0.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu0.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu0.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu0.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu0.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu0.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.cpu0", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu0.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu0.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "int_master": {
                        "peer": "system.ruby.l1_cntrl0.sequencer.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "name": "interrupts", 
                    "pio": {
                        "peer": "system.ruby.l1_cntrl0.sequencer.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "int_slave": {
                        "peer": "system.ruby.l1_cntrl0.sequencer.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "pio_latency": 100000, 
                    "clk_domain": "system.cpu0.apic_clk_domain", 
                    "system": "system", 
                    "int_latency": 1000, 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::Interrupts", 
                    "path": "system.cpu0.interrupts", 
                    "pio_addr": 2305843009213693952, 
                    "type": "X86LocalApic"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "system": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Walker", 
                        "path": "system.cpu0.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.ruby.l1_cntrl0.sequencer.slave[4]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu0.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.ruby.l1_cntrl0.sequencer.slave[0]", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.ruby.l1_cntrl0.sequencer.slave[1]", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "apic_clk_domain": {
                    "name": "apic_clk_domain", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "eventq_index": 0, 
                    "cxx_class": "DerivedClockDomain", 
                    "path": "system.cpu0.apic_clk_domain", 
                    "type": "DerivedClockDomain", 
                    "clk_divider": 16
                }, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "system": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Walker", 
                        "path": "system.cpu1.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.ruby.l1_cntrl1.sequencer.slave[3]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu1.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 1, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": true, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu0.workload"
                ], 
                "name": "cpu1", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu1.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu1.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu1.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu1.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu1.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu1.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu1.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu1.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu1.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu1.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu1.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.cpu1", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu1.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu1.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "int_master": {
                        "peer": "system.ruby.l1_cntrl1.sequencer.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "name": "interrupts", 
                    "pio": {
                        "peer": "system.ruby.l1_cntrl1.sequencer.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "int_slave": {
                        "peer": "system.ruby.l1_cntrl1.sequencer.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "pio_latency": 100000, 
                    "clk_domain": "system.cpu1.apic_clk_domain", 
                    "system": "system", 
                    "int_latency": 1000, 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::Interrupts", 
                    "path": "system.cpu1.interrupts", 
                    "pio_addr": 2305843009213693952, 
                    "type": "X86LocalApic"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "system": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Walker", 
                        "path": "system.cpu1.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.ruby.l1_cntrl1.sequencer.slave[4]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu1.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.ruby.l1_cntrl1.sequencer.slave[0]", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.ruby.l1_cntrl1.sequencer.slave[1]", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "apic_clk_domain": {
                    "name": "apic_clk_domain", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "eventq_index": 0, 
                    "cxx_class": "DerivedClockDomain", 
                    "path": "system.cpu1.apic_clk_domain", 
                    "type": "DerivedClockDomain", 
                    "clk_divider": 16
                }, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "system": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Walker", 
                        "path": "system.cpu2.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.ruby.l1_cntrl2.sequencer.slave[3]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu2.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 2, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": true, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu0.workload"
                ], 
                "name": "cpu2", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu2.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu2.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu2.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu2.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu2.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu2.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu2.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu2.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu2.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu2.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu2.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.cpu2", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu2.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu2.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "int_master": {
                        "peer": "system.ruby.l1_cntrl2.sequencer.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "name": "interrupts", 
                    "pio": {
                        "peer": "system.ruby.l1_cntrl2.sequencer.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "int_slave": {
                        "peer": "system.ruby.l1_cntrl2.sequencer.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "pio_latency": 100000, 
                    "clk_domain": "system.cpu2.apic_clk_domain", 
                    "system": "system", 
                    "int_latency": 1000, 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::Interrupts", 
                    "path": "system.cpu2.interrupts", 
                    "pio_addr": 2305843009213693952, 
                    "type": "X86LocalApic"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "system": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Walker", 
                        "path": "system.cpu2.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.ruby.l1_cntrl2.sequencer.slave[4]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu2.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.ruby.l1_cntrl2.sequencer.slave[0]", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.ruby.l1_cntrl2.sequencer.slave[1]", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "apic_clk_domain": {
                    "name": "apic_clk_domain", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "eventq_index": 0, 
                    "cxx_class": "DerivedClockDomain", 
                    "path": "system.cpu2.apic_clk_domain", 
                    "type": "DerivedClockDomain", 
                    "clk_divider": 16
                }, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "system": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Walker", 
                        "path": "system.cpu3.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.ruby.l1_cntrl3.sequencer.slave[3]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu3.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 3, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": true, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu0.workload"
                ], 
                "name": "cpu3", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu3.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu3.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu3.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu3.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu3.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu3.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu3.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu3.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu3.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu3.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu3.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.cpu3", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu3.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu3.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "int_master": {
                        "peer": "system.ruby.l1_cntrl3.sequencer.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "name": "interrupts", 
                    "pio": {
                        "peer": "system.ruby.l1_cntrl3.sequencer.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "int_slave": {
                        "peer": "system.ruby.l1_cntrl3.sequencer.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "pio_latency": 100000, 
                    "clk_domain": "system.cpu3.apic_clk_domain", 
                    "system": "system", 
                    "int_latency": 1000, 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::Interrupts", 
                    "path": "system.cpu3.interrupts", 
                    "pio_addr": 2305843009213693952, 
                    "type": "X86LocalApic"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "system": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Walker", 
                        "path": "system.cpu3.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.ruby.l1_cntrl3.sequencer.slave[4]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu3.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.ruby.l1_cntrl3.sequencer.slave[0]", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.ruby.l1_cntrl3.sequencer.slave[1]", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "apic_clk_domain": {
                    "name": "apic_clk_domain", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "eventq_index": 0, 
                    "cxx_class": "DerivedClockDomain", 
                    "path": "system.cpu3.apic_clk_domain", 
                    "type": "DerivedClockDomain", 
                    "clk_divider": 16
                }, 
                "progress_interval": 0, 
                "LQEntries": 32
            }
        ], 
        "cpu_voltage_domain": {
            "name": "cpu_voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                "1.0"
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.cpu_voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "mem_ctrls": [
            {
                "static_frontend_latency": 10000, 
                "tRFC": 130000, 
                "activation_limit": 4, 
                "in_addr_map": true, 
                "IDD3N2": "0.034", 
                "tWTR": 7500, 
                "IDD52": "0.15", 
                "clk_domain": "system.clk_domain", 
                "channels": 2, 
                "write_buffer_size": 64, 
                "device_bus_width": 32, 
                "VDD": "1.8", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.026", 
                "port": {
                    "peer": "system.ruby.crossbars.master[0]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.0008", 
                "null": false, 
                "IDD2P1": "0.0", 
                "eventq_index": 0, 
                "tRRD": 10000, 
                "tRTW": 2500, 
                "IDD4R": "0.002", 
                "burst_length": 8, 
                "tRTP": 7500, 
                "IDD4W": "0.002", 
                "tWR": 15000, 
                "banks_per_rank": 8, 
                "devices_per_rank": 1, 
                "IDD2P02": "0.0", 
                "IDD6": "0.0", 
                "IDD5": "0.028", 
                "tRCD": 18000, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "IDD0": "0.008", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.06", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 1, 
                "page_policy": "open_adaptive", 
                "IDD4W2": "0.19", 
                "tCS": 2500, 
                "tCL": 15000, 
                "read_buffer_size": 32, 
                "conf_table_reported": true, 
                "tCK": 1250, 
                "tRAS": 42000, 
                "tRP": 18000, 
                "tBURST": 5000, 
                "path": "system.mem_ctrls0", 
                "tXP": 0, 
                "tXS": 0, 
                "addr_mapping": "RoRaBaCoCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.0", 
                "IDD3N": "0.002", 
                "name": "mem_ctrls0", 
                "tXSDLL": 0, 
                "device_size": 536870912, 
                "dll": false, 
                "tXAW": 50000, 
                "write_low_thresh_perc": 50, 
                "range": "0:1073741823", 
                "VDD2": "1.2", 
                "IDD2P12": "0.0", 
                "tRRD_L": 0, 
                "tXPDLL": 0, 
                "IDD4R2": "0.23", 
                "device_rowbuffer_size": 4096, 
                "static_backend_latency": 10000, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 3900000
            }, 
            {
                "static_frontend_latency": 10000, 
                "tRFC": 130000, 
                "activation_limit": 4, 
                "in_addr_map": true, 
                "IDD3N2": "0.034", 
                "tWTR": 7500, 
                "IDD52": "0.15", 
                "clk_domain": "system.clk_domain", 
                "channels": 2, 
                "write_buffer_size": 64, 
                "device_bus_width": 32, 
                "VDD": "1.8", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.026", 
                "port": {
                    "peer": "system.ruby.crossbars.master[1]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.0008", 
                "null": false, 
                "IDD2P1": "0.0", 
                "eventq_index": 0, 
                "tRRD": 10000, 
                "tRTW": 2500, 
                "IDD4R": "0.002", 
                "burst_length": 8, 
                "tRTP": 7500, 
                "IDD4W": "0.002", 
                "tWR": 15000, 
                "banks_per_rank": 8, 
                "devices_per_rank": 1, 
                "IDD2P02": "0.0", 
                "IDD6": "0.0", 
                "IDD5": "0.028", 
                "tRCD": 18000, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "IDD0": "0.008", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.06", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 1, 
                "page_policy": "open_adaptive", 
                "IDD4W2": "0.19", 
                "tCS": 2500, 
                "tCL": 15000, 
                "read_buffer_size": 32, 
                "conf_table_reported": true, 
                "tCK": 1250, 
                "tRAS": 42000, 
                "tRP": 18000, 
                "tBURST": 5000, 
                "path": "system.mem_ctrls1", 
                "tXP": 0, 
                "tXS": 0, 
                "addr_mapping": "RoRaBaCoCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.0", 
                "IDD3N": "0.002", 
                "name": "mem_ctrls1", 
                "tXSDLL": 0, 
                "device_size": 536870912, 
                "dll": false, 
                "tXAW": 50000, 
                "write_low_thresh_perc": 50, 
                "range": "0:1073741823", 
                "VDD2": "1.2", 
                "IDD2P12": "0.0", 
                "tRRD_L": 0, 
                "tXPDLL": 0, 
                "IDD4R2": "0.23", 
                "device_rowbuffer_size": 4096, 
                "static_backend_latency": 10000, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 3900000
            }
        ], 
        "num_work_ids": 16, 
        "datapaths": [
            {
                "cacheQueueSize": 32, 
                "acceleratorName": "datapath272", 
                "cacheAssoc": 1, 
                "cactiCacheConfig": "", 
                "cxx_class": "HybridDatapath", 
                "invalidateOnDmaStore": false, 
                "cacheHitLatency": 1, 
                "system": "system", 
                "ignoreCacheFlush": true, 
                "spadPorts": 1, 
                "benchName": "./outputs/stencil-stencil2d-gem5-accel", 
                "configFileName": "./stencil-stencil2d.cfg", 
                "traceFileName": "./dynamic_trace.gz", 
                "tlbCactiConfig": "./../../common/test_cacti_tlb.cfg", 
                "tlbHitLatency": 2, 
                "cycleTime": 1, 
                "dmaSetupOverhead": 0, 
                "tlbBandwidth": 3, 
                "isPerfectTranslation": true, 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        1000
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": "system.cpu_voltage_domain", 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.datapaths.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "eventq_index": 0, 
                "spad_port": {
                    "peer": "system.ruby.dma_cntrl0.dma_sequencer.slave", 
                    "role": "MASTER"
                }, 
                "multiChannelDMA": false, 
                "cacheSize": "16kB", 
                "pipelinedDma": false, 
                "type": "HybridDatapath", 
                "tlbMissLatency": 200, 
                "experimentName": "NULL", 
                "tlbAssoc": 0, 
                "l2cacheSize": "128kB", 
                "numOutStandingWalks": 4, 
                "tlbEntries": 64, 
                "tlbPageBytes": 4096, 
                "dmaFetchFromDRAM": false, 
                "maxDmaRequests": 8, 
                "cacheBandwidth": 4, 
                "path": "system.datapaths", 
                "cactiCacheQueueConfig": "", 
                "cache_port": {
                    "peer": "system.ruby.accel_l1_cntrl4.sequencer.slave[0]", 
                    "role": "MASTER"
                }, 
                "acceleratorId": 272, 
                "name": "datapaths", 
                "outputPrefix": "./outputs/stencil-stencil2d-gem5-accel", 
                "useDb": false, 
                "recordMemoryTrace": false, 
                "executeStandalone": false, 
                "enableStatsDump": false, 
                "dmaChunkSize": 64, 
                "cacheLineSize": 64
            }
        ], 
        "work_item_id": -1, 
        "work_begin_cpu_id_exit": -1
    }, 
    "time_sync_period": 100000000000, 
    "eventq_index": 0, 
    "time_sync_spin_threshold": 100000000, 
    "cxx_class": "Root", 
    "path": "root", 
    "time_sync_enable": false, 
    "type": "Root", 
    "full_system": false
}