#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Aug 31 12:30:20 2023
# Process ID: 14116
# Current directory: E:/FYP/FPGA_XILINX 2/Convert_Code_To_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21864 E:\FYP\FPGA_XILINX 2\Convert_Code_To_IP\Convert_Code_To_IP.xpr
# Log file: E:/FYP/FPGA_XILINX 2/Convert_Code_To_IP/vivado.log
# Journal file: E:/FYP/FPGA_XILINX 2/Convert_Code_To_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/FYP/FPGA_XILINX 2/Convert_Code_To_IP/Convert_Code_To_IP.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FYP/FPGA_XILINX 2/Convert_Code_To_IP/Convert_Code_To_IP.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 879.098 ; gain = 138.051
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 31 12:33:18 2023...
