
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
Options:	-log log/ 
Date:		Fri Aug  9 19:30:14 2024
Host:		item0110.item.uni-bremen.de (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*24cpus*Intel(R) Xeon(R) CPU X5650 @ 2.67GHz 12288KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[19:30:14.270225] Configured Lic search path (21.01-s002): 28211@item0096

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (193 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_lef_file /usrf01/prog/tsmc/40/cmos/lp/digital/Back_End/lef/tcbn40lpbwp12t40m1p_131a/lef/HVH_0d5_0/tcbn40lpbwp12t40m1p_10lm7X2ZRDL.lef
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_top_cell ibex_core
<CMD> set init_verilog ../do_syn/results/netlist_ibex_core.v
<CMD> set init_mmmc_file ibex_core.view
<CMD> init_design
#% Begin Load MMMC data ... (date=08/09 19:31:12, mem=808.1M)
#% End Load MMMC data ... (date=08/09 19:31:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=808.8M, current mem=808.8M)

Loading LEF file /usrf01/prog/tsmc/40/cmos/lp/digital/Back_End/lef/tcbn40lpbwp12t40m1p_131a/lef/HVH_0d5_0/tcbn40lpbwp12t40m1p_10lm7X2ZRDL.lef ...
Set DBUPerIGU to M2 pitch 280.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNABWP12T40M1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ibex_core.view
Reading worst timing library '/usrf01/prog/tsmc/40/cmos/lp/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp12t40m1p_200a/tcbn40lpbwp12t40m1pwc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'OD25DCAP64BWP12T40M1P'. The cell will only be used for analysis. (File /usrf01/prog/tsmc/40/cmos/lp/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp12t40m1p_200a/tcbn40lpbwp12t40m1pwc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD25DCAP32BWP12T40M1P'. The cell will only be used for analysis. (File /usrf01/prog/tsmc/40/cmos/lp/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp12t40m1p_200a/tcbn40lpbwp12t40m1pwc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD25DCAP16BWP12T40M1P'. The cell will only be used for analysis. (File /usrf01/prog/tsmc/40/cmos/lp/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp12t40m1p_200a/tcbn40lpbwp12t40m1pwc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAPBWP12T40M1P'. The cell will only be used for analysis. (File /usrf01/prog/tsmc/40/cmos/lp/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp12t40m1p_200a/tcbn40lpbwp12t40m1pwc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP8BWP12T40M1P'. The cell will only be used for analysis. (File /usrf01/prog/tsmc/40/cmos/lp/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp12t40m1p_200a/tcbn40lpbwp12t40m1pwc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP64BWP12T40M1P'. The cell will only be used for analysis. (File /usrf01/prog/tsmc/40/cmos/lp/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp12t40m1p_200a/tcbn40lpbwp12t40m1pwc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP4BWP12T40M1P'. The cell will only be used for analysis. (File /usrf01/prog/tsmc/40/cmos/lp/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp12t40m1p_200a/tcbn40lpbwp12t40m1pwc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP32BWP12T40M1P'. The cell will only be used for analysis. (File /usrf01/prog/tsmc/40/cmos/lp/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp12t40m1p_200a/tcbn40lpbwp12t40m1pwc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP16BWP12T40M1P'. The cell will only be used for analysis. (File /usrf01/prog/tsmc/40/cmos/lp/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp12t40m1p_200a/tcbn40lpbwp12t40m1pwc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNABWP12T40M1P'. The cell will only be used for analysis. (File /usrf01/prog/tsmc/40/cmos/lp/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp12t40m1p_200a/tcbn40lpbwp12t40m1pwc.lib)
Read 1633 cells in library 'tcbn40lpbwp12t40m1pwc' 
*** End library_loading (cpu=0.15min, real=0.15min, mem=89.5M, fe_cpu=0.82min, fe_real=1.13min, fe_mem=1215.2M) ***
#% Begin Load netlist data ... (date=08/09 19:31:22, mem=889.8M)
*** Begin netlist parsing (mem=1215.2M) ***
Created 1633 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../do_syn/results/netlist_ibex_core.v'

*** Memory Usage v#1 (Current mem = 1215.184M, initial mem = 476.043M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=1215.2M) ***
#% End Load netlist data ... (date=08/09 19:31:23, total cpu=0:00:00.2, real=0:00:01.0, peak res=924.7M, current mem=924.7M)
Set top cell to ibex_core.
Hooked 1633 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell ibex_core ...
*** Netlist is unique.
** info: there are 1738 modules.
** info: there are 13560 stdCell insts.

*** Memory Usage v#1 (Current mem = 1278.109M, initial mem = 476.043M) ***
**WARN: (IMPFP-3961):	The techSite 'gabcore12T' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'dcore12T' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore12T' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'bcoreExt12T' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 0.84 in M10 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in M9 is different from 0.8 defined in technology file in preferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2776):	The via resistance between layers M0 and M1 is not defined in the capacitance table file. The via resistance of 44 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6.7 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6.7 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 6.7 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 6.7 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 6.7 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 6.7 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 6.7 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.27 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M9 and M10 is not defined in the capacitance table file. The via resistance of 0.27 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M10 and M11 is not defined in the capacitance table file. The via resistance of 0.064 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.308 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.278 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.278 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.278 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.278 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.278 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.278 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.278 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.022 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.022 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M11 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: ana_wc
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/do_syn/results/post_syn_ibex_core.sdc' ...
Current (total cpu=0:00:51.4, real=0:01:11, peak res=1253.8M, current mem=1235.8M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/do_syn/results/post_syn_ibex_core.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/do_syn/results/post_syn_ibex_core.sdc, Line 10).

ibex_core
INFO (CTE): Reading of timing constraints file /usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/do_syn/results/post_syn_ibex_core.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1351.4M, current mem=1351.4M)
Current (total cpu=0:00:51.7, real=0:01:11, peak res=1351.4M, current mem=1351.4M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 1079
Total number of sequential cells: 543
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1BWP12T40M1P BUFFD0BWP12T40M1P BUFFD12BWP12T40M1P BUFFD16BWP12T40M1P BUFFXD0BWP12T40M1P BUFFD2BWP12T40M1P BUFFD3BWP12T40M1P BUFFD4BWP12T40M1P BUFFD6BWP12T40M1P BUFFD8BWP12T40M1P BUFFXD12BWP12T40M1P BUFFXD16BWP12T40M1P CKBD0BWP12T40M1P BUFFXD1BWP12T40M1P BUFFXD2BWP12T40M1P BUFFXD3BWP12T40M1P BUFFXD4BWP12T40M1P BUFFXD6BWP12T40M1P BUFFXD8BWP12T40M1P CKBD12BWP12T40M1P CKBD16BWP12T40M1P CKBD1BWP12T40M1P CKBD2BWP12T40M1P CKBD3BWP12T40M1P CKBD4BWP12T40M1P CKBD6BWP12T40M1P CKBD8BWP12T40M1P DCCKBD12BWP12T40M1P DCCKBD16BWP12T40M1P DCCKBD4BWP12T40M1P DCCKBD8BWP12T40M1P DEL025D1BWP12T40M1P DEL075D1BWP12T40M1P DEL050D1BWP12T40M1P
Total number of usable buffers: 34
List of unusable buffers: BUFFD20BWP12T40M1P BUFFD24BWP12T40M1P CKBD20BWP12T40M1P CKBD24BWP12T40M1P CKBD32BWP12T40M1P DCCKBD20BWP12T40M1P GBUFFD1BWP12T40M1P GBUFFD3BWP12T40M1P GBUFFD2BWP12T40M1P GBUFFD4BWP12T40M1P GBUFFD8BWP12T40M1P
Total number of unusable buffers: 11
List of usable inverters: CKND0BWP12T40M1P CKND12BWP12T40M1P CKND16BWP12T40M1P CKND1BWP12T40M1P CKND2BWP12T40M1P CKND3BWP12T40M1P CKND4BWP12T40M1P CKND6BWP12T40M1P CKND8BWP12T40M1P DCCKND12BWP12T40M1P DCCKND16BWP12T40M1P DCCKND4BWP12T40M1P DCCKND8BWP12T40M1P INVD0BWP12T40M1P INVD12BWP12T40M1P INVD15BWP12T40M1P INVD16BWP12T40M1P INVD18BWP12T40M1P INVD1BWP12T40M1P INVD1P75BWP12T40M1P INVD1P25BWP12T40M1P INVD2BWP12T40M1P INVD2P3BWP12T40M1P INVD3BWP12T40M1P INVD4BWP12T40M1P INVD6BWP12T40M1P INVD8BWP12T40M1P INVD9BWP12T40M1P INVOPTSAD12BWP12T40M1P INVOPTSAD16BWP12T40M1P INVOPTSAD18BWP12T40M1P INVOPTSAD6BWP12T40M1P INVOPTSAD8BWP12T40M1P
Total number of usable inverters: 33
List of unusable inverters: CKND20BWP12T40M1P CKND24BWP12T40M1P CKND32BWP12T40M1P DCCKND20BWP12T40M1P GINVD2BWP12T40M1P GINVD1BWP12T40M1P GINVD4BWP12T40M1P GINVD3BWP12T40M1P GINVD8BWP12T40M1P INVD20BWP12T40M1P INVD21BWP12T40M1P INVD24BWP12T40M1P INVD32BWP12T40M1P INVOPTSAD20BWP12T40M1P INVOPTSAD24BWP12T40M1P
Total number of unusable inverters: 15
List of identified usable delay cells: DEL125D1BWP12T40M1P DEL100D1BWP12T40M1P DEL150D1BWP12T40M1P DEL175D1BWP12T40M1P DEL1D1BWP12T40M1P DEL1P5D1BWP12T40M1P DEL200D1BWP12T40M1P DEL250D1BWP12T40M1P DEL225D1BWP12T40M1P DEL2D1BWP12T40M1P DEL500D1BWP12T40M1P
Total number of identified usable delay cells: 11
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPEXT-2766         11  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2776         11  The via resistance between layers %s and...
WARNING   TA-976               1  Path groups asserted by the group_path c...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
*** Message Summary: 40 warning(s), 0 error(s)

<CMD> saveDesign results/design_ibex_core/Init/init.enc
#% Begin save design ... (date=08/09 19:31:26, mem=1359.2M)
% Begin Save ccopt configuration ... (date=08/09 19:31:26, mem=1359.2M)
% End Save ccopt configuration ... (date=08/09 19:31:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1360.2M, current mem=1360.2M)
% Begin Save netlist data ... (date=08/09 19:31:26, mem=1360.2M)
Writing Binary DB to results/design_ibex_core/Init/init.enc.dat/ibex_core.v.bin in single-threaded mode...
% End Save netlist data ... (date=08/09 19:31:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1364.8M, current mem=1360.3M)
Saving symbol-table file ...
Saving congestion map file results/design_ibex_core/Init/init.enc.dat/ibex_core.route.congmap.gz ...
% Begin Save AAE data ... (date=08/09 19:31:27, mem=1361.1M)
Saving AAE Data ...
% End Save AAE data ... (date=08/09 19:31:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1361.1M, current mem=1361.1M)
Saving preference file results/design_ibex_core/Init/init.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=08/09 19:31:27, mem=1362.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=08/09 19:31:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=1363.3M, current mem=1363.3M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=08/09 19:31:28, mem=1363.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=08/09 19:31:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1363.4M, current mem=1363.4M)
% Begin Save routing data ... (date=08/09 19:31:28, mem=1363.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1681.1M) ***
% End Save routing data ... (date=08/09 19:31:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=1363.7M, current mem=1363.7M)
Saving property file results/design_ibex_core/Init/init.enc.dat/ibex_core.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1684.1M) ***
% Begin Save power constraints data ... (date=08/09 19:31:29, mem=1364.2M)
% End Save power constraints data ... (date=08/09 19:31:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1364.4M, current mem=1364.4M)
default_rc_corner
Generated self-contained design init.enc.dat
#% End save design ... (date=08/09 19:31:29, total cpu=0:00:00.9, real=0:00:03.0, peak res=1393.4M, current mem=1366.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> floorPlan -d 300 275 15 15 15 15
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 14.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 14.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 14.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 14.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-3961):	The techSite 'gabcore12T' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'dcore12T' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore12T' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'bcoreExt12T' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 0.84 in M10 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in M9 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> setPinConstraint -side {top bottom} -layer M2
**WARN: (IMPPTN-3837):	setPinConstraint command usage without specifying top-cell name will be obsolete in next major release. Command will enforce top-cell name using -cell option.
Constraint is applied to top level cell ibex_core.
<CMD> setPinConstraint -side {right left} -layer M3
**WARN: (IMPPTN-3837):	setPinConstraint command usage without specifying top-cell name will be obsolete in next major release. Command will enforce top-cell name using -cell option.
Constraint is applied to top level cell ibex_core.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -all
<CMD> globalNetConnect VSS -type pgpin -pin VSS -all
<CMD> globalNetConnect VDD -type tiehi
<CMD> globalNetConnect VSS -type tielo
<CMD> addRing -nets {VDD VSS} -follow core -layer {bottom M5 top M5 right M6 left M6} -width 4.2 -spacing 2.6 -offset 2
#% Begin addRing (date=08/09 19:31:29, mem=1367.5M)


viaInitial starts at Fri Aug  9 19:31:29 2024
viaInitial ends at Fri Aug  9 19:31:29 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1702.3M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M5   |        4       |       NA       |
|  VIA5  |        8       |        0       |
|   M6   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=08/09 19:31:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1369.8M, current mem=1369.8M)
<CMD> addStripe -nets {VDD VSS} -layer M6 -width 0.35 -spacing 2 -set_to_set_distance 40 -xleft_offset 30 -xright_offset 30
#% Begin addStripe (date=08/09 19:31:29, mem=1369.8M)
**WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
**WARN: (IMPPP-4022):	Option "-xright_offset" is obsolete and has been replaced by "-stop_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-stop_offset"..

Initialize fgc environment(mem: 1703.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 12 wires.
ViaGen created 24 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA5  |       24       |        0       |
|   M6   |       12       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=08/09 19:31:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1371.0M, current mem=1371.0M)
<CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M5 -width 0.35 -spacing 2 -set_to_set_distance 35 -ytop_offset 20 -ybottom_offset 30
#% Begin addStripe (date=08/09 19:31:29, mem=1371.0M)
**WARN: (IMPPP-4022):	Option "-ytop_offset" is obsolete and has been replaced by "-stop_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-stop_offset"..
**WARN: (IMPPP-4022):	Option "-ybottom_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..

Initialize fgc environment(mem: 1703.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 12 wires.
ViaGen created 96 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M5   |       12       |       NA       |
|  VIA5  |       96       |        0       |
+--------+----------------+----------------+
#% End addStripe (date=08/09 19:31:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1371.1M, current mem=1371.1M)
<CMD> sroute -allowLayerChange true
#% Begin sroute (date=08/09 19:31:29, mem=1371.1M)
*** Begin SPECIAL ROUTE on Fri Aug  9 19:31:29 2024 ***
SPECIAL ROUTE ran on directory: /usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/do_pr
SPECIAL ROUTE ran on machine: item0110.item.uni-bremen.de (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 1.73Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3205.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 23 layers, 11 routing layers, 1 overlap layer
Read in 1666 macros, 396 used
Read in 396 components
  396 core components: 396 unplaced, 0 placed, 0 fixed
Read in 264 logical pins
Read in 259 nets
Read in 2 special nets, 2 routed
Read in 792 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 292
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 146
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 3241.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 5 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Fri Aug  9 19:31:31 2024
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Fri Aug  9 19:31:31 2024
sroute created 446 wires.
ViaGen created 5840 vias, deleted 26 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       446      |       NA       |
|  VIA1  |      1168      |        0       |
|  VIA2  |      1168      |        0       |
|  VIA3  |      1168      |        0       |
|  VIA4  |      1168      |        0       |
|  VIA5  |      1168      |       26       |
+--------+----------------+----------------+
#% End sroute (date=08/09 19:31:31, total cpu=0:00:01.5, real=0:00:02.0, peak res=1425.0M, current mem=1390.8M)
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 1728.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:03.7  ELAPSED TIME: 4.00  MEM: 256.1M) ***

<CMD> timeDesign -prePlace -outDir ./reports/design_ibex_core/Floorplan -prefix Floorplan
*** timeDesign #1 [begin] : totSession cpu/real = 0:00:58.6/0:01:16.5 (0.8), mem = 1984.5M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1755.25 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1758.27)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 14043
End delay calculation. (MEM=1917.41 CPU=0:00:03.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1871.25 CPU=0:00:04.5 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:06.7 real=0:00:09.0 totSessionCpu=0:01:07 mem=1871.3M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 ana_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.015  | -0.015  | -0.009  | -0.006  |
|           TNS (ns):| -5.440  | -5.221  | -0.208  | -0.010  |
|    Violating Paths:|   743   |   706   |   35    |    2    |
|          All Paths:|  2196   |  1923   |   64    |  1834   |
+--------------------+---------+---------+---------+---------+

Density: 52.330%
------------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./reports/design_ibex_core/Floorplan
Total CPU time: 9.68 sec
Total Real time: 11.0 sec
Total Memory Usage: 1821.730469 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:09.7/0:00:11.4 (0.8), totSession cpu/real = 0:01:08.3/0:01:27.9 (0.8), mem = 1821.7M
<CMD> report_timing -format {instance pin cell net load slew delay arrival} > $rpt_dir/Timing_report_Floorplan.rpt
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1826.52)
Total number of fetched objects 14043
End delay calculation. (MEM=1886.74 CPU=0:00:03.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1886.74 CPU=0:00:03.9 REAL=0:00:04.0)
<CMD> timeDesign -prePlace -hold -expandedViews -numPaths 10 -outDir ./reports/design_ibex_core/Floorplan -prefix Floorplan
Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
*** timeDesign #2 [begin] : totSession cpu/real = 0:01:14.0/0:01:33.5 (0.8), mem = 1886.7M
**WARN: (IMPOPT-7319):	setDelayCalMode ignoreNetLoad true detected, reverting to false for non PrePlace flow
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1833)
Total number of fetched objects 14043
End delay calculation. (MEM=1892.21 CPU=0:00:03.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1892.21 CPU=0:00:03.9 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:05.0 totSessionCpu=0:01:20 mem=1892.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 ana_wc 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.484  |  0.046  |  0.097  | -0.484  |
|           TNS (ns):|-337.990 |  0.000  |  0.000  |-337.990 |
|    Violating Paths:|  1670   |    0    |    0    |  1670   |
|          All Paths:|  2096   |  1923   |   64    |  1734   |
+--------------------+---------+---------+---------+---------+
|ana_wc              | -0.484  |  0.046  |  0.097  | -0.484  |
|                    |-337.990 |  0.000  |  0.000  |-337.990 |
|                    |  1670   |    0    |    0    |  1670   |
|                    |  2096   |  1923   |   64    |  1734   |
+--------------------+---------+---------+---------+---------+

Density: 52.330%
------------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./reports/design_ibex_core/Floorplan
Total CPU time: 7.73 sec
Total Real time: 7.0 sec
Total Memory Usage: 1834.683594 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:07.7/0:00:07.7 (1.0), totSession cpu/real = 0:01:21.7/0:01:41.2 (0.8), mem = 1834.7M
<CMD> reportGateCount -stdCellOnly -outfile ./reports/design_ibex_core/Floorplan/stdGateCount.rpt
Gate area 0.7056 um^2
[0] ibex_core Gates=48789 Cells=13560 Area=34426.0 um^2
<CMD> saveDesign ./results/design_ibex_core/Floorplan/Floorplan.enc
#% Begin save design ... (date=08/09 19:31:59, mem=1484.4M)
% Begin Save ccopt configuration ... (date=08/09 19:31:59, mem=1484.4M)
% End Save ccopt configuration ... (date=08/09 19:31:59, total cpu=0:00:00.0, real=0:00:01.0, peak res=1484.6M, current mem=1484.6M)
% Begin Save netlist data ... (date=08/09 19:32:00, mem=1484.6M)
Writing Binary DB to ./results/design_ibex_core/Floorplan/Floorplan.enc.dat/ibex_core.v.bin in single-threaded mode...
% End Save netlist data ... (date=08/09 19:32:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1484.6M, current mem=1484.6M)
Saving symbol-table file ...
Saving congestion map file ./results/design_ibex_core/Floorplan/Floorplan.enc.dat/ibex_core.route.congmap.gz ...
% Begin Save AAE data ... (date=08/09 19:32:00, mem=1484.9M)
Saving AAE Data ...
% End Save AAE data ... (date=08/09 19:32:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1484.9M, current mem=1484.9M)
Saving preference file ./results/design_ibex_core/Floorplan/Floorplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=08/09 19:32:01, mem=1485.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=08/09 19:32:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=1485.3M, current mem=1485.3M)
Saving PG file ./results/design_ibex_core/Floorplan/Floorplan.enc.dat/ibex_core.pg.gz, version#2, (Created by Innovus v21.35-s114_1 on Fri Aug  9 19:32:01 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1835.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=08/09 19:32:02, mem=1485.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=08/09 19:32:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1485.6M, current mem=1485.6M)
% Begin Save routing data ... (date=08/09 19:32:02, mem=1485.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1835.2M) ***
% End Save routing data ... (date=08/09 19:32:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=1485.6M, current mem=1485.6M)
Saving property file ./results/design_ibex_core/Floorplan/Floorplan.enc.dat/ibex_core.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1838.2M) ***
% Begin Save power constraints data ... (date=08/09 19:32:02, mem=1485.6M)
% End Save power constraints data ... (date=08/09 19:32:02, total cpu=0:00:00.0, real=0:00:01.0, peak res=1485.6M, current mem=1485.6M)
default_rc_corner
Generated self-contained design Floorplan.enc.dat
#% End save design ... (date=08/09 19:32:03, total cpu=0:00:01.0, real=0:00:04.0, peak res=1485.9M, current mem=1485.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> all_constraint_modes -active
mysdc
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -congEffort high
<CMD> setPlaceMode -placeIOPins 1
<CMD> setPlaceMode -place_global_place_io_pins true
<CMD> place_opt_design
**INFO: User settings:
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setDelayCalMode -socv_accuracy_mode       low
setPlaceMode -place_global_cong_effort    high
setPlaceMode -place_global_place_io_pins  true
setAnalysisMode -analysisType             single
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               false
setAnalysisMode -clockPropagation         forcedIdeal

*** place_opt_design #1 [begin] : totSession cpu/real = 0:01:22.7/0:01:44.8 (0.8), mem = 1835.2M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:23.0/0:01:45.0 (0.8), mem = 1835.2M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 372 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.3) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 8157 (60.9%) nets
3		: 2898 (21.6%) nets
4     -	14	: 2035 (15.2%) nets
15    -	39	: 294 (2.2%) nets
40    -	79	: 16 (0.1%) nets
80    -	159	: 2 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 1 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
Scan chains were not defined.
#std cell=13231 (0 fixed + 13231 movable) #buf cell=0 #inv cell=1175 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=13403 #term=47283 #term/net=3.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=250
stdCell: 13231 single + 0 double + 0 multi
Total standard cell length = 20.2825 (mm), area = 0.0341 (mm^2)
Average module density = 0.518.
Density for the design = 0.518.
       = stdcell_area 144875 sites (34075 um^2) / alloc_area 279705 sites (65787 um^2).
Pin Density = 0.1690.
            = total # of pins 47283 / total area 279705.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.583e-08 (9.70e-09 6.13e-09)
              Est.  stn bbox = 1.673e-08 (1.03e-08 6.46e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1900.6M
Iteration  2: Total net bbox = 1.583e-08 (9.70e-09 6.13e-09)
              Est.  stn bbox = 1.673e-08 (1.03e-08 6.46e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1900.6M
*** Finished SKP initialization (cpu=0:00:14.2, real=0:00:14.0)***
Iteration  3: Total net bbox = 1.775e+03 (9.62e+02 8.13e+02)
              Est.  stn bbox = 2.048e+03 (1.11e+03 9.40e+02)
              cpu = 0:00:15.1 real = 0:00:15.0 mem = 2237.4M
Iteration  4: Total net bbox = 1.134e+05 (4.33e+04 7.02e+04)
              Est.  stn bbox = 1.372e+05 (5.30e+04 8.43e+04)
              cpu = 0:00:06.4 real = 0:00:06.0 mem = 2267.6M
Iteration  5: Total net bbox = 1.134e+05 (4.33e+04 7.02e+04)
              Est.  stn bbox = 1.372e+05 (5.30e+04 8.43e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2267.6M
Iteration  6: Total net bbox = 1.749e+05 (8.82e+04 8.67e+04)
              Est.  stn bbox = 2.194e+05 (1.11e+05 1.09e+05)
              cpu = 0:00:13.8 real = 0:00:14.0 mem = 2239.6M
Iteration  7: Total net bbox = 1.963e+05 (9.48e+04 1.02e+05)
              Est.  stn bbox = 2.423e+05 (1.18e+05 1.24e+05)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 2241.5M
Iteration  8: Total net bbox = 1.963e+05 (9.48e+04 1.02e+05)
              Est.  stn bbox = 2.423e+05 (1.18e+05 1.24e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2241.5M
Iteration  9: Total net bbox = 2.008e+05 (9.95e+04 1.01e+05)
              Est.  stn bbox = 2.492e+05 (1.24e+05 1.25e+05)
              cpu = 0:00:14.5 real = 0:00:14.0 mem = 2236.6M
Iteration 10: Total net bbox = 2.008e+05 (9.95e+04 1.01e+05)
              Est.  stn bbox = 2.492e+05 (1.24e+05 1.25e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2236.6M
Iteration 11: Total net bbox = 1.961e+05 (9.74e+04 9.87e+04)
              Est.  stn bbox = 2.444e+05 (1.22e+05 1.22e+05)
              cpu = 0:00:09.2 real = 0:00:09.0 mem = 2236.6M
Iteration 12: Total net bbox = 1.961e+05 (9.74e+04 9.87e+04)
              Est.  stn bbox = 2.444e+05 (1.22e+05 1.22e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2236.6M
Iteration 13: Total net bbox = 1.954e+05 (9.42e+04 1.01e+05)
              Est.  stn bbox = 2.413e+05 (1.17e+05 1.24e+05)
              cpu = 0:00:23.4 real = 0:00:24.0 mem = 2237.7M
Iteration 14: Total net bbox = 1.954e+05 (9.42e+04 1.01e+05)
              Est.  stn bbox = 2.413e+05 (1.17e+05 1.24e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2237.7M
Finished Global Placement (cpu=0:01:23, real=0:01:25, mem=2237.7M)
Keep Tdgp Graph and DB for later use
Info: 64 clock gating cells identified, 64 (on average) moved 448/7
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:50 mem=2237.7M) ***
Total net bbox length = 1.955e+05 (9.424e+04 1.012e+05) (ext = 1.208e+04)
Move report: Detail placement moves 13227 insts, mean move: 0.46 um, max move: 29.43 um 
	Max move on inst (ex_block_i/csa_tree_ADD_TC_OP_groupi_g14918): (90.33, 43.54) --> (84.42, 67.06)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 2261.7MB
Summary Report:
Instances move: 13227 (out of 13231 movable)
Instances flipped: 3
Mean displacement: 0.46 um
Max displacement: 29.43 um (Instance: ex_block_i/csa_tree_ADD_TC_OP_groupi_g14918) (90.331, 43.539) -> (84.42, 67.06)
	Length: 4 sites, height: 1 rows, site name: core12T, cell type: INVD1P75BWP12T40M1P
Total net bbox length = 1.906e+05 (8.932e+04 1.013e+05) (ext = 1.204e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 2261.7MB
*** Finished refinePlace (0:02:53 mem=2261.7M) ***
*** Finished Initial Placement (cpu=0:01:27, real=0:01:28, mem=2245.7M) ***
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
INFO: Assigning 2 floating pins in partition ibex_core.
Completed IO pin assignment.
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  ana_wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 10748 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 4278
[NR-eGR] #PG Blockages       : 10748
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 13403 nets ( ignored 0 )
[NR-eGR] There are 65 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13403
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13403 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.208276e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         8( 0.03%)   ( 0.03%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         8( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.43 seconds, mem = 2255.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1H)             0   45666 
[NR-eGR]  M2   (2V)         89054   70026 
[NR-eGR]  M3   (3H)        102337    3095 
[NR-eGR]  M4   (4V)         31863     439 
[NR-eGR]  M5   (5H)          6287       3 
[NR-eGR]  M6   (6V)             1       3 
[NR-eGR]  M7   (7H)             3       0 
[NR-eGR]  M8   (8V)             0       0 
[NR-eGR]  M9   (9H)             0       0 
[NR-eGR]  M10  (10V)            0       0 
[NR-eGR]  AP   (11H)            0       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total       229544  119232 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 190565um
[NR-eGR] Total length: 229544um, number of vias: 119232
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 11128um, number of vias: 6204
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.37 seconds, mem = 2255.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.9, real=0:00:01.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 1:31, real = 0: 1:32, mem = 2224.1M **
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:31.1/0:01:32.1 (1.0), totSession cpu/real = 0:02:54.1/0:03:17.1 (0.9), mem = 2224.1M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1822.3M, totSessionCpu=0:02:54 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:54.1/0:03:17.1 (0.9), mem = 2222.1M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1828.0M, totSessionCpu=0:02:57 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2228.11 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 10748 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 4278
[NR-eGR] #PG Blockages       : 10748
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 13403 nets ( ignored 0 )
[NR-eGR] There are 65 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13403
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13403 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.226202e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         8( 0.03%)   ( 0.03%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         8( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1H)             0   45666 
[NR-eGR]  M2   (2V)         89210   69903 
[NR-eGR]  M3   (3H)        102928    3246 
[NR-eGR]  M4   (4V)         32062     493 
[NR-eGR]  M5   (5H)          7008       9 
[NR-eGR]  M6   (6V)           216       2 
[NR-eGR]  M7   (7H)             7       0 
[NR-eGR]  M8   (8V)             0       0 
[NR-eGR]  M9   (9H)             0       0 
[NR-eGR]  M10  (10V)            0       0 
[NR-eGR]  AP   (11H)            0       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total       231432  119319 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 190565um
[NR-eGR] Total length: 231432um, number of vias: 119319
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 11460um, number of vias: 6218
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.83 sec, Real: 0.84 sec, Curr Mem: 2238.50 MB )
Extraction called for design 'ibex_core' of instances=13231 and nets=14841 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ibex_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2238.504M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2238.5)
Total number of fetched objects 13714
End delay calculation. (MEM=2273.71 CPU=0:00:04.0 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2273.71 CPU=0:00:04.8 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:06.4 real=0:00:07.0 totSessionCpu=0:03:07 mem=2273.7M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 ana_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.833  |
|           TNS (ns):| -3597.6 |
|    Violating Paths:|  1850   |
|          All Paths:|  2196   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     62 (62)      |   -0.021   |     63 (63)      |
|   max_tran     |    492 (3988)    |   -1.033   |    492 (3988)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.796%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1860.1M, totSessionCpu=0:03:07 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:13.2/0:00:13.5 (1.0), totSession cpu/real = 0:03:07.3/0:03:30.7 (0.9), mem = 2236.0M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2236.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2236.0M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:07.7/0:03:31.1 (0.9), mem = 2236.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:03:08.0/0:03:31.3 (0.9), mem = 2429.7M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:08.9/0:03:32.3 (0.9), mem = 2336.7M
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 65 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 22 candidate Buffer cells
*info: There are 20 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:03:12.9/0:03:36.3 (0.9), mem = 2355.5M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:13.1/0:03:36.5 (0.9), mem = 2355.5M
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 65 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:03:16.2/0:03:39.6 (0.9), mem = 2355.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:16.2/0:03:39.6 (0.9), mem = 2355.6M
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 65 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   870|  6195|    -1.09|   125|   125|    -0.03|     0|     0|     0|     0|    -2.83| -3597.63|       0|       0|       0| 51.80%|          |         |
|     8|    85|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -1.92| -2602.21|     396|       3|     438| 52.39%| 0:00:11.0|  2444.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.92| -2602.16|       5|       0|       3| 52.40%| 0:00:01.0|  2444.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:11.8 real=0:00:12.0 mem=2444.9M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:12.9/0:00:12.9 (1.0), totSession cpu/real = 0:03:29.1/0:03:52.5 (0.9), mem = 2365.9M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:35, real = 0:00:36, mem = 1970.0M, totSessionCpu=0:03:29 **

Active setup views:
 ana_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 65 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:29.4/0:03:52.8 (0.9), mem = 2404.0M
*info: 2 don't touch nets excluded
*info: 65 clock nets excluded
*info: 1111 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.925  TNS Slack -2602.156 
+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.925|-2602.156|   52.40%|   0:00:00.0| 2423.1M|    ana_wc|  default| cs_registers_i/mcycle_counter_i_counter_q_reg[25]/ |
|        |         |         |            |        |          |         | D                                                  |
|  -1.595|-2226.360|   52.55%|   0:00:18.0| 2449.3M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[381]/D |
|  -1.569|-2193.227|   52.64%|   0:00:06.0| 2454.9M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[381]/D |
|  -1.569|-2193.227|   52.64%|   0:00:02.0| 2460.5M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[381]/D |
|  -1.249|-1666.968|   53.27%|   0:00:34.0| 2470.0M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[367]/D |
|  -1.191|-1590.252|   53.40%|   0:00:18.0| 2489.1M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[367]/D |
|  -1.176|-1662.798|   53.46%|   0:00:04.0| 2489.1M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[367]/D |
|  -1.176|-1662.798|   53.46%|   0:00:02.0| 2489.1M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[367]/D |
|  -0.982|-1317.961|   54.59%|   0:00:21.0| 2489.1M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[671]/D |
|  -0.932|-1248.413|   54.68%|   0:00:13.0| 2489.1M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[671]/D |
|  -0.927|-1227.116|   54.74%|   0:00:04.0| 2486.1M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[671]/D |
|  -0.927|-1227.116|   54.74%|   0:00:01.0| 2486.1M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[671]/D |
|  -0.835|-1031.794|   55.43%|   0:00:15.0| 2486.1M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[575]/D |
|  -0.819| -997.055|   55.49%|   0:00:12.0| 2486.1M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[575]/D |
|  -0.808| -989.096|   55.52%|   0:00:03.0| 2486.1M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[575]/D |
|  -0.808| -989.096|   55.52%|   0:00:01.0| 2486.1M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[575]/D |
|  -0.787| -910.906|   56.72%|   0:00:14.0| 2486.1M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[319]/D |
|  -0.784| -911.185|   56.78%|   0:00:10.0| 2486.1M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[319]/D |
|  -0.783| -917.870|   56.83%|   0:00:04.0| 2486.1M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[319]/D |
|  -0.783| -917.870|   56.83%|   0:00:01.0| 2486.1M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[319]/D |
|  -0.746| -865.097|   57.72%|   0:00:12.0| 2486.1M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[991]/D |
|  -0.746| -879.676|   57.73%|   0:00:09.0| 2486.1M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[991]/D |
|  -0.746| -879.849|   57.77%|   0:00:03.0| 2486.1M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[991]/D |
|  -0.746| -879.849|   57.77%|   0:00:01.0| 2486.1M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[991]/D |
|  -0.754| -860.156|   58.73%|   0:00:10.0| 2486.1M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.754| -862.415|   58.75%|   0:00:08.0| 2486.1M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:03:46 real=0:03:46 mem=2486.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:03:46 real=0:03:46 mem=2486.1M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.754  TNS Slack -862.415 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:03:51.5/0:03:51.4 (1.0), totSession cpu/real = 0:07:20.9/0:07:44.1 (0.9), mem = 2379.0M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.754
*** Check timing (0:00:00.0)
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 65 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:21.3/0:07:44.5 (0.9), mem = 2436.2M
Reclaim Optimization WNS Slack -0.754  TNS Slack -862.415 Density 58.75
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   58.75%|        -|  -0.754|-862.415|   0:00:00.0| 2438.2M|
|   58.73%|        4|  -0.746|-859.901|   0:00:03.0| 2460.3M|
|   58.73%|        0|  -0.746|-859.901|   0:00:00.0| 2460.3M|
|   58.71%|       14|  -0.746|-859.552|   0:00:02.0| 2460.3M|
|   57.45%|     1691|  -0.708|-844.306|   0:00:25.0| 2460.3M|
|   57.33%|      132|  -0.702|-840.458|   0:00:04.0| 2460.3M|
|   57.32%|       22|  -0.702|-840.454|   0:00:01.0| 2460.3M|
|   57.32%|        2|  -0.702|-840.454|   0:00:00.0| 2460.3M|
|   57.32%|        0|  -0.702|-840.454|   0:00:00.0| 2460.3M|
|   57.32%|        0|  -0.702|-840.454|   0:00:00.0| 2460.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.702  TNS Slack -840.454 Density 57.32
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:37.7) (real = 0:00:37.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:37.7/0:00:37.7 (1.0), totSession cpu/real = 0:07:59.0/0:08:22.2 (1.0), mem = 2460.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:38, real=0:00:37, mem=2382.24M, totSessionCpu=0:07:59).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:59.4/0:08:22.7 (1.0), mem = 2382.2M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  ana_wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 10748 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3968
[NR-eGR] #PG Blockages       : 10748
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 13946 nets ( ignored 0 )
[NR-eGR] There are 65 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13944
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13944 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.240398e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        23( 0.08%)         2( 0.01%)         1( 0.00%)   ( 0.09%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total        23( 0.01%)         2( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.45 seconds, mem = 2391.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:03.2, real=0:00:04.0)***
Iteration  6: Total net bbox = 1.874e+05 (9.17e+04 9.58e+04)
              Est.  stn bbox = 2.260e+05 (1.11e+05 1.15e+05)
              cpu = 0:00:19.7 real = 0:00:20.0 mem = 2450.5M
Iteration  7: Total net bbox = 1.893e+05 (9.25e+04 9.69e+04)
              Est.  stn bbox = 2.300e+05 (1.13e+05 1.17e+05)
              cpu = 0:00:32.7 real = 0:00:33.0 mem = 2437.5M
Iteration  8: Total net bbox = 1.863e+05 (9.09e+04 9.54e+04)
              Est.  stn bbox = 2.270e+05 (1.11e+05 1.16e+05)
              cpu = 0:00:19.3 real = 0:00:19.0 mem = 2431.5M
Iteration  9: Total net bbox = 1.925e+05 (9.47e+04 9.78e+04)
              Est.  stn bbox = 2.335e+05 (1.15e+05 1.18e+05)
              cpu = 0:00:36.5 real = 0:00:37.0 mem = 2449.6M
Iteration 10: Total net bbox = 1.858e+05 (8.81e+04 9.77e+04)
              Est.  stn bbox = 2.245e+05 (1.07e+05 1.18e+05)
              cpu = 0:00:12.7 real = 0:00:13.0 mem = 2449.6M
Move report: Timing Driven Placement moves 13774 insts, mean move: 11.52 um, max move: 115.60 um 
	Max move on inst (gen_regfile_ff.register_file_i/FE_OFC1607_instr_rdata_id_17): (69.44, 139.30) --> (173.29, 127.55)

Finished Incremental Placement (cpu=0:02:06, real=0:02:06, mem=2449.6M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:10:07 mem=2449.6M) ***
Total net bbox length = 1.895e+05 (9.047e+04 9.907e+04) (ext = 1.172e+04)
Move report: Detail placement moves 13774 insts, mean move: 0.40 um, max move: 14.02 um 
	Max move on inst (cs_registers_i/g21472__8428): (147.01, 236.73) --> (133.00, 236.74)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 2449.6MB
Summary Report:
Instances move: 13774 (out of 13774 movable)
Instances flipped: 0
Mean displacement: 0.40 um
Max displacement: 14.02 um (Instance: cs_registers_i/g21472__8428) (147.014, 236.73) -> (133, 236.74)
	Length: 4 sites, height: 1 rows, site name: core12T, cell type: CKND2D1BWP12T40M1P
Total net bbox length = 1.839e+05 (8.469e+04 9.925e+04) (ext = 1.164e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2449.6MB
*** Finished refinePlace (0:10:09 mem=2449.6M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 10748 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3968
[NR-eGR] #PG Blockages       : 10748
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 13946 nets ( ignored 0 )
[NR-eGR] There are 65 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13946
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13946 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.082276e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         8( 0.03%)   ( 0.03%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         8( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.45 seconds, mem = 2425.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1H)             0   46717 
[NR-eGR]  M2   (2V)         82964   70425 
[NR-eGR]  M3   (3H)         96392    3354 
[NR-eGR]  M4   (4V)         32775     392 
[NR-eGR]  M5   (5H)          4885       6 
[NR-eGR]  M6   (6V)           152       0 
[NR-eGR]  M7   (7H)             0       0 
[NR-eGR]  M8   (8V)             0       0 
[NR-eGR]  M9   (9H)             0       0 
[NR-eGR]  M10  (10V)            0       0 
[NR-eGR]  AP   (11H)            0       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total       217168  120894 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 183945um
[NR-eGR] Total length: 217168um, number of vias: 120894
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 10163um, number of vias: 6060
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.39 seconds, mem = 2425.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:02:10, real=0:02:10)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2386.8M)
Extraction called for design 'ibex_core' of instances=13774 and nets=15395 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ibex_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2386.758M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:07:18, real = 0:07:18, mem = 1958.7M, totSessionCpu=0:10:12 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2380.85)
Total number of fetched objects 14257
End delay calculation. (MEM=2408.79 CPU=0:00:03.9 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2408.79 CPU=0:00:04.6 REAL=0:00:05.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:02:18.6/0:02:18.6 (1.0), totSession cpu/real = 0:10:18.0/0:10:41.3 (1.0), mem = 2408.8M
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:18.9/0:10:42.2 (1.0), mem = 2424.8M
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 65 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    10|    38|    -0.12|     0|     0|     0.00|     0|     0|     0|     0|    -0.83|  -926.36|       0|       0|       0| 57.32%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.82|  -925.15|       3|       0|       8| 57.32%| 0:00:00.0|  2479.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.82|  -925.15|       0|       0|       0| 57.32%| 0:00:00.0|  2479.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2479.0M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:10:22.9/0:10:46.2 (1.0), mem = 2390.9M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:07:29, real = 0:07:29, mem = 1985.5M, totSessionCpu=0:10:23 **
*** Timing NOT met, worst failing slack is -0.825
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 65 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:24.8/0:10:48.1 (1.0), mem = 2390.9M
*info: 2 don't touch nets excluded
*info: 65 clock nets excluded
*info: 1122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.825 TNS Slack -925.152 Density 57.32
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.457| -15.447|
|reg2cgate |-0.744| -29.580|
|reg2reg   |-0.825|-880.124|
|HEPG      |-0.825|-909.705|
|All Paths |-0.825|-925.152|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.825|   -0.825|-909.705| -925.152|   57.32%|   0:00:00.0| 2448.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.785|   -0.785|-873.886| -887.640|   57.33%|   0:00:02.0| 2470.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.775|   -0.775|-865.450| -879.232|   57.33%|   0:00:01.0| 2478.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.752|   -0.752|-850.743| -863.802|   57.34%|   0:00:01.0| 2478.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.732|   -0.732|-847.505| -860.563|   57.36%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[124]/D |
|  -0.726|   -0.726|-858.032| -871.090|   57.39%|   0:00:03.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.712|   -0.712|-849.975| -862.046|   57.40%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.708|   -0.708|-840.874| -850.858|   57.44%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.703|   -0.703|-839.149| -849.133|   57.45%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.699|   -0.699|-828.790| -838.386|   57.46%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.692|   -0.692|-826.391| -835.977|   57.47%|   0:00:02.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.704|   -0.704|-813.584| -823.136|   57.47%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.700|   -0.700|-811.391| -820.929|   57.47%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.687|   -0.687|-807.324| -816.861|   57.47%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.682|   -0.682|-805.206| -814.733|   57.48%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.677|   -0.677|-795.665| -805.467|   57.49%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.671|   -0.671|-792.199| -802.000|   57.52%|   0:00:03.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.664|   -0.664|-787.144| -796.946|   57.55%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.669|   -0.669|-785.573| -795.374|   57.56%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.657|   -0.657|-783.459| -793.260|   57.57%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.651|   -0.651|-778.029| -787.830|   57.58%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.648|   -0.648|-772.847| -782.564|   57.62%|   0:00:02.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.644|   -0.644|-769.875| -779.592|   57.65%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.641|   -0.641|-763.727| -773.444|   57.66%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.638|   -0.638|-762.451| -772.175|   57.69%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.632|   -0.632|-759.641| -768.491|   57.69%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.632|   -0.632|-756.171| -765.037|   57.74%|   0:00:02.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.631|   -0.631|-755.886| -764.752|   57.74%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.627|   -0.627|-749.622| -758.407|   57.75%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.626|   -0.626|-746.072| -754.854|   57.78%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.622|   -0.622|-745.489| -754.271|   57.79%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.620|   -0.620|-742.724| -751.509|   57.82%|   0:00:03.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.617|   -0.617|-736.932| -745.686|   57.84%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.617|   -0.617|-729.927| -738.657|   57.88%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.613|   -0.613|-730.015| -738.758|   57.88%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.613|   -0.613|-729.340| -738.084|   57.92%|   0:00:02.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.613|   -0.613|-729.305| -738.049|   57.92%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.612|   -0.612|-720.534| -728.017|   57.96%|   0:00:04.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.612|   -0.612|-711.920| -719.083|   57.98%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.612|   -0.612|-708.821| -715.928|   57.99%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.612|   -0.612|-699.358| -706.220|   58.07%|   0:00:04.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[445]/D |
|  -0.612|   -0.612|-697.060| -703.969|   58.10%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[445]/D |
|  -0.612|   -0.612|-691.831| -698.494|   58.17%|   0:00:04.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[792]/D |
|  -0.612|   -0.612|-691.356| -698.019|   58.18%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[792]/D |
|  -0.612|   -0.612|-688.503| -695.164|   58.21%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[792]/D |
|  -0.612|   -0.612|-683.107| -689.700|   58.29%|   0:00:03.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[760]/D |
|  -0.612|   -0.612|-680.863| -687.448|   58.33%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[760]/D |
|  -0.614|   -0.614|-676.508| -682.999|   58.37%|   0:00:03.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[350]/D |
|  -0.614|   -0.614|-675.393| -681.859|   58.39%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[350]/D |
|  -0.614|   -0.614|-673.985| -679.700|   58.43%|   0:00:02.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[350]/D |
|  -0.614|   -0.614|-669.114| -674.829|   58.52%|   0:00:03.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[924]/D |
|  -0.614|   -0.614|-667.915| -673.614|   58.53%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[924]/D |
|  -0.614|   -0.614|-666.291| -671.876|   58.56%|   0:00:02.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[924]/D |
|  -0.614|   -0.614|-665.531| -671.139|   58.65%|   0:00:02.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[605]/D |
|  -0.614|   -0.614|-664.934| -670.542|   58.65%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[605]/D |
|  -0.614|   -0.614|-664.827| -670.434|   58.68%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[605]/D |
|  -0.614|   -0.614|-660.107| -665.533|   58.73%|   0:00:03.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[827]/D |
|  -0.614|   -0.614|-660.046| -665.472|   58.73%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[827]/D |
|  -0.615|   -0.615|-659.973| -665.400|   58.78%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[827]/D |
|  -0.616|   -0.616|-656.221| -661.628|   58.86%|   0:00:03.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[863]/D |
|  -0.616|   -0.616|-655.940| -661.347|   58.86%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[863]/D |
|  -0.616|   -0.616|-652.421| -657.759|   58.96%|   0:00:04.0| 2497.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST46/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.616|   -0.616|-650.460| -655.805|   58.97%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[538]/D |
|  -0.616|   -0.616|-649.036| -654.332|   58.98%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[538]/D |
|  -0.616|   -0.616|-649.001| -654.298|   58.98%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[538]/D |
|  -0.616|   -0.616|-647.301| -652.550|   58.99%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[538]/D |
|  -0.616|   -0.616|-643.714| -648.944|   59.14%|   0:00:02.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[909]/D |
|  -0.616|   -0.616|-641.915| -647.133|   59.16%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[671]/D |
|  -0.616|   -0.616|-640.993| -646.201|   59.18%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[671]/D |
|  -0.616|   -0.616|-640.894| -646.102|   59.19%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[671]/D |
|  -0.617|   -0.617|-638.297| -643.493|   59.36%|   0:00:03.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[846]/D |
|  -0.617|   -0.617|-638.285| -643.478|   59.36%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[846]/D |
|  -0.617|   -0.617|-637.582| -642.775|   59.41%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[846]/D |
|  -0.617|   -0.617|-636.205| -641.378|   59.52%|   0:00:03.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[940]/D |
|  -0.617|   -0.617|-636.012| -641.185|   59.52%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[974]/D |
|  -0.617|   -0.617|-635.982| -641.155|   59.52%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[974]/D |
|  -0.617|   -0.617|-632.966| -638.084|   59.80%|   0:00:04.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[749]/D |
|  -0.617|   -0.617|-630.956| -636.137|   59.83%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[749]/D |
|  -0.617|   -0.617|-630.877| -636.058|   59.84%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[749]/D |
|  -0.617|   -0.617|-626.724| -631.834|   60.18%|   0:00:03.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[548]/D |
|  -0.617|   -0.617|-624.049| -629.159|   60.19%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[904]/D |
|  -0.617|   -0.617|-620.927| -626.038|   60.27%|   0:00:02.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[653]/D |
|  -0.617|   -0.617|-620.288| -625.397|   60.30%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[653]/D |
|  -0.617|   -0.617|-620.253| -625.362|   60.31%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[653]/D |
|  -0.617|   -0.617|-612.431| -617.366|   60.38%|   0:00:03.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[875]/D |
|  -0.617|   -0.617|-611.639| -616.537|   60.39%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[875]/D |
|  -0.617|   -0.617|-608.985| -613.299|   60.43%|   0:00:02.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[875]/D |
|  -0.617|   -0.617|-608.687| -612.999|   60.44%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[875]/D |
|  -0.617|   -0.617|-607.586| -611.884|   60.63%|   0:00:02.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[750]/D |
|  -0.617|   -0.617|-607.491| -611.788|   60.66%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[750]/D |
|  -0.617|   -0.617|-605.169| -609.452|   60.86%|   0:00:03.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[737]/D |
|  -0.617|   -0.617|-605.000| -609.273|   60.95%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[737]/D |
|  -0.617|   -0.617|-604.667| -608.940|   60.95%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[737]/D |
|  -0.617|   -0.617|-601.404| -605.582|   61.08%|   0:00:04.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[838]/D |
|  -0.617|   -0.617|-601.224| -605.403|   61.11%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[838]/D |
|  -0.617|   -0.617|-598.260| -602.408|   61.29%|   0:00:03.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[867]/D |
|  -0.617|   -0.617|-598.236| -602.384|   61.30%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[867]/D |
|  -0.617|   -0.617|-597.554| -601.702|   61.35%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[867]/D |
|  -0.617|   -0.617|-597.530| -601.678|   61.35%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[867]/D |
|  -0.617|   -0.617|-591.927| -596.060|   61.60%|   0:00:03.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/mcycle_counter_i_counter_q_reg[20]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.617|   -0.617|-591.863| -595.997|   61.63%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/mcycle_counter_i_counter_q_reg[20]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.617|   -0.617|-589.514| -593.551|   61.79%|   0:00:03.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/mcycle_counter_i_counter_q_reg[30]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.617|   -0.617|-588.979| -593.008|   61.83%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/mcycle_counter_i_counter_q_reg[30]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.617|   -0.617|-588.901| -592.930|   61.85%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/mcycle_counter_i_counter_q_reg[30]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.617|   -0.617|-586.767| -590.713|   62.10%|   0:00:03.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/mcycle_counter_i_counter_q_reg[47]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.617|   -0.617|-586.117| -590.063|   62.14%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/mcycle_counter_i_counter_q_reg[47]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.617|   -0.617|-586.086| -590.032|   62.14%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/mcycle_counter_i_counter_q_reg[47]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.617|   -0.617|-582.141| -585.986|   62.43%|   0:00:02.0| 2497.3M|    ana_wc|reg2cgate| cs_registers_i/RC_CG_HIER_INST2/RC_CGIC_INST/E     |
|  -0.617|   -0.617|-581.887| -585.733|   62.43%|   0:00:00.0| 2497.3M|    ana_wc|reg2cgate| cs_registers_i/RC_CG_HIER_INST2/RC_CGIC_INST/E     |
|  -0.617|   -0.617|-581.617| -585.463|   62.49%|   0:00:01.0| 2497.3M|    ana_wc|reg2cgate| cs_registers_i/RC_CG_HIER_INST2/RC_CGIC_INST/E     |
|  -0.617|   -0.617|-580.438| -584.288|   62.59%|   0:00:03.0| 2497.3M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[60]/D                     |
|  -0.617|   -0.617|-580.436| -584.286|   62.60%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[60]/D                     |
|  -0.617|   -0.617|-580.102| -583.951|   62.66%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[60]/D                     |
|  -0.617|   -0.617|-580.083| -583.933|   62.66%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[60]/D                     |
|  -0.617|   -0.617|-578.409| -582.250|   62.86%|   0:00:03.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/u_mtvec_csr_rdata_q_reg[8]/D        |
|  -0.617|   -0.617|-578.383| -582.224|   62.87%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/u_mtvec_csr_rdata_q_reg[8]/D        |
|  -0.617|   -0.617|-576.804| -580.657|   63.11%|   0:00:02.0| 2497.3M|    ana_wc|reg2cgate| cs_registers_i/u_mepc_csr_RC_CG_HIER_INST13/RC_CGI |
|        |         |        |         |         |            |        |          |         | C_INST/E                                           |
|  -0.617|   -0.617|-576.456| -580.310|   63.16%|   0:00:01.0| 2497.3M|    ana_wc|reg2cgate| cs_registers_i/u_mepc_csr_RC_CG_HIER_INST13/RC_CGI |
|        |         |        |         |         |            |        |          |         | C_INST/E                                           |
|  -0.617|   -0.617|-576.421| -580.274|   63.18%|   0:00:00.0| 2497.3M|    ana_wc|reg2cgate| cs_registers_i/u_mepc_csr_RC_CG_HIER_INST13/RC_CGI |
|        |         |        |         |         |            |        |          |         | C_INST/E                                           |
|  -0.617|   -0.617|-575.610| -579.383|   63.28%|   0:00:03.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/u_mtval_csr_rdata_q_reg[8]/D        |
|  -0.617|   -0.617|-575.593| -579.366|   63.28%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/u_dscratch0_csr_rdata_q_reg[17]/D   |
|  -0.617|   -0.617|-575.349| -579.110|   63.33%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/u_dscratch0_csr_rdata_q_reg[17]/D   |
|  -0.617|   -0.617|-574.289| -577.865|   63.51%|   0:00:03.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/u_mie_csr_rdata_q_reg[0]/D          |
|  -0.617|   -0.617|-574.212| -577.758|   63.51%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/u_mie_csr_rdata_q_reg[0]/D          |
|  -0.617|   -0.617|-574.182| -577.706|   63.52%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/u_mie_csr_rdata_q_reg[0]/D          |
|  -0.617|   -0.617|-573.517| -576.935|   63.57%|   0:00:02.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/u_mie_csr_rdata_q_reg[7]/D          |
|  -0.617|   -0.617|-573.448| -576.866|   63.58%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/u_mie_csr_rdata_q_reg[7]/D          |
|  -0.617|   -0.617|-572.304| -575.684|   63.75%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/u_mscratch_csr_rdata_q_reg[31]/D    |
|  -0.617|   -0.617|-570.911| -574.274|   63.98%|   0:00:02.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/u_mcause_csr_rdata_q_reg[0]/D       |
|  -0.617|   -0.617|-570.859| -574.222|   63.98%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/u_mcause_csr_rdata_q_reg[0]/D       |
|  -0.617|   -0.617|-570.511| -573.863|   64.05%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_f |
|        |         |        |         |         |            |        |          |         | etch_addr_q_reg[13]/D                              |
|  -0.617|   -0.617|-570.447| -573.787|   64.05%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/u_mscratch_csr_rdata_q_reg[29]/D    |
|  -0.617|   -0.617|-570.404| -573.729|   64.05%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/u_mscratch_csr_rdata_q_reg[29]/D    |
|  -0.617|   -0.617|-569.330| -572.587|   64.22%|   0:00:02.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/u_dscratch1_csr_rdata_q_reg[14]/D   |
|  -0.617|   -0.617|-568.597| -571.854|   64.37%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_f |
|        |         |        |         |         |            |        |          |         | ifo_i_instr_addr_q_reg[31]/D                       |
|  -0.617|   -0.617|-568.271| -571.492|   64.44%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_s |
|        |         |        |         |         |            |        |          |         | tored_addr_q_reg[21]/D                             |
|  -0.617|   -0.617|-568.266| -571.478|   64.45%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/u_mtval_csr_rdata_q_reg[3]/D        |
|  -0.617|   -0.617|-568.184| -571.396|   64.48%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| cs_registers_i/u_mtval_csr_rdata_q_reg[3]/D        |
|  -0.617|   -0.617|-567.873| -571.128|   64.57%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_s |
|        |         |        |         |         |            |        |          |         | tored_addr_q_reg[24]/D                             |
|  -0.617|   -0.617|-567.870| -571.120|   64.57%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_s |
|        |         |        |         |         |            |        |          |         | tored_addr_q_reg[24]/D                             |
|  -0.617|   -0.617|-567.858| -571.093|   64.59%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_s |
|        |         |        |         |         |            |        |          |         | tored_addr_q_reg[25]/D                             |
|  -0.617|   -0.617|-567.843| -571.044|   64.63%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_s |
|        |         |        |         |         |            |        |          |         | tored_addr_q_reg[27]/D                             |
|  -0.617|   -0.617|-567.826| -571.027|   64.65%|   0:00:00.0| 2497.3M|    ana_wc|  reg2reg| if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_s |
|        |         |        |         |         |            |        |          |         | tored_addr_q_reg[27]/D                             |
|  -0.617|   -0.617|-567.796| -570.997|   64.73%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_f |
|        |         |        |         |         |            |        |          |         | ifo_i_instr_addr_q_reg[26]/D                       |
|  -0.617|   -0.617|-567.796| -570.997|   64.73%|   0:00:01.0| 2497.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:01 real=0:03:01 mem=2497.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:05 real=0:03:05 mem=2497.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.269|  -3.201|
|reg2cgate |-0.478| -18.849|
|reg2reg   |-0.617|-548.947|
|HEPG      |-0.617|-567.796|
|All Paths |-0.617|-570.997|
+----------+------+--------+

Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (TnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:13:34.6/0:13:57.7 (1.0), mem = 2497.3M
Reclaim Optimization WNS Slack -0.617  TNS Slack -570.997 Density 64.73
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   64.73%|        -|  -0.617|-570.997|   0:00:00.0| 2497.3M|
|   64.65%|       39|  -0.617|-570.034|   0:00:02.0| 2497.3M|
|   63.89%|     1120|  -0.605|-616.608|   0:00:27.0| 2497.3M|
|   63.88%|       20|  -0.605|-616.456|   0:00:02.0| 2497.3M|
|   63.88%|        0|  -0.605|-616.456|   0:00:00.0| 2497.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.605  TNS Slack -616.456 Density 63.88
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 4698 skipped = 0, called in commitmove = 1140, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:30.9) (real = 0:00:31.0) **
*** AreaOpt #2 [finish] (TnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:30.9/0:00:30.9 (1.0), totSession cpu/real = 0:14:05.4/0:14:28.5 (1.0), mem = 2497.3M
End: Area Reclaim Optimization (cpu=0:00:31, real=0:00:31, mem=2478.26M, totSessionCpu=0:14:05).
** GigaOpt Optimizer WNS Slack -0.605 TNS Slack -616.456 Density 63.88
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.292|  -4.574|
|reg2cgate |-0.518| -21.530|
|reg2reg   |-0.605|-590.351|
|HEPG      |-0.605|-611.881|
|All Paths |-0.605|-616.456|
+----------+------+--------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:03:38 real=0:03:38 mem=2478.3M) ***

*** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:03:40.9/0:03:40.7 (1.0), totSession cpu/real = 0:14:05.6/0:14:28.8 (1.0), mem = 2398.2M
End: GigaOpt Optimization in TNS mode
*** IncrReplace #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:14:06.2/0:14:29.3 (1.0), mem = 2398.2M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  ana_wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 10748 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 5714
[NR-eGR] #PG Blockages       : 10748
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 14029 nets ( ignored 0 )
[NR-eGR] There are 65 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14029
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14029 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.117640e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       133( 0.46%)        12( 0.04%)         2( 0.01%)   ( 0.51%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       133( 0.05%)        12( 0.00%)         2( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.47 seconds, mem = 2408.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:03.7, real=0:00:03.0)***
Iteration  6: Total net bbox = 2.009e+05 (9.89e+04 1.02e+05)
              Est.  stn bbox = 2.423e+05 (1.20e+05 1.23e+05)
              cpu = 0:00:20.3 real = 0:00:20.0 mem = 2462.2M
Iteration  7: Total net bbox = 2.023e+05 (9.94e+04 1.03e+05)
              Est.  stn bbox = 2.450e+05 (1.21e+05 1.24e+05)
              cpu = 0:00:22.7 real = 0:00:23.0 mem = 2449.6M
Iteration  8: Total net bbox = 1.998e+05 (9.86e+04 1.01e+05)
              Est.  stn bbox = 2.427e+05 (1.20e+05 1.22e+05)
              cpu = 0:00:21.3 real = 0:00:21.0 mem = 2443.6M
Iteration  9: Total net bbox = 2.053e+05 (1.02e+05 1.03e+05)
              Est.  stn bbox = 2.483e+05 (1.24e+05 1.25e+05)
              cpu = 0:00:40.0 real = 0:00:40.0 mem = 2460.7M
Iteration 10: Total net bbox = 1.979e+05 (9.45e+04 1.03e+05)
              Est.  stn bbox = 2.385e+05 (1.14e+05 1.24e+05)
              cpu = 0:00:14.5 real = 0:00:14.0 mem = 2460.7M
Move report: Timing Driven Placement moves 13857 insts, mean move: 16.56 um, max move: 156.11 um 
	Max move on inst (gen_regfile_ff.register_file_i/FE_OCPC1770_instr_rdata_id_19): (53.62, 142.66) --> (187.89, 120.81)

Finished Incremental Placement (cpu=0:02:04, real=0:02:04, mem=2460.7M)
*** Starting refinePlace (0:16:11 mem=2460.7M) ***
Total net bbox length = 2.024e+05 (9.768e+04 1.047e+05) (ext = 1.201e+04)
Move report: Detail placement moves 13856 insts, mean move: 0.45 um, max move: 23.38 um 
	Max move on inst (FE_OFC875_data_addr_o_4): (62.40, 102.30) --> (39.06, 102.34)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2466.7MB
Summary Report:
Instances move: 13856 (out of 13857 movable)
Instances flipped: 0
Mean displacement: 0.45 um
Max displacement: 23.38 um (Instance: FE_OFC875_data_addr_o_4) (62.398, 102.296) -> (39.06, 102.34)
	Length: 4 sites, height: 1 rows, site name: core12T, cell type: CKBD1BWP12T40M1P
Total net bbox length = 1.965e+05 (9.150e+04 1.050e+05) (ext = 1.195e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 2466.7MB
*** Finished refinePlace (0:16:14 mem=2466.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 10748 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 5714
[NR-eGR] #PG Blockages       : 10748
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 14029 nets ( ignored 0 )
[NR-eGR] There are 65 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14029
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14029 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.212308e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        21( 0.07%)   ( 0.07%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        21( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.47 seconds, mem = 2445.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1H)             0   46328 
[NR-eGR]  M2   (2V)         79857   70796 
[NR-eGR]  M3   (3H)        102527    4508 
[NR-eGR]  M4   (4V)         41962     419 
[NR-eGR]  M5   (5H)          6105       9 
[NR-eGR]  M6   (6V)           155       2 
[NR-eGR]  M7   (7H)            46       0 
[NR-eGR]  M8   (8V)             0       0 
[NR-eGR]  M9   (9H)             0       0 
[NR-eGR]  M10  (10V)            0       0 
[NR-eGR]  AP   (11H)            0       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total       230651  122062 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 196486um
[NR-eGR] Total length: 230651um, number of vias: 122062
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 10991um, number of vias: 6245
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.41 seconds, mem = 2445.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:02:09, real=0:02:08)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2402.8M)
Extraction called for design 'ibex_core' of instances=13857 and nets=15478 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ibex_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2402.816M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:13:22, real = 0:13:23, mem = 1965.2M, totSessionCpu=0:16:17 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2396.91)
Total number of fetched objects 14340
End delay calculation. (MEM=2424.11 CPU=0:00:04.0 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2424.11 CPU=0:00:04.8 REAL=0:00:05.0)
*** IncrReplace #2 [finish] (place_opt_design #1) : cpu/real = 0:02:17.1/0:02:17.0 (1.0), totSession cpu/real = 0:16:23.3/0:16:46.4 (1.0), mem = 2424.1M
Begin: GigaOpt DRV Optimization
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:16:24.3/0:16:47.4 (1.0), mem = 2440.1M
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 65 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    58|   296|    -0.19|     0|     0|     0.00|     0|     0|     0|     0|    -0.70|  -701.22|       0|       0|       0| 63.88%|          |         |
|     1|    15|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.69|  -693.27|      30|       0|      31| 63.97%| 0:00:02.0|  2521.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.69|  -693.49|       0|       0|       1| 63.97%| 0:00:01.0|  2521.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.69|  -693.49|       0|       0|       0| 63.97%| 0:00:00.0|  2521.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=2521.4M) ***

*** Starting refinePlace (0:16:31 mem=2494.4M) ***
Total net bbox length = 1.967e+05 (9.162e+04 1.050e+05) (ext = 1.195e+04)
Move report: Detail placement moves 226 insts, mean move: 0.31 um, max move: 2.52 um 
	Max move on inst (if_stage_i/FE_OFC1804_n_327): (44.52, 102.34) --> (43.68, 104.02)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2496.3MB
Summary Report:
Instances move: 226 (out of 13887 movable)
Instances flipped: 0
Mean displacement: 0.31 um
Max displacement: 2.52 um (Instance: if_stage_i/FE_OFC1804_n_327) (44.52, 102.34) -> (43.68, 104.02)
	Length: 4 sites, height: 1 rows, site name: core12T, cell type: BUFFXD1BWP12T40M1P
Total net bbox length = 1.967e+05 (9.165e+04 1.050e+05) (ext = 1.195e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2496.3MB
*** Finished refinePlace (0:16:32 mem=2496.3M) ***
*** maximum move = 2.52 um ***
*** Finished re-routing un-routed nets (2493.3M) ***

*** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=2493.3M) ***
*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:08.4/0:00:08.4 (1.0), totSession cpu/real = 0:16:32.6/0:16:55.7 (1.0), mem = 2412.2M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.14min real=0.13min mem=2412.2M)
------------------------------------------------------------------

Setup views included:
 ana_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.686  | -0.686  | -0.548  | -0.339  |
|           TNS (ns):|-693.498 |-666.057 | -22.744 | -4.697  |
|    Violating Paths:|  1614   |  1529   |   52    |   33    |
|          All Paths:|  2196   |  1923   |   64    |  1834   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.968%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:13:39, real = 0:13:40, mem = 1998.3M, totSessionCpu=0:16:33 **
*** Timing NOT met, worst failing slack is -0.686
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 65 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:16:33.6/0:16:56.7 (1.0), mem = 2411.4M
*info: 2 don't touch nets excluded
*info: 65 clock nets excluded
*info: 1122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.686 TNS Slack -693.493 Density 63.97
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.339|  -4.697|
|reg2cgate |-0.548| -22.744|
|reg2reg   |-0.686|-666.053|
|HEPG      |-0.686|-688.796|
|All Paths |-0.686|-693.493|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.686|   -0.686|-688.796| -693.493|   63.97%|   0:00:00.0| 2468.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.670|   -0.670|-678.614| -683.022|   63.97%|   0:00:02.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.665|   -0.665|-676.848| -681.257|   63.98%|   0:00:00.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[124]/D |
|  -0.652|   -0.652|-670.838| -675.205|   64.01%|   0:00:01.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.648|   -0.648|-670.645| -675.008|   64.04%|   0:00:01.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/D  |
|  -0.631|   -0.631|-666.454| -670.823|   64.07%|   0:00:01.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[124]/D |
|  -0.631|   -0.631|-664.636| -669.022|   64.08%|   0:00:01.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[186]/D |
|  -0.634|   -0.634|-660.408| -664.791|   64.17%|   0:00:03.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[186]/D |
|  -0.628|   -0.628|-660.360| -664.744|   64.18%|   0:00:01.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[156]/D |
|  -0.619|   -0.619|-659.972| -664.348|   64.20%|   0:00:01.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.614|   -0.614|-653.276| -657.326|   64.25%|   0:00:01.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.610|   -0.610|-651.917| -655.963|   64.26%|   0:00:01.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.606|   -0.606|-649.017| -653.073|   64.31%|   0:00:01.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.598|   -0.598|-645.964| -649.953|   64.35%|   0:00:01.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.597|   -0.597|-642.497| -646.478|   64.40%|   0:00:01.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.587|   -0.587|-638.311| -642.292|   64.41%|   0:00:01.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.591|   -0.591|-637.214| -641.174|   64.47%|   0:00:02.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.581|   -0.581|-633.295| -637.255|   64.47%|   0:00:00.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.577|   -0.577|-628.040| -631.883|   64.55%|   0:00:02.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.570|   -0.570|-625.089| -628.932|   64.61%|   0:00:01.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.567|   -0.567|-623.633| -627.484|   64.68%|   0:00:03.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.573|   -0.573|-622.427| -626.248|   64.75%|   0:00:02.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.564|   -0.564|-616.802| -620.623|   64.75%|   0:00:00.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.563|   -0.563|-615.916| -619.757|   64.81%|   0:00:02.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.565|   -0.565|-614.964| -618.802|   64.83%|   0:00:00.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.564|   -0.564|-618.649| -622.487|   64.83%|   0:00:00.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.554|   -0.554|-607.734| -611.574|   65.05%|   0:00:06.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.556|   -0.556|-607.577| -611.417|   65.06%|   0:00:01.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.554|   -0.554|-607.555| -611.395|   65.06%|   0:00:00.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.541|   -0.541|-607.319| -611.159|   65.07%|   0:00:00.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.537|   -0.537|-606.183| -610.023|   65.08%|   0:00:01.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.538|   -0.538|-595.312| -599.152|   65.08%|   0:00:00.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[126]/D |
|  -0.537|   -0.537|-594.075| -597.915|   65.09%|   0:00:00.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.558|   -0.558|-593.376| -597.228|   65.34%|   0:00:06.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[60]/D  |
|  -0.554|   -0.554|-593.503| -597.355|   65.35%|   0:00:01.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[126]/D |
|  -0.547|   -0.547|-591.030| -594.883|   65.34%|   0:00:01.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.534|   -0.534|-586.940| -590.792|   65.40%|   0:00:00.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.536|   -0.536|-586.352| -590.171|   65.43%|   0:00:01.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.529|   -0.529|-584.802| -588.621|   65.44%|   0:00:01.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.524|   -0.524|-582.506| -586.289|   65.50%|   0:00:01.0| 2490.7M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST54/RC_CGIC_INST/E        |
|  -0.522|   -0.522|-567.827| -571.563|   65.57%|   0:00:02.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.519|   -0.519|-566.932| -570.675|   65.61%|   0:00:01.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.517|   -0.517|-565.773| -569.517|   65.66%|   0:00:02.0| 2490.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.517|   -0.517|-564.779| -568.495|   65.74%|   0:00:01.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[120]/D |
|  -0.528|   -0.528|-559.360| -563.035|   66.00%|   0:00:09.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.524|   -0.524|-551.205| -554.850|   66.12%|   0:00:04.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.522|   -0.522|-550.776| -554.421|   66.12%|   0:00:01.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.515|   -0.515|-550.242| -553.886|   66.14%|   0:00:00.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[116]/D |
|  -0.509|   -0.509|-544.785| -548.430|   66.18%|   0:00:01.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.504|   -0.504|-543.948| -547.593|   66.21%|   0:00:01.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[155]/D |
|  -0.500|   -0.500|-542.947| -546.592|   66.23%|   0:00:01.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[121]/D |
|  -0.498|   -0.498|-543.189| -546.832|   66.25%|   0:00:00.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[121]/D |
|  -0.493|   -0.493|-541.709| -545.352|   66.26%|   0:00:01.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[121]/D |
|  -0.486|   -0.486|-535.993| -539.631|   66.31%|   0:00:02.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[188]/D |
|  -0.488|   -0.488|-529.785| -533.427|   66.34%|   0:00:01.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[188]/D |
|  -0.490|   -0.490|-527.648| -531.291|   66.62%|   0:00:09.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[188]/D |
|  -0.492|   -0.492|-524.257| -527.884|   66.87%|   0:00:08.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[188]/D |
|  -0.488|   -0.488|-524.244| -527.870|   66.87%|   0:00:00.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[121]/D |
|  -0.484|   -0.484|-521.033| -524.659|   66.89%|   0:00:01.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[118]/D |
|  -0.477|   -0.477|-517.325| -520.952|   66.91%|   0:00:01.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[188]/D |
|  -0.472|   -0.472|-515.793| -519.420|   66.93%|   0:00:01.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[117]/D |
|  -0.468|   -0.468|-507.899| -511.411|   66.96%|   0:00:01.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[125]/D |
|  -0.467|   -0.467|-508.360| -511.872|   66.98%|   0:00:01.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[188]/D |
|  -0.465|   -0.465|-506.634| -510.146|   66.99%|   0:00:01.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[153]/D |
|  -0.460|   -0.460|-505.791| -509.303|   67.00%|   0:00:01.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[188]/D |
|  -0.455|   -0.455|-503.789| -507.301|   67.04%|   0:00:02.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.460|   -0.460|-503.286| -506.391|   67.11%|   0:00:02.0| 2509.7M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST54/RC_CGIC_INST/E        |
|  -0.453|   -0.453|-500.672| -503.760|   67.12%|   0:00:00.0| 2509.7M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.451|   -0.451|-496.785| -499.816|   67.16%|   0:00:02.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[188]/D |
|  -0.447|   -0.447|-507.520| -510.601|   67.21%|   0:00:01.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[119]/D |
|  -0.442|   -0.442|-503.775| -506.791|   67.32%|   0:00:03.0| 2509.7M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST54/RC_CGIC_INST/E        |
|  -0.442|   -0.442|-502.219| -505.191|   67.45%|   0:00:04.0| 2509.7M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.447|   -0.447|-499.716| -502.666|   67.52%|   0:00:01.0| 2509.7M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST54/RC_CGIC_INST/E        |
|  -0.436|   -0.436|-495.179| -498.129|   67.52%|   0:00:01.0| 2509.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[159]/D |
|  -0.431|   -0.431|-491.548| -494.463|   67.67%|   0:00:04.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[118]/D |
|  -0.428|   -0.428|-485.582| -488.476|   67.82%|   0:00:05.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[118]/D |
|  -0.418|   -0.418|-490.233| -493.204|   68.01%|   0:00:04.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[373]/D |
|  -0.414|   -0.414|-487.665| -490.566|   68.32%|   0:00:07.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[188]/D |
|  -0.412|   -0.412|-486.088| -488.932|   68.61%|   0:00:07.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[184]/D |
|  -0.407|   -0.407|-483.865| -486.710|   68.74%|   0:00:03.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[119]/D |
|  -0.405|   -0.405|-479.941| -482.764|   68.97%|   0:00:06.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[185]/D |
|  -0.403|   -0.403|-478.533| -481.335|   69.17%|   0:00:03.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[115]/D |
|  -0.402|   -0.402|-471.324| -474.129|   69.37%|   0:00:04.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[469]/D |
|  -0.399|   -0.399|-470.027| -472.832|   69.49%|   0:00:03.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[469]/D |
|  -0.399|   -0.399|-468.114| -470.910|   69.57%|   0:00:05.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[536]/D |
|  -0.397|   -0.397|-468.851| -471.634|   69.64%|   0:00:04.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[188]/D |
|  -0.397|   -0.397|-468.414| -471.200|   69.68%|   0:00:02.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[158]/D |
|  -0.394|   -0.394|-468.107| -470.882|   69.71%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[158]/D |
|  -0.388|   -0.388|-465.635| -468.394|   69.76%|   0:00:02.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[469]/D |
|  -0.386|   -0.386|-462.785| -465.703|   69.88%|   0:00:05.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[115]/D |
|  -0.383|   -0.383|-460.022| -462.880|   70.05%|   0:00:04.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[104]/D |
|  -0.383|   -0.383|-461.716| -464.653|   70.14%|   0:00:02.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[91]/D  |
|  -0.379|   -0.379|-459.773| -462.686|   70.21%|   0:00:04.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[91]/D  |
|  -0.375|   -0.375|-455.633| -458.538|   70.33%|   0:00:05.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[91]/D  |
|  -0.374|   -0.374|-455.001| -457.884|   70.46%|   0:00:05.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[115]/D |
|  -0.373|   -0.373|-453.168| -456.128|   70.60%|   0:00:02.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[158]/D |
|  -0.372|   -0.372|-450.594| -453.498|   70.76%|   0:00:03.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[116]/D |
|  -0.373|   -0.373|-448.046| -450.938|   70.89%|   0:00:03.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[116]/D |
|  -0.369|   -0.369|-447.216| -450.108|   70.90%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[116]/D |
|  -0.363|   -0.363|-443.210| -446.096|   70.98%|   0:00:04.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[116]/D |
|  -0.361|   -0.361|-440.163| -443.088|   71.09%|   0:00:06.0| 2490.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[693]/D |
|  -0.359|   -0.359|-435.896| -438.835|   71.27%|   0:00:07.0| 2509.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[378]/D |
|  -0.356|   -0.356|-433.374| -436.311|   71.42%|   0:00:06.0| 2509.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[91]/D  |
|  -0.354|   -0.354|-431.269| -434.206|   71.52%|   0:00:06.0| 2509.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[184]/D |
|  -0.354|   -0.354|-430.887| -433.780|   71.61%|   0:00:04.0| 2509.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[693]/D |
|  -0.352|   -0.352|-430.474| -433.385|   71.70%|   0:00:02.0| 2509.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[113]/D |
|  -0.347|   -0.347|-427.582| -430.523|   71.80%|   0:00:03.0| 2509.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[693]/D |
|  -0.350|   -0.350|-421.898| -424.831|   72.00%|   0:00:10.0| 2509.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[182]/D |
|  -0.346|   -0.346|-424.329| -427.255|   72.05%|   0:00:02.0| 2509.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[115]/D |
|  -0.349|   -0.349|-419.199| -422.127|   72.18%|   0:00:05.0| 2509.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.342|   -0.342|-417.903| -420.831|   72.19%|   0:00:01.0| 2509.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[143]/D |
|  -0.345|   -0.345|-417.203| -420.023|   72.30%|   0:00:09.0| 2509.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.340|   -0.340|-414.427| -417.232|   72.31%|   0:00:01.0| 2509.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[127]/D |
|  -0.338|   -0.338|-411.530| -414.189|   72.39%|   0:00:03.0| 2509.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[158]/D |
|  -0.336|   -0.336|-408.807| -411.454|   72.42%|   0:00:06.0| 2509.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[127]/D |
|  -0.336|   -0.336|-407.815| -410.438|   72.50%|   0:00:08.0| 2509.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[127]/D |
|  -0.338|   -0.338|-404.091| -406.616|   72.90%|   0:00:18.0| 2509.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.339|   -0.339|-400.780| -403.226|   73.33%|   0:00:10.0| 2509.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.338|   -0.338|-399.955| -402.402|   73.35%|   0:00:01.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.336|   -0.336|-398.231| -400.678|   73.41%|   0:00:08.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.336|   -0.336|-397.520| -399.966|   73.44%|   0:00:02.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.335|   -0.335|-397.448| -399.894|   73.45%|   0:00:02.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.334|   -0.334|-396.233| -398.681|   73.49%|   0:00:03.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.332|   -0.332|-395.669| -398.122|   73.49%|   0:00:02.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.331|   -0.331|-394.531| -396.984|   73.52%|   0:00:04.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.331|   -0.331|-394.369| -396.804|   73.56%|   0:00:04.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.329|   -0.329|-393.218| -395.630|   73.57%|   0:00:01.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.331|   -0.331|-392.538| -394.968|   73.66%|   0:00:11.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.329|   -0.329|-391.372| -393.803|   73.66%|   0:00:01.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.328|   -0.328|-391.100| -393.530|   73.66%|   0:00:00.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.327|   -0.327|-390.081| -392.511|   73.67%|   0:00:02.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.329|   -0.329|-387.873| -390.310|   74.00%|   0:00:14.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.327|   -0.327|-386.664| -389.072|   74.11%|   0:00:04.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.326|   -0.326|-386.009| -388.417|   74.11%|   0:00:00.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.326|   -0.326|-385.714| -388.122|   74.14%|   0:00:04.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.325|   -0.325|-385.629| -388.037|   74.16%|   0:00:08.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.326|   -0.326|-385.185| -387.593|   74.17%|   0:00:01.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.324|   -0.324|-383.930| -386.323|   74.25%|   0:00:04.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.324|   -0.324|-382.930| -385.323|   74.26%|   0:00:03.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.322|   -0.322|-381.919| -384.307|   74.29%|   0:00:06.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.323|   -0.323|-381.617| -384.007|   74.35%|   0:00:09.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.322|   -0.322|-381.451| -383.842|   74.35%|   0:00:00.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.320|   -0.320|-381.134| -383.525|   74.35%|   0:00:01.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.320|   -0.320|-379.803| -382.185|   74.39%|   0:00:03.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.319|   -0.319|-379.646| -382.027|   74.39%|   0:00:01.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.319|   -0.319|-379.005| -381.359|   74.44%|   0:00:04.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.319|   -0.319|-377.720| -380.079|   74.60%|   0:00:08.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.319|   -0.319|-377.517| -379.891|   74.70%|   0:00:08.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.319|   -0.319|-375.846| -378.206|   74.73%|   0:00:02.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.318|   -0.318|-375.331| -377.691|   74.73%|   0:00:02.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.318|   -0.318|-375.317| -377.677|   74.75%|   0:00:03.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.318|   -0.318|-374.895| -377.255|   74.74%|   0:00:02.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.318|   -0.318|-374.310| -376.671|   74.81%|   0:00:03.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.318|   -0.318|-374.285| -376.586|   74.83%|   0:00:02.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.318|   -0.318|-374.228| -376.529|   74.85%|   0:00:01.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.318|   -0.318|-373.646| -375.947|   74.87%|   0:00:01.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.318|   -0.318|-373.646| -375.947|   74.87%|   0:00:00.0| 2529.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:35 real=0:07:35 mem=2529.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.259|   -0.318|  -2.301| -375.947|   74.87%|   0:00:00.0| 2529.0M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.147|   -0.318|  -1.987| -375.104|   74.93%|   0:00:03.0| 2529.0M|    ana_wc|  default| instr_addr_o[31]                                   |
|  -0.142|   -0.318|  -1.776| -373.792|   74.98%|   0:00:02.0| 2529.0M|    ana_wc|  default| instr_addr_o[27]                                   |
|  -0.131|   -0.318|  -1.641| -372.921|   75.00%|   0:00:00.0| 2529.0M|    ana_wc|  default| instr_addr_o[27]                                   |
|  -0.124|   -0.318|  -1.564| -372.562|   75.02%|   0:00:03.0| 2529.0M|    ana_wc|  default| instr_addr_o[26]                                   |
|  -0.112|   -0.318|  -1.457| -372.319|   75.05%|   0:00:01.0| 2529.0M|    ana_wc|  default| instr_addr_o[28]                                   |
|  -0.106|   -0.318|  -1.388| -372.229|   75.07%|   0:00:01.0| 2529.0M|    ana_wc|  default| instr_addr_o[27]                                   |
|  -0.097|   -0.318|  -1.272| -372.105|   75.09%|   0:00:02.0| 2529.0M|    ana_wc|  default| instr_addr_o[27]                                   |
|  -0.084|   -0.318|  -1.148| -371.988|   75.10%|   0:00:00.0| 2529.0M|    ana_wc|  default| instr_addr_o[19]                                   |
|  -0.082|   -0.318|  -0.995| -371.823|   75.13%|   0:00:01.0| 2529.0M|    ana_wc|  default| instr_addr_o[28]                                   |
|  -0.078|   -0.318|  -0.913| -371.727|   75.14%|   0:00:01.0| 2529.0M|    ana_wc|  default| instr_addr_o[27]                                   |
|  -0.067|   -0.318|  -0.897| -371.681|   75.16%|   0:00:02.0| 2529.0M|    ana_wc|  default| instr_addr_o[27]                                   |
|  -0.059|   -0.318|  -0.761| -370.640|   75.17%|   0:00:01.0| 2529.0M|    ana_wc|  default| instr_addr_o[22]                                   |
|  -0.057|   -0.318|  -0.711| -370.626|   75.21%|   0:00:02.0| 2529.0M|    ana_wc|  default| instr_addr_o[29]                                   |
|  -0.051|   -0.318|  -0.637| -370.516|   75.22%|   0:00:01.0| 2529.0M|    ana_wc|  default| instr_addr_o[27]                                   |
|  -0.050|   -0.318|  -0.535| -370.415|   75.24%|   0:00:03.0| 2529.0M|    ana_wc|  default| instr_addr_o[28]                                   |
|  -0.044|   -0.318|  -0.469| -370.266|   75.27%|   0:00:00.0| 2529.0M|    ana_wc|  default| instr_addr_o[29]                                   |
|  -0.038|   -0.318|  -0.384| -369.872|   75.30%|   0:00:03.0| 2529.0M|    ana_wc|  default| instr_addr_o[28]                                   |
|  -0.035|   -0.318|  -0.353| -369.134|   75.32%|   0:00:04.0| 2529.0M|    ana_wc|  default| instr_addr_o[21]                                   |
|  -0.031|   -0.318|  -0.272| -368.780|   75.35%|   0:00:01.0| 2529.0M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.026|   -0.318|  -0.257| -368.690|   75.35%|   0:00:01.0| 2529.0M|    ana_wc|  default| instr_addr_o[27]                                   |
|  -0.022|   -0.318|  -0.176| -368.642|   75.37%|   0:00:01.0| 2529.0M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.018|   -0.318|  -0.156| -368.821|   75.39%|   0:00:03.0| 2529.0M|    ana_wc|  default| instr_addr_o[28]                                   |
|  -0.011|   -0.318|  -0.079| -368.250|   75.43%|   0:00:02.0| 2529.0M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.004|   -0.318|  -0.018| -367.533|   75.45%|   0:00:01.0| 2529.0M|    ana_wc|  default| instr_addr_o[18]                                   |
|   0.001|   -0.318|   0.000| -367.198|   75.49%|   0:00:07.0| 2529.0M|    ana_wc|  default| instr_addr_o[26]                                   |
|   0.003|   -0.319|   0.000| -367.288|   75.54%|   0:00:05.0| 2529.0M|    ana_wc|  default| instr_addr_o[28]                                   |
|   0.005|   -0.319|   0.000| -367.512|   75.55%|   0:00:06.0| 2529.0M|    ana_wc|  default| instr_addr_o[28]                                   |
|   0.008|   -0.319|   0.000| -367.577|   75.57%|   0:00:02.0| 2529.0M|    ana_wc|  default| instr_addr_o[28]                                   |
|   0.013|   -0.319|   0.000| -367.657|   75.58%|   0:00:01.0| 2529.0M|    ana_wc|  default| instr_addr_o[28]                                   |
|   0.018|   -0.319|   0.000| -367.384|   75.60%|   0:00:03.0| 2529.0M|    ana_wc|  default| instr_addr_o[28]                                   |
|   0.020|   -0.318|   0.000| -367.031|   75.64%|   0:00:12.0| 2529.0M|    ana_wc|  default| instr_addr_o[28]                                   |
|   0.020|   -0.318|   0.000| -367.031|   75.64%|   0:00:00.0| 2529.0M|    ana_wc|  default| instr_addr_o[28]                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:15 real=0:01:15 mem=2529.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:08:50 real=0:08:50 mem=2529.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.020|   0.000|
|reg2cgate |-0.297| -11.938|
|reg2reg   |-0.318|-355.093|
|HEPG      |-0.318|-367.031|
|All Paths |-0.318|-367.031|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.318 TNS Slack -367.031 Density 75.64
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:25:28.9/0:25:51.7 (1.0), mem = 2529.0M
Reclaim Optimization WNS Slack -0.318  TNS Slack -367.031 Density 75.64
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   75.64%|        -|  -0.318|-367.031|   0:00:00.0| 2529.0M|
|   75.43%|       80|  -0.318|-353.793|   0:00:04.0| 2529.0M|
|   74.06%|     1520|  -0.316|-357.124|   0:00:28.0| 2529.0M|
|   74.01%|       39|  -0.315|-357.117|   0:00:02.0| 2529.0M|
|   74.01%|        2|  -0.315|-357.117|   0:00:00.0| 2529.0M|
|   74.01%|        0|  -0.315|-357.117|   0:00:00.0| 2529.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.315  TNS Slack -357.117 Density 74.01
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M9 (z=9)  |         57 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 6251 skipped = 0, called in commitmove = 1561, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:34.6) (real = 0:00:34.0) **
*** AreaOpt #3 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:34.6/0:00:34.5 (1.0), totSession cpu/real = 0:26:03.4/0:26:26.2 (1.0), mem = 2529.0M
End: Area Reclaim Optimization (cpu=0:00:35, real=0:00:34, mem=2488.97M, totSessionCpu=0:26:03).
*** Starting refinePlace (0:26:04 mem=2489.0M) ***
Total net bbox length = 2.025e+05 (9.600e+04 1.065e+05) (ext = 1.196e+04)

Starting Small incrNP...

Move report: incrNP moves 9957 insts, mean move: 6.64 um, max move: 65.52 um 
	Max move on inst (gen_regfile_ff.register_file_i/FE_OCPC1847_rf_wdata_wb_ecc_31): (181.30, 179.62) --> (184.66, 117.46)
Finished incrNP (cpu=0:00:09.5, real=0:00:09.0, mem=2494.6M)
End of Small incrNP (cpu=0:00:09.5, real=0:00:09.0)
Move report: Detail placement moves 5571 insts, mean move: 0.42 um, max move: 4.90 um 
	Max move on inst (ex_block_i/FE_RC_220_0): (29.68, 85.54) --> (28.14, 88.90)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2494.6MB
Summary Report:
Instances move: 10717 (out of 14311 movable)
Instances flipped: 31
Mean displacement: 6.23 um
Max displacement: 65.52 um (Instance: gen_regfile_ff.register_file_i/FE_OCPC1847_rf_wdata_wb_ecc_31) (181.3, 179.62) -> (184.66, 117.46)
	Length: 18 sites, height: 1 rows, site name: core12T, cell type: BUFFXD8BWP12T40M1P
Total net bbox length = 2.123e+05 (1.043e+05 1.080e+05) (ext = 1.187e+04)
Runtime: CPU: 0:00:10.1 REAL: 0:00:10.0 MEM: 2494.6MB
*** Finished refinePlace (0:26:14 mem=2494.6M) ***
*** maximum move = 65.52 um ***
*** Finished re-routing un-routed nets (2491.6M) ***

*** Finish Physical Update (cpu=0:00:12.9 real=0:00:13.0 mem=2491.6M) ***
** GigaOpt Optimizer WNS Slack -0.386 TNS Slack -417.605 Density 74.01
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.062|  -0.586|
|reg2cgate |-0.344| -14.185|
|reg2reg   |-0.386|-402.834|
|HEPG      |-0.386|-417.019|
|All Paths |-0.386|-417.605|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.386|   -0.386|-417.019| -417.605|   74.01%|   0:00:00.0| 2491.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.371|   -0.371|-408.078| -408.667|   74.02%|   0:00:03.0| 2491.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.365|   -0.365|-408.438| -409.027|   74.05%|   0:00:01.0| 2491.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.357|   -0.357|-403.465| -404.054|   74.10%|   0:00:02.0| 2491.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.352|   -0.352|-400.277| -400.820|   74.13%|   0:00:02.0| 2491.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.353|   -0.353|-399.763| -400.346|   74.17%|   0:00:01.0| 2491.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.345|   -0.345|-396.402| -396.931|   74.19%|   0:00:01.0| 2491.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[191]/D |
|  -0.338|   -0.338|-399.365| -399.933|   74.78%|   0:00:26.0| 2529.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[479]/D |
|  -0.327|   -0.327|-395.828| -396.412|   74.86%|   0:00:02.0| 2529.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.326|   -0.326|-395.343| -395.754|   74.94%|   0:00:03.0| 2529.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[921]/D |
|  -0.324|   -0.324|-390.338| -390.686|   75.01%|   0:00:02.0| 2529.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[921]/D |
|  -0.319|   -0.319|-387.461| -387.756|   75.07%|   0:00:03.0| 2529.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[921]/D |
|  -0.321|   -0.321|-384.686| -384.978|   75.21%|   0:00:03.0| 2529.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[438]/D |
|  -0.320|   -0.320|-383.139| -383.433|   75.25%|   0:00:01.0| 2529.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[793]/D |
|  -0.317|   -0.317|-384.064| -384.541|   75.26%|   0:00:02.0| 2529.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[793]/D |
|  -0.313|   -0.313|-376.162| -376.538|   75.39%|   0:00:03.0| 2529.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[115]/D |
|  -0.310|   -0.310|-370.944| -371.269|   75.50%|   0:00:04.0| 2529.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[91]/D  |
|  -0.314|   -0.314|-365.573| -365.962|   75.68%|   0:00:07.0| 2529.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.303|   -0.303|-363.363| -363.757|   75.69%|   0:00:01.0| 2529.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.305|   -0.305|-358.724| -359.007|   75.85%|   0:00:11.0| 2529.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[889]/D |
|  -0.300|   -0.300|-356.707| -357.000|   75.98%|   0:00:03.0| 2529.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.299|   -0.299|-352.898| -353.206|   76.26%|   0:00:08.0| 2529.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.296|   -0.296|-351.591| -351.899|   76.37%|   0:00:01.0| 2529.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[599]/D |
|  -0.297|   -0.297|-339.395| -339.646|   76.57%|   0:00:12.0| 2529.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.296|   -0.296|-340.297| -340.483|   76.60%|   0:00:02.0| 2529.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.294|   -0.294|-333.930| -334.113|   77.34%|   0:00:21.0| 2529.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[889]/D |
|  -0.292|   -0.292|-331.356| -331.531|   77.42%|   0:00:06.0| 2529.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.289|   -0.289|-329.736| -329.911|   77.50%|   0:00:03.0| 2529.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.289|   -0.289|-326.693| -326.836|   77.63%|   0:00:12.0| 2491.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.288|   -0.288|-326.270| -326.413|   77.70%|   0:00:01.0| 2491.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.289|   -0.289|-325.990| -326.132|   77.77%|   0:00:06.0| 2491.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.287|   -0.287|-325.370| -325.512|   77.77%|   0:00:01.0| 2491.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.285|   -0.285|-324.579| -324.721|   77.79%|   0:00:01.0| 2511.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.285|   -0.285|-321.171| -321.279|   77.87%|   0:00:08.0| 2511.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.287|   -0.287|-320.732| -320.835|   77.98%|   0:00:04.0| 2511.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.286|   -0.286|-318.029| -318.125|   78.65%|   0:00:13.0| 2511.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.286|   -0.286|-316.206| -316.283|   79.22%|   0:00:13.0| 2511.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.286|   -0.286|-315.652| -315.728|   79.23%|   0:00:00.0| 2511.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.286|   -0.286|-314.410| -314.490|   79.61%|   0:00:06.0| 2511.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.286|   -0.286|-313.129| -313.210|   79.83%|   0:00:04.0| 2511.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.286|   -0.286|-313.129| -313.210|   79.83%|   0:00:00.0| 2511.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:23 real=0:03:23 mem=2511.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.022|   -0.286|  -0.081| -313.210|   79.83%|   0:00:00.0| 2511.0M|    ana_wc|  default| instr_addr_o[22]                                   |
|   0.007|   -0.286|   0.000| -312.982|   79.88%|   0:00:02.0| 2511.0M|    ana_wc|  default| data_wdata_o[9]                                    |
|   0.017|   -0.286|   0.000| -312.892|   79.91%|   0:00:02.0| 2511.0M|    ana_wc|  default| instr_addr_o[18]                                   |
|   0.026|   -0.286|   0.000| -312.576|   79.97%|   0:00:03.0| 2511.0M|    ana_wc|  default| instr_addr_o[30]                                   |
|   0.026|   -0.286|   0.000| -312.576|   79.97%|   0:00:00.0| 2511.0M|    ana_wc|  default| instr_addr_o[30]                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.3 real=0:00:07.0 mem=2511.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:30 real=0:03:30 mem=2511.0M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.026|   0.000|
|reg2cgate |-0.275| -10.963|
|reg2reg   |-0.286|-301.613|
|HEPG      |-0.286|-312.576|
|All Paths |-0.286|-312.576|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.286 TNS Slack -312.576 Density 79.97
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:29:48.5/0:30:11.1 (1.0), mem = 2511.0M
Reclaim Optimization WNS Slack -0.286  TNS Slack -312.576 Density 79.97
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   79.97%|        -|  -0.286|-312.576|   0:00:00.0| 2511.0M|
|   79.88%|       39|  -0.286|-312.265|   0:00:04.0| 2511.0M|
|   78.72%|     1412|  -0.282|-315.986|   0:00:26.0| 2511.0M|
|   78.71%|       26|  -0.282|-315.758|   0:00:01.0| 2511.0M|
|   78.71%|        0|  -0.282|-315.758|   0:00:01.0| 2511.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.282  TNS Slack -315.758 Density 78.71
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M9 (z=9)  |         71 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 5969 skipped = 0, called in commitmove = 1438, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:32.3) (real = 0:00:33.0) **
*** AreaOpt #4 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:32.3/0:00:32.3 (1.0), totSession cpu/real = 0:30:20.8/0:30:43.4 (1.0), mem = 2511.0M
End: Area Reclaim Optimization (cpu=0:00:32, real=0:00:33, mem=2492.00M, totSessionCpu=0:30:21).
*** Starting refinePlace (0:30:21 mem=2492.0M) ***
Total net bbox length = 2.150e+05 (1.061e+05 1.090e+05) (ext = 1.191e+04)

Starting Small incrNP...

Move report: incrNP moves 9731 insts, mean move: 4.72 um, max move: 33.88 um 
	Max move on inst (gen_regfile_ff.register_file_i/FE_OCPC1847_rf_wdata_wb_ecc_31): (184.66, 117.46) --> (181.02, 87.22)
Finished incrNP (cpu=0:00:07.4, real=0:00:07.0, mem=2497.6M)
End of Small incrNP (cpu=0:00:07.4, real=0:00:07.0)
Move report: Detail placement moves 6641 insts, mean move: 0.52 um, max move: 6.44 um 
	Max move on inst (gen_regfile_ff.register_file_i/g26623): (186.90, 95.62) --> (193.34, 95.62)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2497.6MB
Summary Report:
Instances move: 10434 (out of 14386 movable)
Instances flipped: 7
Mean displacement: 4.50 um
Max displacement: 34.86 um (Instance: gen_regfile_ff.register_file_i/FE_OCPC1847_rf_wdata_wb_ecc_31) (184.66, 117.46) -> (180.04, 87.22)
	Length: 14 sites, height: 1 rows, site name: core12T, cell type: BUFFXD6BWP12T40M1P
Total net bbox length = 2.160e+05 (1.073e+05 1.087e+05) (ext = 1.181e+04)
Runtime: CPU: 0:00:08.0 REAL: 0:00:08.0 MEM: 2497.6MB
*** Finished refinePlace (0:30:29 mem=2497.6M) ***
*** maximum move = 34.86 um ***
*** Finished re-routing un-routed nets (2493.6M) ***

*** Finish Physical Update (cpu=0:00:10.1 real=0:00:10.0 mem=2493.6M) ***
** GigaOpt Optimizer WNS Slack -0.315 TNS Slack -344.428 Density 78.71
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.028|  -0.078|
|reg2cgate |-0.303| -12.053|
|reg2reg   |-0.315|-332.298|
|HEPG      |-0.315|-344.350|
|All Paths |-0.315|-344.428|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.315|   -0.315|-344.350| -344.428|   78.71%|   0:00:00.0| 2493.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[761]/D |
|  -0.302|   -0.302|-335.174| -335.239|   78.73%|   0:00:02.0| 2493.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[761]/D |
|  -0.298|   -0.298|-326.058| -326.142|   78.82%|   0:00:04.0| 2512.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.303|   -0.303|-323.809| -323.892|   78.90%|   0:00:03.0| 2512.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[91]/D  |
|  -0.299|   -0.299|-330.124| -330.206|   79.51%|   0:00:37.0| 2531.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[91]/D  |
|  -0.296|   -0.296|-329.835| -329.916|   79.54%|   0:00:05.0| 2531.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.288|   -0.288|-324.915| -324.997|   79.60%|   0:00:01.0| 2531.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.283|   -0.283|-333.783| -333.875|   79.75%|   0:00:12.0| 2531.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[91]/D  |
|  -0.288|   -0.288|-322.718| -322.806|   79.91%|   0:00:11.0| 2531.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.280|   -0.280|-319.616| -319.704|   79.93%|   0:00:00.0| 2531.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.272|   -0.272|-317.287| -317.375|   80.00%|   0:00:02.0| 2531.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.275|   -0.275|-313.224| -313.288|   80.29%|   0:00:28.0| 2531.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.265|   -0.265|-310.619| -310.684|   80.35%|   0:00:02.0| 2531.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[91]/D  |
|  -0.277|   -0.277|-307.362| -307.401|   80.50%|   0:00:05.0| 2531.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[91]/D  |
|  -0.268|   -0.268|-305.397| -305.436|   80.50%|   0:00:00.0| 2531.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[91]/D  |
|  -0.269|   -0.269|-305.005| -305.044|   80.49%|   0:00:01.0| 2531.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[91]/D  |
|  -0.268|   -0.268|-301.019| -301.062|   81.83%|   0:00:35.0| 2541.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[91]/D  |
|  -0.265|   -0.265|-299.995| -300.038|   81.84%|   0:00:01.0| 2541.3M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST54/RC_CGIC_INST/E        |
|  -0.263|   -0.263|-297.746| -297.768|   81.92%|   0:00:05.0| 2541.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[601]/D |
|  -0.262|   -0.262|-296.624| -296.636|   81.97%|   0:00:05.0| 2541.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.262|   -0.262|-295.947| -295.959|   82.01%|   0:00:05.0| 2541.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[110]/D |
|  -0.261|   -0.261|-295.890| -295.902|   82.08%|   0:00:08.0| 2541.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[956]/D |
|  -0.259|   -0.259|-293.058| -293.072|   82.14%|   0:00:02.0| 2541.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.258|   -0.258|-291.765| -291.779|   82.21%|   0:00:07.0| 2541.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.256|   -0.256|-290.742| -290.756|   82.27%|   0:00:11.0| 2541.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[60]/D  |
|  -0.256|   -0.256|-289.528| -289.545|   82.30%|   0:00:05.0| 2541.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.259|   -0.259|-287.560| -287.581|   82.97%|   0:00:19.0| 2541.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.259|   -0.259|-285.299| -285.317|   83.35%|   0:00:07.0| 2541.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.259|   -0.259|-285.128| -285.146|   83.35%|   0:00:00.0| 2541.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.259|   -0.259|-285.084| -285.102|   83.58%|   0:00:04.0| 2541.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.259|   -0.259|-285.013| -285.031|   83.70%|   0:00:02.0| 2541.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.259|   -0.259|-285.013| -285.031|   83.70%|   0:00:00.0| 2541.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:49 real=0:03:49 mem=2541.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.009|   -0.259|  -0.018| -285.031|   83.70%|   0:00:00.0| 2541.3M|    ana_wc|  default| instr_addr_o[21]                                   |
|   0.003|   -0.259|   0.000| -284.722|   83.70%|   0:00:01.0| 2541.3M|    ana_wc|  default| instr_addr_o[30]                                   |
|   0.009|   -0.259|   0.000| -284.722|   83.70%|   0:00:01.0| 2541.3M|    ana_wc|  default| instr_addr_o[30]                                   |
|   0.015|   -0.259|   0.000| -284.722|   83.72%|   0:00:00.0| 2541.3M|    ana_wc|  default| instr_addr_o[30]                                   |
|   0.025|   -0.259|   0.000| -284.678|   83.73%|   0:00:01.0| 2541.3M|    ana_wc|  default| data_wdata_o[22]                                   |
|   0.025|   -0.259|   0.000| -284.678|   83.73%|   0:00:00.0| 2541.3M|    ana_wc|  default| data_wdata_o[22]                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:03.0 mem=2541.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:53 real=0:03:52 mem=2541.3M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.025|   0.000|
|reg2cgate |-0.253|  -9.985|
|reg2reg   |-0.259|-274.693|
|HEPG      |-0.259|-284.678|
|All Paths |-0.259|-284.678|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.259 TNS Slack -284.678 Density 83.73
Begin: Area Reclaim Optimization
*** AreaOpt #5 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:34:25.6/0:34:48.0 (1.0), mem = 2541.3M
Reclaim Optimization WNS Slack -0.259  TNS Slack -284.678 Density 83.73
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   83.73%|        -|  -0.259|-284.678|   0:00:00.0| 2541.3M|
|   83.69%|       18|  -0.259|-278.679|   0:00:03.0| 2541.3M|
|   82.31%|     1568|  -0.248|-276.159|   0:00:27.0| 2541.3M|
|   82.28%|       37|  -0.248|-275.660|   0:00:01.0| 2541.3M|
|   82.28%|        0|  -0.248|-275.660|   0:00:01.0| 2541.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.248  TNS Slack -275.660 Density 82.28
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M9 (z=9)  |         85 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 6567 skipped = 0, called in commitmove = 1605, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:32.5) (real = 0:00:33.0) **
*** AreaOpt #5 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:32.5/0:00:32.5 (1.0), totSession cpu/real = 0:34:58.0/0:35:20.5 (1.0), mem = 2541.3M
End: Area Reclaim Optimization (cpu=0:00:32, real=0:00:33, mem=2503.25M, totSessionCpu=0:34:58).
*** Starting refinePlace (0:34:58 mem=2503.3M) ***
Total net bbox length = 2.181e+05 (1.087e+05 1.094e+05) (ext = 1.184e+04)

Starting Small incrNP...

Move report: incrNP moves 11919 insts, mean move: 7.44 um, max move: 89.46 um 
	Max move on inst (id_stage_i/FE_RC_158_0): (98.42, 154.42) --> (150.92, 191.38)
Finished incrNP (cpu=0:00:15.5, real=0:00:15.0, mem=2509.6M)
End of Small incrNP (cpu=0:00:15.5, real=0:00:15.0)
Move report: Detail placement moves 6862 insts, mean move: 0.47 um, max move: 5.74 um 
	Max move on inst (gen_regfile_ff.register_file_i/g25804): (228.20, 75.46) --> (232.26, 73.78)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2509.6MB
Summary Report:
Instances move: 12065 (out of 14466 movable)
Instances flipped: 9
Mean displacement: 7.40 um
Max displacement: 89.74 um (Instance: id_stage_i/FE_RC_158_0) (98.42, 154.42) -> (151.2, 191.38)
	Length: 3 sites, height: 1 rows, site name: core12T, cell type: INVD1BWP12T40M1P
Total net bbox length = 2.274e+05 (1.103e+05 1.171e+05) (ext = 1.115e+04)
Runtime: CPU: 0:00:16.1 REAL: 0:00:16.0 MEM: 2509.6MB
*** Finished refinePlace (0:35:14 mem=2509.6M) ***
*** maximum move = 89.74 um ***
*** Finished re-routing un-routed nets (2505.6M) ***

*** Finish Physical Update (cpu=0:00:20.0 real=0:00:20.0 mem=2505.6M) ***
** GigaOpt Optimizer WNS Slack -0.367 TNS Slack -375.277 Density 82.28
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.053|  -1.137|
|reg2cgate |-0.329| -13.838|
|reg2reg   |-0.367|-360.302|
|HEPG      |-0.367|-374.140|
|All Paths |-0.367|-375.277|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.367|   -0.367|-374.140| -375.277|   82.28%|   0:00:00.0| 2505.6M|    ana_wc|  reg2reg| cs_registers_i/u_mtval_csr_rdata_q_reg[22]/D       |
|  -0.337|   -0.337|-366.639| -367.776|   82.29%|   0:00:01.0| 2505.6M|    ana_wc|  reg2reg| cs_registers_i/u_mtval_csr_rdata_q_reg[22]/D       |
|  -0.327|   -0.327|-357.637| -358.222|   82.30%|   0:00:01.0| 2505.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[132]/D |
|  -0.316|   -0.316|-349.477| -350.059|   82.35%|   0:00:01.0| 2505.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[109]/D |
|  -0.305|   -0.305|-332.943| -333.525|   82.39%|   0:00:01.0| 2505.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[132]/D |
|  -0.302|   -0.302|-333.982| -334.557|   82.41%|   0:00:01.0| 2505.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[132]/D |
|  -0.296|   -0.296|-331.430| -332.064|   82.50%|   0:00:05.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[109]/D |
|  -0.290|   -0.290|-326.967| -327.048|   82.53%|   0:00:01.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[378]/D |
|  -0.292|   -0.292|-325.005| -325.077|   82.64%|   0:00:06.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[250]/D |
|  -0.283|   -0.283|-325.686| -325.763|   82.65%|   0:00:02.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[55]/D  |
|  -0.287|   -0.287|-318.988| -319.027|   82.85%|   0:00:07.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[279]/D |
|  -0.282|   -0.282|-318.527| -318.556|   82.93%|   0:00:01.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[862]/D |
|  -0.280|   -0.280|-314.986| -315.170|   83.24%|   0:00:32.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[894]/D |
|  -0.281|   -0.281|-309.569| -309.606|   83.27%|   0:00:02.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.280|   -0.280|-309.365| -309.403|   83.30%|   0:00:00.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.277|   -0.277|-307.706| -307.744|   83.31%|   0:00:01.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.273|   -0.273|-304.933| -304.970|   83.39%|   0:00:03.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.271|   -0.271|-305.139| -305.177|   83.47%|   0:00:05.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.270|   -0.270|-301.130| -301.157|   83.54%|   0:00:05.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[862]/D |
|  -0.273|   -0.273|-297.353| -297.386|   83.59%|   0:00:02.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[862]/D |
|  -0.268|   -0.268|-299.909| -299.936|   83.62%|   0:00:01.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.268|   -0.268|-298.698| -298.725|   83.68%|   0:00:03.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.267|   -0.267|-297.921| -297.966|   83.68%|   0:00:02.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.266|   -0.266|-296.743| -296.788|   83.71%|   0:00:04.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.264|   -0.264|-295.831| -295.875|   83.74%|   0:00:02.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.268|   -0.268|-294.458| -294.502|   83.83%|   0:00:04.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[862]/D |
|  -0.268|   -0.268|-296.968| -297.020|   83.89%|   0:00:03.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.269|   -0.269|-294.090| -294.115|   84.41%|   0:00:16.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.269|   -0.269|-292.168| -292.186|   85.00%|   0:00:12.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[862]/D |
|  -0.263|   -0.263|-296.069| -296.088|   85.04%|   0:00:04.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.262|   -0.262|-292.825| -292.845|   85.12%|   0:00:03.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.260|   -0.260|-292.024| -292.045|   85.13%|   0:00:03.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.259|   -0.259|-291.242| -291.253|   85.18%|   0:00:06.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.257|   -0.257|-290.396| -290.407|   85.22%|   0:00:07.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.257|   -0.257|-289.333| -289.341|   85.26%|   0:00:07.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.257|   -0.257|-289.293| -289.301|   85.27%|   0:00:00.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.258|   -0.258|-286.888| -286.889|   85.80%|   0:00:16.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.257|   -0.257|-284.457| -284.457|   86.20%|   0:00:13.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.257|   -0.257|-285.267| -285.267|   86.20%|   0:00:02.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.256|   -0.256|-283.821| -283.821|   86.23%|   0:00:02.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.256|   -0.256|-283.619| -283.619|   86.24%|   0:00:03.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.257|   -0.257|-283.123| -283.123|   86.39%|   0:00:05.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.257|   -0.257|-282.879| -282.879|   86.46%|   0:00:03.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.257|   -0.257|-282.842| -282.842|   86.51%|   0:00:03.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.257|   -0.257|-282.842| -282.842|   86.51%|   0:00:00.0| 2543.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:22 real=0:03:21 mem=2543.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|   0.001|   -0.257|   0.000| -282.842|   86.51%|   0:00:00.0| 2543.8M|    ana_wc|  default| data_wdata_o[22]                                   |
|   0.004|   -0.257|   0.000| -281.056|   86.52%|   0:00:02.0| 2543.8M|    ana_wc|  default| instr_addr_o[29]                                   |
|   0.016|   -0.257|   0.000| -281.964|   86.53%|   0:00:00.0| 2543.8M|    ana_wc|  default| instr_addr_o[21]                                   |
|   0.019|   -0.257|   0.000| -280.989|   86.57%|   0:00:03.0| 2543.8M|    ana_wc|  default| instr_addr_o[20]                                   |
|   0.019|   -0.257|   0.000| -280.989|   86.57%|   0:00:00.0| 2543.8M|    ana_wc|  default| instr_addr_o[20]                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.6 real=0:00:05.0 mem=2543.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:26 real=0:03:26 mem=2543.8M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.019|   0.000|
|reg2cgate |-0.239|  -8.976|
|reg2reg   |-0.257|-272.013|
|HEPG      |-0.257|-280.989|
|All Paths |-0.257|-280.989|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.257 TNS Slack -280.989 Density 86.57
Begin: Area Reclaim Optimization
*** AreaOpt #6 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:38:46.5/0:39:08.7 (1.0), mem = 2543.8M
Reclaim Optimization WNS Slack -0.257  TNS Slack -280.989 Density 86.57
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   86.57%|        -|  -0.257|-280.989|   0:00:00.0| 2543.8M|
|   86.52%|       26|  -0.257|-268.726|   0:00:03.0| 2543.8M|
|   84.74%|     1692|  -0.244|-265.368|   0:00:28.0| 2543.8M|
|   84.70%|       49|  -0.244|-265.274|   0:00:03.0| 2543.8M|
|   84.70%|        3|  -0.244|-265.274|   0:00:00.0| 2543.8M|
|   84.70%|        1|  -0.244|-265.274|   0:00:00.0| 2543.8M|
|   84.70%|        1|  -0.244|-265.274|   0:00:00.0| 2543.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.244  TNS Slack -265.274 Density 84.70
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M9 (z=9)  |         94 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 7480 skipped = 0, called in commitmove = 1746, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:35.3) (real = 0:00:35.0) **
*** AreaOpt #6 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:35.3/0:00:35.3 (1.0), totSession cpu/real = 0:39:21.9/0:39:44.1 (1.0), mem = 2543.8M
End: Area Reclaim Optimization (cpu=0:00:35, real=0:00:35, mem=2505.79M, totSessionCpu=0:39:22).
*** Starting refinePlace (0:39:22 mem=2503.8M) ***
Total net bbox length = 2.291e+05 (1.115e+05 1.176e+05) (ext = 1.120e+04)

Starting Small incrNP...

Move report: incrNP moves 13692 insts, mean move: 5.93 um, max move: 68.04 um 
	Max move on inst (cs_registers_i/FE_RC_886_0): (73.78, 176.26) --> (141.82, 176.26)
Finished incrNP (cpu=0:00:10.6, real=0:00:11.0, mem=2510.8M)
End of Small incrNP (cpu=0:00:10.6, real=0:00:11.0)
Move report: Detail placement moves 8113 insts, mean move: 0.52 um, max move: 8.40 um 
	Max move on inst (gen_regfile_ff.register_file_i/rf_reg_q_reg[248]): (228.06, 56.98) --> (233.10, 53.62)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2510.8MB
Summary Report:
Instances move: 13780 (out of 14514 movable)
Instances flipped: 20
Mean displacement: 5.94 um
Max displacement: 68.04 um (Instance: cs_registers_i/FE_RC_886_0) (73.78, 176.26) -> (141.82, 176.26)
	Length: 3 sites, height: 1 rows, site name: core12T, cell type: INVD1BWP12T40M1P
Total net bbox length = 2.260e+05 (1.121e+05 1.138e+05) (ext = 1.100e+04)
Runtime: CPU: 0:00:11.2 REAL: 0:00:12.0 MEM: 2510.8MB
*** Finished refinePlace (0:39:33 mem=2510.8M) ***
*** maximum move = 68.04 um ***
*** Finished re-routing un-routed nets (2503.8M) ***

*** Finish Physical Update (cpu=0:00:15.0 real=0:00:15.0 mem=2503.8M) ***
** GigaOpt Optimizer WNS Slack -0.281 TNS Slack -297.281 Density 84.70
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.029|  -0.101|
|reg2cgate |-0.281| -11.097|
|reg2reg   |-0.276|-286.082|
|HEPG      |-0.281|-297.179|
|All Paths |-0.281|-297.281|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.281|   -0.281|-297.179| -297.281|   84.70%|   0:00:00.0| 2503.8M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.282|   -0.282|-296.398| -296.479|   84.72%|   0:00:02.0| 2503.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.273|   -0.273|-290.061| -290.142|   84.72%|   0:00:01.0| 2503.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[158]/D |
|  -0.273|   -0.273|-292.605| -292.660|   84.78%|   0:00:04.0| 2503.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[158]/D |
|  -0.268|   -0.268|-289.452| -289.563|   84.80%|   0:00:04.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[158]/D |
|  -0.261|   -0.261|-283.549| -283.670|   84.85%|   0:00:04.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.267|   -0.267|-278.699| -278.785|   85.66%|   0:01:03.0| 2522.9M|    ana_wc|  default| if_stage_i/instr_rdata_id_o_reg[16]/Q              |
|  -0.263|   -0.263|-278.634| -278.727|   85.67%|   0:00:01.0| 2522.9M|    ana_wc|  default| if_stage_i/instr_rdata_id_o_reg[20]/Q              |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (ana_wc 1)
|  -0.227|   -0.227|-226.690| -226.744|   85.72%|   0:00:04.0| 2522.9M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.229|   -0.229|-223.393| -223.449|   85.75%|   0:00:01.0| 2522.9M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.219|   -0.219|-215.687| -215.730|   85.76%|   0:00:00.0| 2522.9M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.213|   -0.213|-212.459| -212.497|   85.79%|   0:00:02.0| 2522.9M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.210|   -0.210|-207.045| -207.077|   85.82%|   0:00:01.0| 2522.9M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.202|   -0.202|-199.837| -199.866|   85.87%|   0:00:01.0| 2522.9M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.201|   -0.201|-199.335| -199.361|   85.91%|   0:00:03.0| 2522.9M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.192|   -0.192|-195.530| -195.556|   85.93%|   0:00:02.0| 2522.9M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.193|   -0.193|-194.643| -194.681|   85.98%|   0:00:07.0| 2522.9M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.188|   -0.188|-185.940| -185.964|   85.98%|   0:00:02.0| 2522.9M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.188|   -0.188|-183.388| -183.410|   86.01%|   0:00:01.0| 2522.9M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.182|   -0.182|-181.960| -181.979|   86.02%|   0:00:01.0| 2522.9M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.179|   -0.179|-168.937| -168.946|   86.05%|   0:00:02.0| 2522.9M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.176|   -0.176|-166.019| -166.025|   86.07%|   0:00:01.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.171|   -0.171|-163.190| -163.197|   86.14%|   0:00:03.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.169|   -0.169|-158.073| -158.079|   86.21%|   0:00:03.0| 2522.9M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.168|   -0.168|-155.380| -155.380|   86.24%|   0:00:01.0| 2522.9M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.165|   -0.165|-152.432| -152.432|   86.26%|   0:00:01.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.164|   -0.164|-150.955| -150.955|   86.27%|   0:00:05.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.161|   -0.161|-148.989| -148.989|   86.30%|   0:00:01.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.160|   -0.160|-145.472| -145.472|   86.32%|   0:00:03.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.156|   -0.156|-144.341| -144.341|   86.33%|   0:00:02.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.154|   -0.154|-142.582| -142.582|   86.38%|   0:00:10.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.150|   -0.150|-141.987| -141.987|   86.38%|   0:00:02.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[59]/D  |
|  -0.151|   -0.151|-140.838| -140.838|   86.43%|   0:00:05.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.150|   -0.150|-140.443| -140.443|   86.45%|   0:00:01.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.149|   -0.149|-140.191| -140.191|   86.45%|   0:00:00.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.147|   -0.147|-138.799| -138.799|   86.47%|   0:00:02.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.145|   -0.145|-137.177| -137.177|   86.50%|   0:00:03.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[507]/D |
|  -0.144|   -0.144|-135.089| -135.089|   86.52%|   0:00:08.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[507]/D |
|  -0.143|   -0.143|-135.118| -135.118|   86.53%|   0:00:01.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[507]/D |
|  -0.142|   -0.142|-134.260| -134.260|   86.54%|   0:00:00.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[140]/D |
|  -0.141|   -0.141|-131.682| -131.682|   86.58%|   0:00:02.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[507]/D |
|  -0.140|   -0.140|-130.797| -130.797|   86.61%|   0:00:02.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[507]/D |
|  -0.141|   -0.141|-128.880| -128.880|   86.62%|   0:00:07.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[507]/D |
|  -0.139|   -0.139|-127.712| -127.712|   86.63%|   0:00:02.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[507]/D |
|  -0.138|   -0.138|-127.757| -127.757|   86.65%|   0:00:00.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.137|   -0.137|-123.482| -123.482|   86.72%|   0:00:09.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[507]/D |
|  -0.135|   -0.135|-122.052| -122.052|   86.75%|   0:00:04.0| 2522.9M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.133|   -0.133|-121.363| -121.363|   86.76%|   0:00:05.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[507]/D |
|  -0.132|   -0.132|-120.173| -120.173|   86.77%|   0:00:02.0| 2522.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.132|   -0.132|-119.460| -119.460|   86.80%|   0:00:08.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[507]/D |
|  -0.131|   -0.131|-118.458| -118.458|   86.84%|   0:00:03.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.130|   -0.130|-118.225| -118.225|   86.84%|   0:00:01.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.129|   -0.129|-117.564| -117.564|   86.89%|   0:00:04.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.128|   -0.128|-116.395| -116.395|   86.98%|   0:00:05.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.127|   -0.127|-116.116| -116.116|   87.03%|   0:00:02.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[69]/D  |
|  -0.125|   -0.125|-113.166| -113.166|   87.08%|   0:00:04.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[59]/D  |
|  -0.126|   -0.126|-111.814| -111.814|   87.10%|   0:00:05.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.124|   -0.124|-111.584| -111.584|   87.11%|   0:00:01.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.123|   -0.123|-110.534| -110.534|   87.15%|   0:00:04.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.122|   -0.122|-110.240| -110.240|   87.19%|   0:00:10.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.121|   -0.121|-109.667| -109.667|   87.19%|   0:00:05.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.120|   -0.120|-109.319| -109.319|   87.20%|   0:00:02.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.120|   -0.120|-107.367| -107.367|   87.22%|   0:00:09.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.119|   -0.119|-106.890| -106.890|   87.26%|   0:00:04.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.118|   -0.118|-107.019| -107.019|   87.33%|   0:00:06.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.118|   -0.118|-106.197| -106.197|   87.33%|   0:00:05.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.125|   -0.125|-103.527| -103.527|   87.73%|   0:00:26.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.125|   -0.125|-102.535| -102.535|   88.24%|   0:00:12.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
Analyzing useful skew in preCTS mode ...
|  -0.117|   -0.117| -98.810|  -98.810|   88.23%|   0:00:01.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.115|   -0.115| -98.320|  -98.320|   88.23%|   0:00:01.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.114|   -0.114| -95.997|  -95.997|   88.26%|   0:00:06.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.113|   -0.113| -95.522|  -95.522|   88.26%|   0:00:03.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.112|   -0.112| -94.639|  -94.639|   88.27%|   0:00:03.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.111|   -0.111| -94.580|  -94.580|   88.29%|   0:00:01.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.109|   -0.109| -93.861|  -93.861|   88.32%|   0:00:07.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.108|   -0.108| -90.866|  -90.866|   88.41%|   0:00:09.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.108|   -0.108| -90.033|  -90.033|   88.43%|   0:00:03.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.108|   -0.108| -89.652|  -89.652|   88.44%|   0:00:02.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.108|   -0.108| -89.645|  -89.645|   88.46%|   0:00:01.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
Analyzing useful skew in preCTS mode ...
|  -0.106|   -0.106| -89.055|  -89.055|   88.90%|   0:00:18.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.104|   -0.104| -88.866|  -88.866|   88.91%|   0:00:01.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.102|   -0.102| -83.627|  -83.627|   88.97%|   0:00:06.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.102|   -0.102| -81.651|  -81.651|   89.02%|   0:00:04.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.102|   -0.102| -81.301|  -81.301|   89.02%|   0:00:01.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
Analyzing useful skew in preCTS mode ...
|  -0.102|   -0.102| -81.754|  -81.754|   89.37%|   0:00:10.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.102|   -0.102| -81.754|  -81.754|   89.38%|   0:00:00.0| 2544.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:25 real=0:06:24 mem=2544.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:25 real=0:06:24 mem=2544.1M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.022|  0.000|
|reg2cgate |-0.097| -3.213|
|reg2reg   |-0.102|-78.541|
|HEPG      |-0.102|-81.754|
|All Paths |-0.102|-81.754|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.102 TNS Slack -81.754 Density 89.38
Begin: Area Reclaim Optimization
*** AreaOpt #7 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:46:04.0/0:46:26.0 (1.0), mem = 2544.1M
Reclaim Optimization WNS Slack -0.102  TNS Slack -81.754 Density 89.38
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   89.38%|        -|  -0.102| -81.754|   0:00:00.0| 2544.1M|
|   89.27%|       46|  -0.102| -81.473|   0:00:04.0| 2544.1M|
|   87.08%|     2029|  -0.098| -78.049|   0:00:29.0| 2544.1M|
|   86.99%|       88|  -0.098| -77.940|   0:00:03.0| 2544.1M|
|   86.99%|       10|  -0.098| -77.939|   0:00:01.0| 2544.1M|
|   86.98%|        6|  -0.098| -77.895|   0:00:00.0| 2544.1M|
|   86.98%|        0|  -0.098| -77.895|   0:00:00.0| 2544.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.098  TNS Slack -77.895 Density 86.98
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M9 (z=9)  |        114 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 9518 skipped = 0, called in commitmove = 2133, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:38.2) (real = 0:00:38.0) **
*** AreaOpt #7 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:38.2/0:00:38.2 (1.0), totSession cpu/real = 0:46:42.2/0:47:04.2 (1.0), mem = 2544.1M
End: Area Reclaim Optimization (cpu=0:00:38, real=0:00:38, mem=2507.06M, totSessionCpu=0:46:42).
*** Starting refinePlace (0:46:42 mem=2507.1M) ***
Total net bbox length = 2.289e+05 (1.137e+05 1.151e+05) (ext = 1.102e+04)

Starting Small incrNP...

Move report: incrNP moves 12768 insts, mean move: 4.44 um, max move: 84.14 um 
	Max move on inst (gen_regfile_ff.register_file_i/FE_RC_1271_0): (203.14, 77.14) --> (238.56, 28.42)
Finished incrNP (cpu=0:00:10.4, real=0:00:10.0, mem=2521.8M)
End of Small incrNP (cpu=0:00:10.4, real=0:00:10.0)
Move report: Detail placement moves 8953 insts, mean move: 0.61 um, max move: 10.78 um 
	Max move on inst (ex_block_i/g32427): (147.84, 83.86) --> (158.62, 83.86)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2521.8MB
Summary Report:
Instances move: 13145 (out of 14591 movable)
Instances flipped: 8
Mean displacement: 4.41 um
Max displacement: 85.96 um (Instance: gen_regfile_ff.register_file_i/FE_RC_1271_0) (203.14, 77.14) -> (238.7, 26.74)
	Length: 4 sites, height: 1 rows, site name: core12T, cell type: INVD2BWP12T40M1P
Total net bbox length = 2.271e+05 (1.138e+05 1.133e+05) (ext = 1.090e+04)
Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 2521.8MB
*** Finished refinePlace (0:46:53 mem=2521.8M) ***
*** maximum move = 85.96 um ***
*** Finished re-routing un-routed nets (2509.8M) ***

*** Finish Physical Update (cpu=0:00:13.9 real=0:00:14.0 mem=2509.8M) ***
** GigaOpt Optimizer WNS Slack -0.118 TNS Slack -89.605 Density 86.98
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.005|  0.000|
|reg2cgate |-0.107| -3.372|
|reg2reg   |-0.118|-86.233|
|HEPG      |-0.118|-89.605|
|All Paths |-0.118|-89.605|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.118|   -0.118| -89.605|  -89.605|   86.98%|   0:00:00.0| 2509.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.109|   -0.109| -84.394|  -84.394|   87.13%|   0:00:07.0| 2528.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[250]/D |
|  -0.111|   -0.111| -80.661|  -80.661|   87.26%|   0:00:08.0| 2528.9M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.101|   -0.101| -76.129|  -76.129|   87.28%|   0:00:01.0| 2528.9M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.098|   -0.098| -74.154|  -74.154|   87.50%|   0:00:16.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[378]/D |
|  -0.094|   -0.094| -69.590|  -69.590|   87.56%|   0:00:06.0| 2528.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.096|   -0.096| -66.052|  -66.076|   87.77%|   0:00:15.0| 2528.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.094|   -0.094| -62.728|  -62.752|   87.85%|   0:00:05.0| 2528.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.090|   -0.090| -61.916|  -61.940|   87.88%|   0:00:03.0| 2528.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.089|   -0.089| -61.453|  -61.478|   88.08%|   0:00:20.0| 2528.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.091|   -0.091| -61.003|  -61.028|   88.22%|   0:00:14.0| 2528.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.090|   -0.090| -58.891|  -58.916|   88.26%|   0:00:01.0| 2528.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.085|   -0.085| -57.659|  -57.684|   88.25%|   0:00:00.0| 2528.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.087|   -0.087| -53.798|  -53.823|   88.40%|   0:00:22.0| 2528.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.087|   -0.087| -53.640|  -53.665|   88.43%|   0:00:02.0| 2528.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.087|   -0.087| -53.039|  -53.064|   88.45%|   0:00:01.0| 2528.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.088|   -0.088| -56.042|  -56.067|   89.39%|   0:01:55.0| 2567.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[119]/D |
Analyzing useful skew in preCTS mode ...
|  -0.076|   -0.076| -49.329|  -49.354|   89.49%|   0:00:12.0| 2567.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.083|   -0.083| -46.077|  -46.095|   89.63%|   0:00:21.0| 2567.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.079|   -0.079| -44.856|  -44.875|   89.63%|   0:00:01.0| 2567.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.075|   -0.075| -44.107|  -44.125|   89.65%|   0:00:00.0| 2567.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.075|   -0.075| -43.370|  -43.389|   89.71%|   0:00:03.0| 2567.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.075|   -0.075| -43.316|  -43.334|   90.11%|   0:00:10.0| 2567.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.075|   -0.075| -42.717|  -42.736|   90.30%|   0:00:06.0| 2567.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
Analyzing useful skew in preCTS mode ...
|  -0.075|   -0.075| -42.771|  -42.790|   90.30%|   0:00:02.0| 2567.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.075|   -0.075| -42.837|  -42.855|   90.41%|   0:00:03.0| 2567.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:55 real=0:04:54 mem=2567.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.018|   -0.075|  -0.018|  -42.855|   90.41%|   0:00:00.0| 2567.1M|    ana_wc|  default| instr_addr_o[31]                                   |
|   0.021|   -0.075|   0.000|  -42.837|   90.41%|   0:00:00.0| 2567.1M|    ana_wc|  default| instr_addr_o[31]                                   |
|   0.021|   -0.075|   0.000|  -42.837|   90.41%|   0:00:00.0| 2567.1M|    ana_wc|  default| instr_addr_o[31]                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2567.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:55 real=0:04:54 mem=2567.1M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.021|  0.000|
|reg2cgate |-0.068| -1.905|
|reg2reg   |-0.075|-40.931|
|HEPG      |-0.075|-42.837|
|All Paths |-0.075|-42.837|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.075 TNS Slack -42.837 Density 90.41
Begin: Area Reclaim Optimization
*** AreaOpt #8 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:51:53.5/0:52:15.2 (1.0), mem = 2567.1M
Reclaim Optimization WNS Slack -0.075  TNS Slack -42.837 Density 90.41
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   90.41%|        -|  -0.075| -42.837|   0:00:00.0| 2567.1M|
|   90.33%|       35|  -0.075| -42.794|   0:00:04.0| 2567.1M|
|   88.19%|     1909|  -0.068| -39.594|   0:00:28.0| 2567.1M|
|   88.09%|       83|  -0.068| -39.567|   0:00:03.0| 2567.1M|
|   88.09%|        8|  -0.068| -39.566|   0:00:00.0| 2567.1M|
|   88.08%|        2|  -0.068| -39.566|   0:00:01.0| 2567.1M|
|   88.08%|        1|  -0.068| -39.566|   0:00:00.0| 2567.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.068  TNS Slack -39.566 Density 88.08
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M9 (z=9)  |        115 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 8755 skipped = 0, called in commitmove = 2003, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:36.6) (real = 0:00:37.0) **
*** AreaOpt #8 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:36.6/0:00:36.6 (1.0), totSession cpu/real = 0:52:30.0/0:52:51.8 (1.0), mem = 2567.1M
End: Area Reclaim Optimization (cpu=0:00:37, real=0:00:37, mem=2516.10M, totSessionCpu=0:52:30).
*** Starting refinePlace (0:52:30 mem=2516.1M) ***
Total net bbox length = 2.296e+05 (1.151e+05 1.146e+05) (ext = 1.090e+04)

Starting Small incrNP...

Move report: incrNP moves 13556 insts, mean move: 4.55 um, max move: 84.98 um 
	Max move on inst (gen_regfile_ff.register_file_i/FE_RC_1431_0): (202.02, 125.86) --> (218.12, 194.74)
Finished incrNP (cpu=0:00:08.4, real=0:00:09.0, mem=2531.9M)
End of Small incrNP (cpu=0:00:08.4, real=0:00:09.0)
Move report: Detail placement moves 9029 insts, mean move: 0.64 um, max move: 7.84 um 
	Max move on inst (gen_regfile_ff.register_file_i/g25226): (226.38, 221.62) --> (234.22, 221.62)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2531.9MB
Summary Report:
Instances move: 13707 (out of 14683 movable)
Instances flipped: 5
Mean displacement: 4.57 um
Max displacement: 83.30 um (Instance: gen_regfile_ff.register_file_i/FE_RC_1431_0) (202.02, 125.86) -> (216.44, 194.74)
	Length: 4 sites, height: 1 rows, site name: core12T, cell type: INVD2BWP12T40M1P
Total net bbox length = 2.280e+05 (1.154e+05 1.126e+05) (ext = 1.096e+04)
Runtime: CPU: 0:00:09.0 REAL: 0:00:09.0 MEM: 2531.9MB
*** Finished refinePlace (0:52:39 mem=2531.9M) ***
*** maximum move = 83.30 um ***
*** Finished re-routing un-routed nets (2519.9M) ***

*** Finish Physical Update (cpu=0:00:12.2 real=0:00:12.0 mem=2519.9M) ***
** GigaOpt Optimizer WNS Slack -0.095 TNS Slack -59.422 Density 88.08
OptDebug: Start of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.016| -0.019|
|reg2cgate |-0.095| -3.005|
|reg2reg   |-0.092|-56.398|
|HEPG      |-0.095|-59.403|
|All Paths |-0.095|-59.422|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.095|   -0.095| -59.403|  -59.422|   88.08%|   0:00:00.0| 2519.9M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.084|   -0.084| -51.542|  -51.549|   88.09%|   0:00:02.0| 2519.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.086|   -0.086| -50.992|  -50.999|   88.19%|   0:00:10.0| 2539.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.079|   -0.079| -48.603|  -48.605|   88.22%|   0:00:05.0| 2539.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.076|   -0.076| -44.810|  -44.811|   88.38%|   0:00:11.0| 2539.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.078|   -0.078| -41.453|  -41.482|   88.50%|   0:00:11.0| 2539.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.077|   -0.077| -39.721|  -39.749|   88.59%|   0:00:01.0| 2539.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.077|   -0.077| -37.565|  -37.594|   89.03%|   0:00:55.0| 2539.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.071|   -0.071| -35.629|  -35.657|   89.46%|   0:00:29.0| 2558.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.071|   -0.071| -34.769|  -34.797|   89.57%|   0:00:19.0| 2558.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.070|   -0.070| -30.779|  -30.807|   89.64%|   0:00:04.0| 2558.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.069|   -0.069| -30.630|  -30.658|   89.70%|   0:00:10.0| 2558.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.069|   -0.069| -29.782|  -29.811|   89.75%|   0:00:05.0| 2558.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.069|   -0.069| -29.774|  -29.803|   89.77%|   0:00:01.0| 2558.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.069|   -0.069| -30.571|  -30.600|   90.70%|   0:01:18.0| 2558.1M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[957]/Q |
Analyzing useful skew in preCTS mode ...
|  -0.062|   -0.062| -27.367|  -27.395|   90.77%|   0:00:11.0| 2555.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.062|   -0.062| -27.365|  -27.393|   90.78%|   0:00:01.0| 2555.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.062|   -0.062| -27.625|  -27.653|   91.28%|   0:00:27.0| 2555.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[949]/D |
Analyzing useful skew in preCTS mode ...
|  -0.062|   -0.062| -25.605|  -25.633|   91.28%|   0:00:01.0| 2555.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.062|   -0.062| -25.831|  -25.859|   91.36%|   0:00:05.0| 2555.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:46 real=0:04:46 mem=2555.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.028|   -0.062|  -0.028|  -25.859|   91.36%|   0:00:00.0| 2555.1M|    ana_wc|  default| instr_addr_o[31]                                   |
|   0.004|   -0.062|   0.000|  -25.831|   91.36%|   0:00:01.0| 2555.1M|    ana_wc|  default| instr_addr_o[26]                                   |
|   0.020|   -0.062|   0.000|  -25.831|   91.37%|   0:00:00.0| 2555.1M|    ana_wc|  default| instr_addr_o[23]                                   |
|   0.020|   -0.062|   0.000|  -25.831|   91.37%|   0:00:00.0| 2555.1M|    ana_wc|  default| instr_addr_o[23]                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=2555.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:47 real=0:04:47 mem=2555.1M) ***
OptDebug: End of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.020|  0.000|
|reg2cgate |-0.050| -0.949|
|reg2reg   |-0.062|-24.882|
|HEPG      |-0.062|-25.831|
|All Paths |-0.062|-25.831|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.062 TNS Slack -25.831 Density 91.37
Begin: Area Reclaim Optimization
*** AreaOpt #9 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:57:31.3/0:57:52.9 (1.0), mem = 2555.1M
Reclaim Optimization WNS Slack -0.062  TNS Slack -25.831 Density 91.37
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   91.37%|        -|  -0.062| -25.831|   0:00:00.0| 2555.1M|
|   91.30%|       44|  -0.062| -25.722|   0:00:04.0| 2555.1M|
|   89.51%|     1689|  -0.054| -24.455|   0:00:26.0| 2555.1M|
|   89.42%|       73|  -0.054| -24.372|   0:00:02.0| 2555.1M|
|   89.42%|       10|  -0.054| -24.372|   0:00:01.0| 2555.1M|
|   89.42%|        0|  -0.054| -24.372|   0:00:00.0| 2555.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.054  TNS Slack -24.372 Density 89.42
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M9 (z=9)  |        117 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 7911 skipped = 0, called in commitmove = 1772, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:34.1) (real = 0:00:34.0) **
*** AreaOpt #9 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:34.1/0:00:34.1 (1.0), totSession cpu/real = 0:58:05.5/0:58:27.0 (1.0), mem = 2555.1M
End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:34, mem=2523.11M, totSessionCpu=0:58:05).
*** Starting refinePlace (0:58:06 mem=2524.1M) ***
Total net bbox length = 2.300e+05 (1.164e+05 1.136e+05) (ext = 1.096e+04)

Starting Small incrNP...

Move report: incrNP moves 14577 insts, mean move: 4.54 um, max move: 61.04 um 
	Max move on inst (gen_regfile_ff.register_file_i/FE_RC_1586_0): (198.94, 129.22) --> (214.62, 174.58)
Finished incrNP (cpu=0:00:09.6, real=0:00:10.0, mem=2541.7M)
End of Small incrNP (cpu=0:00:09.6, real=0:00:10.0)
Move report: Detail placement moves 10590 insts, mean move: 1.01 um, max move: 10.50 um 
	Max move on inst (id_stage_i/imd_val_q_reg[58]): (145.32, 97.30) --> (150.78, 102.34)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 2547.9MB
Summary Report:
Instances move: 14647 (out of 14720 movable)
Instances flipped: 43
Mean displacement: 4.65 um
Max displacement: 60.06 um (Instance: gen_regfile_ff.register_file_i/FE_RC_1586_0) (198.94, 129.22) -> (215.32, 172.9)
	Length: 3 sites, height: 1 rows, site name: core12T, cell type: INVD1BWP12T40M1P
Total net bbox length = 2.206e+05 (1.081e+05 1.125e+05) (ext = 1.078e+04)
Runtime: CPU: 0:00:12.1 REAL: 0:00:12.0 MEM: 2547.9MB
*** Finished refinePlace (0:58:18 mem=2547.9M) ***
*** maximum move = 60.06 um ***
*** Finished re-routing un-routed nets (2528.9M) ***

*** Finish Physical Update (cpu=0:00:15.9 real=0:00:16.0 mem=2528.9M) ***
** GigaOpt Optimizer WNS Slack -0.068 TNS Slack -34.319 Density 89.42
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.068|   -0.068| -34.316|  -34.319|   89.42%|   0:00:00.0| 2528.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[291]/D |
|  -0.064|   -0.064| -28.638|  -28.642|   89.50%|   0:00:09.0| 2549.4M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.062|   -0.062| -28.170|  -28.173|   89.58%|   0:00:03.0| 2549.4M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.060|   -0.060| -25.977|  -25.979|   89.67%|   0:00:06.0| 2549.4M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.059|   -0.059| -23.622|  -23.624|   89.72%|   0:00:05.0| 2549.4M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.053|   -0.053| -22.424|  -22.427|   89.78%|   0:00:05.0| 2549.4M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.060|   -0.060| -22.201|  -22.201|   89.93%|   0:00:29.0| 2549.4M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.056|   -0.056| -21.524|  -21.524|   89.93%|   0:00:01.0| 2549.4M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.050|   -0.050| -19.727|  -19.727|   89.95%|   0:00:01.0| 2549.4M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.047|   -0.047| -16.957|  -16.957|   90.02%|   0:00:15.0| 2549.4M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.044|   -0.044| -15.968|  -15.968|   90.18%|   0:00:11.0| 2549.4M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[378]/D |
|  -0.044|   -0.044| -15.432|  -15.432|   90.35%|   0:00:19.0| 2568.5M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[378]/D |
|  -0.044|   -0.044| -15.385|  -15.385|   90.36%|   0:00:00.0| 2568.5M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[378]/D |
|  -0.044|   -0.044| -14.975|  -14.975|   91.05%|   0:01:08.0| 2568.5M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[378]/D |
|  -0.044|   -0.044| -14.956|  -14.956|   91.59%|   0:00:38.0| 2568.5M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[378]/D |
|  -0.044|   -0.044| -14.693|  -14.693|   92.08%|   0:00:23.0| 2568.5M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[378]/D |
|  -0.044|   -0.044| -15.094|  -15.094|   92.37%|   0:00:12.0| 2568.5M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[378]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:04 real=0:04:05 mem=2568.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|   0.007|   -0.044|   0.000|  -15.094|   92.37%|   0:00:00.0| 2568.5M|    ana_wc|  default| instr_addr_o[26]                                   |
|   0.023|   -0.044|   0.000|  -15.106|   92.38%|   0:00:01.0| 2568.5M|    ana_wc|  default| instr_addr_o[23]                                   |
|   0.023|   -0.044|   0.000|  -15.106|   92.38%|   0:00:00.0| 2568.5M|    ana_wc|  default| instr_addr_o[23]                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=2568.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:05 real=0:04:06 mem=2568.5M) ***
*** Starting refinePlace (1:02:29 mem=2528.5M) ***
Total net bbox length = 2.233e+05 (1.100e+05 1.134e+05) (ext = 1.078e+04)
Move report: Detail placement moves 4283 insts, mean move: 8.75 um, max move: 66.22 um 
	Max move on inst (gen_regfile_ff.register_file_i/g25180): (268.66, 132.58) --> (284.48, 182.98)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2531.6MB
Summary Report:
Instances move: 4283 (out of 14811 movable)
Instances flipped: 0
Mean displacement: 8.75 um
Max displacement: 66.22 um (Instance: gen_regfile_ff.register_file_i/g25180) (268.66, 132.58) -> (284.48, 182.98)
	Length: 4 sites, height: 1 rows, site name: core12T, cell type: ND2D1BWP12T40M1P
Total net bbox length = 2.768e+05 (1.346e+05 1.422e+05) (ext = 1.076e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2531.6MB
*** Finished refinePlace (1:02:30 mem=2531.6M) ***
*** maximum move = 66.22 um ***
*** Finished re-routing un-routed nets (2528.6M) ***

*** Finish Physical Update (cpu=0:00:04.0 real=0:00:04.0 mem=2528.6M) ***
** GigaOpt Optimizer WNS Slack -1.194 TNS Slack -590.074 Density 92.38
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.285|  -5.117|
|reg2cgate |-0.305| -11.349|
|reg2reg   |-1.194|-573.609|
|HEPG      |-1.194|-584.958|
|All Paths |-1.194|-590.074|
+----------+------+--------+

Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M9 (z=9)  |        127 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:45:57 real=0:45:55 mem=2528.6M) ***

*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:46:00.0/0:45:58.2 (1.0), totSession cpu/real = 1:02:33.5/1:02:54.9 (1.0), mem = 2447.5M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -1.194
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 65 clock nets excluded from IPO operation.
*** TnsOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 1:02:33.8/1:02:55.1 (1.0), mem = 2447.5M
*info: 2 don't touch nets excluded
*info: 65 clock nets excluded
*info: 1129 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.194 TNS Slack -590.074 Density 92.38
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.285|  -5.117|
|reg2cgate |-0.305| -11.349|
|reg2reg   |-1.194|-573.609|
|HEPG      |-1.194|-584.958|
|All Paths |-1.194|-590.074|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.194|   -1.194|-584.958| -590.074|   92.38%|   0:00:00.0| 2506.7M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[67]/D                     |
|  -1.122|   -1.122|-583.476| -588.592|   92.38%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[67]/D                     |
|  -1.035|   -1.035|-578.240| -583.357|   92.38%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[67]/D                     |
|  -1.020|   -1.020|-578.143| -583.259|   92.38%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.962|   -0.962|-574.716| -579.833|   92.38%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[67]/D                     |
|  -0.921|   -0.921|-573.458| -578.575|   92.38%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[383]/D |
|  -0.900|   -0.900|-567.738| -572.855|   92.38%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.877|   -0.877|-425.782| -430.899|   92.38%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.830|   -0.830|-422.792| -427.909|   92.38%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.799|   -0.799|-418.813| -423.606|   92.38%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.752|   -0.752|-414.524| -419.318|   92.38%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[383]/D |
|  -0.723|   -0.723|-410.938| -415.731|   92.38%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[67]/D                     |
|  -0.694|   -0.694|-410.909| -415.703|   92.38%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[67]/D                     |
|  -0.671|   -0.671|-410.659| -415.453|   92.39%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[67]/D                     |
|  -0.641|   -0.641|-409.555| -414.349|   92.39%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[383]/D |
|  -0.618|   -0.618|-405.500| -410.293|   92.39%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[67]/D                     |
|  -0.592|   -0.592|-397.050| -401.843|   92.39%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[67]/D                     |
|  -0.586|   -0.586|-394.289| -399.083|   92.39%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[67]/D                     |
|  -0.573|   -0.573|-393.120| -397.913|   92.39%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[67]/D                     |
|  -0.534|   -0.534|-393.063| -397.857|   92.40%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[67]/D                     |
|  -0.522|   -0.522|-391.707| -396.500|   92.39%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.507|   -0.507|-387.148| -391.941|   92.39%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[67]/D                     |
|  -0.493|   -0.493|-386.783| -391.576|   92.39%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.479|   -0.479|-385.103| -389.896|   92.39%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[67]/D                     |
|  -0.467|   -0.467|-385.223| -390.016|   92.39%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[67]/D                     |
|  -0.461|   -0.461|-381.795| -386.588|   92.39%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[67]/D                     |
|  -0.456|   -0.456|-381.688| -386.481|   92.39%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[67]/D                     |
|  -0.448|   -0.448|-381.614| -386.408|   92.39%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[67]/D                     |
|  -0.442|   -0.442|-381.644| -386.437|   92.40%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.439|   -0.439|-380.401| -385.194|   92.40%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[831]/D |
|  -0.420|   -0.420|-379.024| -383.818|   92.40%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[67]/D                     |
|  -0.418|   -0.418|-346.661| -351.454|   92.41%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.405|   -0.405|-345.356| -350.149|   92.41%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.394|   -0.394|-340.671| -345.375|   92.41%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.390|   -0.390|-339.370| -344.074|   92.41%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[67]/D                     |
|  -0.368|   -0.368|-337.689| -342.393|   92.42%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[831]/D |
|  -0.363|   -0.363|-336.189| -340.893|   92.42%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[831]/D |
|  -0.342|   -0.342|-334.990| -339.694|   92.42%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.339|   -0.339|-311.495| -315.808|   92.42%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[831]/D |
|  -0.336|   -0.336|-310.600| -314.914|   92.42%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.330|   -0.330|-309.808| -314.020|   92.43%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.324|   -0.324|-306.781| -310.833|   92.43%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[831]/D |
|  -0.315|   -0.315|-285.538| -289.749|   92.43%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.307|   -0.307|-284.466| -288.676|   92.43%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.303|   -0.303|-284.071| -288.275|   92.43%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.300|   -0.300|-283.472| -287.676|   92.44%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.296|   -0.296|-278.159| -282.370|   92.44%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[45]/D                     |
|  -0.287|   -0.287|-274.101| -278.313|   92.45%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.280|   -0.280|-266.032| -269.289|   92.45%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[831]/D |
|  -0.275|   -0.275|-260.152| -263.410|   92.43%|   0:00:01.0| 2528.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST34/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.264|   -0.264|-244.096| -247.031|   92.44%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[831]/D |
|  -0.260|   -0.260|-240.909| -243.802|   92.44%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[45]/D                     |
|  -0.258|   -0.258|-234.648| -237.273|   92.45%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.253|   -0.253|-228.288| -230.912|   92.48%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.247|   -0.247|-221.949| -224.574|   92.49%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.245|   -0.245|-219.205| -221.830|   92.49%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.242|   -0.242|-212.675| -215.285|   92.49%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.240|   -0.240|-212.277| -214.887|   92.50%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[831]/D |
|  -0.239|   -0.239|-211.684| -214.294|   92.50%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[45]/D                     |
|  -0.234|   -0.234|-206.668| -209.075|   92.50%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[831]/D |
|  -0.232|   -0.232|-202.951| -205.357|   92.52%|   0:00:02.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[831]/D |
|  -0.229|   -0.229|-199.883| -202.266|   92.52%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.221|   -0.221|-196.531| -198.811|   92.54%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.218|   -0.218|-189.487| -190.858|   92.56%|   0:00:02.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.216|   -0.216|-188.520| -189.891|   92.56%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[45]/D                     |
|  -0.210|   -0.210|-185.920| -187.151|   92.57%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.207|   -0.207|-183.942| -185.129|   92.56%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.206|   -0.206|-181.684| -182.834|   92.59%|   0:00:02.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.203|   -0.203|-177.020| -178.164|   92.61%|   0:00:02.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.201|   -0.201|-175.629| -176.764|   92.61%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[831]/D |
|  -0.200|   -0.200|-172.963| -174.098|   92.62%|   0:00:01.0| 2528.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST34/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.197|   -0.197|-165.781| -166.883|   92.63%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.194|   -0.194|-161.616| -162.721|   92.63%|   0:00:00.0| 2528.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST34/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.190|   -0.190|-160.998| -162.020|   92.64%|   0:00:02.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[45]/D                     |
|  -0.188|   -0.188|-160.645| -161.628|   92.64%|   0:00:02.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[831]/D |
|  -0.185|   -0.185|-157.176| -158.158|   92.64%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.179|   -0.179|-153.413| -154.317|   92.66%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.176|   -0.176|-144.643| -145.543|   92.66%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.172|   -0.172|-141.924| -142.839|   92.66%|   0:00:02.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.170|   -0.170|-138.179| -139.043|   92.67%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.169|   -0.169|-136.669| -137.533|   92.67%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.166|   -0.166|-134.791| -135.655|   92.67%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[45]/D                     |
|  -0.163|   -0.163|-133.965| -134.829|   92.67%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.160|   -0.160|-131.993| -132.857|   92.67%|   0:00:01.0| 2528.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST21/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.159|   -0.159|-128.876| -129.740|   92.69%|   0:00:02.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.157|   -0.157|-126.562| -127.378|   92.69%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.154|   -0.154|-124.618| -125.434|   92.69%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.153|   -0.153|-123.665| -124.481|   92.70%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.152|   -0.152|-123.401| -124.217|   92.70%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.150|   -0.150|-121.683| -122.499|   92.70%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.147|   -0.147|-119.149| -119.965|   92.71%|   0:00:02.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[382]/D |
|  -0.146|   -0.146|-116.984| -117.800|   92.72%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.145|   -0.145|-114.876| -115.692|   92.73%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_f |
|        |         |        |         |         |            |        |          |         | etch_addr_q_reg[31]/D                              |
|  -0.143|   -0.143|-112.981| -113.798|   92.74%|   0:00:02.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.142|   -0.142|-111.946| -112.660|   92.74%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.140|   -0.140|-111.899| -112.614|   92.75%|   0:00:01.0| 2528.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST46/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.139|   -0.139|-110.617| -111.265|   92.75%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.138|   -0.138|-110.215| -110.863|   92.75%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[383]/D |
|  -0.138|   -0.138|-109.561| -110.186|   92.76%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[383]/D |
|  -0.136|   -0.136|-108.825| -109.451|   92.76%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.135|   -0.135|-107.438| -108.063|   92.79%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.135|   -0.135|-107.431| -108.056|   92.79%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.135|   -0.135|-103.785| -104.414|   92.83%|   0:00:03.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[140]/D |
|  -0.135|   -0.135|-100.838| -101.466|   92.84%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[127]/D |
|  -0.135|   -0.135| -97.430|  -98.007|   92.87%|   0:00:04.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[886]/D |
|  -0.135|   -0.135| -97.205|  -97.775|   92.88%|   0:00:00.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[886]/D |
|  -0.135|   -0.135| -97.203|  -97.748|   92.88%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[886]/D |
|  -0.135|   -0.135| -92.886|  -93.338|   92.95%|   0:00:06.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[381]/D |
|  -0.135|   -0.135| -92.768|  -93.219|   93.00%|   0:00:01.0| 2528.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[381]/D |
|  -0.135|   -0.135| -92.577|  -93.015|   93.01%|   0:00:01.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[381]/D |
|  -0.135|   -0.135| -91.467|  -91.892|   93.07%|   0:00:10.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[79]/D  |
|  -0.135|   -0.135| -89.818|  -90.239|   93.08%|   0:00:03.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[814]/D |
|  -0.135|   -0.135| -89.792|  -90.213|   93.09%|   0:00:01.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[814]/D |
|  -0.135|   -0.135| -89.772|  -90.193|   93.14%|   0:00:00.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[79]/D  |
|  -0.135|   -0.135| -85.324|  -85.744|   93.30%|   0:00:06.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[909]/D |
|  -0.135|   -0.135| -85.320|  -85.740|   93.30%|   0:00:00.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[909]/D |
|  -0.135|   -0.135| -85.220|  -85.640|   93.34%|   0:00:00.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[909]/D |
|  -0.135|   -0.135| -82.060|  -82.480|   93.49%|   0:00:07.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[304]/D |
|  -0.135|   -0.135| -81.963|  -82.383|   93.49%|   0:00:01.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[304]/D |
|  -0.135|   -0.135| -81.942|  -82.362|   93.49%|   0:00:00.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[304]/D |
|  -0.135|   -0.135| -78.768|  -79.183|   93.63%|   0:00:14.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[692]/D |
|  -0.135|   -0.135| -78.713|  -79.128|   93.63%|   0:00:00.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[692]/D |
|  -0.135|   -0.135| -78.633|  -79.048|   93.64%|   0:00:00.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[692]/D |
|  -0.135|   -0.135| -77.535|  -77.890|   93.75%|   0:00:06.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[50]/D  |
|  -0.135|   -0.135| -77.532|  -77.851|   93.77%|   0:00:01.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[50]/D  |
|  -0.135|   -0.135| -75.856|  -76.178|   93.90%|   0:00:05.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[422]/D |
|  -0.131|   -0.131| -73.988|  -74.310|   93.91%|   0:00:01.0| 2547.9M|    ana_wc|  reg2reg| cs_registers_i/mcycle_counter_i_counter_q_reg[31]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.131|   -0.131| -72.704|  -73.018|   93.94%|   0:00:03.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[226]/D |
|  -0.131|   -0.131| -72.424|  -72.738|   93.96%|   0:00:01.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[32]/D  |
|  -0.131|   -0.131| -72.000|  -72.313|   93.98%|   0:00:03.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[168]/D |
|  -0.131|   -0.131| -71.783|  -72.078|   94.00%|   0:00:01.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[168]/D |
|  -0.131|   -0.131| -71.527|  -71.815|   94.06%|   0:00:04.0| 2547.9M|    ana_wc|  reg2reg| cs_registers_i/mcycle_counter_i_counter_q_reg[10]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.131|   -0.131| -70.147|  -70.436|   94.06%|   0:00:01.0| 2547.9M|    ana_wc|  reg2reg| if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_f |
|        |         |        |         |         |            |        |          |         | etch_addr_q_reg[19]/D                              |
|  -0.131|   -0.131| -70.058|  -70.346|   94.08%|   0:00:03.0| 2547.9M|    ana_wc|  reg2reg| cs_registers_i/mcycle_counter_i_counter_q_reg[33]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.131|   -0.131| -69.957|  -70.237|   94.08%|   0:00:00.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[676]/D |
|  -0.131|   -0.131| -69.233|  -69.503|   94.09%|   0:00:03.0| 2547.9M|    ana_wc|  reg2reg| cs_registers_i/mcycle_counter_i_counter_q_reg[10]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.131|   -0.131| -69.100|  -69.369|   94.09%|   0:00:01.0| 2547.9M|    ana_wc|  reg2reg| cs_registers_i/mcycle_counter_i_counter_q_reg[10]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.131|   -0.131| -68.843|  -69.075|   94.11%|   0:00:04.0| 2547.9M|    ana_wc|  reg2reg| cs_registers_i/mcycle_counter_i_counter_q_reg[10]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.131|   -0.131| -68.649|  -68.876|   94.11%|   0:00:02.0| 2547.9M|    ana_wc|  reg2reg| cs_registers_i/mcycle_counter_i_counter_q_reg[10]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.131|   -0.131| -68.610|  -68.837|   94.11%|   0:00:01.0| 2547.9M|    ana_wc|  reg2reg| cs_registers_i/mcycle_counter_i_counter_q_reg[10]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.131|   -0.131| -68.610|  -68.837|   94.11%|   0:00:01.0| 2547.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:40 real=0:02:40 mem=2547.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.052|   -0.131|  -0.227|  -68.837|   94.11%|   0:00:00.0| 2547.9M|    ana_wc|  default| instr_addr_o[26]                                   |
|   0.006|   -0.131|   0.000|  -68.965|   94.21%|   0:00:18.0| 2547.9M|    ana_wc|  default| instr_addr_o[30]                                   |
|   0.006|   -0.131|   0.000|  -69.024|   94.22%|   0:00:02.0| 2547.9M|    ana_wc|  default| instr_addr_o[30]                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:19.3 real=0:00:20.0 mem=2547.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:03 real=0:03:04 mem=2547.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.006|  0.000|
|reg2cgate |-0.092| -2.224|
|reg2reg   |-0.131|-66.800|
|HEPG      |-0.131|-69.024|
|All Paths |-0.131|-69.024|
+----------+------+-------+

*** Starting refinePlace (1:05:42 mem=2528.9M) ***
Total net bbox length = 2.777e+05 (1.353e+05 1.424e+05) (ext = 1.073e+04)

Starting Small incrNP...

Move report: incrNP moves 14677 insts, mean move: 5.84 um, max move: 67.90 um 
	Max move on inst (gen_regfile_ff.register_file_i/g25180): (284.06, 182.98) --> (264.88, 134.26)
Finished incrNP (cpu=0:00:10.7, real=0:00:11.0, mem=2544.3M)
End of Small incrNP (cpu=0:00:10.7, real=0:00:11.0)
Move report: Detail placement moves 13297 insts, mean move: 1.56 um, max move: 13.44 um 
	Max move on inst (FE_OCPC2036_rf_rdata_a_ecc_0): (148.40, 87.22) --> (156.80, 82.18)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 2550.5MB
Summary Report:
Instances move: 14762 (out of 14824 movable)
Instances flipped: 12
Mean displacement: 6.18 um
Max displacement: 65.94 um (Instance: gen_regfile_ff.register_file_i/g25594) (273, 198.1) -> (270.9, 134.26)
	Length: 7 sites, height: 1 rows, site name: core12T, cell type: ND2D2BWP12T40M1P
Total net bbox length = 2.261e+05 (1.103e+05 1.158e+05) (ext = 1.069e+04)
Runtime: CPU: 0:00:13.0 REAL: 0:00:13.0 MEM: 2550.5MB
*** Finished refinePlace (1:05:55 mem=2550.5M) ***
*** maximum move = 65.94 um ***
*** Finished re-routing un-routed nets (2533.5M) ***

*** Finish Physical Update (cpu=0:00:17.3 real=0:00:17.0 mem=2533.5M) ***
** GigaOpt Optimizer WNS Slack -0.101 TNS Slack -40.783 Density 94.22
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.021|  0.000|
|reg2cgate |-0.064| -1.505|
|reg2reg   |-0.101|-39.278|
|HEPG      |-0.101|-40.783|
|All Paths |-0.101|-40.783|
+----------+------+-------+

Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M9 (z=9)  |        136 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:03:23 real=0:03:24 mem=2533.5M) ***

*** TnsOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:03:26.3/0:03:26.3 (1.0), totSession cpu/real = 1:06:00.1/1:06:21.4 (1.0), mem = 2452.4M
End: GigaOpt Optimization in TNS mode
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 65 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #10 [begin] (place_opt_design #1) : totSession cpu/real = 1:06:00.6/1:06:21.8 (1.0), mem = 2509.7M
Reclaim Optimization WNS Slack -0.101  TNS Slack -40.783 Density 94.22
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   94.22%|        -|  -0.101| -40.783|   0:00:00.0| 2509.7M|
|   93.70%|      216|  -0.101| -40.437|   0:00:41.0| 2550.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.101  TNS Slack -40.437 Density 93.70
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M9 (z=9)  |        138 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:42.3) (real = 0:00:42.0) **
*** AreaOpt #10 [finish] (place_opt_design #1) : cpu/real = 0:00:42.3/0:00:42.3 (1.0), totSession cpu/real = 1:06:42.9/1:07:04.1 (1.0), mem = 2550.8M
End: Area Reclaim Optimization (cpu=0:00:42, real=0:00:42, mem=2452.73M, totSessionCpu=1:06:43).
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 65 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #11 [begin] (place_opt_design #1) : totSession cpu/real = 1:06:43.3/1:07:04.5 (1.0), mem = 2510.0M
Reclaim Optimization WNS Slack -0.101  TNS Slack -40.437 Density 93.70
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   93.70%|        -|  -0.101| -40.437|   0:00:00.0| 2510.0M|
|   93.70%|       24|  -0.101| -40.377|   0:00:02.0| 2532.0M|
|   93.66%|       18|  -0.100| -39.625|   0:00:03.0| 2532.0M|
|   89.68%|     2589|  -0.075| -28.280|   0:00:34.0| 2532.0M|
|   89.40%|      243|  -0.075| -28.132|   0:00:07.0| 2532.0M|
|   89.38%|       32|  -0.075| -28.132|   0:00:01.0| 2532.0M|
|   89.37%|        6|  -0.075| -28.131|   0:00:00.0| 2532.0M|
|   89.37%|        0|  -0.075| -28.131|   0:00:01.0| 2532.0M|
|   89.37%|       11|  -0.075| -28.153|   0:00:00.0| 2532.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.075  TNS Slack -28.153 Density 89.37
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M9 (z=9)  |        103 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 13418 skipped = 0, called in commitmove = 2870, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:48.5) (real = 0:00:48.0) **
*** Starting refinePlace (1:07:32 mem=2532.0M) ***
Total net bbox length = 2.269e+05 (1.111e+05 1.157e+05) (ext = 1.078e+04)
Move report: Detail placement moves 429 insts, mean move: 2.29 um, max move: 13.86 um 
	Max move on inst (if_stage_i/FE_OFC571_n_409): (57.82, 194.74) --> (52.36, 186.34)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2535.1MB
Summary Report:
Instances move: 429 (out of 14699 movable)
Instances flipped: 0
Mean displacement: 2.29 um
Max displacement: 13.86 um (Instance: if_stage_i/FE_OFC571_n_409) (57.82, 194.74) -> (52.36, 186.34)
	Length: 3 sites, height: 1 rows, site name: core12T, cell type: INVD1BWP12T40M1P
Total net bbox length = 2.276e+05 (1.115e+05 1.161e+05) (ext = 1.079e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:02.0 MEM: 2535.1MB
*** Finished refinePlace (1:07:33 mem=2535.1M) ***
*** maximum move = 13.86 um ***
*** Finished re-routing un-routed nets (2532.1M) ***

*** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=2532.1M) ***
*** AreaOpt #11 [finish] (place_opt_design #1) : cpu/real = 0:00:50.6/0:00:50.5 (1.0), totSession cpu/real = 1:07:33.8/1:07:55.1 (1.0), mem = 2532.1M
End: Area Reclaim Optimization (cpu=0:00:51, real=0:00:50, mem=2453.01M, totSessionCpu=1:07:34).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 1:07:34.1/1:07:55.4 (1.0), mem = 2453.0M
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 65 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    32|   160|    -0.26|     1|     1|    -0.00|     0|     0|     0|     0|    -0.07|   -28.22|       0|       0|       0| 89.37%|          |         |
|     1|     2|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.07|   -26.09|      18|       0|      15| 89.41%| 0:00:01.0|  2532.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.07|   -26.09|       1|       0|       0| 89.42%| 0:00:00.0|  2532.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.07|   -26.09|       0|       0|       0| 89.42%| 0:00:00.0|  2532.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M9 (z=9)  |        103 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:01.0 mem=2532.3M) ***

*** DrvOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 1:07:37.1/1:07:58.3 (1.0), mem = 2453.2M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.075 -> -0.070 (bump = -0.005)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -28.223 -> -26.086
Begin: GigaOpt TNS non-legal recovery
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 65 clock nets excluded from IPO operation.
*** TnsOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 1:07:37.8/1:07:59.1 (1.0), mem = 2453.2M
*info: 2 don't touch nets excluded
*info: 65 clock nets excluded
*info: 1132 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.070 TNS Slack -26.086 Density 89.42
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.007|  0.000|
|reg2cgate |-0.053| -1.035|
|reg2reg   |-0.070|-25.051|
|HEPG      |-0.070|-26.086|
|All Paths |-0.070|-26.086|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.070|   -0.070| -26.086|  -26.086|   89.42%|   0:00:00.0| 2512.5M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.064|   -0.064| -23.565|  -23.565|   89.45%|   0:00:16.0| 2553.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.064|   -0.064| -19.583|  -19.583|   89.48%|   0:00:25.0| 2553.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[831]/D |
|  -0.058|   -0.058| -18.792|  -18.792|   89.49%|   0:00:01.0| 2553.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.055|   -0.055| -17.238|  -17.251|   89.55%|   0:00:14.0| 2553.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.055|   -0.055| -16.963|  -16.963|   89.58%|   0:00:12.0| 2553.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.055|   -0.055| -15.333|  -15.334|   89.68%|   0:00:22.0| 2553.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[54]/D  |
|  -0.055|   -0.055| -14.965|  -14.965|   89.69%|   0:00:09.0| 2553.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[54]/D  |
|  -0.055|   -0.055| -13.993|  -13.993|   89.72%|   0:00:14.0| 2553.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[261]/D |
|  -0.055|   -0.055| -13.943|  -13.943|   89.75%|   0:00:03.0| 2553.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[261]/D |
|  -0.055|   -0.055| -13.769|  -13.769|   89.77%|   0:00:01.0| 2553.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[154]/D |
|  -0.055|   -0.055| -13.762|  -13.762|   89.77%|   0:00:02.0| 2553.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[154]/D |
|  -0.055|   -0.055| -13.759|  -13.760|   89.77%|   0:00:00.0| 2553.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[154]/D |
|  -0.055|   -0.055| -13.759|  -13.760|   89.77%|   0:00:00.0| 2553.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:59 real=0:01:59 mem=2553.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.000|   -0.055|  -0.000|  -13.760|   89.77%|   0:00:00.0| 2553.6M|    ana_wc|  default| instr_addr_o[30]                                   |
|   0.000|   -0.055|   0.000|  -13.759|   89.77%|   0:00:00.0| 2553.6M|    ana_wc|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2553.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:59 real=0:02:00 mem=2553.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate |-0.048| -0.751|
|reg2reg   |-0.055|-13.009|
|HEPG      |-0.055|-13.759|
|All Paths |-0.055|-13.759|
+----------+------+-------+

Begin: Area Reclaim Optimization
*** AreaOpt #12 [begin] (TnsOpt #3 / place_opt_design #1) : totSession cpu/real = 1:09:40.2/1:10:01.4 (1.0), mem = 2553.6M
Reclaim Optimization WNS Slack -0.055  TNS Slack -13.759 Density 89.77
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   89.77%|        -|  -0.055| -13.759|   0:00:00.0| 2553.6M|
|   89.72%|       29|  -0.055| -13.702|   0:00:03.0| 2553.6M|
|   88.03%|     1548|  -0.045| -15.043|   0:00:28.0| 2553.6M|
|   87.98%|       62|  -0.045| -15.014|   0:00:02.0| 2553.6M|
|   87.97%|       11|  -0.045| -15.014|   0:00:01.0| 2553.6M|
|   87.97%|        1|  -0.045| -15.014|   0:00:00.0| 2553.6M|
|   87.97%|        0|  -0.045| -15.014|   0:00:00.0| 2553.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.045  TNS Slack -15.014 Density 87.97
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| M9 (z=9)    |        104 | default  |
| M10 (z=10)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 7469 skipped = 0, called in commitmove = 1622, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:34.4) (real = 0:00:34.0) **
*** AreaOpt #12 [finish] (TnsOpt #3 / place_opt_design #1) : cpu/real = 0:00:34.4/0:00:34.4 (1.0), totSession cpu/real = 1:10:14.6/1:10:35.8 (1.0), mem = 2553.6M
End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:34, mem=2534.63M, totSessionCpu=1:10:15).
*** Starting refinePlace (1:10:15 mem=2534.6M) ***
Total net bbox length = 2.285e+05 (1.120e+05 1.164e+05) (ext = 1.089e+04)

Starting Small incrNP...

Move report: incrNP moves 10942 insts, mean move: 3.70 um, max move: 51.38 um 
	Max move on inst (gen_regfile_ff.register_file_i/FE_OCPC1844_rf_wdata_wb_ecc_21): (173.60, 159.46) --> (179.62, 114.10)
Finished incrNP (cpu=0:00:06.9, real=0:00:07.0, mem=2543.1M)
End of Small incrNP (cpu=0:00:06.9, real=0:00:07.0)
Move report: Detail placement moves 8205 insts, mean move: 0.91 um, max move: 11.48 um 
	Max move on inst (gen_regfile_ff.register_file_i/FE_OCPC1995_n_87): (238.56, 161.14) --> (250.04, 161.14)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2549.3MB
Summary Report:
Instances move: 11724 (out of 14750 movable)
Instances flipped: 347
Mean displacement: 3.64 um
Max displacement: 47.74 um (Instance: gen_regfile_ff.register_file_i/FE_OCPC1844_rf_wdata_wb_ecc_21) (173.6, 159.46) -> (171.22, 114.1)
	Length: 18 sites, height: 1 rows, site name: core12T, cell type: BUFFXD8BWP12T40M1P
Total net bbox length = 2.222e+05 (1.082e+05 1.140e+05) (ext = 1.080e+04)
Runtime: CPU: 0:00:09.1 REAL: 0:00:09.0 MEM: 2549.3MB
*** Finished refinePlace (1:10:24 mem=2549.3M) ***
*** maximum move = 47.74 um ***
*** Finished re-routing un-routed nets (2537.3M) ***

*** Finish Physical Update (cpu=0:00:11.3 real=0:00:11.0 mem=2537.3M) ***
** GigaOpt Optimizer WNS Slack -0.076 TNS Slack -22.074 Density 87.97
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.076|   -0.076| -22.069|  -22.074|   87.97%|   0:00:00.0| 2537.3M|    ana_wc|  reg2reg| cs_registers_i/minstret_counter_i_counter_q_reg[38 |
|        |         |        |         |         |            |        |          |         | ]/D                                                |
|  -0.061|   -0.061| -20.698|  -20.704|   87.97%|   0:00:00.0| 2537.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.051|   -0.051| -15.232|  -15.237|   87.97%|   0:00:01.0| 2540.4M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.047|   -0.047| -12.514|  -12.556|   88.01%|   0:00:08.0| 2559.4M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.048|   -0.048| -12.466|  -12.505|   88.06%|   0:00:11.0| 2559.4M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.048|   -0.048| -12.112|  -12.150|   88.07%|   0:00:00.0| 2559.4M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
|  -0.048|   -0.048| -12.112|  -12.150|   88.07%|   0:00:00.0| 2559.4M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.8 real=0:00:20.0 mem=2559.4M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.044|   -0.048| -11.351|  -12.150|   88.07%|   0:00:00.0| 2559.4M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
|  -0.045|   -0.048| -11.065|  -11.864|   88.11%|   0:00:11.0| 2559.4M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[253]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.7 real=0:00:11.0 mem=2559.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.038|   -0.048|  -0.038|  -11.864|   88.11%|   0:00:00.0| 2559.4M|    ana_wc|  default| instr_addr_o[31]                                   |
|   0.000|   -0.048|   0.000|  -11.825|   88.11%|   0:00:00.0| 2559.4M|    ana_wc|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2559.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:31.9 real=0:00:31.0 mem=2559.4M) ***
** GigaOpt Optimizer WNS Slack -0.048 TNS Slack -11.825 Density 88.11
*** Starting refinePlace (1:11:00 mem=2540.4M) ***
Total net bbox length = 2.227e+05 (1.084e+05 1.143e+05) (ext = 1.080e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2540.4MB
Summary Report:
Instances move: 0 (out of 14787 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.227e+05 (1.084e+05 1.143e+05) (ext = 1.080e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2540.4MB
*** Finished refinePlace (1:11:01 mem=2540.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2540.4M) ***

*** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=2540.4M) ***
** GigaOpt Optimizer WNS Slack -0.048 TNS Slack -11.826 Density 88.11
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate |-0.048| -0.761|
|reg2reg   |-0.045|-11.065|
|HEPG      |-0.048|-11.826|
|All Paths |-0.048|-11.826|
+----------+------+-------+

Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| M9 (z=9)    |        108 | default  |
| M10 (z=10)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:03:23 real=0:03:23 mem=2540.4M) ***

*** TnsOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:03:24.1/0:03:24.1 (1.0), totSession cpu/real = 1:11:01.9/1:11:23.1 (1.0), mem = 2455.4M
End: GigaOpt TNS non-legal recovery
VT info 25.4532963122 14
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Register exp ratio and priority group on 109 nets on 15197 nets : 
z=9 : 108 nets
z=10 : 1 nets

Active setup views:
 ana_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'ibex_core' of instances=14787 and nets=16409 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ibex_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2484.012M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:47   (Analysis view: ana_wc)
 Advancing count:47, Max:-300.0(ps) Min:-10.0(ps) Total:-3566.9(ps)
 Delaying  count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2436.01)
Total number of fetched objects 15260
End delay calculation. (MEM=2461.21 CPU=0:00:04.2 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2461.21 CPU=0:00:05.0 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.6 real=0:00:06.0 totSessionCpu=1:11:10 mem=2461.2M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 10748 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 9845
[NR-eGR] #PG Blockages       : 10748
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 14949 nets ( ignored 0 )
[NR-eGR] There are 65 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14949
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 109 net(s) in layer range [9, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.09% V. EstWL: 2.066568e+04um
[NR-eGR] Layer group 2: route 14840 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.594978e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        32( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)        42( 0.15%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[NR-eGR]     M10 (10)        55( 0.19%)         0( 0.00%)         2( 0.01%)   ( 0.20%) 
[NR-eGR]      AP (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       129( 0.05%)         0( 0.00%)         2( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.54 sec, Real: 0.54 sec, Curr Mem: 2469.22 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:08:17, real = 1:08:15, mem = 2053.4M, totSessionCpu=1:11:11 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 ana_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.047  | -0.043  | -0.047  |  0.005  |
|           TNS (ns):| -10.959 | -10.322 | -0.636  |  0.000  |
|    Violating Paths:|   655   |   622   |   33    |    0    |
|          All Paths:|  2196   |  1923   |   64    |  1834   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      3 (5)       |   -0.037   |      3 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.110%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 1:08:19, real = 1:08:20, mem = 2053.1M, totSessionCpu=1:11:13 **
*** Finished optDesign ***
 *** Writing scheduling file: 'scheduling_file.cts.1657' ***
Disable CTE adjustment.
**place_opt_design ... cpu = 1:09:50, real = 1:09:52, mem = 2340.6M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
*** Message Summary: 11 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 1:09:50.4/1:09:52.1 (1.0), totSession cpu/real = 1:11:13.2/1:11:36.9 (1.0), mem = 2340.6M
<CMD> timeDesign -preCTS -outDir ./reports/design_ibex_core/Place -prefix Place
*** timeDesign #3 [begin] : totSession cpu/real = 1:11:13.2/1:11:36.9 (1.0), mem = 2340.6M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2340.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 ana_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.047  | -0.043  | -0.047  |  0.005  |
|           TNS (ns):| -10.959 | -10.322 | -0.636  |  0.000  |
|    Violating Paths:|   655   |   622   |   33    |    0    |
|          All Paths:|  2196   |  1923   |   64    |  1834   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      3 (5)       |   -0.037   |      3 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.110%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./reports/design_ibex_core/Place
Total CPU time: 3.89 sec
Total Real time: 7.0 sec
Total Memory Usage: 2340.8125 Mbytes
*** timeDesign #3 [finish] : cpu/real = 0:00:03.9/0:00:06.4 (0.6), totSession cpu/real = 1:11:17.1/1:11:43.4 (1.0), mem = 2340.8M
<CMD> timeDesign -preCTS -hold -outDir ./reports/design_ibex_core/Place -prefix Place
*** timeDesign #4 [begin] : totSession cpu/real = 1:11:17.1/1:11:43.4 (1.0), mem = 2340.8M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2325.3M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2329.32)
Total number of fetched objects 15260
End delay calculation. (MEM=2365.26 CPU=0:00:04.3 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2365.26 CPU=0:00:05.1 REAL=0:00:06.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:06.4 real=0:00:06.0 totSessionCpu=1:11:25 mem=2365.3M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 ana_wc 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.555  |  0.000  |  0.109  | -0.555  |
|           TNS (ns):|-279.209 |  0.000  |  0.000  |-279.209 |
|    Violating Paths:|  1605   |    0    |    0    |  1605   |
|          All Paths:|  2096   |  1923   |   64    |  1734   |
+--------------------+---------+---------+---------+---------+

Density: 88.110%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./reports/design_ibex_core/Place
Total CPU time: 8.84 sec
Total Real time: 8.0 sec
Total Memory Usage: 2302.738281 Mbytes
*** timeDesign #4 [finish] : cpu/real = 0:00:08.8/0:00:08.8 (1.0), totSession cpu/real = 1:11:25.9/1:11:52.2 (1.0), mem = 2302.7M
<CMD> report_timing > $rpt_dir/Timing_report_postPlace.rpt
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2304.76)
Total number of fetched objects 15260
End delay calculation. (MEM=2363.97 CPU=0:00:04.1 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2363.97 CPU=0:00:04.9 REAL=0:00:05.0)
<CMD> saveDesign ./results/design_ibex_core/Place/Place.enc
#% Begin save design ... (date=08/09 20:42:17, mem=1939.0M)
% Begin Save ccopt configuration ... (date=08/09 20:42:17, mem=1939.0M)
% End Save ccopt configuration ... (date=08/09 20:42:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1939.2M, current mem=1939.2M)
% Begin Save netlist data ... (date=08/09 20:42:17, mem=1939.2M)
Writing Binary DB to ./results/design_ibex_core/Place/Place.enc.dat/ibex_core.v.bin in single-threaded mode...
% End Save netlist data ... (date=08/09 20:42:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1939.2M, current mem=1939.2M)
Saving symbol-table file ...
Saving congestion map file ./results/design_ibex_core/Place/Place.enc.dat/ibex_core.route.congmap.gz ...
% Begin Save AAE data ... (date=08/09 20:42:18, mem=1939.5M)
Saving AAE Data ...
% End Save AAE data ... (date=08/09 20:42:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1939.5M, current mem=1939.5M)
Saving scheduling_file.cts.1657 in ./results/design_ibex_core/Place/Place.enc.dat/scheduling_file.cts
Saving preference file ./results/design_ibex_core/Place/Place.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=08/09 20:42:19, mem=1939.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=08/09 20:42:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1939.9M, current mem=1939.9M)
Saving PG file ./results/design_ibex_core/Place/Place.enc.dat/ibex_core.pg.gz, version#2, (Created by Innovus v21.35-s114_1 on Fri Aug  9 20:42:19 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2316.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=08/09 20:42:19, mem=1939.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=08/09 20:42:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1939.9M, current mem=1939.9M)
% Begin Save routing data ... (date=08/09 20:42:20, mem=1939.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=2316.5M) ***
% End Save routing data ... (date=08/09 20:42:20, total cpu=0:00:00.2, real=0:00:00.0, peak res=1940.0M, current mem=1940.0M)
Saving property file ./results/design_ibex_core/Place/Place.enc.dat/ibex_core.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2319.5M) ***
Saving rc congestion map ./results/design_ibex_core/Place/Place.enc.dat/ibex_core.congmap.gz ...
% Begin Save power constraints data ... (date=08/09 20:42:21, mem=1940.1M)
% End Save power constraints data ... (date=08/09 20:42:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1940.1M, current mem=1940.1M)
default_rc_corner
Generated self-contained design Place.enc.dat
#% End save design ... (date=08/09 20:42:21, total cpu=0:00:01.4, real=0:00:04.0, peak res=1940.1M, current mem=1940.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_analysis_view -setup {ana_wc} -hold {ana_wc}
The system is switching to MMMC mode. Existing timing, extraction and delay/sdf information from single mode will be reset. Please respecify spef for specific RC corners and/or sdf information for specific views.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2776):	The via resistance between layers M0 and M1 is not defined in the capacitance table file. The via resistance of 44 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6.7 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6.7 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 6.7 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 6.7 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 6.7 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 6.7 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 6.7 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.27 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M9 and M10 is not defined in the capacitance table file. The via resistance of 0.27 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M10 and M11 is not defined in the capacitance table file. The via resistance of 0.064 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.308 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.278 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.278 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.278 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.278 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.278 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.278 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.278 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.022 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.022 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M11 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: ana_wc
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
Reading timing constraints file '/tmp/innovus_temp_1657_item0110.item.uni-bremen.de_s_ids108_AAEhLp/.mmmcER2cAb/modes/mysdc/mysdc.sdc' ...
Current (total cpu=1:11:35, real=1:12:09, peak res=2137.1M, current mem=1775.6M)
ibex_core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1810.5M, current mem=1810.5M)
Current (total cpu=1:11:36, real=1:12:09, peak res=2137.1M, current mem=1810.5M)
Reading latency file '/tmp/innovus_temp_1657_item0110.item.uni-bremen.de_s_ids108_AAEhLp/.mmmcER2cAb/views/ana_wc/latency.sdc' ...
Total number of combinational cells: 1079
Total number of sequential cells: 543
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1BWP12T40M1P BUFFD0BWP12T40M1P BUFFD12BWP12T40M1P BUFFD16BWP12T40M1P BUFFXD0BWP12T40M1P BUFFD2BWP12T40M1P BUFFD3BWP12T40M1P BUFFD4BWP12T40M1P BUFFD6BWP12T40M1P BUFFD8BWP12T40M1P BUFFXD12BWP12T40M1P BUFFXD16BWP12T40M1P CKBD0BWP12T40M1P BUFFXD1BWP12T40M1P BUFFXD2BWP12T40M1P BUFFXD3BWP12T40M1P BUFFXD4BWP12T40M1P BUFFXD6BWP12T40M1P BUFFXD8BWP12T40M1P CKBD12BWP12T40M1P CKBD16BWP12T40M1P CKBD1BWP12T40M1P CKBD2BWP12T40M1P CKBD3BWP12T40M1P CKBD4BWP12T40M1P CKBD6BWP12T40M1P CKBD8BWP12T40M1P DCCKBD12BWP12T40M1P DCCKBD16BWP12T40M1P DCCKBD4BWP12T40M1P DCCKBD8BWP12T40M1P DEL025D1BWP12T40M1P DEL075D1BWP12T40M1P DEL050D1BWP12T40M1P
Total number of usable buffers: 34
List of unusable buffers: BUFFD20BWP12T40M1P BUFFD24BWP12T40M1P CKBD20BWP12T40M1P CKBD24BWP12T40M1P CKBD32BWP12T40M1P DCCKBD20BWP12T40M1P GBUFFD1BWP12T40M1P GBUFFD3BWP12T40M1P GBUFFD2BWP12T40M1P GBUFFD4BWP12T40M1P GBUFFD8BWP12T40M1P
Total number of unusable buffers: 11
List of usable inverters: CKND0BWP12T40M1P CKND12BWP12T40M1P CKND16BWP12T40M1P CKND1BWP12T40M1P CKND2BWP12T40M1P CKND3BWP12T40M1P CKND4BWP12T40M1P CKND6BWP12T40M1P CKND8BWP12T40M1P DCCKND12BWP12T40M1P DCCKND16BWP12T40M1P DCCKND4BWP12T40M1P DCCKND8BWP12T40M1P INVD0BWP12T40M1P INVD12BWP12T40M1P INVD15BWP12T40M1P INVD16BWP12T40M1P INVD18BWP12T40M1P INVD1BWP12T40M1P INVD1P75BWP12T40M1P INVD1P25BWP12T40M1P INVD2BWP12T40M1P INVD2P3BWP12T40M1P INVD3BWP12T40M1P INVD4BWP12T40M1P INVD6BWP12T40M1P INVD8BWP12T40M1P INVD9BWP12T40M1P INVOPTSAD12BWP12T40M1P INVOPTSAD16BWP12T40M1P INVOPTSAD18BWP12T40M1P INVOPTSAD6BWP12T40M1P INVOPTSAD8BWP12T40M1P
Total number of usable inverters: 33
List of unusable inverters: CKND20BWP12T40M1P CKND24BWP12T40M1P CKND32BWP12T40M1P DCCKND20BWP12T40M1P GINVD2BWP12T40M1P GINVD1BWP12T40M1P GINVD4BWP12T40M1P GINVD3BWP12T40M1P GINVD8BWP12T40M1P INVD20BWP12T40M1P INVD21BWP12T40M1P INVD24BWP12T40M1P INVD32BWP12T40M1P INVOPTSAD20BWP12T40M1P INVOPTSAD24BWP12T40M1P
Total number of unusable inverters: 15
List of identified usable delay cells: DEL125D1BWP12T40M1P DEL100D1BWP12T40M1P DEL150D1BWP12T40M1P DEL175D1BWP12T40M1P DEL1D1BWP12T40M1P DEL1P5D1BWP12T40M1P DEL200D1BWP12T40M1P DEL250D1BWP12T40M1P DEL225D1BWP12T40M1P DEL2D1BWP12T40M1P DEL500D1BWP12T40M1P
Total number of identified usable delay cells: 11
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both -checkType setup
<CMD> getPlaceMode -doneQuickCTS -quiet
<CMD> add_ndr -name default_2x_space -spacing {M1 0.38 M2:M5 0.42 M6 0.84}
<CMD> create_route_type -name leaf_rule -non_default_rule default_2x_space -top_preferred_layer M4 -bottom_preferred_layer M2
<CMD> create_route_type -name trunk_rule -non_default_rule default_2x_space -top_preferred_layer M4 -bottom_preferred_layer M2 -shield_net VSS -shield_side both_side
<CMD> create_route_type -name top_rule -non_default_rule default_2x_space -top_preferred_layer M4 -bottom_preferred_layer M2 -shield_net VSS -shield_side both_side
<CMD> set_ccopt_property route_type -net_type leaf leaf_rule
<CMD> set_ccopt_property route_type -net_type trunk trunk_rule
<CMD> set_ccopt_property route_type -net_type top top_rule
<CMD> setDesignMode -process 40
##  Process: 40            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 40nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> set_ccopt_property target_max_trans 0.150
<CMD> set_ccopt_property target_skew 0.150
<CMD> set_ccopt_property max_fanout 20
<CMD> set_ccopt_property update_io_latency 0
<CMD> setOptMode -usefulSkewCCOpt extreme
<CMD> set_ccopt_property buffer_cells {BUFFD0BWP12T40M1P BUFFD12BWP12T40M1P BUFFD16BWP12T40M1P BUFFD1BWP12T40M1P BUFFD20BWP12T40M1P BUFFD24BWP12T40M1P BUFFD2BWP12T40M1P BUFFD3BWP12T40M1P BUFFD4BWP12T40M1P BUFFD6BWP12T40M1P BUFFD8BWP12T40M1P BUFFXD0BWP12T40M1P BUFFXD12BWP12T40M1P BUFFXD16BWP12T40M1P BUFFXD1BWP12T40M1P BUFFXD2BWP12T40M1P BUFFXD3BWP12T40M1P BUFFXD4BWP12T40M1P BUFFXD6BWP12T40M1P BUFFXD8BWP12T40M1P}
<CMD> set_ccopt_property inverter_cells {INVD0BWP12T40M1P INVD12BWP12T40M1P INVD15BWP12T40M1P INVD16BWP12T40M1P INVD18BWP12T40M1P INVD1BWP12T40M1P INVD1P25BWP12T40M1P INVD1P75BWP12T40M1P INVD20BWP12T40M1P INVD21BWP12T40M1P INVD24BWP12T40M1P INVD2BWP12T40M1P INVD2P3BWP12T40M1P INVD32BWP12T40M1P INVD3BWP12T40M1P INVD4BWP12T40M1P INVD6BWP12T40M1P INVD8BWP12T40M1P INVD9BWP12T40M1P INVOPTSAD12BWP12T40M1P INVOPTSAD16BWP12T40M1P INVOPTSAD18BWP12T40M1P INVOPTSAD20BWP12T40M1P INVOPTSAD24BWP12T40M1P INVOPTSAD6BWP12T40M1P INVOPTSAD8BWP12T40M1P}
<CMD> create_ccopt_clock_tree_spec -views ana_wc -file results/ctsSpec_dummy.tcl
Creating clock tree spec for modes (timing configs): mysdc
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: results/ctsSpec_dummy.tcl
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[1012]/CP} 0.014
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[1017]/CP} 0.034
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[118]/CP} 0.011
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[119]/CP} 0.049
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[144]/CP} 0.050
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[216]/CP} 0.029
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[251]/CP} 0.030
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[287]/CP} 0.012
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[310]/CP} 0.010
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[315]/CP} 0.028
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[383]/CP} 0.010
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[407]/CP} 0.018
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[408]/CP} 0.021
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[439]/CP} 0.043
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[601]/CP} 0.014
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[633]/CP} 0.027
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/CP} 0.023
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[661]/CP} 0.010
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[663]/CP} 0.025
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[665]/CP} 0.020
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[695]/CP} 0.028
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[698]/CP} 0.012
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[723]/CP} 0.046
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[733]/CP} 0.012
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[760]/CP} 0.021
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[884]/CP} 0.012
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[886]/CP} 0.011
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[893]/CP} 0.013
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[917]/CP} 0.013
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[919]/CP} 0.045
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[921]/CP} 0.026
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[949]/CP} 0.012
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[953]/CP} 0.022
<CMD> set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[985]/CP} 0.038
<CMD> set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_alu_id_o_reg[28]/CP} 0.148
<CMD> set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_alu_id_o_reg[31]/CP} 0.258
<CMD> set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_alu_id_o_reg[3]/CP} 0.132
<CMD> set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_id_o_reg[15]/CP} 0.186
<CMD> set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_id_o_reg[16]/CP} 0.187
<CMD> set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_id_o_reg[17]/CP} 0.265
<CMD> set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_id_o_reg[18]/CP} 0.300
<CMD> set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_id_o_reg[19]/CP} 0.196
<CMD> set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_id_o_reg[20]/CP} 0.230
<CMD> set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_id_o_reg[21]/CP} 0.177
<CMD> set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_id_o_reg[22]/CP} 0.181
<CMD> set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_id_o_reg[23]/CP} 0.256
<CMD> set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_id_o_reg[24]/CP} 0.261
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk_i true
<CMD> set_ccopt_property case_analysis -pin cs_registers_i/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin cs_registers_i/RC_CG_HIER_INST0/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin cs_registers_i/RC_CG_HIER_INST1/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin cs_registers_i/RC_CG_HIER_INST10/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin cs_registers_i/RC_CG_HIER_INST2/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin cs_registers_i/RC_CG_HIER_INST3/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin cs_registers_i/RC_CG_HIER_INST4/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin cs_registers_i/RC_CG_HIER_INST5/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin cs_registers_i/RC_CG_HIER_INST6/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin cs_registers_i/RC_CG_HIER_INST7/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin cs_registers_i/RC_CG_HIER_INST9/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin cs_registers_i/u_dscratch0_csr_RC_CG_HIER_INST11/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin cs_registers_i/u_dscratch1_csr_RC_CG_HIER_INST12/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin cs_registers_i/u_mepc_csr_RC_CG_HIER_INST13/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin cs_registers_i/u_mscratch_csr_RC_CG_HIER_INST14/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin cs_registers_i/u_mtval_csr_RC_CG_HIER_INST16/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin ex_block_i/RC_CG_HIER_INST17/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST18/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST19/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST20/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST21/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST22/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST23/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST25/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST26/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST27/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST28/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST29/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST30/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST31/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST32/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST33/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST34/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST35/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST37/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST38/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST39/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST40/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST42/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST43/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST44/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST45/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST46/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST47/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST48/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin id_stage_i/RC_CG_HIER_INST49/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin id_stage_i/RC_CG_HIER_INST50/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin id_stage_i/controller_i_RC_CG_HIER_INST51/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin if_stage_i/RC_CG_HIER_INST52/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin if_stage_i/RC_CG_HIER_INST54/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin if_stage_i/RC_CG_HIER_INST55/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin if_stage_i/RC_CG_HIER_INST56/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin if_stage_i/RC_CG_HIER_INST57/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin if_stage_i/RC_CG_HIER_INST58/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin if_stage_i/RC_CG_HIER_INST59/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin if_stage_i/RC_CG_HIER_INST60/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin load_store_unit_i/RC_CG_HIER_INST61/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin load_store_unit_i/RC_CG_HIER_INST62/RC_CGIC_INST/TE 0
<CMD> set_ccopt_property case_analysis -pin load_store_unit_i/RC_CG_HIER_INST63/RC_CGIC_INST/TE 0
<CMD> create_ccopt_clock_tree -name clk_i -source clk_i -no_skew_group
Extracting original clock gating for clk_i...
  clock_tree clk_i contains 1920 sinks and 64 clock gates.
Extracting original clock gating for clk_i done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner default -early -clock_tree clk_i 0.040
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner default -late -clock_tree clk_i 0.040
<CMD> set_ccopt_property source_latency -clock_tree clk_i 0.400
<CMD> set_ccopt_property clock_period -pin clk_i 2
<CMD> set_ccopt_property timing_connectivity_info {}
<CMD> create_ccopt_skew_group -name clk_i/mysdc -sources clk_i -auto_sinks
The skew group clk_i/mysdc was created. It contains 1920 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group clk_i/mysdc true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk_i/mysdc clk_i
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk_i/mysdc mysdc
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk_i/mysdc default
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design
#% Begin ccopt_design (date=08/09 20:42:25, mem=1784.6M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 1:11:37.5/1:12:06.7 (1.0), mem = 2248.4M
Runtime...
**INFO: User's settings:
setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               18.4
setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
setDesignMode -process                              40
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { ana_wc }
setOptMode -activeSetupViews                        { ana_wc }
setOptMode -autoSetupViews                          { ana_wc}
setOptMode -autoTDGRSetupViews                      { ana_wc}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   true
setOptMode -setupTargetSlack                        0
setOptMode -usefulSkewCCOpt                         extreme
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_place_io_pins            true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort extreme.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2248.4M, init mem=2248.4M)
*info: Placed = 14787         
*info: Unplaced = 0           
Placement Density:88.11%(57965/65787)
Placement Density (including fixed std cells):88.11%(57965/65787)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2248.4M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.4 real=0:00:00.4)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    inverter_cells is set for at least one object
    route_type is set for at least one object
    source_latency is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
    update_io_latency: 0 (default: true)
  Private non-default CCOpt properties:
    cluster_when_starting_skewing: 1 (default: false)
    mini_not_full_band_size_factor: 0 (default: 100)
    r2r_iterations: 5 (default: 1)
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Route type trimming info:
  No route type modifications were made.
AAE DB initialization (MEM=2260.11 CPU=0:00:00.0 REAL=0:00:00.0) 
Clock tree balancer configuration for clock_tree clk_i:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    route_type (leaf): leaf_rule (default: default)
    route_type (top): top_rule (default: default)
    route_type (trunk): trunk_rule (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {BUFFD24BWP12T40M1P BUFFD20BWP12T40M1P BUFFXD16BWP12T40M1P BUFFD16BWP12T40M1P BUFFXD12BWP12T40M1P BUFFD12BWP12T40M1P BUFFXD8BWP12T40M1P BUFFD8BWP12T40M1P BUFFXD6BWP12T40M1P BUFFD6BWP12T40M1P BUFFXD4BWP12T40M1P BUFFD3BWP12T40M1P BUFFXD2BWP12T40M1P BUFFXD1BWP12T40M1P BUFFXD0BWP12T40M1P}
  Inverters:   {INVD32BWP12T40M1P INVD24BWP12T40M1P INVD21BWP12T40M1P INVD20BWP12T40M1P INVD18BWP12T40M1P INVD16BWP12T40M1P INVD15BWP12T40M1P INVD12BWP12T40M1P INVD9BWP12T40M1P INVD8BWP12T40M1P INVD6BWP12T40M1P INVD4BWP12T40M1P INVD3BWP12T40M1P INVD2BWP12T40M1P INVD1BWP12T40M1P}
  Clock gates: CKLNQD16BWP12T40M1P CKLNQOPTMAD16BWP12T40M1P CKLNQD12BWP12T40M1P CKLNQD8BWP12T40M1P CKLNQOPTMAD8BWP12T40M1P CKLNQD6BWP12T40M1P CKLNQD4BWP12T40M1P CKLNQOPTMAD4BWP12T40M1P CKLNQD3BWP12T40M1P CKLNQD2BWP12T40M1P CKLNQOPTMAD2BWP12T40M1P CKLNQD1BWP12T40M1P CKLNQOPTMAD1BWP12T40M1P 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 65776.032um^2
Top Routing info:
  Route-type name: top_rule; Top/bottom preferred layer name: M4/M2; 
  Non-default rule name: default_2x_space; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_rule; Top/bottom preferred layer name: M4/M2; 
  Non-default rule name: default_2x_space; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: leaf_rule; Top/bottom preferred layer name: M4/M2; 
  Non-default rule name: default_2x_space; Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner default:both, late and power domain auto-default:
  Slew time target (leaf):    0.150ns
  Slew time target (trunk):   0.150ns
  Slew time target (top):     0.150ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.080ns
  Buffer max distance: 624.403um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFFXD16BWP12T40M1P, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=554.778um, saturatedSlew=0.134ns, speed=3708.409um per ns, cellArea=14.414um^2 per 1000um}
  Inverter  : {lib_cell:INVD16BWP12T40M1P, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=347.899um, saturatedSlew=0.091ns, speed=4337.899um per ns, cellArea=15.549um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQOPTMAD16BWP12T40M1P, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=610.581um, saturatedSlew=0.150ns, speed=3140.849um per ns, cellArea=21.572um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree clk_i has 1 cts_max_fanout violation.
Clock tree balancer configuration for skew_group clk_i/mysdc:
  Sources:                     pin clk_i
  Total number of sinks:       1920
  Delay constrained sinks:     1919
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default:both.late:
  Skew target:                 0.150ns

Clock Tree Violations Report
============================

The clock tree has violations that CCOpt may not be able to correct due to the design settings.
A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
Consider reviewing your design and relaunching CCOpt.


Max Fanout Violations
---------------------

Node the root driver for clock_tree clk_i at (300.020,128.520), in power domain auto-default, which drives a net clk_i which is user don't touch, has 35 fanout.



Primary reporting skew groups are:
skew_group clk_i/mysdc with 1920 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=63, dcg=1, l=0, total=64
  sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
  misc counts      : r=1, pp=33
  cell areas       : b=0.000um^2, i=0.000um^2, icg=622.339um^2, dcg=1.411um^2, l=0.000um^2, total=623.750um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=7223.440um, total=7223.440um
Clock DAG library cell distribution initial state {count}:
   ICGs: CKLNQD12BWP12T40M1P: 63 
   DCGs: AN2XD0BWP12T40M1P: 1 

Distribution of half-perimeter wire length by ICG depth:

----------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
----------------------------------------------------------------------------
   0          0        63      [min=11, max=178, avg=110, sd=38, total=6927]
   0          1         1      [min=297, max=297, avg=297, sd=0, total=297]
   0          2         1      [min=342, max=342, avg=342, sd=0, total=342]
----------------------------------------------------------------------------

**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.

Ideal and dont_touch net fanout counts:

-----------------------------------------------------------
Min fanout    Max fanout    Number of ideal/dont_touch nets
-----------------------------------------------------------
      1            10                      0
     11           100                      1
    101          1000                      0
   1001         10000                      0
  10001           +                        0
-----------------------------------------------------------

Top ideal and dont_touch nets by fanout:

---------------------
Net name    Fanout ()
---------------------
clk_i          35
---------------------


No dont_touch hnets found in the clock tree

Total number of dont_touch hpins in the clock network: 33
  Large numbers of dont_touch hpins may damage runtime and QoR.
  Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.

Summary of reasons for dont_touch hpins in the clock network:

----------------------------
Reason                 Count
----------------------------
hnet_set_dont_touch     33
----------------------------

Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0

Summary of dont_touch hpins in the clock network representing physical hierarchy:

---------------------
Type            Count
---------------------
ilm               0
partition         0
power_domain      0
fence             0
none             33
---------------------
Total            33
---------------------

Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:08.8 real=0:00:08.8)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

CCOpt configuration status: all checks passed.
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:09.1 real=0:00:09.2)
CCOpt::Phase::Initialization done. (took cpu=0:00:09.1 real=0:00:09.2)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Running CCOpt...
External - optDesign -ccopt...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1816.0M, totSessionCpu=1:11:47 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:11:46.8/1:12:16.0 (1.0), mem = 2290.0M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1844.9M, totSessionCpu=1:11:50 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2306.6M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2320.11)
Total number of fetched objects 15260
End delay calculation. (MEM=2390.6 CPU=0:00:04.9 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2334.91 CPU=0:00:05.9 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.8 real=0:00:08.0 totSessionCpu=1:11:59 mem=2342.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 ana_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.049  |
|           TNS (ns):| -12.302 |
|    Violating Paths:|   666   |
|          All Paths:|  2196   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      3 (5)       |   -0.037   |      4 (7)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.110%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1815.5M, totSessionCpu=1:12:00 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:13.2/0:00:13.2 (1.0), totSession cpu/real = 1:12:00.0/1:12:29.2 (1.0), mem = 2318.2M
** INFO : this run is activating 'allEndPoints' option
** INFO : the automation is 'placeOptPostCts'
*** ClockClustering #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:12:00.6/1:12:29.9 (1.0), mem = 2318.2M
CCOptHook: Starting clustering and global balancing
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 47 advancing pin insertion delay (2.448% of 1920 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 1920 clock tree sinks)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    inverter_cells is set for at least one object
    route_type is set for at least one object
    source_latency is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
    update_io_latency: 0 (default: true)
  Private non-default CCOpt properties:
    approximate_balance_buffer_output_of_leaf_drivers_that_meet_skew_target: 1 (default: false)
    cluster_when_starting_skewing: 1 (default: false)
    cts_manage_local_overskew: 1 (default: false)
    cts_reduce_clock_tree_power_after_constraint_analysis: 1 (default: false)
    cts_skip_reclustering_to_reduce_power: 1 (default: false)
    cts_skip_reducing_total_underdelay: 0 (default: true)
    mini_not_full_band_size_factor: 0 (default: 100)
    r2r_iterations: 5 (default: 1)
    useful_skew_implement_move_sinks_up_into_windows: 0 (default: true)
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk_i:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    route_type (leaf): leaf_rule (default: default)
    route_type (top): top_rule (default: default)
    route_type (trunk): trunk_rule (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {BUFFD24BWP12T40M1P BUFFD20BWP12T40M1P BUFFXD16BWP12T40M1P BUFFD16BWP12T40M1P BUFFXD12BWP12T40M1P BUFFD12BWP12T40M1P BUFFXD8BWP12T40M1P BUFFD8BWP12T40M1P BUFFXD6BWP12T40M1P BUFFD6BWP12T40M1P BUFFXD4BWP12T40M1P BUFFD3BWP12T40M1P BUFFXD2BWP12T40M1P BUFFXD1BWP12T40M1P BUFFXD0BWP12T40M1P}
  Inverters:   {INVD32BWP12T40M1P INVD24BWP12T40M1P INVD21BWP12T40M1P INVD20BWP12T40M1P INVD18BWP12T40M1P INVD16BWP12T40M1P INVD15BWP12T40M1P INVD12BWP12T40M1P INVD9BWP12T40M1P INVD8BWP12T40M1P INVD6BWP12T40M1P INVD4BWP12T40M1P INVD3BWP12T40M1P INVD2BWP12T40M1P INVD1BWP12T40M1P}
  Clock gates: CKLNQD16BWP12T40M1P CKLNQOPTMAD16BWP12T40M1P CKLNQD12BWP12T40M1P CKLNQD8BWP12T40M1P CKLNQOPTMAD8BWP12T40M1P CKLNQD6BWP12T40M1P CKLNQD4BWP12T40M1P CKLNQOPTMAD4BWP12T40M1P CKLNQD3BWP12T40M1P CKLNQD2BWP12T40M1P CKLNQOPTMAD2BWP12T40M1P CKLNQD1BWP12T40M1P CKLNQOPTMAD1BWP12T40M1P 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 65776.032um^2
Top Routing info:
  Route-type name: top_rule; Top/bottom preferred layer name: M4/M2; 
  Non-default rule name: default_2x_space; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_rule; Top/bottom preferred layer name: M4/M2; 
  Non-default rule name: default_2x_space; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: leaf_rule; Top/bottom preferred layer name: M4/M2; 
  Non-default rule name: default_2x_space; Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner default:both, late and power domain auto-default:
  Slew time target (leaf):    0.150ns
  Slew time target (trunk):   0.150ns
  Slew time target (top):     0.150ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.080ns
  Buffer max distance: 624.403um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFFXD16BWP12T40M1P, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=554.778um, saturatedSlew=0.134ns, speed=3708.409um per ns, cellArea=14.414um^2 per 1000um}
  Inverter  : {lib_cell:INVD16BWP12T40M1P, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=347.899um, saturatedSlew=0.091ns, speed=4337.899um per ns, cellArea=15.549um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQOPTMAD16BWP12T40M1P, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=610.581um, saturatedSlew=0.150ns, speed=3140.849um per ns, cellArea=21.572um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree clk_i has 1 cts_max_fanout violation.
Clock tree balancer configuration for skew_group clk_i/mysdc:
  Sources:                     pin clk_i
  Total number of sinks:       1920
  Delay constrained sinks:     1919
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default:both.late:
  Skew target:                 0.150ns

Clock Tree Violations Report
============================

The clock tree has violations that CCOpt may not be able to correct due to the design settings.
A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
Consider reviewing your design and relaunching CCOpt.


Max Fanout Violations
---------------------

Node the root driver for clock_tree clk_i at (300.020,128.520), in power domain auto-default, which drives a net clk_i which is user don't touch, has 35 fanout.



Primary reporting skew groups are:
skew_group clk_i/mysdc with 1920 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=63, dcg=1, l=0, total=64
  sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
  misc counts      : r=1, pp=33
  cell areas       : b=0.000um^2, i=0.000um^2, icg=622.339um^2, dcg=1.411um^2, l=0.000um^2, total=623.750um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=7223.440um, total=7223.440um
Clock DAG library cell distribution initial state {count}:
   ICGs: CKLNQD12BWP12T40M1P: 63 
   DCGs: AN2XD0BWP12T40M1P: 1 

Distribution of half-perimeter wire length by ICG depth:

----------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
----------------------------------------------------------------------------
   0          0        63      [min=11, max=178, avg=110, sd=38, total=6927]
   0          1         1      [min=297, max=297, avg=297, sd=0, total=297]
   0          2         1      [min=342, max=342, avg=342, sd=0, total=342]
----------------------------------------------------------------------------

**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.

Ideal and dont_touch net fanout counts:

-----------------------------------------------------------
Min fanout    Max fanout    Number of ideal/dont_touch nets
-----------------------------------------------------------
      1            10                      0
     11           100                      1
    101          1000                      0
   1001         10000                      0
  10001           +                        0
-----------------------------------------------------------

Top ideal and dont_touch nets by fanout:

---------------------
Net name    Fanout ()
---------------------
clk_i          35
---------------------


No dont_touch hnets found in the clock tree

Total number of dont_touch hpins in the clock network: 33
  Large numbers of dont_touch hpins may damage runtime and QoR.
  Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.

Summary of reasons for dont_touch hpins in the clock network:

----------------------------
Reason                 Count
----------------------------
hnet_set_dont_touch     33
----------------------------

Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0

Summary of dont_touch hpins in the clock network representing physical hierarchy:

---------------------
Type            Count
---------------------
ilm               0
partition         0
power_domain      0
fence             0
none             33
---------------------
Total            33
---------------------

Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:08.3 real=0:00:08.3)
CCOpt configuration status: all checks passed.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Adding exclusion drivers to pins that are effective_sink_type exclude...
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Validating CTS configuration...
Using cell based legalization.
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.
Primary reporting skew groups are:
skew_group clk_i/mysdc with 1920 clock sinks

Ideal and dont_touch net fanout counts:

-----------------------------------------------------------
Min fanout    Max fanout    Number of ideal/dont_touch nets
-----------------------------------------------------------
      1            10                      0
     11           100                      1
    101          1000                      0
   1001         10000                      0
  10001           +                        0
-----------------------------------------------------------

Top ideal and dont_touch nets by fanout:

---------------------
Net name    Fanout ()
---------------------
clk_i          35
---------------------


No dont_touch hnets found in the clock tree

Total number of dont_touch hpins in the clock network: 33
  Large numbers of dont_touch hpins may damage runtime and QoR.
  Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.

Summary of reasons for dont_touch hpins in the clock network:

----------------------------
Reason                 Count
----------------------------
hnet_set_dont_touch     33
----------------------------

Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0

Summary of dont_touch hpins in the clock network representing physical hierarchy:

---------------------
Type            Count
---------------------
ilm               0
partition         0
power_domain      0
fence             0
none             33
---------------------
Total            33
---------------------

Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt configuration status: all checks passed.
Clock tree timing engine global stage delay update for default:both.late...
Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
Using cell based legalization.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Library trimming clock gates in power domain auto-default and half-corner default:both.late removed 5 of 13 cells
  Original list had 13 cells:
  CKLNQD16BWP12T40M1P CKLNQOPTMAD16BWP12T40M1P CKLNQD12BWP12T40M1P CKLNQD8BWP12T40M1P CKLNQOPTMAD8BWP12T40M1P CKLNQD6BWP12T40M1P CKLNQD4BWP12T40M1P CKLNQOPTMAD4BWP12T40M1P CKLNQD3BWP12T40M1P CKLNQD2BWP12T40M1P CKLNQOPTMAD2BWP12T40M1P CKLNQD1BWP12T40M1P CKLNQOPTMAD1BWP12T40M1P 
  New trimmed list has 8 cells:
  CKLNQD16BWP12T40M1P CKLNQD12BWP12T40M1P CKLNQD8BWP12T40M1P CKLNQD6BWP12T40M1P CKLNQD4BWP12T40M1P CKLNQD3BWP12T40M1P CKLNQD2BWP12T40M1P CKLNQD1BWP12T40M1P 
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=63, dcg=1, l=0, total=64
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=0.000um^2, i=0.000um^2, icg=622.339um^2, dcg=1.411um^2, l=0.000um^2, total=623.750um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=7223.440um, total=7223.440um
    Clock DAG library cell distribution before merging {count}:
       ICGs: CKLNQD12BWP12T40M1P: 63 
       DCGs: AN2XD0BWP12T40M1P: 1 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             64
    Globally unique enables                       64
    Potentially mergeable clock gates              0
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  64
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:01.3 real=0:00:01.3)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=63, dcg=1, l=0, total=64
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=0.000um^2, i=0.000um^2, icg=740.880um^2, dcg=10.584um^2, l=0.000um^2, total=751.464um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=7223.440um, total=7223.440um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: CKLNQD16BWP12T40M1P: 63 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    :     ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clock tree timing engine global stage delay update for default:both.late...
      Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree clk_i...
      Clustering clock_tree clk_i done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=827.669um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1522.920um^2
      hp wire lengths  : top=0.000um, trunk=3308.620um, leaf=8235.920um, total=11544.540um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUFFD24BWP12T40M1P: 61 BUFFXD8BWP12T40M1P: 24 BUFFXD6BWP12T40M1P: 14 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 5 BUFFXD2BWP12T40M1P: 7 
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Bottom-up phase done. (took cpu=0:00:01.9 real=0:00:01.9)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (1:12:13 mem=2280.0M) ***
Total net bbox length = 2.279e+05 (1.113e+05 1.167e+05) (ext = 1.082e+04)
Move report: Detail placement moves 5722 insts, mean move: 1.29 um, max move: 13.16 um 
	Max move on inst (gen_regfile_ff.register_file_i/g25473): (261.66, 152.74) --> (273.14, 154.42)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2301.0MB
Summary Report:
Instances move: 5722 (out of 14911 movable)
Instances flipped: 0
Mean displacement: 1.29 um
Max displacement: 13.16 um (Instance: gen_regfile_ff.register_file_i/g25473) (261.66, 152.74) -> (273.14, 154.42)
	Length: 6 sites, height: 1 rows, site name: core12T, cell type: TPND2D1BWP12T40M1P
Total net bbox length = 2.318e+05 (1.134e+05 1.183e+05) (ext = 1.084e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2301.0MB
*** Finished refinePlace (1:12:15 mem=2301.0M) ***
    ClockRefiner summary
    All clock instances: Moved 1068, flipped 267 and cell swapped 0 (out of a total of 2108).
    The largest move was 12.6 um for gen_regfile_ff.register_file_i/rf_reg_q_reg[652].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.7 real=0:00:01.7)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for default:both.late...
    Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.14,0.952)            2
    [0.952,1.764)          21
    [1.764,2.576)           2
    [2.576,3.388)          24
    [3.388,4.2)             3
    [4.2,5.012)             1
    [5.012,5.824)           4
    [5.824,6.636)           2
    [6.636,7.448)           2
    [7.448,8.26)            1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        8.26         (45.250,143.700)     (36.990,143.700)     CTS_ccl_a_buf_00120 (a lib_cell BUFFD24BWP12T40M1P) at (34.580,142.660), in power domain auto-default
        7.28         (251.580,154.420)    (249.340,159.460)    CTS_ccl_a_buf_00013 (a lib_cell BUFFXD4BWP12T40M1P) at (249.340,159.460), in power domain auto-default
        6.72         (217.700,156.100)    (217.700,149.380)    CTS_ccl_a_buf_00001 (a lib_cell BUFFXD6BWP12T40M1P) at (217.700,149.380), in power domain auto-default
        6.02         (177.520,157.780)    (174.860,161.140)    CTS_ccl_a_buf_00048 (a lib_cell BUFFD24BWP12T40M1P) at (174.860,161.140), in power domain auto-default
        6.02         (256.340,156.100)    (262.360,156.100)    CTS_ccl_a_buf_00025 (a lib_cell BUFFD24BWP12T40M1P) at (262.360,156.100), in power domain auto-default
        5.04         (15.540,137.620)     (15.540,132.580)     CTS_ccl_a_buf_00076 (a lib_cell BUFFXD6BWP12T40M1P) at (15.540,132.580), in power domain auto-default
        5.04         (89.040,184.660)     (89.040,179.620)     CTS_ccl_a_buf_00123 (a lib_cell BUFFD24BWP12T40M1P) at (89.040,179.620), in power domain auto-default
        5.04         (183.400,159.460)    (183.400,164.500)    CTS_ccl_a_buf_00051 (a lib_cell BUFFD24BWP12T40M1P) at (183.400,164.500), in power domain auto-default
        5.04         (257.180,162.820)    (257.180,167.860)    CTS_ccl_a_buf_00029 (a lib_cell BUFFD24BWP12T40M1P) at (257.180,167.860), in power domain auto-default
        4.9          (93.520,224.980)     (98.420,224.980)     cell cs_registers_i/RC_CG_HIER_INST6/RC_CGIC_INST (a lib_cell CKLNQD2BWP12T40M1P) at (98.420,224.980), in power domain auto-default
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:02.7 real=0:00:02.7)
    Clock DAG stats after 'Clustering':
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=827.669um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1522.920um^2
      cell capacitance : b=0.473pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.702pF
      sink capacitance : total=1.450pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.360pF, leaf=1.252pF, total=1.612pF
      wire lengths     : top=0.000um, trunk=3668.765um, leaf=14547.490um, total=18216.255um
      hp wire lengths  : top=0.000um, trunk=3388.840um, leaf=8342.250um, total=11731.090um
    Clock DAG net violations after 'Clustering':
      Fanout      : {count=1, worst=[15]} avg=15 sd=0 sum=15
      Capacitance : {count=1, worst=[0.130pF]} avg=0.130pF sd=0.000pF sum=0.130pF
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.150ns count=62 avg=0.035ns sd=0.006ns min=0.022ns max=0.060ns {62 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=127 avg=0.049ns sd=0.031ns min=0.023ns max=0.138ns {110 <= 0.090ns, 9 <= 0.120ns, 6 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUFFD24BWP12T40M1P: 61 BUFFXD8BWP12T40M1P: 24 BUFFXD6BWP12T40M1P: 14 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 5 BUFFXD2BWP12T40M1P: 7 
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk_i/mysdc: insertion delay [min=0.454, max=0.969, avg=0.718, sd=0.127], skew [0.514 vs 0.150*], 51.7% {0.570, 0.720} (wid=0.479 ws=0.064) (gid=0.513 gs=0.513)
    Skew group summary after 'Clustering':
      skew_group clk_i/mysdc: insertion delay [min=0.454, max=0.969, avg=0.718, sd=0.127], skew [0.514 vs 0.150*], 51.7% {0.570, 0.720} (wid=0.479 ws=0.064) (gid=0.513 gs=0.513)
    Legalizer API calls during this step: 2009 succeeded with high effort: 2009 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:04.7 real=0:00:04.8)
  Looking for fanout violations...
  Looking for fanout violations done.
  Fixing fanout violations...
    Fixed 0 fanout violations using 0 drivers. Unable to fix 1 violations.
    Clock DAG stats after 'Fixing fanout violations':
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=827.669um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1522.920um^2
      cell capacitance : b=0.473pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.702pF
      sink capacitance : total=1.450pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.360pF, leaf=1.252pF, total=1.612pF
      wire lengths     : top=0.000um, trunk=3668.765um, leaf=14547.490um, total=18216.255um
      hp wire lengths  : top=0.000um, trunk=3388.840um, leaf=8342.250um, total=11731.090um
    Clock DAG net violations after 'Fixing fanout violations':
      Fanout      : {count=1, worst=[15]} avg=15 sd=0 sum=15
      Capacitance : {count=1, worst=[0.130pF]} avg=0.130pF sd=0.000pF sum=0.130pF
    Clock DAG primary half-corner transition distribution after 'Fixing fanout violations':
      Trunk : target=0.150ns count=62 avg=0.035ns sd=0.006ns min=0.022ns max=0.060ns {62 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=127 avg=0.049ns sd=0.031ns min=0.023ns max=0.138ns {110 <= 0.090ns, 9 <= 0.120ns, 6 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Fixing fanout violations' {count}:
       Bufs: BUFFD24BWP12T40M1P: 61 BUFFXD8BWP12T40M1P: 24 BUFFXD6BWP12T40M1P: 14 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 5 BUFFXD2BWP12T40M1P: 7 
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Primary reporting skew groups after 'Fixing fanout violations':
      skew_group clk_i/mysdc: insertion delay [min=0.454, max=0.969, avg=0.718, sd=0.127], skew [0.514 vs 0.150*], 51.7% {0.570, 0.720} (wid=0.479 ws=0.064) (gid=0.513 gs=0.513)
    Skew group summary after 'Fixing fanout violations':
      skew_group clk_i/mysdc: insertion delay [min=0.454, max=0.969, avg=0.718, sd=0.127], skew [0.514 vs 0.150*], 51.7% {0.570, 0.720} (wid=0.479 ws=0.064) (gid=0.513 gs=0.513)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing fanout violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       189 (unrouted=189, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 17337 (unrouted=2518, trialRouted=704, noStatus=14115, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2451, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 189 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 189 nets for routing of which 189 have one or more fixed wires.
(ccopt eGR): Start to route 189 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 21432 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15125
[NR-eGR] #PG Blockages       : 21432
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 15073 nets ( ignored 14884 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 189 clock nets ( 189 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: default_2x_space  Nets: 62
[NR-eGR] Rule id: 1  Rule name: default_2x_space  Nets: 127
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 189 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.11% H + 0.02% V. EstWL: 1.903272e+04um
[NR-eGR] Create a new net group with 52 nets and layer range [2, 6]
[NR-eGR] Layer group 2: route 52 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 2.343264e+04um
[NR-eGR] Create a new net group with 15 nets and layer range [2, 8]
[NR-eGR] Layer group 3: route 15 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.455488e+04um
[NR-eGR] Create a new net group with 6 nets and layer range [2, 10]
[NR-eGR] Layer group 4: route 6 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.518488e+04um
[NR-eGR] Create a new net group with 6 nets and layer range [2, 11]
[NR-eGR] Layer group 5: route 6 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.582160e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        12( 0.04%)         5( 0.02%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M5 ( 5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)        36( 0.13%)        69( 0.25%)        15( 0.05%)   ( 0.44%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total        50( 0.02%)        74( 0.03%)        15( 0.01%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1H)             0   47080 
[NR-eGR]  M2   (2V)         48758   56622 
[NR-eGR]  M3   (3H)         57777   15808 
[NR-eGR]  M4   (4V)         76353   18559 
[NR-eGR]  M5   (5H)         65244    1550 
[NR-eGR]  M6   (6V)          1018    1320 
[NR-eGR]  M7   (7H)           166    1282 
[NR-eGR]  M8   (8V)             0    1282 
[NR-eGR]  M9   (9H)          9928    1800 
[NR-eGR]  M10  (10V)        10305       4 
[NR-eGR]  AP   (11H)            4       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total       269554  145307 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 231795um
[NR-eGR] Total length: 269554um, number of vias: 145307
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 18480um, number of vias: 8046
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1H)             0  2296 
[NR-eGR]  M2   (2V)          1233  2696 
[NR-eGR]  M3   (3H)          6981  2183 
[NR-eGR]  M4   (4V)          7066   565 
[NR-eGR]  M5   (5H)          2016   268 
[NR-eGR]  M6   (6V)          1018    38 
[NR-eGR]  M7   (7H)           166     0 
[NR-eGR]  M8   (8V)             0     0 
[NR-eGR]  M9   (9H)             0     0 
[NR-eGR]  M10  (10V)            0     0 
[NR-eGR]  AP   (11H)            0     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total        18480  8046 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 12172um
[NR-eGR] Total length: 18480um, number of vias: 8046
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 18480um, number of vias: 8046
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.81 sec, Real: 0.82 sec, Curr Mem: 2300.38 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.9 real=0:00:00.9)
    Routing using eGR only done.
Net route status summary:
  Clock:       189 (unrouted=0, trialRouted=0, noStatus=0, routed=189, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 17337 (unrouted=2518, trialRouted=704, noStatus=14115, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2451, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (ClockClustering #1 / ccopt_design #1) : totSession cpu/real = 1:12:17.2/1:12:46.5 (1.0), mem = 2300.4M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 10748 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 9845
[NR-eGR] #PG Blockages       : 10748
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 189  Num Prerouted Wires = 8975
[NR-eGR] Read 15073 nets ( ignored 189 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 2  Nets: 14884
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 109 net(s) in layer range [9, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.14% V. EstWL: 2.078328e+04um
[NR-eGR] Layer group 2: route 14775 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.496833e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        29( 0.10%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]      M3 ( 3)        60( 0.21%)         0( 0.00%)         0( 0.00%)   ( 0.21%) 
[NR-eGR]      M4 ( 4)        44( 0.15%)         2( 0.01%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]      M5 ( 5)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6 ( 6)         6( 0.02%)        15( 0.05%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)        68( 0.24%)         0( 0.00%)         0( 0.00%)   ( 0.24%) 
[NR-eGR]     M10 (10)        69( 0.24%)         0( 0.00%)         3( 0.01%)   ( 0.25%) 
[NR-eGR]      AP (11)         6( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       285( 0.11%)        17( 0.01%)         3( 0.00%)   ( 0.11%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.56 seconds, mem = 2307.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1H)             0   46821 
[NR-eGR]  M2   (2V)         65849   71435 
[NR-eGR]  M3   (3H)         89006   13462 
[NR-eGR]  M4   (4V)         47120    7497 
[NR-eGR]  M5   (5H)         30431    3126 
[NR-eGR]  M6   (6V)         14414    1913 
[NR-eGR]  M7   (7H)          6184    1417 
[NR-eGR]  M8   (8V)          3355    1265 
[NR-eGR]  M9   (9H)         10350    1844 
[NR-eGR]  M10  (10V)        10642      53 
[NR-eGR]  AP   (11H)          139       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total       277490  148833 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 231795um
[NR-eGR] Total length: 277490um, number of vias: 148833
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.47 seconds, mem = 2307.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
*** IncrReplace #1 [finish] (ClockClustering #1 / ccopt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 1:12:18.2/1:12:47.5 (1.0), mem = 2307.0M
    Congestion Repair done. (took cpu=0:00:01.1 real=0:00:01.1)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.8 real=0:00:02.8)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'ibex_core' of instances=14911 and nets=17526 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ibex_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2307.020M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
    sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
    misc counts      : r=1, pp=33
    cell areas       : b=827.669um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1522.920um^2
    cell capacitance : b=0.473pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.702pF
    sink capacitance : total=1.450pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.360pF, leaf=1.253pF, total=1.613pF
    wire lengths     : top=0.000um, trunk=3668.765um, leaf=14552.255um, total=18221.020um
    hp wire lengths  : top=0.000um, trunk=3388.840um, leaf=8342.250um, total=11731.090um
  Clock DAG net violations after clustering cong repair call:
    Fanout      : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Capacitance : {count=1, worst=[0.128pF]} avg=0.128pF sd=0.000pF sum=0.128pF
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.150ns count=62 avg=0.035ns sd=0.006ns min=0.022ns max=0.060ns {62 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=127 avg=0.049ns sd=0.031ns min=0.023ns max=0.137ns {110 <= 0.090ns, 9 <= 0.120ns, 5 <= 0.135ns, 3 <= 0.142ns, 0 <= 0.150ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUFFD24BWP12T40M1P: 61 BUFFXD8BWP12T40M1P: 24 BUFFXD6BWP12T40M1P: 14 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 5 BUFFXD2BWP12T40M1P: 7 
     ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
     DCGs: AN2XD16BWP12T40M1P: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk_i/mysdc: insertion delay [min=0.457, max=0.973, avg=0.720, sd=0.127], skew [0.516 vs 0.150*], 51.7% {0.573, 0.723} (wid=0.482 ws=0.064) (gid=0.514 gs=0.514)
  Skew group summary after clustering cong repair call:
    skew_group clk_i/mysdc: insertion delay [min=0.457, max=0.973, avg=0.720, sd=0.127], skew [0.516 vs 0.150*], 51.7% {0.573, 0.723} (wid=0.482 ws=0.064) (gid=0.514 gs=0.514)
  CongRepair After Initial Clustering done. (took cpu=0:00:03.3 real=0:00:03.3)
  Stage::Clustering done. (took cpu=0:00:08.1 real=0:00:08.2)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=827.669um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1522.920um^2
      cell capacitance : b=0.473pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.702pF
      sink capacitance : total=1.450pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.360pF, leaf=1.253pF, total=1.613pF
      wire lengths     : top=0.000um, trunk=3668.765um, leaf=14552.255um, total=18221.020um
      hp wire lengths  : top=0.000um, trunk=3388.840um, leaf=8342.250um, total=11731.090um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.150ns count=62 avg=0.035ns sd=0.006ns min=0.022ns max=0.060ns {62 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=127 avg=0.049ns sd=0.031ns min=0.023ns max=0.137ns {110 <= 0.090ns, 9 <= 0.120ns, 5 <= 0.135ns, 3 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUFFD24BWP12T40M1P: 61 BUFFXD8BWP12T40M1P: 24 BUFFXD6BWP12T40M1P: 14 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 5 BUFFXD2BWP12T40M1P: 7 
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk_i/mysdc: insertion delay [min=0.457, max=0.973], skew [0.516 vs 0.150*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk_i/mysdc: insertion delay [min=0.457, max=0.973], skew [0.516 vs 0.150*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=827.669um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1522.920um^2
      cell capacitance : b=0.473pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.702pF
      sink capacitance : total=1.450pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.360pF, leaf=1.253pF, total=1.613pF
      wire lengths     : top=0.000um, trunk=3668.765um, leaf=14552.255um, total=18221.020um
      hp wire lengths  : top=0.000um, trunk=3388.840um, leaf=8342.250um, total=11731.090um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.150ns count=62 avg=0.035ns sd=0.006ns min=0.022ns max=0.060ns {62 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=127 avg=0.049ns sd=0.031ns min=0.023ns max=0.137ns {110 <= 0.090ns, 9 <= 0.120ns, 5 <= 0.135ns, 3 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUFFD24BWP12T40M1P: 61 BUFFXD8BWP12T40M1P: 24 BUFFXD6BWP12T40M1P: 14 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 5 BUFFXD2BWP12T40M1P: 7 
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk_i/mysdc: insertion delay [min=0.457, max=0.973, avg=0.720, sd=0.127], skew [0.516 vs 0.150*], 51.7% {0.573, 0.723} (wid=0.482 ws=0.064) (gid=0.514 gs=0.514)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk_i/mysdc: insertion delay [min=0.457, max=0.973, avg=0.720, sd=0.127], skew [0.516 vs 0.150*], 51.7% {0.573, 0.723} (wid=0.482 ws=0.064) (gid=0.514 gs=0.514)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=827.669um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1522.920um^2
      cell capacitance : b=0.473pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.702pF
      sink capacitance : total=1.450pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.360pF, leaf=1.253pF, total=1.613pF
      wire lengths     : top=0.000um, trunk=3668.765um, leaf=14552.255um, total=18221.020um
      hp wire lengths  : top=0.000um, trunk=3388.840um, leaf=8342.250um, total=11731.090um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.150ns count=62 avg=0.035ns sd=0.006ns min=0.022ns max=0.060ns {62 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=127 avg=0.049ns sd=0.031ns min=0.023ns max=0.137ns {110 <= 0.090ns, 9 <= 0.120ns, 5 <= 0.135ns, 3 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUFFD24BWP12T40M1P: 61 BUFFXD8BWP12T40M1P: 24 BUFFXD6BWP12T40M1P: 14 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 5 BUFFXD2BWP12T40M1P: 7 
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk_i/mysdc: insertion delay [min=0.457, max=0.973], skew [0.516 vs 0.150*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk_i/mysdc: insertion delay [min=0.457, max=0.973], skew [0.516 vs 0.150*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=827.669um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1522.920um^2
      cell capacitance : b=0.473pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.702pF
      sink capacitance : total=1.450pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.360pF, leaf=1.253pF, total=1.613pF
      wire lengths     : top=0.000um, trunk=3668.765um, leaf=14552.255um, total=18221.020um
      hp wire lengths  : top=0.000um, trunk=3388.840um, leaf=8342.250um, total=11731.090um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.150ns count=62 avg=0.035ns sd=0.006ns min=0.022ns max=0.060ns {62 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=127 avg=0.049ns sd=0.031ns min=0.023ns max=0.137ns {110 <= 0.090ns, 9 <= 0.120ns, 5 <= 0.135ns, 3 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUFFD24BWP12T40M1P: 61 BUFFXD8BWP12T40M1P: 24 BUFFXD6BWP12T40M1P: 14 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 5 BUFFXD2BWP12T40M1P: 7 
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk_i/mysdc: insertion delay [min=0.457, max=0.973], skew [0.516 vs 0.150*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk_i/mysdc: insertion delay [min=0.457, max=0.973], skew [0.516 vs 0.150*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=827.669um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1522.920um^2
      cell capacitance : b=0.473pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.702pF
      sink capacitance : total=1.450pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.360pF, leaf=1.253pF, total=1.613pF
      wire lengths     : top=0.000um, trunk=3668.765um, leaf=14552.255um, total=18221.020um
      hp wire lengths  : top=0.000um, trunk=3388.840um, leaf=8342.250um, total=11731.090um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.150ns count=62 avg=0.035ns sd=0.006ns min=0.022ns max=0.060ns {62 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=127 avg=0.049ns sd=0.031ns min=0.023ns max=0.137ns {110 <= 0.090ns, 9 <= 0.120ns, 5 <= 0.135ns, 3 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUFFD24BWP12T40M1P: 61 BUFFXD8BWP12T40M1P: 24 BUFFXD6BWP12T40M1P: 14 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 5 BUFFXD2BWP12T40M1P: 7 
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk_i/mysdc: insertion delay [min=0.457, max=0.973], skew [0.516 vs 0.150*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk_i/mysdc: insertion delay [min=0.457, max=0.973], skew [0.516 vs 0.150*]
    Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=827.669um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1522.920um^2
      cell capacitance : b=0.473pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.702pF
      sink capacitance : total=1.450pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.360pF, leaf=1.253pF, total=1.613pF
      wire lengths     : top=0.000um, trunk=3668.765um, leaf=14552.255um, total=18221.020um
      hp wire lengths  : top=0.000um, trunk=3388.840um, leaf=8342.250um, total=11731.090um
    Clock DAG net violations after 'Removing longest path buffering':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.150ns count=62 avg=0.035ns sd=0.006ns min=0.022ns max=0.060ns {62 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=127 avg=0.049ns sd=0.031ns min=0.023ns max=0.137ns {110 <= 0.090ns, 9 <= 0.120ns, 5 <= 0.135ns, 3 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUFFD24BWP12T40M1P: 61 BUFFXD8BWP12T40M1P: 24 BUFFXD6BWP12T40M1P: 14 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 5 BUFFXD2BWP12T40M1P: 7 
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk_i/mysdc: insertion delay [min=0.457, max=0.973], skew [0.516 vs 0.150*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk_i/mysdc: insertion delay [min=0.457, max=0.973], skew [0.516 vs 0.150*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=825.317um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1520.568um^2
      cell capacitance : b=0.474pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.703pF
      sink capacitance : total=1.450pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.360pF, leaf=1.253pF, total=1.613pF
      wire lengths     : top=0.000um, trunk=3666.035um, leaf=14553.095um, total=18219.129um
      hp wire lengths  : top=0.000um, trunk=3388.840um, leaf=8342.250um, total=11731.090um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.150ns count=62 avg=0.035ns sd=0.006ns min=0.022ns max=0.060ns {62 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=127 avg=0.049ns sd=0.031ns min=0.022ns max=0.137ns {110 <= 0.090ns, 9 <= 0.120ns, 5 <= 0.135ns, 3 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUFFD24BWP12T40M1P: 60 BUFFXD16BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 24 BUFFXD6BWP12T40M1P: 14 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 5 BUFFXD2BWP12T40M1P: 7 
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk_i/mysdc: insertion delay [min=0.457, max=0.967, avg=0.720, sd=0.127], skew [0.510 vs 0.150*], 51.7% {0.573, 0.723} (wid=0.482 ws=0.064) (gid=0.508 gs=0.508)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk_i/mysdc: insertion delay [min=0.457, max=0.967, avg=0.720, sd=0.127], skew [0.510 vs 0.150*], 51.7% {0.573, 0.723} (wid=0.482 ws=0.064) (gid=0.508 gs=0.508)
    Legalizer API calls during this step: 68 succeeded with high effort: 68 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::Construction done. (took cpu=0:00:08.8 real=0:00:08.8)
  CCOpt::Phase::Implementation...
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Routing...
  Routing unrouted datapath nets connected to clock instances...
    Routed 0 unrouted datapath nets connected to clock instances
  Routing unrouted datapath nets connected to clock instances done.
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after routing clock trees:
    cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
    sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
    misc counts      : r=1, pp=33
    cell areas       : b=825.317um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1520.568um^2
    cell capacitance : b=0.474pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.703pF
    sink capacitance : total=1.450pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.360pF, leaf=1.254pF, total=1.614pF
    wire lengths     : top=0.000um, trunk=3666.035um, leaf=14548.330um, total=18214.364um
    hp wire lengths  : top=0.000um, trunk=3388.840um, leaf=8342.250um, total=11731.090um
  Clock DAG net violations after routing clock trees:
    Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.150ns count=62 avg=0.035ns sd=0.006ns min=0.022ns max=0.060ns {62 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=127 avg=0.049ns sd=0.031ns min=0.022ns max=0.137ns {110 <= 0.090ns, 9 <= 0.120ns, 5 <= 0.135ns, 3 <= 0.142ns, 0 <= 0.150ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUFFD24BWP12T40M1P: 60 BUFFXD16BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 24 BUFFXD6BWP12T40M1P: 14 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 5 BUFFXD2BWP12T40M1P: 7 
     ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
     DCGs: AN2XD16BWP12T40M1P: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk_i/mysdc: insertion delay [min=0.454, max=0.963, avg=0.718, sd=0.127], skew [0.509 vs 0.150*], 51.7% {0.570, 0.720} (wid=0.479 ws=0.064) (gid=0.507 gs=0.507)
  Skew group summary after routing clock trees:
    skew_group clk_i/mysdc: insertion delay [min=0.454, max=0.963, avg=0.718, sd=0.127], skew [0.509 vs 0.150*], 51.7% {0.570, 0.720} (wid=0.479 ws=0.064) (gid=0.507 gs=0.507)
  CCOpt::Phase::Routing done. (took cpu=0:00:00.8 real=0:00:00.8)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ----------------------------------------------------------
  Cell type                 Count    Area        Capacitance
  ----------------------------------------------------------
  Buffers                    124      825.317       0.474
  Inverters                    0        0.000       0.000
  Integrated Clock Gates      63      684.667       0.222
  Discrete Clock Gates         1       10.584       0.007
  Clock Logic                  0        0.000       0.000
  All                        188     1520.568       0.703
  ----------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             1919
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               1919
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      3666.035
  Leaf      14548.330
  Total     18214.364
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       3388.840
  Leaf        8342.250
  Total      11731.090
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.576    0.360    0.936
  Leaf     1.575    1.254    2.829
  Total    2.151    1.614    3.765
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  1.450     0.001       0.000      0.001    0.002
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ----------------------------------------------------------------------------
  Type      Units    Count    Average    Std. Dev.    Sum    Top 10 violations
  ----------------------------------------------------------------------------
  Fanout      -        1        15           0        15     [15]
  ----------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.150       62      0.035       0.006      0.022    0.060    {62 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}          -
  Leaf        0.150      127      0.049       0.031      0.022    0.137    {110 <= 0.090ns, 9 <= 0.120ns, 5 <= 0.135ns, 3 <= 0.142ns, 0 <= 0.150ns}         -
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------------------
  Name                   Type      Inst     Inst Area 
                                   Count    (um^2)
  ----------------------------------------------------
  BUFFD24BWP12T40M1P     buffer     60       620.928
  BUFFXD16BWP12T40M1P    buffer      1         7.997
  BUFFXD8BWP12T40M1P     buffer     24       101.606
  BUFFXD6BWP12T40M1P     buffer     14        46.099
  BUFFXD4BWP12T40M1P     buffer     13        30.576
  BUFFD3BWP12T40M1P      buffer      5         8.232
  BUFFXD2BWP12T40M1P     buffer      7         9.878
  CKLNQD16BWP12T40M1P    icg        55       646.800
  CKLNQD2BWP12T40M1P     icg         1         4.939
  CKLNQD1BWP12T40M1P     icg         7        32.928
  AN2XD16BWP12T40M1P     dcg         1        10.584
  ----------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  default:both.late    clk_i/mysdc    0.454     0.963     0.509      0.150*         0.064           0.069           0.718        0.127     51.7% {0.570, 0.720}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  default:both.late    clk_i/mysdc    0.454     0.963     0.509      0.150*         0.064           0.069           0.718        0.127     51.7% {0.570, 0.720}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ----------------------------------------------------------------------------------------------
  Half-corner          Skew Group     Min/Max    Delay    Pin
  ----------------------------------------------------------------------------------------------
  default:both.late    clk_i/mysdc    Min        0.454    fetch_enable_q_reg/CP
  default:both.late    clk_i/mysdc    Max        0.963    if_stage_i/instr_rdata_id_o_reg[18]/CP
  ----------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Applying movement limits...
Applying movement limits done.
Validating CTS configuration...
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.
Primary reporting skew groups are:
skew_group clk_i/mysdc with 1920 clock sinks

Ideal and dont_touch net fanout counts:

-----------------------------------------------------------
Min fanout    Max fanout    Number of ideal/dont_touch nets
-----------------------------------------------------------
      1            10                      0
     11           100                      1
    101          1000                      0
   1001         10000                      0
  10001           +                        0
-----------------------------------------------------------

Top ideal and dont_touch nets by fanout:

---------------------
Net name    Fanout ()
---------------------
clk_i          35
---------------------


No dont_touch hnets found in the clock tree

Total number of dont_touch hpins in the clock network: 33
  Large numbers of dont_touch hpins may damage runtime and QoR.
  Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.

Summary of reasons for dont_touch hpins in the clock network:

----------------------------
Reason                 Count
----------------------------
hnet_set_dont_touch     33
----------------------------

Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0

Summary of dont_touch hpins in the clock network representing physical hierarchy:

---------------------
Type            Count
---------------------
ilm               0
partition         0
power_domain      0
fence             0
none             33
---------------------
Total            33
---------------------

Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt configuration status: all checks passed.
Leaving CCOpt scope - trialRoute...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2297.18 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 10748 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 9845
[NR-eGR] #PG Blockages       : 10748
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 189  Num Prerouted Wires = 8313
[NR-eGR] Read 15073 nets ( ignored 189 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 2  Nets: 14884
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 109 net(s) in layer range [9, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.14% V. EstWL: 2.078328e+04um
[NR-eGR] Layer group 2: route 14775 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.496833e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        15( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M3 ( 3)        88( 0.31%)         0( 0.00%)         0( 0.00%)   ( 0.31%) 
[NR-eGR]      M4 ( 4)        55( 0.19%)        11( 0.04%)         3( 0.01%)   ( 0.24%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)        68( 0.24%)         0( 0.00%)         0( 0.00%)   ( 0.24%) 
[NR-eGR]     M10 (10)        69( 0.24%)         0( 0.00%)         3( 0.01%)   ( 0.25%) 
[NR-eGR]      AP (11)         6( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       301( 0.11%)        11( 0.00%)         6( 0.00%)   ( 0.12%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1H)             0   46821 
[NR-eGR]  M2   (2V)         67069   71232 
[NR-eGR]  M3   (3H)         88194   14062 
[NR-eGR]  M4   (4V)         46627    7743 
[NR-eGR]  M5   (5H)         36453    2681 
[NR-eGR]  M6   (6V)         16610    1332 
[NR-eGR]  M7   (7H)           915    1264 
[NR-eGR]  M8   (8V)           238    1265 
[NR-eGR]  M9   (9H)         10350    1842 
[NR-eGR]  M10  (10V)        10641      53 
[NR-eGR]  AP   (11H)          139       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total       277236  148295 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 231794um
[NR-eGR] Total length: 277236um, number of vias: 148295
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.12 sec, Real: 1.11 sec, Curr Mem: 2307.94 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Leaving CCOpt scope - trialRoute done. (took cpu=0:00:01.6 real=0:00:01.6)
Calculating clock latencies for useful skew...
Using cell based legalization.
Clock tree timing engine global stage delay update for default:both.late...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.3 real=0:00:00.3)
Calculating clock latencies for useful skew done. (took cpu=0:00:02.1 real=0:00:02.1)
Solving LP: 3 skew groups; 3 fragments, 3 fraglets and 4 vertices; 38 variables and 71 constraints; tolerance 1
**WARN: (IMPCCOPT-1058):	Slackened off skew target for skew_group clk_i/mysdc_user from 0.150ns to 0.508ns.
Type 'man IMPCCOPT-1058' for more detail.

Slackened skew group targets:

----------------------------------------------------------------
Skew group          Desired    Slackened    Desired    Slackened
                    Target     Target       Target     Target
                    Max ID     Max ID       Skew       Skew
----------------------------------------------------------------
clk_i/mysdc_user       -           -         0.150       0.508
----------------------------------------------------------------


Best achievable insertion delay respecting ccopt_initial skew groups is 0.563ns, targetting a maximum insertion delay of 0.844ns
Solving LP: 3 skew groups; 3 fragments, 3 fraglets and 4 vertices; 37 variables and 69 constraints; tolerance 1
No skew group targets were slackened
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
mysdc
External - Set all clocks to propagated mode done. (took cpu=0:00:00.7 real=0:00:00.7)
Clock network insertion delays are now [0.054ns, 0.563ns] average 0.562ns std.dev 0.020ns

Skew group insertion delays
===========================

-----------------------------------------------------------------------------
Timing Corner        Skew Group     Min ID    Max ID    Avg ID    Std.Dev. ID
                                    (ns)      (ns)      (ns)      (ns)
-----------------------------------------------------------------------------
default:both.late    clk_i/mysdc    0.454     0.963     0.962        0.020
-----------------------------------------------------------------------------

CCOptDebug: After initial cluster: WNS - TNS -; Real time 0:00:48.0
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Extraction called for design 'ibex_core' of instances=14911 and nets=17526 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ibex_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2349.121M)
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2347.12)
Total number of fetched objects 15384
End delay calculation. (MEM=2330.57 CPU=0:00:04.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2330.57 CPU=0:00:05.6 REAL=0:00:05.0)

------------------------------------------------------------------
     Summary (cpu=0.54min real=0.53min mem=2298.6M)
------------------------------------------------------------------

Setup views included:
 ana_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.623  |
|           TNS (ns):|-118.796 |
|    Violating Paths:|  1375   |
|          All Paths:|  2196   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      4 (7)       |   -0.026   |      4 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.474%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 1942.3M, totSessionCpu=1:12:34 **
*** ClockClustering #1 [finish] (ccopt_design #1) : cpu/real = 0:00:33.2/0:00:33.1 (1.0), totSession cpu/real = 1:12:33.8/1:13:03.0 (1.0), mem = 2313.0M
*** Starting optimizing excluded clock nets MEM= 2313.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2313.0M) ***
*** Starting optimizing excluded clock nets MEM= 2313.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2313.0M) ***
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:12:33.8/1:13:03.1 (1.0), mem = 2313.0M
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 189 nets with fixed/cover wires excluded.
Info: 189 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 1:12:37.7/1:13:06.9 (1.0), mem = 2427.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 1:12:38.5/1:13:07.8 (1.0), mem = 2427.4M
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 189 nets with fixed/cover wires excluded.
Info: 189 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    29|    97|    -0.09|     0|     0|     0.00|     0|     0|     0|     0|    -0.62|  -118.80|       0|       0|       0| 89.47%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.62|  -118.69|      18|       0|      11| 89.52%| 0:00:01.0|  2527.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.62|  -118.69|       0|       0|       0| 89.52%| 0:00:00.0|  2527.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+------------+------------------+
|    Layer    |   OPT_LA   |    CLK     |       Rule       |
+-------------+------------+------------+------------------+
| M9 (z=9)    |        108 |          0 | default          |
| M10 (z=10)  |          1 |          0 | default          |
+-------------+------------+------------+------------------+
| M2 (z=2)    |          0 |        189 | default_2x_space |
+-------------+------------+------------+------------------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:02.0 mem=2527.7M) ***

*** Starting refinePlace (1:12:43 mem=2527.7M) ***
Total net bbox length = 2.318e+05 (1.135e+05 1.184e+05) (ext = 1.084e+04)
Move report: Detail placement moves 646 insts, mean move: 0.51 um, max move: 4.34 um 
	Max move on inst (if_stage_i/g15375): (38.08, 142.66) --> (40.74, 140.98)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2531.8MB
Summary Report:
Instances move: 646 (out of 14740 movable)
Instances flipped: 0
Mean displacement: 0.51 um
Max displacement: 4.34 um (Instance: if_stage_i/g15375) (38.08, 142.66) -> (40.74, 140.98)
	Length: 4 sites, height: 1 rows, site name: core12T, cell type: CKND2D0BWP12T40M1P
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 2.320e+05 (1.136e+05 1.184e+05) (ext = 1.084e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2531.8MB
*** Finished refinePlace (1:12:45 mem=2531.8M) ***
*** maximum move = 4.34 um ***
*** Finished re-routing un-routed nets (2531.8M) ***

*** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=2531.8M) ***
*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:07.1/0:00:07.1 (1.0), totSession cpu/real = 1:12:45.6/1:13:14.9 (1.0), mem = 2449.7M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:59, real = 0:00:59, mem = 2073.8M, totSessionCpu=1:12:46 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 189 nets with fixed/cover wires excluded.
Info: 189 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:12:45.7/1:13:15.0 (1.0), mem = 2449.7M
*info: 2 don't touch nets excluded
*info: 189 clock nets excluded
*info: 2126 no-driver nets excluded.
*info: 189 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.623  TNS Slack -118.690 
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.623|-118.690|   89.52%|   0:00:01.0| 2511.9M|    ana_wc|  default| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |        |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.620|-317.596|   89.00%|   0:00:13.0| 2562.8M|    ana_wc|  default| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |        |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.620|-266.972|   89.11%|   0:00:04.0| 2568.5M|    ana_wc|  default| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |        |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.620|-266.972|   89.11%|   0:00:01.0| 2572.7M|    ana_wc|  default| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |        |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.612|-270.178|   86.46%|   0:00:19.0| 2572.7M|    ana_wc|  default| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |        |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.613|-284.558|   86.31%|   0:00:14.0| 2588.9M|    ana_wc|  default| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |        |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.613|-327.396|   86.37%|   0:00:03.0| 2588.9M|    ana_wc|  default| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |        |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.613|-327.396|   86.37%|   0:00:00.0| 2588.9M|    ana_wc|  default| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |        |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.610|-272.304|   85.82%|   0:00:11.0| 2588.9M|    ana_wc|  default| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |        |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.610|-319.833|   85.77%|   0:00:08.0| 2608.0M|    ana_wc|  default| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |        |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.610|-325.006|   85.79%|   0:00:01.0| 2608.0M|    ana_wc|  default| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |        |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.610|-325.006|   85.79%|   0:00:01.0| 2608.0M|    ana_wc|  default| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |        |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.611|-283.487|   86.53%|   0:00:07.0| 2608.0M|    ana_wc|  default| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |        |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.611|-281.261|   86.53%|   0:00:06.0| 2608.0M|    ana_wc|  default| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |        |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.611|-287.121|   86.54%|   0:00:03.0| 2608.0M|    ana_wc|  default| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |        |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.611|-287.121|   86.54%|   0:00:00.0| 2608.0M|    ana_wc|  default| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |        |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.613|-274.787|   86.60%|   0:00:06.0| 2608.0M|    ana_wc|  default| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |        |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.613|-280.524|   86.37%|   0:00:08.0| 2608.0M|    ana_wc|  default| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |        |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:01:45 real=0:01:46 mem=2608.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:01:45 real=0:01:46 mem=2608.0M) ***
Bottom Preferred Layer:
+-------------+------------+------------+------------------+
|    Layer    |   OPT_LA   |    CLK     |       Rule       |
+-------------+------------+------------+------------------+
| M9 (z=9)    |         90 |          0 | default          |
| M10 (z=10)  |          1 |          0 | default          |
+-------------+------------+------------+------------------+
| M2 (z=2)    |          0 |        189 | default_2x_space |
+-------------+------------+------------+------------------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.613  TNS Slack -280.524 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:01:50.8/0:01:50.9 (1.0), totSession cpu/real = 1:14:36.5/1:15:05.8 (1.0), mem = 2482.9M
End: GigaOpt Global Optimization
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 189 nets with fixed/cover wires excluded.
Info: 189 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:14:37.0/1:15:06.3 (1.0), mem = 2540.1M
Usable buffer cells for single buffer setup transform:
DEL050D1BWP12T40M1P CKBD1BWP12T40M1P BUFFXD1BWP12T40M1P DEL025D1BWP12T40M1P CKBD2BWP12T40M1P BUFFXD2BWP12T40M1P BUFFD3BWP12T40M1P BUFFXD3BWP12T40M1P CKBD4BWP12T40M1P BUFFXD4BWP12T40M1P CKBD6BWP12T40M1P BUFFD6BWP12T40M1P BUFFXD6BWP12T40M1P CKBD8BWP12T40M1P BUFFD8BWP12T40M1P BUFFXD8BWP12T40M1P CKBD12BWP12T40M1P BUFFD12BWP12T40M1P BUFFXD12BWP12T40M1P CKBD16BWP12T40M1P BUFFD16BWP12T40M1P BUFFXD16BWP12T40M1P 
Number of usable buffer cells above: 22
Reclaim Optimization WNS Slack -0.613  TNS Slack -280.524 Density 86.37
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   86.37%|        -|  -0.613|-280.524|   0:00:00.0| 2542.1M|
|   86.34%|        6|  -0.613|-280.285|   0:00:03.0| 2565.7M|
|   86.34%|       30|  -0.613|-276.664|   0:00:01.0| 2565.7M|
|   86.28%|       30|  -0.613|-276.086|   0:00:03.0| 2565.7M|
|   83.34%|     2849|  -0.599|-251.245|   0:00:26.0| 2565.7M|
|   83.03%|      272|  -0.599|-253.850|   0:00:05.0| 2565.7M|
|   83.02%|       26|  -0.599|-253.850|   0:00:01.0| 2565.7M|
|   83.01%|        3|  -0.599|-253.850|   0:00:00.0| 2565.7M|
|   83.01%|        0|  -0.599|-253.850|   0:00:00.0| 2565.7M|
|   83.01%|        6|  -0.599|-253.847|   0:00:00.0| 2565.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.599  TNS Slack -253.847 Density 83.01
Bottom Preferred Layer:
+-----------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    CLK     |       Rule       |
+-----------+------------+------------+------------------+
| M9 (z=9)  |         56 |          0 | default          |
+-----------+------------+------------+------------------+
| M2 (z=2)  |          0 |        189 | default_2x_space |
+-----------+------------+------------+------------------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:41.9) (real = 0:00:42.0) **
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:41.9/0:00:42.0 (1.0), totSession cpu/real = 1:15:18.9/1:15:48.3 (1.0), mem = 2565.7M
Executing incremental physical updates
Executing incremental physical updates
*** Starting refinePlace (1:15:19 mem=2565.7M) ***
Total net bbox length = 2.317e+05 (1.141e+05 1.176e+05) (ext = 1.119e+04)

Starting Small incrNP...
Density distribution unevenness ratio = 5.776%

Density distribution unevenness ratio = 4.633%
Move report: incrNP moves 9146 insts, mean move: 5.02 um, max move: 92.26 um 
	Max move on inst (ex_block_i/FE_OFC2652_alu_adder_result_ex_1): (82.88, 139.30) --> (129.78, 93.94)
Finished incrNP (cpu=0:00:05.7, real=0:00:05.0, mem=2572.1M)
End of Small incrNP (cpu=0:00:05.7, real=0:00:05.0)
Move report: Detail placement moves 7663 insts, mean move: 0.86 um, max move: 8.40 um 
	Max move on inst (gen_regfile_ff.register_file_i/FE_OFC2482_n_346): (209.02, 199.78) --> (217.42, 199.78)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 2582.1MB
Summary Report:
Instances move: 10894 (out of 14620 movable)
Instances flipped: 432
Mean displacement: 4.42 um
Max displacement: 91.84 um (Instance: ex_block_i/FE_OFC2652_alu_adder_result_ex_1) (82.88, 139.3) -> (129.36, 93.94)
	Length: 3 sites, height: 1 rows, site name: core12T, cell type: CKND1BWP12T40M1P
Total net bbox length = 2.281e+05 (1.115e+05 1.166e+05) (ext = 1.101e+04)
Runtime: CPU: 0:00:08.1 REAL: 0:00:08.0 MEM: 2582.1MB
*** Finished refinePlace (1:15:27 mem=2582.1M) ***
Ripped up 1205 affected routes.
End: Area Reclaim Optimization (cpu=0:00:50, real=0:00:51, mem=2487.98M, totSessionCpu=1:15:27).
Re-routed 1205 nets
Extraction called for design 'ibex_core' of instances=14809 and nets=17449 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ibex_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2487.984M)
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2452.26)
Total number of fetched objects 15282
End delay calculation. (MEM=2488.41 CPU=0:00:04.6 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2488.41 CPU=0:00:05.4 REAL=0:00:05.0)
CCOptHook: Starting main GigaOpt + CCOpt optimization
Begin: GigaOpt Optimization in WNS mode
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 189 nets with fixed/cover wires excluded.
Info: 189 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:15:36.8/1:16:06.1 (1.0), mem = 2447.4M
*info: 2 don't touch nets excluded
*info: 189 clock nets excluded
*info: 2151 no-driver nets excluded.
*info: 189 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -261.541 Density 83.01
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.541| -26.331|
|reg2cgate |-0.615| -21.044|
|reg2reg   |-0.334|-214.166|
|HEPG      |-0.615|-235.210|
|All Paths |-0.615|-261.541|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.615ns TNS -21.044ns; reg2reg* WNS -0.334ns TNS -214.168ns; HEPG WNS -0.615ns TNS -214.168ns; all paths WNS -0.615ns TNS -261.543ns; Real time 0:04:05
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.615|   -0.615|-235.210| -261.541|   83.01%|   0:00:00.0| 2538.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.601|   -0.601|-233.219| -258.872|   83.03%|   0:00:02.0| 2574.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.577|   -0.577|-239.831| -265.483|   83.04%|   0:00:00.0| 2574.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.564|   -0.564|-239.284| -264.725|   83.05%|   0:00:02.0| 2574.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST46/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.551|   -0.551|-233.837| -259.278|   83.06%|   0:00:00.0| 2574.8M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST52/RC_CGIC_INST/E        |
|  -0.548|   -0.548|-234.270| -259.711|   83.06%|   0:00:00.0| 2574.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST46/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.551|   -0.551|-233.708| -258.937|   83.06%|   0:00:01.0| 2574.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST46/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.547|   -0.547|-233.636| -258.681|   83.07%|   0:00:00.0| 2574.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST46/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.544|   -0.544|-234.074| -259.119|   83.07%|   0:00:01.0| 2574.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST46/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.537|   -0.537|-231.950| -256.438|   83.10%|   0:00:02.0| 2574.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.529|   -0.529|-231.088| -255.318|   83.13%|   0:00:01.0| 2574.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST46/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.524|   -0.524|-264.875| -289.100|   83.15%|   0:00:03.0| 2574.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST46/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.517|   -0.517|-265.184| -289.504|   83.18%|   0:00:01.0| 2574.8M|    ana_wc|reg2cgate| if_stage_i/RC_CG_HIER_INST52/RC_CGIC_INST/E        |
|  -0.512|   -0.512|-264.962| -288.964|   83.21%|   0:00:01.0| 2574.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.505|   -0.507|-265.892| -289.826|   83.21%|   0:00:01.0| 2574.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST46/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.504|   -0.508|-264.724| -288.689|   83.23%|   0:00:01.0| 2574.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.501|   -0.503|-264.430| -288.223|   83.25%|   0:00:01.0| 2574.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.501|   -0.513|-264.331| -288.477|   83.24%|   0:00:01.0| 2575.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.501|   -0.507|-265.268| -289.346|   83.36%|   0:00:11.0| 2597.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.498|   -0.509|-265.496| -289.379|   83.38%|   0:00:01.0| 2597.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.492|   -0.502|-264.754| -288.408|   83.46%|   0:00:04.0| 2597.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.488|   -0.501|-264.499| -287.690|   83.46%|   0:00:02.0| 2597.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.486|   -0.498|-264.339| -287.432|   83.48%|   0:00:02.0| 2597.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.484|   -0.498|-264.135| -287.228|   83.49%|   0:00:04.0| 2616.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.482|   -0.498|-264.063| -287.156|   83.50%|   0:00:01.0| 2616.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.480|   -0.490|-264.095| -287.178|   83.52%|   0:00:03.0| 2616.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.479|   -0.491|-264.075| -287.160|   83.53%|   0:00:00.0| 2616.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.478|   -0.501|-264.084| -287.281|   83.56%|   0:00:01.0| 2616.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.477|   -0.496|-264.005| -287.140|   83.57%|   0:00:02.0| 2616.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.476|   -0.496|-263.943| -287.148|   83.57%|   0:00:04.0| 2616.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.475|   -0.496|-263.912| -287.378|   83.59%|   0:00:03.0| 2616.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.474|   -0.496|-263.856| -287.284|   83.62%|   0:00:04.0| 2616.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.473|   -0.494|-263.729| -286.978|   83.63%|   0:00:03.0| 2616.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.472|   -0.493|-263.837| -287.043|   83.66%|   0:00:02.0| 2616.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.472|   -0.492|-263.744| -286.848|   83.68%|   0:00:01.0| 2616.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.471|   -0.492|-263.674| -286.819|   83.69%|   0:00:01.0| 2616.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.471|   -0.492|-263.645| -286.797|   83.69%|   0:00:01.0| 2616.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.471|   -0.490|-263.641| -286.772|   83.70%|   0:00:01.0| 2616.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.473|   -0.488|-264.952| -287.801|   83.83%|   0:00:12.0| 2616.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:21 real=0:01:21 mem=2616.9M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.338|   -0.488|-249.073| -287.801|   83.83%|   0:00:00.0| 2616.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[315]/D |
|  -0.326|   -0.488|-240.596| -279.324|   83.85%|   0:00:01.0| 2616.9M|    ana_wc|  reg2reg| cs_registers_i/u_mepc_csr_rdata_q_reg[3]/D         |
|  -0.315|   -0.488|-209.517| -248.162|   83.86%|   0:00:02.0| 2616.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[605]/D |
|  -0.306|   -0.488|-203.951| -242.596|   83.86%|   0:00:01.0| 2616.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[605]/D |
|  -0.292|   -0.488|-196.158| -234.803|   83.94%|   0:00:02.0| 2616.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[637]/D |
|  -0.289|   -0.488|-187.684| -226.307|   84.02%|   0:00:05.0| 2616.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[605]/D |
|  -0.280|   -0.488|-186.363| -224.986|   84.11%|   0:00:01.0| 2616.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[151]/D |
|  -0.268|   -0.488|-178.896| -217.511|   84.18%|   0:00:04.0| 2616.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.267|   -0.488|-169.935| -208.524|   84.33%|   0:00:05.0| 2636.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[119]/D |
|  -0.261|   -0.488|-166.809| -205.398|   84.36%|   0:00:01.0| 2634.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[151]/D |
|  -0.260|   -0.488|-165.335| -203.924|   84.41%|   0:00:03.0| 2634.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.256|   -0.488|-166.160| -204.749|   84.43%|   0:00:01.0| 2634.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[765]/D |
|  -0.247|   -0.488|-160.573| -199.162|   84.46%|   0:00:01.0| 2634.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[765]/D |
|  -0.248|   -0.488|-158.734| -197.323|   84.52%|   0:00:04.0| 2634.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[1018]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.240|   -0.488|-156.051| -194.640|   84.56%|   0:00:01.0| 2634.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[412]/D |
|  -0.234|   -0.488|-152.688| -191.277|   84.64%|   0:00:03.0| 2634.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[412]/D |
|  -0.235|   -0.488|-151.013| -189.602|   84.76%|   0:00:08.0| 2634.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[1018]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.228|   -0.488|-148.696| -187.285|   84.75%|   0:00:01.0| 2634.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[794]/D |
|  -0.226|   -0.488|-146.342| -184.931|   84.86%|   0:00:05.0| 2634.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[794]/D |
|  -0.221|   -0.488|-145.311| -183.900|   84.93%|   0:00:06.0| 2634.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[1018]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.220|   -0.488|-143.506| -182.069|   85.04%|   0:00:10.0| 2632.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[1018]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.216|   -0.488|-141.933| -180.496|   85.07%|   0:00:02.0| 2632.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[794]/D |
|  -0.217|   -0.488|-141.318| -179.881|   85.16%|   0:00:05.0| 2632.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[1018]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.213|   -0.488|-140.430| -178.993|   85.18%|   0:00:04.0| 2632.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[794]/D |
|  -0.211|   -0.488|-138.880| -177.443|   85.27%|   0:00:07.0| 2616.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[794]/D |
|  -0.209|   -0.488|-138.636| -177.199|   85.29%|   0:00:02.0| 2616.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[794]/D |
|  -0.207|   -0.488|-136.709| -175.272|   85.34%|   0:00:05.0| 2616.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[794]/D |
|  -0.206|   -0.488|-136.005| -174.568|   85.38%|   0:00:06.0| 2616.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[1018]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.206|   -0.488|-135.710| -174.273|   85.42%|   0:00:09.0| 2616.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[794]/D |
|  -0.206|   -0.488|-134.147| -172.710|   85.43%|   0:00:00.0| 2616.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[794]/D |
|  -0.207|   -0.488|-133.777| -172.340|   86.02%|   0:00:16.0| 2616.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[1018]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.208|   -0.488|-132.902| -171.465|   86.41%|   0:00:09.0| 2616.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[794]/D |
|  -0.208|   -0.488|-132.895| -171.458|   86.43%|   0:00:00.0| 2616.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[794]/D |
|  -0.208|   -0.488|-133.047| -171.610|   86.70%|   0:00:06.0| 2616.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[794]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:16 real=0:02:16 mem=2616.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:37 real=0:03:37 mem=2616.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.488| -22.684|
|reg2cgate |-0.473| -15.879|
|reg2reg   |-0.208|-133.047|
|HEPG      |-0.473|-148.926|
|All Paths |-0.488|-171.610|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.473ns TNS -15.879ns; reg2reg* WNS -0.208ns TNS -133.047ns; HEPG WNS -0.473ns TNS -133.047ns; all paths WNS -0.488ns TNS -171.610ns; Real time 0:07:44
** GigaOpt Optimizer WNS Slack -0.488 TNS Slack -171.610 Density 86.70
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (WnsOpt #1 / ccopt_design #1) : totSession cpu/real = 1:19:21.5/1:19:50.8 (1.0), mem = 2616.6M
Usable buffer cells for single buffer setup transform:
DEL050D1BWP12T40M1P CKBD1BWP12T40M1P BUFFXD1BWP12T40M1P DEL025D1BWP12T40M1P CKBD2BWP12T40M1P BUFFXD2BWP12T40M1P BUFFD3BWP12T40M1P BUFFXD3BWP12T40M1P CKBD4BWP12T40M1P BUFFXD4BWP12T40M1P CKBD6BWP12T40M1P BUFFD6BWP12T40M1P BUFFXD6BWP12T40M1P CKBD8BWP12T40M1P BUFFD8BWP12T40M1P BUFFXD8BWP12T40M1P CKBD12BWP12T40M1P BUFFD12BWP12T40M1P BUFFXD12BWP12T40M1P CKBD16BWP12T40M1P BUFFD16BWP12T40M1P BUFFXD16BWP12T40M1P 
Number of usable buffer cells above: 22
Reclaim Optimization WNS Slack -0.488  TNS Slack -171.610 Density 86.70
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   86.70%|        -|  -0.488|-171.610|   0:00:00.0| 2616.6M|
|   86.65%|       22|  -0.488|-171.598|   0:00:03.0| 2616.6M|
|   84.76%|     2282|  -0.474|-207.083|   0:00:33.0| 2616.6M|
|   84.66%|       85|  -0.474|-202.124|   0:00:03.0| 2616.6M|
|   84.66%|        1|  -0.474|-202.124|   0:00:00.0| 2616.6M|
|   84.66%|        0|  -0.474|-202.124|   0:00:00.0| 2616.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.474  TNS Slack -202.124 Density 84.66
Bottom Preferred Layer:
+-----------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    CLK     |       Rule       |
+-----------+------------+------------+------------------+
| M9 (z=9)  |         62 |          0 | default          |
+-----------+------------+------------+------------------+
| M2 (z=2)  |          0 |        189 | default_2x_space |
+-----------+------------+------------+------------------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 13445 skipped = 0, called in commitmove = 2368, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:39.0) (real = 0:00:39.0) **
*** AreaOpt #2 [finish] (WnsOpt #1 / ccopt_design #1) : cpu/real = 0:00:39.0/0:00:39.0 (1.0), totSession cpu/real = 1:20:00.5/1:20:29.7 (1.0), mem = 2616.6M
End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:39, mem=2597.59M, totSessionCpu=1:20:00).
** GigaOpt Optimizer WNS Slack -0.474 TNS Slack -202.124 Density 84.66
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.474| -21.945|
|reg2cgate |-0.467| -15.830|
|reg2reg   |-0.229|-164.349|
|HEPG      |-0.467|-180.179|
|All Paths |-0.474|-202.124|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.467ns TNS -15.830ns; reg2reg* WNS -0.229ns TNS -164.350ns; HEPG WNS -0.467ns TNS -164.350ns; all paths WNS -0.474ns TNS -202.125ns; Real time 0:08:23
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.467|   -0.474|-180.179| -202.124|   84.66%|   0:00:00.0| 2597.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.464|   -0.478|-179.874| -201.958|   84.70%|   0:00:02.0| 2616.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.463|   -0.484|-179.664| -201.730|   84.74%|   0:00:07.0| 2616.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.460|   -0.479|-182.935| -205.176|   84.80%|   0:00:10.0| 2597.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.459|   -0.534|-182.634| -206.217|   84.83%|   0:00:08.0| 2597.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.457|   -0.522|-182.537| -206.044|   84.85%|   0:00:02.0| 2597.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.456|   -0.520|-182.703| -206.130|   84.85%|   0:00:03.0| 2597.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.456|   -0.520|-182.614| -206.022|   84.87%|   0:00:02.0| 2597.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.456|   -0.520|-184.047| -207.487|   84.89%|   0:00:00.0| 2597.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.455|   -0.522|-214.988| -238.183|   84.99%|   0:00:16.0| 2616.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.447|   -0.508|-214.380| -236.876|   85.00%|   0:00:00.0| 2616.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.445|   -0.507|-219.147| -241.426|   85.04%|   0:00:04.0| 2616.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.445|   -0.505|-220.900| -243.132|   85.28%|   0:00:21.0| 2636.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.445|   -0.505|-220.900| -243.132|   85.28%|   0:00:00.0| 2636.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:15 real=0:01:15 mem=2636.8M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.291|   -0.505|-206.422| -243.132|   85.28%|   0:00:00.0| 2636.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.237|   -0.505|-165.706| -202.416|   85.28%|   0:00:00.0| 2636.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[794]/D |
|  -0.227|   -0.505|-159.195| -195.905|   85.29%|   0:00:01.0| 2636.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.216|   -0.505|-149.792| -186.502|   85.29%|   0:00:02.0| 2636.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.218|   -0.504|-146.091| -182.479|   85.41%|   0:00:06.0| 2636.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[794]/D |
|  -0.210|   -0.504|-143.895| -180.283|   85.41%|   0:00:00.0| 2636.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[794]/D |
|  -0.209|   -0.504|-139.681| -176.069|   85.46%|   0:00:09.0| 2636.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.203|   -0.504|-138.689| -175.077|   85.47%|   0:00:02.0| 2636.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[794]/D |
|  -0.203|   -0.504|-137.426| -173.814|   85.59%|   0:00:11.0| 2636.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.203|   -0.504|-134.682| -171.070|   85.65%|   0:00:04.0| 2636.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.201|   -0.504|-135.820| -172.208|   86.00%|   0:00:34.0| 2636.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.196|   -0.504|-133.605| -169.993|   86.03%|   0:00:03.0| 2636.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.193|   -0.504|-131.634| -168.022|   86.16%|   0:00:18.0| 2636.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.186|   -0.504|-128.773| -165.161|   86.21%|   0:00:03.0| 2636.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.184|   -0.504|-128.642| -165.030|   86.27%|   0:00:04.0| 2636.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.184|   -0.504|-127.973| -164.361|   86.33%|   0:00:07.0| 2636.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.184|   -0.504|-127.155| -163.543|   86.38%|   0:00:12.0| 2636.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.184|   -0.504|-125.961| -162.348|   86.85%|   0:00:18.0| 2636.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.185|   -0.504|-125.892| -162.280|   87.23%|   0:00:17.0| 2636.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.185|   -0.504|-125.876| -162.264|   87.59%|   0:00:09.0| 2636.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.185|   -0.504|-125.876| -162.264|   87.59%|   0:00:01.0| 2636.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:41 real=0:02:41 mem=2636.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:56 real=0:03:56 mem=2636.8M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.504| -22.036|
|reg2cgate |-0.442| -14.352|
|reg2reg   |-0.185|-125.876|
|HEPG      |-0.442|-140.227|
|All Paths |-0.504|-162.264|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -0.442ns TNS -14.351ns; reg2reg* WNS -0.185ns TNS -125.877ns; HEPG WNS -0.442ns TNS -125.877ns; all paths WNS -0.504ns TNS -162.264ns; Real time 0:12:21
** GigaOpt Optimizer WNS Slack -0.504 TNS Slack -162.264 Density 87.59
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (WnsOpt #1 / ccopt_design #1) : totSession cpu/real = 1:23:58.3/1:24:27.5 (1.0), mem = 2636.8M
Usable buffer cells for single buffer setup transform:
DEL050D1BWP12T40M1P CKBD1BWP12T40M1P BUFFXD1BWP12T40M1P DEL025D1BWP12T40M1P CKBD2BWP12T40M1P BUFFXD2BWP12T40M1P BUFFD3BWP12T40M1P BUFFXD3BWP12T40M1P CKBD4BWP12T40M1P BUFFXD4BWP12T40M1P CKBD6BWP12T40M1P BUFFD6BWP12T40M1P BUFFXD6BWP12T40M1P CKBD8BWP12T40M1P BUFFD8BWP12T40M1P BUFFXD8BWP12T40M1P CKBD12BWP12T40M1P BUFFD12BWP12T40M1P BUFFXD12BWP12T40M1P CKBD16BWP12T40M1P BUFFD16BWP12T40M1P BUFFXD16BWP12T40M1P 
Number of usable buffer cells above: 22
Reclaim Optimization WNS Slack -0.504  TNS Slack -162.264 Density 87.59
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   87.59%|        -|  -0.504|-162.264|   0:00:00.0| 2636.8M|
|   87.57%|        8|  -0.489|-159.647|   0:00:03.0| 2636.8M|
|   85.63%|     2250|  -0.472|-185.410|   0:00:32.0| 2636.8M|
|   85.56%|       79|  -0.472|-185.280|   0:00:03.0| 2636.8M|
|   85.55%|        2|  -0.472|-185.280|   0:00:00.0| 2636.8M|
|   85.55%|        0|  -0.472|-185.280|   0:00:00.0| 2636.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.472  TNS Slack -185.280 Density 85.55
Bottom Preferred Layer:
+-----------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    CLK     |       Rule       |
+-----------+------------+------------+------------------+
| M9 (z=9)  |         63 |          0 | default          |
+-----------+------------+------------+------------------+
| M2 (z=2)  |          0 |        189 | default_2x_space |
+-----------+------------+------------+------------------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 13770 skipped = 0, called in commitmove = 2331, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:38.6) (real = 0:00:38.0) **
*** AreaOpt #3 [finish] (WnsOpt #1 / ccopt_design #1) : cpu/real = 0:00:38.6/0:00:38.5 (1.0), totSession cpu/real = 1:24:36.9/1:25:06.0 (1.0), mem = 2636.8M
End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:38, mem=2611.82M, totSessionCpu=1:24:37).
** GigaOpt Optimizer WNS Slack -0.472 TNS Slack -185.280 Density 85.55
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.472| -20.944|
|reg2cgate |-0.462| -15.518|
|reg2reg   |-0.211|-148.819|
|HEPG      |-0.462|-164.337|
|All Paths |-0.472|-185.280|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2cgate* WNS -0.462ns TNS -15.517ns; reg2reg* WNS -0.211ns TNS -148.820ns; HEPG WNS -0.462ns TNS -148.820ns; all paths WNS -0.472ns TNS -185.281ns; Real time 0:12:59
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.462|   -0.472|-164.337| -185.280|   85.55%|   0:00:00.0| 2611.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.449|   -0.472|-163.547| -184.476|   85.56%|   0:00:01.0| 2611.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.441|   -0.473|-159.228| -180.179|   85.57%|   0:00:01.0| 2611.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.440|   -0.477|-155.198| -175.995|   85.62%|   0:00:06.0| 2630.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.436|   -0.479|-158.090| -178.912|   85.64%|   0:00:02.0| 2630.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.433|   -0.481|-157.878| -178.394|   85.68%|   0:00:09.0| 2630.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.431|   -0.481|-157.758| -178.326|   85.73%|   0:00:07.0| 2630.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.429|   -0.481|-158.300| -178.798|   85.81%|   0:00:08.0| 2630.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.432|   -0.485|-155.105| -176.262|   85.92%|   0:00:21.0| 2630.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.434|   -0.487|-155.158| -176.386|   86.02%|   0:00:07.0| 2630.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:02 real=0:01:02 mem=2630.9M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.211|   -0.487|-141.101| -176.386|   86.02%|   0:00:01.0| 2630.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[959]/D |
|  -0.205|   -0.487|-137.226| -172.511|   86.03%|   0:00:01.0| 2630.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.194|   -0.487|-133.911| -169.195|   86.03%|   0:00:01.0| 2630.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[959]/D |
|  -0.194|   -0.487|-131.878| -167.163|   86.13%|   0:00:06.0| 2630.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[959]/D |
|  -0.191|   -0.487|-128.351| -163.635|   86.21%|   0:00:05.0| 2630.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.188|   -0.487|-128.596| -163.880|   86.25%|   0:00:06.0| 2630.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[508]/D |
|  -0.189|   -0.487|-127.816| -163.100|   86.35%|   0:00:09.0| 2611.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[508]/D |
|  -0.185|   -0.487|-125.709| -160.993|   86.37%|   0:00:01.0| 2611.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[508]/D |
|  -0.186|   -0.487|-125.038| -160.322|   86.48%|   0:00:10.0| 2611.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[508]/D |
|  -0.180|   -0.487|-125.287| -160.571|   86.48%|   0:00:00.0| 2611.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[314]/D |
|  -0.179|   -0.487|-123.217| -158.508|   86.61%|   0:00:18.0| 2631.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[508]/D |
|  -0.175|   -0.487|-122.552| -157.843|   86.74%|   0:00:14.0| 2631.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[508]/D |
|  -0.174|   -0.487|-118.399| -153.690|   86.83%|   0:00:20.0| 2631.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[508]/D |
|  -0.172|   -0.487|-117.788| -153.078|   86.88%|   0:00:15.0| 2650.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[508]/D |
|  -0.173|   -0.487|-117.754| -153.045|   86.97%|   0:00:09.0| 2650.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[508]/D |
|  -0.173|   -0.487|-117.733| -153.024|   87.00%|   0:00:03.0| 2650.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[508]/D |
|  -0.173|   -0.487|-114.915| -150.206|   87.50%|   0:01:07.0| 2669.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[508]/D |
|  -0.174|   -0.487|-114.563| -149.854|   87.90%|   0:00:27.0| 2669.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[508]/D |
|  -0.174|   -0.487|-114.557| -149.848|   87.97%|   0:00:04.0| 2669.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[508]/D |
|  -0.172|   -0.487|-114.387| -149.678|   87.99%|   0:00:01.0| 2669.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.173|   -0.487|-113.377| -148.667|   88.31%|   0:00:12.0| 2669.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.174|   -0.487|-113.631| -148.922|   88.45%|   0:00:05.0| 2669.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:55 real=0:03:55 mem=2669.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:57 real=0:04:57 mem=2669.2M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.487| -21.234|
|reg2cgate |-0.434| -14.056|
|reg2reg   |-0.174|-113.631|
|HEPG      |-0.434|-127.687|
|All Paths |-0.487|-148.922|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 2: reg2cgate* WNS -0.434ns TNS -14.056ns; reg2reg* WNS -0.174ns TNS -113.631ns; HEPG WNS -0.434ns TNS -113.631ns; all paths WNS -0.487ns TNS -148.922ns; Real time 0:17:59
** GigaOpt Optimizer WNS Slack -0.487 TNS Slack -148.922 Density 88.45
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] (WnsOpt #1 / ccopt_design #1) : totSession cpu/real = 1:29:36.4/1:30:05.3 (1.0), mem = 2669.2M
Usable buffer cells for single buffer setup transform:
DEL050D1BWP12T40M1P CKBD1BWP12T40M1P BUFFXD1BWP12T40M1P DEL025D1BWP12T40M1P CKBD2BWP12T40M1P BUFFXD2BWP12T40M1P BUFFD3BWP12T40M1P BUFFXD3BWP12T40M1P CKBD4BWP12T40M1P BUFFXD4BWP12T40M1P CKBD6BWP12T40M1P BUFFD6BWP12T40M1P BUFFXD6BWP12T40M1P CKBD8BWP12T40M1P BUFFD8BWP12T40M1P BUFFXD8BWP12T40M1P CKBD12BWP12T40M1P BUFFD12BWP12T40M1P BUFFXD12BWP12T40M1P CKBD16BWP12T40M1P BUFFD16BWP12T40M1P BUFFXD16BWP12T40M1P 
Number of usable buffer cells above: 22
Reclaim Optimization WNS Slack -0.487  TNS Slack -148.922 Density 88.45
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   88.45%|        -|  -0.487|-148.922|   0:00:00.0| 2669.2M|
|   88.44%|        8|  -0.487|-149.014|   0:00:03.0| 2669.2M|
|   86.65%|     2170|  -0.473|-172.789|   0:00:31.0| 2669.2M|
|   86.59%|       62|  -0.473|-173.892|   0:00:02.0| 2669.2M|
|   86.59%|        1|  -0.473|-173.892|   0:00:00.0| 2669.2M|
|   86.59%|        0|  -0.473|-173.892|   0:00:01.0| 2669.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.473  TNS Slack -173.892 Density 86.59
Bottom Preferred Layer:
+-----------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    CLK     |       Rule       |
+-----------+------------+------------+------------------+
| M9 (z=9)  |         67 |          0 | default          |
+-----------+------------+------------+------------------+
| M2 (z=2)  |          0 |        189 | default_2x_space |
+-----------+------------+------------+------------------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 13616 skipped = 0, called in commitmove = 2233, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:37.1) (real = 0:00:37.0) **
*** AreaOpt #4 [finish] (WnsOpt #1 / ccopt_design #1) : cpu/real = 0:00:37.1/0:00:37.1 (1.0), totSession cpu/real = 1:30:13.5/1:30:42.4 (1.0), mem = 2669.2M
End: Area Reclaim Optimization (cpu=0:00:37, real=0:00:37, mem=2616.21M, totSessionCpu=1:30:14).
** GigaOpt Optimizer WNS Slack -0.473 TNS Slack -173.892 Density 86.59
Enabling CCOpt clock tree skewing
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.473| -20.819|
|reg2cgate |-0.443| -14.528|
|reg2reg   |-0.193|-138.546|
|HEPG      |-0.443|-153.073|
|All Paths |-0.473|-173.892|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 3: reg2cgate* WNS -0.443ns TNS -14.527ns; reg2reg* WNS -0.193ns TNS -138.547ns; HEPG WNS -0.443ns TNS -138.547ns; all paths WNS -0.473ns TNS -173.893ns; Real time 0:18:36
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.443|   -0.473|-153.073| -173.892|   86.59%|   0:00:00.0| 2612.2M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.437|   -0.473|-152.657| -173.478|   86.60%|   0:00:01.0| 2612.2M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.432|   -0.473|-151.488| -172.324|   86.61%|   0:00:01.0| 2612.2M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.428|   -0.474|-151.329| -172.182|   86.63%|   0:00:02.0| 2612.2M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.424|   -0.479|-151.242| -171.923|   86.64%|   0:00:02.0| 2612.2M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.422|   -0.469|-150.828| -171.049|   86.68%|   0:00:15.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.420|   -0.470|-150.954| -171.148|   86.70%|   0:00:03.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.420|   -0.470|-150.541| -170.760|   86.72%|   0:00:04.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.422|   -0.472|-149.481| -169.590|   86.83%|   0:00:16.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.422ns TNS -13.587ns; reg2reg* WNS -0.193ns TNS -136.098ns; HEPG WNS -0.422ns TNS -149.685ns; all paths WNS -0.471ns TNS -169.759ns; Real time 0:19:31
CCOptHook: Being called in executeClockTreeOpt with tactic Extended and stage High
CCOpt Skewing:
Skewing adjustors, iteration 1
Band size: up 0.002ns, down 0.002ns
Computing CTS timing windows, iteration 1...
  Performing useful skew pass 0...
    Adjustment: advance of 0.043ns at if_stage_i/instr_valid_id_q_reg/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[27]/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[14]/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[12]/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[6]/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[5]/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[4]/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[2]/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[0]/CP
  Performing useful skew pass 0 done.
  Performing useful skew pass 1...
    Adjustment: advance of 0.043ns at if_stage_i/instr_valid_id_q_reg/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[27]/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[14]/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[12]/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[6]/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[5]/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[4]/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[2]/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[0]/CP
  Performing useful skew pass 1 done.
  Performing useful skew pass 2...
    Adjustment: advance of 0.043ns at if_stage_i/instr_valid_id_q_reg/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[27]/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[14]/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[12]/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[6]/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[5]/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[4]/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[2]/CP
    Adjustment: advance of 0.043ns at if_stage_i/instr_rdata_alu_id_o_reg[0]/CP
  Performing useful skew pass 2 done.
  Performing useful skew pass 3...
    Adjustment: advance of 0.020ns at if_stage_i/instr_rdata_alu_id_o_reg[0]/CP
    Adjustment: advance of 0.020ns at if_stage_i/instr_rdata_alu_id_o_reg[27]/CP
    Adjustment: advance of 0.018ns at if_stage_i/instr_rdata_alu_id_o_reg[5]/CP
    Adjustment: advance of 0.018ns at if_stage_i/instr_rdata_alu_id_o_reg[12]/CP
    Adjustment: advance of 0.018ns at if_stage_i/instr_rdata_alu_id_o_reg[4]/CP
    Adjustment: advance of 0.018ns at if_stage_i/instr_rdata_alu_id_o_reg[6]/CP
    Adjustment: advance of 0.017ns at if_stage_i/instr_rdata_alu_id_o_reg[14]/CP
    Adjustment: advance of 0.017ns at if_stage_i/instr_rdata_alu_id_o_reg[2]/CP
    Adjustment: advance of 0.013ns at if_stage_i/instr_valid_id_q_reg/CP
  Performing useful skew pass 3 done.
  Performing useful skew pass 4...
  Performing useful skew pass 4 done.
  Max adjustment 0.043ns, total adjustment 1.309ns.
Computing CTS timing windows, iteration 1 done.
Finished CCOpt moves, returning to GigaOpt for more optimization.
CCOptDebug: After useful skew*: reg2cgate* WNS -0.412ns TNS -13.204ns; reg2reg* WNS -0.193ns TNS -128.520ns; HEPG WNS -0.412ns TNS -141.724ns; all paths WNS -0.461ns TNS -161.070ns; Real time 0:19:32
|  -0.410|   -0.459|-141.976| -161.035|   86.93%|   0:00:15.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.410|   -0.459|-141.764| -160.795|   86.94%|   0:00:01.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.410|   -0.459|-141.629| -160.664|   86.95%|   0:00:00.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.410|   -0.459|-141.617| -160.652|   87.00%|   0:00:05.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.411|   -0.459|-141.490| -160.550|   87.02%|   0:00:01.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.411ns TNS -13.165ns; reg2reg* WNS -0.193ns TNS -128.325ns; HEPG WNS -0.411ns TNS -141.490ns; all paths WNS -0.459ns TNS -160.550ns; Real time 0:19:44
CCOptHook: Being called in executeClockTreeOpt with tactic Extended and stage High
CCOpt Skewing:
Skewing adjustors, iteration 2
Band size: up 0.002ns, down 0.002ns
Computing CTS timing windows, iteration 2...
  Performing useful skew pass 0...
    Adjustment: advance of 0.041ns at load_store_unit_i/handle_misaligned_q_reg/CP
    Adjustment: advance of 0.041ns at load_store_unit_i/ls_fsm_cs_reg[1]/CP
    Adjustment: advance of 0.041ns at if_stage_i/instr_rdata_alu_id_o_reg[30]/CP
    Adjustment: advance of 0.041ns at if_stage_i/instr_rdata_alu_id_o_reg[29]/CP
    Adjustment: advance of 0.041ns at if_stage_i/instr_rdata_alu_id_o_reg[26]/CP
    Adjustment: advance of 0.041ns at if_stage_i/instr_rdata_alu_id_o_reg[25]/CP
    Adjustment: advance of 0.041ns at if_stage_i/instr_rdata_alu_id_o_reg[13]/CP
    Adjustment: advance of 0.041ns at if_stage_i/instr_rdata_alu_id_o_reg[1]/CP
    Adjustment: advance of 0.041ns at id_stage_i/id_fsm_q_reg/CP
  Performing useful skew pass 0 done.
  Performing useful skew pass 1...
    Adjustment: advance of 0.041ns at load_store_unit_i/handle_misaligned_q_reg/CP
    Adjustment: advance of 0.041ns at load_store_unit_i/ls_fsm_cs_reg[1]/CP
    Adjustment: advance of 0.041ns at if_stage_i/instr_rdata_alu_id_o_reg[30]/CP
    Adjustment: advance of 0.041ns at if_stage_i/instr_rdata_alu_id_o_reg[29]/CP
    Adjustment: advance of 0.041ns at if_stage_i/instr_rdata_alu_id_o_reg[26]/CP
    Adjustment: advance of 0.041ns at if_stage_i/instr_rdata_alu_id_o_reg[25]/CP
    Adjustment: advance of 0.041ns at if_stage_i/instr_rdata_alu_id_o_reg[13]/CP
    Adjustment: advance of 0.041ns at if_stage_i/instr_rdata_alu_id_o_reg[1]/CP
    Adjustment: advance of 0.041ns at id_stage_i/id_fsm_q_reg/CP
  Performing useful skew pass 1 done.
  Performing useful skew pass 2...
    Adjustment: advance of 0.041ns at load_store_unit_i/handle_misaligned_q_reg/CP
    Adjustment: advance of 0.041ns at load_store_unit_i/ls_fsm_cs_reg[1]/CP
    Adjustment: advance of 0.041ns at if_stage_i/instr_rdata_alu_id_o_reg[30]/CP
    Adjustment: advance of 0.041ns at if_stage_i/instr_rdata_alu_id_o_reg[29]/CP
    Adjustment: advance of 0.041ns at if_stage_i/instr_rdata_alu_id_o_reg[26]/CP
    Adjustment: advance of 0.041ns at if_stage_i/instr_rdata_alu_id_o_reg[25]/CP
    Adjustment: advance of 0.041ns at if_stage_i/instr_rdata_alu_id_o_reg[13]/CP
    Adjustment: advance of 0.041ns at if_stage_i/instr_rdata_alu_id_o_reg[1]/CP
    Adjustment: advance of 0.041ns at id_stage_i/id_fsm_q_reg/CP
  Performing useful skew pass 2 done.
  Performing useful skew pass 3...
    Adjustment: advance of 0.025ns at if_stage_i/instr_rdata_alu_id_o_reg[30]/CP
    Adjustment: advance of 0.023ns at if_stage_i/instr_rdata_alu_id_o_reg[29]/CP
    Adjustment: advance of 0.023ns at if_stage_i/instr_rdata_alu_id_o_reg[1]/CP
    Adjustment: advance of 0.022ns at if_stage_i/instr_rdata_alu_id_o_reg[25]/CP
    Adjustment: advance of 0.021ns at load_store_unit_i/handle_misaligned_q_reg/CP
    Adjustment: advance of 0.021ns at load_store_unit_i/ls_fsm_cs_reg[1]/CP
    Adjustment: advance of 0.020ns at if_stage_i/instr_rdata_alu_id_o_reg[26]/CP
    Adjustment: advance of 0.020ns at if_stage_i/instr_rdata_alu_id_o_reg[13]/CP
    Adjustment: advance of 0.017ns at id_stage_i/id_fsm_q_reg/CP
  Performing useful skew pass 3 done.
  Performing useful skew pass 4...
  Performing useful skew pass 4 done.
  Max adjustment 0.041ns, total adjustment 1.311ns.
Computing CTS timing windows, iteration 2 done.
Finished CCOpt moves, returning to GigaOpt for more optimization.
CCOptDebug: After useful skew*: reg2cgate* WNS -0.383ns TNS -11.994ns; reg2reg* WNS -0.193ns TNS -115.004ns; HEPG WNS -0.383ns TNS -126.998ns; all paths WNS -0.448ns TNS -142.372ns; Real time 0:19:45
|  -0.372|   -0.438|-126.452| -141.529|   87.02%|   0:00:02.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.364|   -0.428|-125.967| -140.613|   87.01%|   0:00:00.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.356|   -0.419|-125.777| -140.149|   87.03%|   0:00:01.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.355|   -0.419|-124.864| -139.229|   87.07%|   0:00:02.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.352|   -0.412|-124.671| -138.398|   87.10%|   0:00:01.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.345|   -0.410|-127.588| -141.204|   87.10%|   0:00:01.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.346|   -0.404|-127.027| -140.026|   87.22%|   0:00:06.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.341|   -0.404|-126.853| -139.852|   87.22%|   0:00:00.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.338|   -0.400|-124.108| -136.917|   87.33%|   0:00:02.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.333|   -0.396|-123.886| -136.326|   87.40%|   0:00:02.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.330|   -0.391|-129.629| -141.764|   87.46%|   0:00:02.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.328|   -0.391|-129.526| -141.605|   87.52%|   0:00:02.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.327|   -0.392|-201.437| -213.550|   87.60%|   0:00:05.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.326|   -0.386|-139.404| -151.305|   87.64%|   0:00:03.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.323|   -0.386|-137.974| -149.815|   87.69%|   0:00:02.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.322|   -0.386|-138.762| -150.603|   87.74%|   0:00:01.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.320|   -0.386|-138.736| -150.577|   87.85%|   0:00:02.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.319|   -0.386|-147.376| -159.175|   87.93%|   0:00:07.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.317|   -0.382|-163.157| -174.623|   88.01%|   0:00:03.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.316|   -0.382|-171.678| -183.138|   88.10%|   0:00:05.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.316|   -0.382|-171.135| -182.570|   88.13%|   0:00:02.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.317|   -0.382|-165.921| -177.288|   88.45%|   0:00:15.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.322ns TNS -9.654ns; reg2reg* WNS -0.287ns TNS -165.412ns; HEPG WNS -0.322ns TNS -175.066ns; all paths WNS -0.382ns TNS -186.369ns; Real time 0:20:59
CCOptHook: Being called in executeClockTreeOpt with tactic Extended and stage High
CCOpt Skewing:
Skewing adjustors, iteration 3
Band size: up 0.002ns, down 0.002ns
Computing CTS timing windows, iteration 3...
  Performing useful skew pass 0...
    Adjustment: advance of 0.033ns at load_store_unit_i/ls_fsm_cs_reg[2]/CP
    Adjustment: advance of 0.033ns at load_store_unit_i/ls_fsm_cs_reg[0]/CP
    Adjustment: advance of 0.033ns at if_stage_i/instr_rdata_id_o_reg[22]/CP
    Adjustment: advance of 0.033ns at if_stage_i/instr_rdata_id_o_reg[21]/CP
    Adjustment: advance of 0.033ns at if_stage_i/instr_rdata_id_o_reg[19]/CP
    Adjustment: advance of 0.033ns at if_stage_i/instr_rdata_id_o_reg[16]/CP
    Adjustment: advance of 0.033ns at if_stage_i/instr_rdata_id_o_reg[15]/CP
    Adjustment: advance of 0.033ns at if_stage_i/instr_rdata_alu_id_o_reg[28]/CP
    Adjustment: advance of 0.033ns at if_stage_i/instr_rdata_alu_id_o_reg[3]/CP
  Performing useful skew pass 0 done.
  Performing useful skew pass 1...
    Adjustment: advance of 0.033ns at load_store_unit_i/ls_fsm_cs_reg[2]/CP
    Adjustment: advance of 0.033ns at load_store_unit_i/ls_fsm_cs_reg[0]/CP
    Adjustment: advance of 0.033ns at if_stage_i/instr_rdata_alu_id_o_reg[28]/CP
    Adjustment: advance of 0.033ns at if_stage_i/instr_rdata_alu_id_o_reg[3]/CP
    Adjustment: advance of 0.029ns at if_stage_i/instr_rdata_id_o_reg[21]/CP
    Adjustment: advance of 0.025ns at if_stage_i/instr_rdata_id_o_reg[22]/CP
    Adjustment: advance of 0.020ns at if_stage_i/instr_rdata_id_o_reg[15]/CP
    Adjustment: advance of 0.017ns at if_stage_i/instr_rdata_id_o_reg[16]/CP
    Adjustment: advance of 0.007ns at if_stage_i/instr_rdata_id_o_reg[19]/CP
  Performing useful skew pass 1 done.
  Performing useful skew pass 2...
    Adjustment: advance of 0.033ns at load_store_unit_i/ls_fsm_cs_reg[2]/CP
    Adjustment: advance of 0.033ns at load_store_unit_i/ls_fsm_cs_reg[0]/CP
    Adjustment: advance of 0.033ns at if_stage_i/instr_rdata_alu_id_o_reg[3]/CP
    Adjustment: advance of 0.025ns at if_stage_i/instr_rdata_alu_id_o_reg[28]/CP
  Performing useful skew pass 2 done.
  Performing useful skew pass 3...
    Adjustment: advance of 0.033ns at load_store_unit_i/ls_fsm_cs_reg[2]/CP
    Adjustment: advance of 0.033ns at load_store_unit_i/ls_fsm_cs_reg[0]/CP
    Adjustment: advance of 0.009ns at if_stage_i/instr_rdata_alu_id_o_reg[3]/CP
  Performing useful skew pass 3 done.
  Performing useful skew pass 4...
    Adjustment: advance of 0.015ns at load_store_unit_i/ls_fsm_cs_reg[2]/CP
    Adjustment: advance of 0.015ns at load_store_unit_i/ls_fsm_cs_reg[0]/CP
  Performing useful skew pass 4 done.
  Performing useful skew pass 5...
  Performing useful skew pass 5 done.
  Max adjustment 0.033ns, total adjustment 0.749ns.
Computing CTS timing windows, iteration 3 done.
Finished CCOpt moves, returning to GigaOpt for more optimization.
CCOptDebug: After useful skew*: reg2cgate* WNS -0.305ns TNS -9.089ns; reg2reg* WNS -0.258ns TNS -137.789ns; HEPG WNS -0.305ns TNS -146.878ns; all paths WNS -0.358ns TNS -156.458ns; Real time 0:21:00
|  -0.302|   -0.356|-145.630| -155.160|   88.65%|   0:00:10.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.297|   -0.356|-145.483| -155.000|   88.65%|   0:00:00.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.294|   -0.356|-138.130| -147.628|   88.65%|   0:00:00.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.290|   -0.356|-137.207| -146.509|   88.69%|   0:00:01.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.287|   -0.355|-137.091| -146.100|   88.73%|   0:00:02.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.285|   -0.342|-137.984| -146.674|   88.77%|   0:00:02.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.283|   -0.342|-136.393| -145.042|   88.80%|   0:00:01.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.281|   -0.342|-136.345| -144.956|   88.86%|   0:00:01.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.280|   -0.342|-136.313| -144.905|   88.88%|   0:00:00.0| 2631.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.280|   -0.342|-136.355| -144.944|   88.93%|   0:00:01.0| 2617.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.279|   -0.342|-118.952| -127.535|   88.98%|   0:00:02.0| 2617.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.279|   -0.336|-118.749| -127.001|   89.68%|   0:00:07.0| 2617.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.279|   -0.336|-117.389| -125.620|   90.26%|   0:00:04.0| 2617.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.279ns TNS -8.223ns; reg2reg* WNS -0.240ns TNS -109.166ns; HEPG WNS -0.279ns TNS -117.389ns; all paths WNS -0.336ns TNS -125.620ns; Real time 0:21:21
CCOptHook: Being called in executeClockTreeOpt with tactic Extended and stage High
CCOpt Skewing:
Skewing adjustors, iteration 4
Band size: up 0.002ns, down 0.002ns
Computing CTS timing windows, iteration 4...
  Performing useful skew pass 0...
    Adjustment: advance of 0.028ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[131]/CP
    Adjustment: advance of 0.028ns at if_stage_i/instr_rdata_id_o_reg[20]/CP
  Performing useful skew pass 0 done.
  Performing useful skew pass 1...
    Adjustment: advance of 0.028ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[131]/CP
    Adjustment: advance of 0.028ns at if_stage_i/instr_rdata_id_o_reg[20]/CP
  Performing useful skew pass 1 done.
  Performing useful skew pass 2...
    Adjustment: advance of 0.028ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[131]/CP
    Adjustment: advance of 0.013ns at if_stage_i/instr_rdata_id_o_reg[20]/CP
  Performing useful skew pass 2 done.
  Performing useful skew pass 3...
    Adjustment: advance of 0.028ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[131]/CP
  Performing useful skew pass 3 done.
  Performing useful skew pass 4...
    Adjustment: advance of 0.017ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[131]/CP
  Performing useful skew pass 4 done.
  Performing useful skew pass 5...
  Performing useful skew pass 5 done.
  Max adjustment 0.028ns, total adjustment 0.199ns.
Computing CTS timing windows, iteration 4 done.
Finished CCOpt moves, returning to GigaOpt for more optimization.
CCOptDebug: After useful skew*: reg2cgate* WNS -0.279ns TNS -8.223ns; reg2reg* WNS -0.240ns TNS -107.783ns; HEPG WNS -0.279ns TNS -116.006ns; all paths WNS -0.336ns TNS -124.218ns; Real time 0:21:22
|  -0.279|   -0.336|-116.006| -124.218|   90.26%|   0:00:01.0| 2617.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.279ns TNS -8.223ns; reg2reg* WNS -0.242ns TNS -108.115ns; HEPG WNS -0.279ns TNS -116.338ns; all paths WNS -0.336ns TNS -124.550ns; Real time 0:21:25
CCOptHook: Being called in executeClockTreeOpt with tactic Extended and stage High
CCOpt Skewing:
Skewing adjustors, iteration 5
Band size: up 0.002ns, down 0.002ns
Computing CTS timing windows, iteration 5...
  Performing useful skew pass 0...
  Performing useful skew pass 0 done.
  Max adjustment 0.000ns, total adjustment 0.000ns.
Computing CTS timing windows, iteration 5 done.
CCOpt moves did not do anything.
CCOptDebug: After useful skew (no change)*: reg2cgate* WNS -0.279ns TNS -8.223ns; reg2reg* WNS -0.242ns TNS -108.115ns; HEPG WNS -0.279ns TNS -116.338ns; all paths WNS -0.336ns TNS -124.550ns; Real time 0:21:25
|  -0.279|   -0.336|-116.338| -124.550|   90.57%|   0:00:03.0| 2617.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:47 real=0:02:47 mem=2617.8M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.242|   -0.336|-108.115| -124.550|   90.57%|   0:00:00.0| 2617.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[123]/D |
|  -0.222|   -0.336| -94.937| -111.372|   90.57%|   0:00:01.0| 2617.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[123]/D |
|  -0.213|   -0.336| -87.754| -104.189|   90.56%|   0:00:00.0| 2617.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[251]/D |
|  -0.210|   -0.336| -88.246| -104.681|   90.56%|   0:00:01.0| 2617.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[123]/D |
|  -0.207|   -0.336| -92.604| -109.039|   90.56%|   0:00:00.0| 2617.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[669]/D |
|  -0.196|   -0.336| -88.104| -104.539|   90.60%|   0:00:01.0| 2617.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[408]/D |
|  -0.184|   -0.336| -84.198| -100.633|   90.61%|   0:00:01.0| 2617.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[408]/D |
|  -0.177|   -0.336| -76.757|  -93.193|   90.62%|   0:00:00.0| 2617.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[251]/D |
|  -0.171|   -0.336| -73.381|  -89.816|   90.64%|   0:00:02.0| 2617.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[251]/D |
|  -0.167|   -0.336| -71.477|  -87.912|   90.65%|   0:00:01.0| 2617.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[251]/D |
|  -0.167|   -0.336| -66.308|  -82.743|   90.67%|   0:00:01.0| 2617.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[251]/D |
|  -0.164|   -0.336| -64.667|  -81.103|   90.67%|   0:00:00.0| 2617.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[251]/D |
|  -0.159|   -0.336| -64.048|  -80.484|   90.67%|   0:00:00.0| 2617.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[251]/D |
|  -0.152|   -0.336| -61.632|  -78.067|   90.70%|   0:00:02.0| 2617.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[251]/D |
|  -0.148|   -0.336| -57.600|  -74.035|   90.80%|   0:00:09.0| 2617.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[383]/D |
|  -0.142|   -0.336| -55.129|  -71.565|   90.90%|   0:00:02.0| 2617.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[893]/D |
|  -0.137|   -0.336| -51.020|  -67.455|   90.99%|   0:00:08.0| 2636.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[893]/D |
|  -0.134|   -0.336| -49.586|  -66.021|   91.07%|   0:00:08.0| 2636.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[893]/D |
|  -0.132|   -0.336| -47.363|  -63.799|   91.19%|   0:00:12.0| 2636.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[383]/D |
|  -0.130|   -0.336| -46.761|  -63.197|   91.22%|   0:00:08.0| 2636.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[893]/D |
|  -0.130|   -0.336| -46.653|  -63.089|   91.27%|   0:00:01.0| 2636.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[893]/D |
|  -0.130|   -0.336| -46.594|  -63.030|   91.29%|   0:00:03.0| 2636.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[893]/D |
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.279ns TNS -8.223ns; reg2reg* WNS -0.131ns TNS -47.719ns; HEPG WNS -0.279ns TNS -55.943ns; all paths WNS -0.336ns TNS -64.155ns; Real time 0:22:55
CCOptHook: Being called in executeClockTreeOpt with tactic Extended and stage High
CCOpt Skewing:
Skewing adjustors, iteration 6
Band size: up 0.002ns, down 0.002ns
Computing CTS timing windows, iteration 6...
  Performing useful skew pass 0...
    Adjustment: advance of 0.013ns at if_stage_i/instr_rdata_id_o_reg[24]/CP
    Adjustment: advance of 0.013ns at if_stage_i/instr_rdata_id_o_reg[23]/CP
  Performing useful skew pass 0 done.
  Performing useful skew pass 1...
    Adjustment: advance of 0.013ns at if_stage_i/instr_rdata_id_o_reg[24]/CP
    Adjustment: advance of 0.013ns at if_stage_i/instr_rdata_id_o_reg[23]/CP
  Performing useful skew pass 1 done.
  Performing useful skew pass 2...
    Adjustment: advance of 0.013ns at if_stage_i/instr_rdata_id_o_reg[23]/CP
    Adjustment: advance of 0.011ns at if_stage_i/instr_rdata_id_o_reg[24]/CP
  Performing useful skew pass 2 done.
  Performing useful skew pass 3...
    Adjustment: advance of 0.003ns at if_stage_i/instr_rdata_id_o_reg[23]/CP
  Performing useful skew pass 3 done.
  Performing useful skew pass 4...
  Performing useful skew pass 4 done.
  Max adjustment 0.013ns, total adjustment 0.082ns.
Computing CTS timing windows, iteration 6 done.
Finished CCOpt moves, returning to GigaOpt for more optimization.
CCOptDebug: After useful skew*: reg2cgate* WNS -0.279ns TNS -8.223ns; reg2reg* WNS -0.131ns TNS -47.460ns; HEPG WNS -0.279ns TNS -55.683ns; all paths WNS -0.336ns TNS -63.896ns; Real time 0:22:56
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.279ns TNS -8.223ns; reg2reg* WNS -0.132ns TNS -47.652ns; HEPG WNS -0.279ns TNS -55.876ns; all paths WNS -0.336ns TNS -64.088ns; Real time 0:23:05
CCOptHook: Being called in executeClockTreeOpt with tactic Extended and stage High
CCOpt Skewing:
Skewing adjustors, iteration 7
Band size: up 0.002ns, down 0.002ns
Computing CTS timing windows, iteration 7...
  Performing useful skew pass 0...
    Adjustment: advance of 0.014ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[581]/CP
  Performing useful skew pass 0 done.
  Performing useful skew pass 1...
    Adjustment: advance of 0.014ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[581]/CP
  Performing useful skew pass 1 done.
  Performing useful skew pass 2...
    Adjustment: advance of 0.014ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[581]/CP
  Performing useful skew pass 2 done.
  Performing useful skew pass 3...
    Adjustment: advance of 0.014ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[581]/CP
  Performing useful skew pass 3 done.
  Performing useful skew pass 4...
    Adjustment: advance of 0.014ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[581]/CP
  Performing useful skew pass 4 done.
  Performing useful skew pass 5...
    Adjustment: advance of 0.014ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[581]/CP
  Performing useful skew pass 5 done.
  Performing useful skew pass 6...
    Adjustment: advance of 0.014ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[581]/CP
  Performing useful skew pass 6 done.
  Performing useful skew pass 7...
  Performing useful skew pass 7 done.
  Max adjustment 0.014ns, total adjustment 0.095ns.
Computing CTS timing windows, iteration 7 done.
Finished CCOpt moves, returning to GigaOpt for more optimization.
CCOptDebug: After useful skew*: reg2cgate* WNS -0.279ns TNS -8.223ns; reg2reg* WNS -0.132ns TNS -47.682ns; HEPG WNS -0.279ns TNS -55.905ns; all paths WNS -0.336ns TNS -64.118ns; Real time 0:23:06
|  -0.132|   -0.336| -47.682|  -64.118|   92.94%|   0:00:40.0| 2636.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[893]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:41 real=0:01:41 mem=2636.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:28 real=0:04:28 mem=2636.9M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.336| -8.213|
|reg2cgate |-0.279| -8.223|
|reg2reg   |-0.132|-47.682|
|HEPG      |-0.279|-55.905|
|All Paths |-0.336|-64.118|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 3: reg2cgate* WNS -0.279ns TNS -8.223ns; reg2reg* WNS -0.132ns TNS -47.682ns; HEPG WNS -0.279ns TNS -47.682ns; all paths WNS -0.336ns TNS -64.118ns; Real time 0:23:06
** GigaOpt Optimizer WNS Slack -0.336 TNS Slack -64.118 Density 92.94
CCOptDebug: Before full cluster: reg2cgate* WNS -0.279ns TNS -8.223ns; reg2reg* WNS -0.132ns TNS -47.682ns; HEPG WNS -0.279ns TNS -47.682ns; all paths WNS -0.336ns TNS -64.118ns; Real time 0:23:06
Populating Timing Chain Manager...
Populating Timing Chain Manager done.
Creating worst chain report...
Creating worst chain report done.

Worst chain:
============

,-o if_stage_i/instr_rdata_alu_id_o_reg[2]
| |     .../CP @+0.418ns constraint=(-0.000ns,+0.427ns) chosen=(-0.008ns,+0.000ns)
| |            location=(50.190,128.380) slew=(launch: 0.138ns, capture: 0.138ns)
| |   slack -0.252ns .../Q -> .../E (distance: 547.795um)
| |                  delays=(launch: 0.825ns, datapath: 1.940ns, capture: 0.138ns, adjust: 2.375ns)
| |                  launch/capture clock clk_i in analysis view ana_wc
| |                  path group reg2cgate
| g if_stage_i/RC_CG_HIER_INST52/RC_CGIC_INST
| |     .../CP @+0.139ns constraint=(-0.000ns,+0.282ns) chosen=(-0.008ns,+0.282ns)
| |            location=(47.810,140.140) slew=(launch: 0.026ns, capture: 0.026ns)
| |     clock gate above
`-o if_stage_i/instr_rdata_alu_id_o_reg[2]
  |     .../CP @+0.418ns constraint=(-0.000ns,+0.427ns) chosen=(-0.008ns,+0.000ns)
  |            location=(50.190,128.380) slew=(launch: 0.138ns, capture: 0.138ns)
  |   *WNS* -0.279ns .../Q -> .../E (distance: 669.875um)
  |                  delays=(launch: 0.825ns, datapath: 1.843ns, capture: 0.014ns, adjust: 2.375ns)
  |                  launch/capture clock clk_i in analysis view ana_wc
  |                  path group reg2cgate
  g gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/RC_CGIC_INST
  |     .../CP @+0.014ns constraint=(-0.000ns,+0.000ns) chosen=(-0.000ns,+0.000ns)
  |            location=(253.610,138.460) slew=(launch: 0.070ns, capture: 0.070ns)
  |     clock gate above
  o gen_regfile_ff.register_file_i/rf_reg_q_reg[962]
  |     .../CP @+0.563ns constraint=(-0.392ns,+0.282ns) chosen=(-0.151ns,+0.000ns)
  |            location=(256.550,225.680) slew=(launch: 0.030ns, capture: 0.030ns)
  |   slack 0.046ns .../Q -> .../instr_addr_o[25] (distance: 899.290um)
  |                 delays=(launch: 0.964ns, datapath: 1.698ns, capture: 2.325ns, adjust: 0.000ns)
  |                 launch clock clk_i in analysis view ana_wc
  |                 capture no clock
  |                 path group default
  x instr_addr_o[25]

Clock network insertion delays are now [0.054ns, 0.563ns] average 0.560ns std.dev 0.026ns
Clock DAG stats before clustering:
  cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
  sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
  misc counts      : r=1, pp=33
  cell areas       : b=825.317um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1520.568um^2
  cell capacitance : b=0.474pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.703pF
  sink capacitance : total=1.797pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
  wire capacitance : top=0.000pF, trunk=0.360pF, leaf=1.255pF, total=1.614pF
  wire lengths     : top=0.000um, trunk=3666.035um, leaf=14548.330um, total=18214.364um
  hp wire lengths  : top=0.000um, trunk=3388.840um, leaf=7741.860um, total=11130.700um
Clock DAG net violations before clustering:
  Fanout      : {count=1, worst=[15]} avg=15 sd=0 sum=15
  Capacitance : {count=1, worst=[0.138pF]} avg=0.138pF sd=0.000pF sum=0.138pF
Clock DAG primary half-corner transition distribution before clustering:
  Trunk : target=0.150ns count=62 avg=0.035ns sd=0.006ns min=0.022ns max=0.060ns {62 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Leaf  : target=0.150ns count=127 avg=0.049ns sd=0.031ns min=0.022ns max=0.137ns {110 <= 0.090ns, 9 <= 0.120ns, 5 <= 0.135ns, 3 <= 0.142ns, 0 <= 0.150ns}
Clock DAG library cell distribution before clustering {count}:
   Bufs: BUFFD24BWP12T40M1P: 60 BUFFXD16BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 24 BUFFXD6BWP12T40M1P: 14 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 5 BUFFXD2BWP12T40M1P: 7 
   ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
   DCGs: AN2XD16BWP12T40M1P: 1 
Internal Fragment Window Outage Statistics {Sinks: 1920; Under-delay Violations: 0; Over-delay Violations: 3 {Worst: 0.000ns, Mean: 0.000ns, Total: 0.000ns}}
Synthesizing clock trees...
  Preparing To Balance...
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=63, dcg=1, l=0, total=64
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=0.000um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=695.251um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=6961.850um, total=6961.850um
    Clock DAG library cell distribution before merging {count}:
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             64
    Globally unique enables                       64
    Potentially mergeable clock gates              0
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  64
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:01.5 real=0:00:01.5)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=63, dcg=1, l=0, total=64
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=0.000um^2, i=0.000um^2, icg=740.880um^2, dcg=10.584um^2, l=0.000um^2, total=751.464um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=6961.850um, total=6961.850um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: CKLNQD16BWP12T40M1P: 63 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk_i...
      Clustering clock_tree clk_i done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=816.850um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1512.101um^2
      hp wire lengths  : top=0.000um, trunk=3238.900um, leaf=7830.760um, total=11069.660um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUFFD24BWP12T40M1P: 60 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Bottom-up phase done. (took cpu=0:00:01.7 real=0:00:01.7)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (1:34:49 mem=2575.6M) ***
Total net bbox length = 2.348e+05 (1.161e+05 1.188e+05) (ext = 1.101e+04)
Move report: Detail placement moves 11758 insts, mean move: 2.66 um, max move: 37.94 um 
	Max move on inst (ex_block_i/FE_OFC510_data_addr_o_13): (116.06, 137.62) --> (120.40, 104.02)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2580.7MB
Summary Report:
Instances move: 11758 (out of 15057 movable)
Instances flipped: 0
Mean displacement: 2.66 um
Max displacement: 37.94 um (Instance: ex_block_i/FE_OFC510_data_addr_o_13) (116.06, 137.62) -> (120.4, 104.02)
	Length: 3 sites, height: 1 rows, site name: core12T, cell type: INVD1BWP12T40M1P
Total net bbox length = 2.594e+05 (1.274e+05 1.320e+05) (ext = 1.099e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2580.7MB
*** Finished refinePlace (1:34:50 mem=2580.7M) ***
    ClockRefiner summary
    All clock instances: Moved 1393, flipped 286 and cell swapped 0 (out of a total of 2108).
    The largest move was 11.9 um for gen_regfile_ff.register_file_i/rf_reg_q_reg[638].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.7 real=0:00:01.7)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock tree timing engine global stage delay update for default:both.late...
    Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.84,1.568)            3
    [1.568,2.296)           9
    [2.296,3.024)           2
    [3.024,3.752)          18
    [3.752,4.48)            2
    [4.48,5.208)            2
    [5.208,5.936)           0
    [5.936,6.664)           0
    [6.664,7.392)           3
    [7.392,8.12)            1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------
        8.12         (17.080,134.260)     (23.520,132.580)     CTS_ccl_a_buf_00231 (a lib_cell BUFFXD6BWP12T40M1P) at (23.520,132.580), in power domain auto-default
        6.72         (98.700,152.740)     (105.420,152.740)    CTS_ccl_a_buf_00278 (a lib_cell BUFFD24BWP12T40M1P) at (105.420,152.740), in power domain auto-default
        6.72         (210.420,92.260)     (210.420,98.980)     CTS_ccl_a_buf_00210 (a lib_cell BUFFD24BWP12T40M1P) at (210.420,98.980), in power domain auto-default
        6.72         (170.380,88.900)     (170.380,82.180)     CTS_ccl_a_buf_00166 (a lib_cell BUFFD24BWP12T40M1P) at (170.380,82.180), in power domain auto-default
        5.04         (75.460,196.420)     (75.460,191.380)     CTS_ccl_a_buf_00251 (a lib_cell BUFFD24BWP12T40M1P) at (75.460,191.380), in power domain auto-default
        5.04         (16.940,132.580)     (16.940,127.540)     CTS_ccl_a_buf_00232 (a lib_cell BUFFD24BWP12T40M1P) at (16.940,127.540), in power domain auto-default
        4.34         (233.800,87.220)     (232.820,90.580)     CTS_ccl_a_buf_00195 (a lib_cell BUFFD24BWP12T40M1P) at (232.820,90.580), in power domain auto-default
        4.2          (208.460,92.260)     (207.620,88.900)     CTS_ccl_a_buf_00160 (a lib_cell BUFFXD8BWP12T40M1P) at (207.620,88.900), in power domain auto-default
        3.5          (183.400,157.780)    (186.900,157.780)    CTS_ccl_a_buf_00205 (a lib_cell BUFFD24BWP12T40M1P) at (186.900,157.780), in power domain auto-default
        3.36         (164.500,95.620)     (164.500,92.260)     CTS_ccl_a_buf_00213 (a lib_cell BUFFD24BWP12T40M1P) at (164.500,92.260), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:02.7 real=0:00:02.7)
    Clock DAG stats after 'Clustering':
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=816.850um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1512.101um^2
      cell capacitance : b=0.466pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.696pF
      sink capacitance : total=1.797pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.352pF, leaf=1.204pF, total=1.556pF
      wire lengths     : top=0.000um, trunk=3591.835um, leaf=13969.022um, total=17560.858um
      hp wire lengths  : top=0.000um, trunk=3308.480um, leaf=8020.390um, total=11328.870um
    Clock DAG net violations after 'Clustering':
      Fanout      : {count=1, worst=[15]} avg=15 sd=0 sum=15
      Capacitance : {count=1, worst=[0.138pF]} avg=0.138pF sd=0.000pF sum=0.138pF
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.150ns count=61 avg=0.035ns sd=0.006ns min=0.022ns max=0.072ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=128 avg=0.051ns sd=0.029ns min=0.022ns max=0.144ns {112 <= 0.090ns, 10 <= 0.120ns, 4 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUFFD24BWP12T40M1P: 60 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Internal Fragment Window Outage Statistics {Sinks: 1920; Under-delay Violations: 1607 {Worst: 0.301ns, Mean: 0.172ns, Total: 275.779ns}; Over-delay Violations: 4 {Worst: 0.018ns, Mean: 0.016ns, Total: 0.064ns}}
    Legalizer API calls during this step: 1940 succeeded with high effort: 1940 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:04.5 real=0:00:04.5)
  Looking for fanout violations...
  Looking for fanout violations done.
  Fixing fanout violations...
    Fixed 0 fanout violations using 0 drivers. Unable to fix 1 violations.
    Clock DAG stats after 'Fixing fanout violations':
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=816.850um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1512.101um^2
      cell capacitance : b=0.466pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.696pF
      sink capacitance : total=1.797pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.352pF, leaf=1.204pF, total=1.556pF
      wire lengths     : top=0.000um, trunk=3591.835um, leaf=13969.022um, total=17560.858um
      hp wire lengths  : top=0.000um, trunk=3308.480um, leaf=8020.390um, total=11328.870um
    Clock DAG net violations after 'Fixing fanout violations':
      Fanout      : {count=1, worst=[15]} avg=15 sd=0 sum=15
      Capacitance : {count=1, worst=[0.138pF]} avg=0.138pF sd=0.000pF sum=0.138pF
    Clock DAG primary half-corner transition distribution after 'Fixing fanout violations':
      Trunk : target=0.150ns count=61 avg=0.035ns sd=0.006ns min=0.022ns max=0.072ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=128 avg=0.051ns sd=0.029ns min=0.022ns max=0.144ns {112 <= 0.090ns, 10 <= 0.120ns, 4 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}
    Clock DAG library cell distribution after 'Fixing fanout violations' {count}:
       Bufs: BUFFD24BWP12T40M1P: 60 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Internal Fragment Window Outage Statistics {Sinks: 1920; Under-delay Violations: 1607 {Worst: 0.301ns, Mean: 0.172ns, Total: 275.779ns}; Over-delay Violations: 4 {Worst: 0.018ns, Mean: 0.016ns, Total: 0.064ns}}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing fanout violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Clustering done. (took cpu=0:00:04.6 real=0:00:04.6)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Clock tree timing engine global stage delay update for default:both.late...
    Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=816.850um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1512.101um^2
      cell capacitance : b=0.466pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.696pF
      sink capacitance : total=1.797pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.352pF, leaf=1.204pF, total=1.556pF
      wire lengths     : top=0.000um, trunk=3591.835um, leaf=13969.022um, total=17560.858um
      hp wire lengths  : top=0.000um, trunk=3308.480um, leaf=8020.390um, total=11328.870um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.150ns count=61 avg=0.035ns sd=0.006ns min=0.022ns max=0.072ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=128 avg=0.051ns sd=0.029ns min=0.022ns max=0.144ns {112 <= 0.090ns, 10 <= 0.120ns, 4 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUFFD24BWP12T40M1P: 60 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=816.850um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1512.101um^2
      cell capacitance : b=0.466pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.696pF
      sink capacitance : total=1.797pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.352pF, leaf=1.204pF, total=1.556pF
      wire lengths     : top=0.000um, trunk=3591.835um, leaf=13969.022um, total=17560.858um
      hp wire lengths  : top=0.000um, trunk=3308.480um, leaf=8020.390um, total=11328.870um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.150ns count=61 avg=0.035ns sd=0.006ns min=0.022ns max=0.072ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=128 avg=0.051ns sd=0.029ns min=0.022ns max=0.144ns {112 <= 0.090ns, 10 <= 0.120ns, 4 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUFFD24BWP12T40M1P: 60 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=816.850um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1512.101um^2
      cell capacitance : b=0.466pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.696pF
      sink capacitance : total=1.797pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.352pF, leaf=1.204pF, total=1.556pF
      wire lengths     : top=0.000um, trunk=3591.835um, leaf=13969.022um, total=17560.858um
      hp wire lengths  : top=0.000um, trunk=3308.480um, leaf=8020.390um, total=11328.870um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.150ns count=61 avg=0.035ns sd=0.006ns min=0.022ns max=0.072ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=128 avg=0.051ns sd=0.029ns min=0.022ns max=0.144ns {112 <= 0.090ns, 10 <= 0.120ns, 4 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUFFD24BWP12T40M1P: 60 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=816.850um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1512.101um^2
      cell capacitance : b=0.466pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.696pF
      sink capacitance : total=1.797pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.352pF, leaf=1.204pF, total=1.556pF
      wire lengths     : top=0.000um, trunk=3591.835um, leaf=13969.022um, total=17560.858um
      hp wire lengths  : top=0.000um, trunk=3308.480um, leaf=8020.390um, total=11328.870um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.150ns count=61 avg=0.035ns sd=0.006ns min=0.022ns max=0.072ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=128 avg=0.051ns sd=0.029ns min=0.022ns max=0.144ns {112 <= 0.090ns, 10 <= 0.120ns, 4 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUFFD24BWP12T40M1P: 60 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=816.850um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1512.101um^2
      cell capacitance : b=0.466pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.696pF
      sink capacitance : total=1.797pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.352pF, leaf=1.204pF, total=1.556pF
      wire lengths     : top=0.000um, trunk=3591.835um, leaf=13969.022um, total=17560.858um
      hp wire lengths  : top=0.000um, trunk=3308.480um, leaf=8020.390um, total=11328.870um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.150ns count=61 avg=0.035ns sd=0.006ns min=0.022ns max=0.072ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=128 avg=0.051ns sd=0.029ns min=0.022ns max=0.144ns {112 <= 0.090ns, 10 <= 0.120ns, 4 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUFFD24BWP12T40M1P: 60 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=816.850um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1512.101um^2
      cell capacitance : b=0.466pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.696pF
      sink capacitance : total=1.797pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.352pF, leaf=1.204pF, total=1.556pF
      wire lengths     : top=0.000um, trunk=3591.835um, leaf=13969.022um, total=17560.858um
      hp wire lengths  : top=0.000um, trunk=3308.480um, leaf=8020.390um, total=11328.870um
    Clock DAG net violations after 'Removing longest path buffering':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.150ns count=61 avg=0.035ns sd=0.006ns min=0.022ns max=0.072ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=128 avg=0.051ns sd=0.029ns min=0.022ns max=0.144ns {112 <= 0.090ns, 10 <= 0.120ns, 4 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUFFD24BWP12T40M1P: 60 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=814.498um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1509.749um^2
      cell capacitance : b=0.467pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.697pF
      sink capacitance : total=1.797pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.351pF, leaf=1.203pF, total=1.555pF
      wire lengths     : top=0.000um, trunk=3581.616um, leaf=13961.182um, total=17542.798um
      hp wire lengths  : top=0.000um, trunk=3297.700um, leaf=8020.390um, total=11318.090um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.150ns count=61 avg=0.035ns sd=0.006ns min=0.022ns max=0.072ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=128 avg=0.051ns sd=0.029ns min=0.022ns max=0.144ns {112 <= 0.090ns, 10 <= 0.120ns, 4 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUFFD24BWP12T40M1P: 59 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Legalizer API calls during this step: 55 succeeded with high effort: 55 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::Construction done. (took cpu=0:00:05.4 real=0:00:05.4)
  CCOpt::Phase::Implementation...
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Routing...
  Routing unrouted datapath nets connected to clock instances...
    Routed 1 unrouted datapath nets connected to clock instances
  Routing unrouted datapath nets connected to clock instances done.
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after routing clock trees:
    cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
    sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
    misc counts      : r=1, pp=33
    cell areas       : b=814.498um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1509.749um^2
    cell capacitance : b=0.467pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.697pF
    sink capacitance : total=1.797pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.351pF, leaf=1.203pF, total=1.555pF
    wire lengths     : top=0.000um, trunk=3581.616um, leaf=13961.182um, total=17542.798um
    hp wire lengths  : top=0.000um, trunk=3297.700um, leaf=8020.390um, total=11318.090um
  Clock DAG net violations after routing clock trees:
    Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.150ns count=61 avg=0.035ns sd=0.006ns min=0.022ns max=0.072ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=128 avg=0.051ns sd=0.029ns min=0.022ns max=0.144ns {112 <= 0.090ns, 10 <= 0.120ns, 4 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUFFD24BWP12T40M1P: 59 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
     ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
     DCGs: AN2XD16BWP12T40M1P: 1 
  CCOpt::Phase::Routing done. (took cpu=0:00:00.7 real=0:00:00.7)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ----------------------------------------------------------
  Cell type                 Count    Area        Capacitance
  ----------------------------------------------------------
  Buffers                    124      814.498       0.467
  Inverters                    0        0.000       0.000
  Integrated Clock Gates      63      684.667       0.222
  Discrete Clock Gates         1       10.584       0.007
  Clock Logic                  0        0.000       0.000
  All                        188     1509.749       0.697
  ----------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             1919
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               1919
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      3581.616
  Leaf      13961.182
  Total     17542.798
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       3297.700
  Leaf        8020.390
  Total      11318.090
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.570    0.351    0.921
  Leaf     1.914    1.203    3.118
  Total    2.484    1.555    4.039
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  1.797     0.001       0.000      0.001    0.002
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ----------------------------------------------------------------------------
  Type      Units    Count    Average    Std. Dev.    Sum    Top 10 violations
  ----------------------------------------------------------------------------
  Fanout      -        1        15           0        15     [15]
  ----------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.150       61      0.035       0.006      0.022    0.072    {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}           -
  Leaf        0.150      128      0.051       0.029      0.022    0.144    {112 <= 0.090ns, 10 <= 0.120ns, 4 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}         -
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------------------
  Name                   Type      Inst     Inst Area 
                                   Count    (um^2)
  ----------------------------------------------------
  BUFFD24BWP12T40M1P     buffer     59       610.579
  BUFFXD16BWP12T40M1P    buffer      1         7.997
  BUFFXD12BWP12T40M1P    buffer      1         6.115
  BUFFXD8BWP12T40M1P     buffer     20        84.672
  BUFFXD6BWP12T40M1P     buffer     16        52.685
  BUFFD6BWP12T40M1P      buffer      1         3.058
  BUFFXD4BWP12T40M1P     buffer     13        30.576
  BUFFD3BWP12T40M1P      buffer      4         6.586
  BUFFXD2BWP12T40M1P     buffer      8        11.290
  BUFFXD0BWP12T40M1P     buffer      1         0.941
  CKLNQD16BWP12T40M1P    icg        55       646.800
  CKLNQD2BWP12T40M1P     icg         1         4.939
  CKLNQD1BWP12T40M1P     icg         7        32.928
  AN2XD16BWP12T40M1P     dcg         1        10.584
  ----------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2629.94)
Total number of fetched objects 15529
End delay calculation. (MEM=2681.36 CPU=0:00:04.6 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2681.36 CPU=0:00:05.4 REAL=0:00:05.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:06.8 real=0:00:06.8)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:01.4 real=0:00:01.4)
Updating latch analysis done.
Solving LP: 3 skew groups; 3 fragments, 3 fraglets and 4 vertices; 36 variables and 67 constraints; tolerance 1
No skew group targets were slackened
Calculating clock latencies for useful skew...
Using cell based legalization.
Calculating clock latencies for useful skew done. (took cpu=0:00:01.7 real=0:00:01.7)
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
Updating latch analysis done.
Clock network insertion delays are now [0.053ns, 0.574ns] average 0.560ns std.dev 0.026ns
CCOptDebug: After full cluster: reg2cgate* WNS -0.270ns TNS -7.893ns; reg2reg* WNS -0.146ns TNS -53.322ns; HEPG WNS -0.270ns TNS -53.322ns; all paths WNS -0.326ns TNS -68.867ns; Real time 0:23:26

Skew group insertion delays
===========================

-----------------------------------------------------------------------------
Timing Corner        Skew Group     Min ID    Max ID    Avg ID    Std.Dev. ID
                                    (ns)      (ns)      (ns)      (ns)
-----------------------------------------------------------------------------
default:both.late    clk_i/mysdc    0.453     0.974     0.960        0.026
-----------------------------------------------------------------------------

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.326| -7.652|
|reg2cgate |-0.270| -7.893|
|reg2reg   |-0.146|-53.323|
|HEPG      |-0.270|-61.217|
|All Paths |-0.326|-68.868|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 4: reg2cgate* WNS -0.270ns TNS -7.893ns; reg2reg* WNS -0.146ns TNS -53.322ns; HEPG WNS -0.270ns TNS -53.322ns; all paths WNS -0.326ns TNS -68.867ns; Real time 0:23:27
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.270|   -0.326| -61.217|  -68.868|   92.93%|   0:00:00.0| 2607.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.243|   -0.319|-126.442| -133.956|   93.09%|   0:00:36.0| 2626.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST39/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.244|   -0.320|-107.426| -114.954|   93.23%|   0:00:17.0| 2634.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST39/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.244ns TNS -7.520ns; reg2reg* WNS -0.213ns TNS -105.439ns; HEPG WNS -0.244ns TNS -112.958ns; all paths WNS -0.320ns TNS -120.527ns; Real time 0:24:32
CCOptHook: Being called in executeClockTreeOpt with tactic Extended and stage High
CCOpt Skewing:
Skewing adjustors, iteration 8
Band size: up 0.002ns, down 0.002ns
Computing CTS timing windows, iteration 8...
  Performing useful skew pass 0...
    Adjustment: advance of 0.025ns at if_stage_i/instr_rdata_alu_id_o_reg[29]/CP
    Adjustment: advance of 0.025ns at if_stage_i/instr_rdata_alu_id_o_reg[27]/CP
    Adjustment: advance of 0.025ns at if_stage_i/instr_rdata_alu_id_o_reg[14]/CP
    Adjustment: advance of 0.025ns at if_stage_i/instr_rdata_alu_id_o_reg[6]/CP
    Adjustment: advance of 0.025ns at if_stage_i/instr_rdata_alu_id_o_reg[5]/CP
    Adjustment: advance of 0.025ns at if_stage_i/instr_rdata_alu_id_o_reg[4]/CP
    Adjustment: advance of 0.025ns at if_stage_i/instr_rdata_alu_id_o_reg[2]/CP
    Adjustment: advance of 0.025ns at if_stage_i/instr_rdata_alu_id_o_reg[1]/CP
    Adjustment: advance of 0.025ns at if_stage_i/instr_rdata_alu_id_o_reg[0]/CP
  Performing useful skew pass 0 done.
  Performing useful skew pass 1...
    Adjustment: advance of 0.016ns at if_stage_i/instr_rdata_alu_id_o_reg[29]/CP
    Adjustment: advance of 0.016ns at if_stage_i/instr_rdata_alu_id_o_reg[27]/CP
    Adjustment: advance of 0.015ns at if_stage_i/instr_rdata_alu_id_o_reg[1]/CP
    Adjustment: advance of 0.013ns at if_stage_i/instr_rdata_alu_id_o_reg[2]/CP
    Adjustment: advance of 0.012ns at if_stage_i/instr_rdata_alu_id_o_reg[14]/CP
    Adjustment: advance of 0.012ns at if_stage_i/instr_rdata_alu_id_o_reg[5]/CP
    Adjustment: advance of 0.012ns at if_stage_i/instr_rdata_alu_id_o_reg[6]/CP
    Adjustment: advance of 0.012ns at if_stage_i/instr_rdata_alu_id_o_reg[4]/CP
    Adjustment: advance of 0.006ns at if_stage_i/instr_rdata_alu_id_o_reg[0]/CP
  Performing useful skew pass 1 done.
  Performing useful skew pass 2...
  Performing useful skew pass 2 done.
  Max adjustment 0.025ns, total adjustment 0.338ns.
Computing CTS timing windows, iteration 8 done.
Finished CCOpt moves, returning to GigaOpt for more optimization.
CCOptDebug: After useful skew*: reg2cgate* WNS -0.234ns TNS -7.206ns; reg2reg* WNS -0.213ns TNS -105.419ns; HEPG WNS -0.234ns TNS -112.625ns; all paths WNS -0.312ns TNS -119.756ns; Real time 0:24:32
|  -0.234|   -0.310|-112.582| -119.649|   93.36%|   0:00:15.0| 2617.4M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST34/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.234|   -0.312|-109.272| -116.362|   93.57%|   0:00:10.0| 2620.5M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST34/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.234|   -0.310|-106.206| -113.273|   93.64%|   0:00:04.0| 2639.5M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST34/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.234ns TNS -7.161ns; reg2reg* WNS -0.205ns TNS -99.046ns; HEPG WNS -0.234ns TNS -106.206ns; all paths WNS -0.310ns TNS -113.273ns; Real time 0:24:51
CCOptHook: Being called in executeClockTreeOpt with tactic Extended and stage High
CCOpt Skewing:
Skewing adjustors, iteration 9
Band size: up 0.002ns, down 0.002ns
Computing CTS timing windows, iteration 9...
  Performing useful skew pass 0...
    Adjustment: advance of 0.024ns at if_stage_i/instr_valid_id_q_reg/CP
    Adjustment: advance of 0.024ns at if_stage_i/instr_rdata_alu_id_o_reg[30]/CP
    Adjustment: advance of 0.024ns at if_stage_i/instr_rdata_alu_id_o_reg[26]/CP
    Adjustment: advance of 0.024ns at if_stage_i/instr_rdata_alu_id_o_reg[13]/CP
    Adjustment: advance of 0.024ns at if_stage_i/instr_rdata_alu_id_o_reg[12]/CP
    Adjustment: advance of 0.024ns at id_stage_i/id_fsm_q_reg/CP
    Adjustment: advance of 0.023ns at if_stage_i/instr_rdata_id_o_reg[17]/CP
  Performing useful skew pass 0 done.
  Performing useful skew pass 1...
    Adjustment: advance of 0.024ns at if_stage_i/instr_valid_id_q_reg/CP
    Adjustment: advance of 0.024ns at id_stage_i/id_fsm_q_reg/CP
    Adjustment: advance of 0.014ns at if_stage_i/instr_rdata_alu_id_o_reg[26]/CP
    Adjustment: advance of 0.014ns at if_stage_i/instr_rdata_alu_id_o_reg[13]/CP
    Adjustment: advance of 0.013ns at if_stage_i/instr_rdata_alu_id_o_reg[12]/CP
    Adjustment: advance of 0.006ns at if_stage_i/instr_rdata_alu_id_o_reg[30]/CP
  Performing useful skew pass 1 done.
  Performing useful skew pass 2...
    Adjustment: advance of 0.024ns at if_stage_i/instr_valid_id_q_reg/CP
    Adjustment: advance of 0.024ns at id_stage_i/id_fsm_q_reg/CP
  Performing useful skew pass 2 done.
  Performing useful skew pass 3...
    Adjustment: advance of 0.024ns at if_stage_i/instr_valid_id_q_reg/CP
    Adjustment: advance of 0.024ns at id_stage_i/id_fsm_q_reg/CP
  Performing useful skew pass 3 done.
  Performing useful skew pass 4...
    Adjustment: advance of 0.024ns at if_stage_i/instr_valid_id_q_reg/CP
    Adjustment: advance of 0.024ns at id_stage_i/id_fsm_q_reg/CP
  Performing useful skew pass 4 done.
  Performing useful skew pass 5...
    Adjustment: advance of 0.010ns at if_stage_i/instr_valid_id_q_reg/CP
    Adjustment: advance of 0.010ns at id_stage_i/id_fsm_q_reg/CP
  Performing useful skew pass 5 done.
  Performing useful skew pass 6...
  Performing useful skew pass 6 done.
  Max adjustment 0.024ns, total adjustment 0.422ns.
Computing CTS timing windows, iteration 9 done.
Finished CCOpt moves, returning to GigaOpt for more optimization.
CCOptDebug: After useful skew*: reg2cgate* WNS -0.219ns TNS -6.715ns; reg2reg* WNS -0.205ns TNS -99.113ns; HEPG WNS -0.219ns TNS -105.828ns; all paths WNS -0.290ns TNS -112.282ns; Real time 0:24:52
|  -0.216|   -0.288|-105.661| -111.838|   93.67%|   0:00:01.0| 2639.5M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST34/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.210|   -0.288|-105.497| -111.642|   93.67%|   0:00:01.0| 2639.5M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST34/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.209|   -0.288|-102.344| -108.458|   93.68%|   0:00:00.0| 2639.5M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST34/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.209|   -0.286|-102.296| -108.375|   93.68%|   0:00:02.0| 2639.5M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST34/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.209ns TNS -6.313ns; reg2reg* WNS -0.196ns TNS -98.163ns; HEPG WNS -0.209ns TNS -104.475ns; all paths WNS -0.286ns TNS -110.576ns; Real time 0:25:13
CCOptHook: Being called in executeClockTreeOpt with tactic Extended and stage High
CCOpt Skewing:
Skewing adjustors, iteration 10
Band size: up 0.002ns, down 0.002ns
Computing CTS timing windows, iteration 10...
  Performing useful skew pass 0...
    Adjustment: advance of 0.021ns at if_stage_i/instr_rdata_id_o_reg[19]/CP
    Adjustment: advance of 0.021ns at if_stage_i/instr_rdata_id_o_reg[16]/CP
    Adjustment: advance of 0.021ns at if_stage_i/instr_rdata_alu_id_o_reg[25]/CP
  Performing useful skew pass 0 done.
  Performing useful skew pass 1...
    Adjustment: advance of 0.021ns at if_stage_i/instr_rdata_id_o_reg[19]/CP
    Adjustment: advance of 0.021ns at if_stage_i/instr_rdata_id_o_reg[16]/CP
    Adjustment: advance of 0.016ns at if_stage_i/instr_rdata_alu_id_o_reg[25]/CP
  Performing useful skew pass 1 done.
  Performing useful skew pass 2...
    Adjustment: advance of 0.008ns at if_stage_i/instr_rdata_id_o_reg[19]/CP
    Adjustment: advance of 0.008ns at if_stage_i/instr_rdata_id_o_reg[16]/CP
  Performing useful skew pass 2 done.
  Performing useful skew pass 3...
  Performing useful skew pass 3 done.
  Max adjustment 0.021ns, total adjustment 0.138ns.
Computing CTS timing windows, iteration 10 done.
Finished CCOpt moves, returning to GigaOpt for more optimization.
CCOptDebug: After useful skew*: reg2cgate* WNS -0.209ns TNS -6.313ns; reg2reg* WNS -0.196ns TNS -98.213ns; HEPG WNS -0.209ns TNS -104.526ns; all paths WNS -0.286ns TNS -110.626ns; Real time 0:25:13
|  -0.209|   -0.286|-100.110| -106.110|   94.80%|   0:00:21.0| 2639.5M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST34/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.209ns TNS -6.313ns; reg2reg* WNS -0.191ns TNS -93.846ns; HEPG WNS -0.209ns TNS -100.158ns; all paths WNS -0.286ns TNS -106.158ns; Real time 0:25:17
CCOptHook: Being called in executeClockTreeOpt with tactic Extended and stage High
CCOpt Skewing:
Skewing adjustors, iteration 11
Band size: up 0.002ns, down 0.002ns
Computing CTS timing windows, iteration 11...
  Performing useful skew pass 0...
    Adjustment: advance of 0.021ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[134]/CP
    Adjustment: advance of 0.021ns at if_stage_i/instr_rdata_id_o_reg[15]/CP
  Performing useful skew pass 0 done.
  Performing useful skew pass 1...
    Adjustment: advance of 0.021ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[134]/CP
    Adjustment: advance of 0.021ns at if_stage_i/instr_rdata_id_o_reg[15]/CP
  Performing useful skew pass 1 done.
  Performing useful skew pass 2...
    Adjustment: advance of 0.021ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[134]/CP
    Adjustment: advance of 0.006ns at if_stage_i/instr_rdata_id_o_reg[15]/CP
  Performing useful skew pass 2 done.
  Performing useful skew pass 3...
    Adjustment: advance of 0.015ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[134]/CP
  Performing useful skew pass 3 done.
  Performing useful skew pass 4...
  Performing useful skew pass 4 done.
  Max adjustment 0.021ns, total adjustment 0.128ns.
Computing CTS timing windows, iteration 11 done.
Finished CCOpt moves, returning to GigaOpt for more optimization.
CCOptDebug: After useful skew*: reg2cgate* WNS -0.209ns TNS -6.313ns; reg2reg* WNS -0.191ns TNS -93.973ns; HEPG WNS -0.209ns TNS -100.286ns; all paths WNS -0.286ns TNS -106.285ns; Real time 0:25:18
|  -0.209|   -0.286|-100.286| -106.285|   94.86%|   0:00:02.0| 2639.5M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST34/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:49 real=0:01:49 mem=2639.5M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.191|   -0.286| -93.973| -106.285|   94.86%|   0:00:00.0| 2639.5M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[921]/D |
|  -0.177|   -0.286| -78.243|  -90.561|   94.86%|   0:00:00.0| 2639.5M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[921]/D |
|  -0.168|   -0.286| -74.639|  -86.957|   94.86%|   0:00:01.0| 2639.5M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[921]/D |
|  -0.154|   -0.286| -60.660|  -72.978|   94.86%|   0:00:01.0| 2639.5M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[155]/D |
|  -0.143|   -0.286| -55.201|  -67.520|   94.87%|   0:00:01.0| 2639.5M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[921]/D |
|  -0.134|   -0.286| -49.130|  -61.442|   94.87%|   0:00:04.0| 2639.5M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[124]/D |
|  -0.130|   -0.286| -46.507|  -58.819|   94.90%|   0:00:23.0| 2639.5M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[155]/D |
|  -0.130|   -0.286| -46.034|  -58.346|   94.94%|   0:00:08.0| 2639.5M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[155]/D |
|  -0.129|   -0.286| -45.165|  -57.477|   95.00%|   0:00:42.0| 2642.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[155]/D |
|  -0.129|   -0.286| -45.153|  -57.465|   95.00%|   0:00:02.0| 2642.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[155]/D |
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.209ns TNS -6.313ns; reg2reg* WNS -0.129ns TNS -45.241ns; HEPG WNS -0.209ns TNS -51.554ns; all paths WNS -0.286ns TNS -57.553ns; Real time 0:26:51
CCOptHook: Being called in executeClockTreeOpt with tactic Extended and stage High
CCOpt Skewing:
Skewing adjustors, iteration 12
Band size: up 0.002ns, down 0.002ns
Computing CTS timing windows, iteration 12...
  Performing useful skew pass 0...
    Adjustment: advance of 0.013ns at if_stage_i/instr_rdata_id_o_reg[21]/CP
  Performing useful skew pass 0 done.
  Performing useful skew pass 1...
    Adjustment: advance of 0.013ns at if_stage_i/instr_rdata_id_o_reg[21]/CP
  Performing useful skew pass 1 done.
  Performing useful skew pass 2...
    Adjustment: advance of 0.013ns at if_stage_i/instr_rdata_id_o_reg[21]/CP
  Performing useful skew pass 2 done.
  Performing useful skew pass 3...
    Adjustment: advance of 0.008ns at if_stage_i/instr_rdata_id_o_reg[21]/CP
  Performing useful skew pass 3 done.
  Performing useful skew pass 4...
  Performing useful skew pass 4 done.
  Max adjustment 0.013ns, total adjustment 0.048ns.
Computing CTS timing windows, iteration 12 done.
Finished CCOpt moves, returning to GigaOpt for more optimization.
CCOptDebug: After useful skew*: reg2cgate* WNS -0.209ns TNS -6.313ns; reg2reg* WNS -0.123ns TNS -41.972ns; HEPG WNS -0.209ns TNS -48.285ns; all paths WNS -0.286ns TNS -54.285ns; Real time 0:26:51
|  -0.123|   -0.286| -41.976|  -54.289|   95.00%|   0:00:15.0| 2642.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[155]/D |
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.209ns TNS -6.313ns; reg2reg* WNS -0.123ns TNS -42.139ns; HEPG WNS -0.209ns TNS -48.451ns; all paths WNS -0.286ns TNS -54.451ns; Real time 0:27:07
CCOptHook: Being called in executeClockTreeOpt with tactic Extended and stage High
CCOpt Skewing:
Skewing adjustors, iteration 13
Band size: up 0.002ns, down 0.002ns
Computing CTS timing windows, iteration 13...
  Performing useful skew pass 0...
    Adjustment: advance of 0.013ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[128]/CP
  Performing useful skew pass 0 done.
  Performing useful skew pass 1...
    Adjustment: advance of 0.013ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[128]/CP
  Performing useful skew pass 1 done.
  Performing useful skew pass 2...
    Adjustment: advance of 0.013ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[128]/CP
  Performing useful skew pass 2 done.
  Performing useful skew pass 3...
    Adjustment: advance of 0.013ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[128]/CP
  Performing useful skew pass 3 done.
  Performing useful skew pass 4...
    Adjustment: advance of 0.013ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[128]/CP
  Performing useful skew pass 4 done.
  Performing useful skew pass 5...
  Performing useful skew pass 5 done.
  Max adjustment 0.013ns, total adjustment 0.064ns.
Computing CTS timing windows, iteration 13 done.
Finished CCOpt moves, returning to GigaOpt for more optimization.
CCOptDebug: After useful skew*: reg2cgate* WNS -0.209ns TNS -6.313ns; reg2reg* WNS -0.123ns TNS -42.059ns; HEPG WNS -0.209ns TNS -48.372ns; all paths WNS -0.286ns TNS -54.371ns; Real time 0:27:08
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.209ns TNS -6.313ns; reg2reg* WNS -0.123ns TNS -42.084ns; HEPG WNS -0.209ns TNS -48.397ns; all paths WNS -0.286ns TNS -54.396ns; Real time 0:27:08
CCOptHook: Being called in executeClockTreeOpt with tactic Extended and stage High
CCOpt Skewing:
Skewing adjustors, iteration 14
Band size: up 0.002ns, down 0.002ns
Computing CTS timing windows, iteration 14...
  Performing useful skew pass 0...
    Adjustment: advance of 0.013ns at if_stage_i/instr_rdata_id_o_reg[22]/CP
  Performing useful skew pass 0 done.
  Performing useful skew pass 1...
    Adjustment: advance of 0.013ns at if_stage_i/instr_rdata_id_o_reg[22]/CP
  Performing useful skew pass 1 done.
  Performing useful skew pass 2...
    Adjustment: advance of 0.013ns at if_stage_i/instr_rdata_id_o_reg[22]/CP
  Performing useful skew pass 2 done.
  Performing useful skew pass 3...
    Adjustment: advance of 0.010ns at if_stage_i/instr_rdata_id_o_reg[22]/CP
  Performing useful skew pass 3 done.
  Performing useful skew pass 4...
  Performing useful skew pass 4 done.
  Max adjustment 0.013ns, total adjustment 0.048ns.
Computing CTS timing windows, iteration 14 done.
Finished CCOpt moves, returning to GigaOpt for more optimization.
CCOptDebug: After useful skew*: reg2cgate* WNS -0.209ns TNS -6.313ns; reg2reg* WNS -0.123ns TNS -41.873ns; HEPG WNS -0.209ns TNS -48.186ns; all paths WNS -0.286ns TNS -54.185ns; Real time 0:27:09
|  -0.123|   -0.286| -41.873|  -54.185|   95.00%|   0:00:14.0| 2642.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[155]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:51 real=0:01:51 mem=2642.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:41 real=0:03:40 mem=2642.6M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.286| -6.000|
|reg2cgate |-0.209| -6.313|
|reg2reg   |-0.123|-41.873|
|HEPG      |-0.209|-48.186|
|All Paths |-0.286|-54.185|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 4: reg2cgate* WNS -0.209ns TNS -6.312ns; reg2reg* WNS -0.123ns TNS -41.873ns; HEPG WNS -0.209ns TNS -41.873ns; all paths WNS -0.286ns TNS -54.185ns; Real time 0:27:09
** GigaOpt Optimizer WNS Slack -0.286 TNS Slack -54.185 Density 95.00
CCOptDebug: Before mini cluster: reg2cgate* WNS -0.209ns TNS -6.312ns; reg2reg* WNS -0.123ns TNS -41.873ns; HEPG WNS -0.209ns TNS -41.873ns; all paths WNS -0.286ns TNS -54.185ns; Real time 0:27:09
Populating Timing Chain Manager...
Populating Timing Chain Manager done.
Creating worst chain report...
Creating worst chain report done.

Worst chain:
============

,-o if_stage_i/instr_rdata_alu_id_o_reg[5]
| |     .../CP @+0.380ns constraint=(-0.000ns,+0.465ns) chosen=(-0.004ns,+0.000ns)
| |            location=(44.870,135.100) slew=(launch: 0.129ns, capture: 0.129ns)
| |   slack -0.196ns .../Q -> .../E (distance: 622.275um)
| |                  delays=(launch: 0.779ns, datapath: 1.932ns, capture: 0.140ns, adjust: 2.375ns)
| |                  launch/capture clock clk_i in analysis view ana_wc
| |                  path group reg2cgate
| g if_stage_i/RC_CG_HIER_INST52/RC_CGIC_INST
| |     .../CP @+0.141ns constraint=(-0.000ns,+0.271ns) chosen=(-0.004ns,+0.271ns)
| |            location=(47.810,140.140) slew=(launch: 0.031ns, capture: 0.031ns)
| |     clock gate above
`-o if_stage_i/instr_rdata_alu_id_o_reg[5]
  |     .../CP @+0.380ns constraint=(-0.000ns,+0.465ns) chosen=(-0.004ns,+0.000ns)
  |            location=(44.870,135.100) slew=(launch: 0.129ns, capture: 0.129ns)
  |   *WNS* -0.209ns .../Q -> .../E (distance: 728.535um)
  |                  delays=(launch: 0.779ns, datapath: 1.823ns, capture: 0.019ns, adjust: 2.375ns)
  |                  launch/capture clock clk_i in analysis view ana_wc
  |                  path group reg2cgate
  g gen_regfile_ff.register_file_i/RC_CG_HIER_INST34/RC_CGIC_INST
  |     .../CP @+0.019ns constraint=(-0.000ns,+0.000ns) chosen=(-0.000ns,+0.000ns)
  |            location=(254.870,148.540) slew=(launch: 0.076ns, capture: 0.076ns)
  |     clock gate above
  o gen_regfile_ff.register_file_i/rf_reg_q_reg[866]
  |     .../CP @+0.563ns constraint=(-0.380ns,+0.282ns) chosen=(-0.144ns,+0.000ns)
  |            location=(258.370,200.620) slew=(launch: 0.058ns, capture: 0.058ns)
  |   slack 0.105ns .../Q -> .../instr_addr_o[25] (distance: 990.150um)
  |                 delays=(launch: 0.963ns, datapath: 1.648ns, capture: 2.325ns, adjust: 0.000ns)
  |                 launch clock clk_i in analysis view ana_wc
  |                 capture no clock
  |                 path group default
  x instr_addr_o[25]

Clock network insertion delays are now [0.053ns, 0.574ns] average 0.559ns std.dev 0.029ns
Clock DAG stats before clustering:
  cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
  sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
  misc counts      : r=1, pp=33
  cell areas       : b=814.498um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1509.749um^2
  cell capacitance : b=0.467pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.697pF
  sink capacitance : total=1.873pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
  wire capacitance : top=0.000pF, trunk=0.351pF, leaf=1.203pF, total=1.555pF
  wire lengths     : top=0.000um, trunk=3581.616um, leaf=13961.182um, total=17542.798um
  hp wire lengths  : top=0.000um, trunk=3297.700um, leaf=8024.170um, total=11321.870um
Clock DAG net violations before clustering:
  Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
Clock DAG primary half-corner transition distribution before clustering:
  Trunk : target=0.150ns count=61 avg=0.035ns sd=0.006ns min=0.022ns max=0.072ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Leaf  : target=0.150ns count=128 avg=0.051ns sd=0.029ns min=0.022ns max=0.144ns {112 <= 0.090ns, 10 <= 0.120ns, 4 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}
Clock DAG library cell distribution before clustering {count}:
   Bufs: BUFFD24BWP12T40M1P: 59 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
   ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
   DCGs: AN2XD16BWP12T40M1P: 1 
Internal Fragment Window Outage Statistics {Sinks: 1920; Under-delay Violations: 0; Over-delay Violations: 11 {Worst: 0.000ns, Mean: 0.000ns, Total: 0.000ns}}
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
Mini clustering...
  Clock DAG stats before legalization in mini clustering:
    cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
    sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
    misc counts      : r=1, pp=33
    cell areas       : b=814.498um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1509.749um^2
    cell capacitance : b=0.467pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.697pF
    sink capacitance : total=1.873pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.351pF, leaf=1.203pF, total=1.555pF
    wire lengths     : top=0.000um, trunk=3581.616um, leaf=13961.182um, total=17542.798um
    hp wire lengths  : top=0.000um, trunk=3297.700um, leaf=8024.170um, total=11321.870um
  Clock DAG net violations before legalization in mini clustering:
    Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
  Clock DAG primary half-corner transition distribution before legalization in mini clustering:
    Trunk : target=0.150ns count=61 avg=0.035ns sd=0.006ns min=0.022ns max=0.072ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=128 avg=0.051ns sd=0.029ns min=0.022ns max=0.144ns {112 <= 0.090ns, 10 <= 0.120ns, 4 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}
  Clock DAG library cell distribution before legalization in mini clustering {count}:
     Bufs: BUFFD24BWP12T40M1P: 59 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
     ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
     DCGs: AN2XD16BWP12T40M1P: 1 
  Internal Fragment Window Outage Statistics {Sinks: 4804; Under-delay Violations: 1505 {Worst: 0.345ns, Mean: 0.196ns, Total: 295.109ns}; Over-delay Violations: 0}
  Legalizing clock trees...
  
  Clock tree legalization - Histogram:
  ====================================
  
  --------------------------------
  Movement (um)    Number of cells
  --------------------------------
    (empty table)
  --------------------------------
  
  
  Clock tree legalization - There are no Movements:
  =================================================
  
  ---------------------------------------------
  Movement (um)    Desired     Achieved    Node
                   location    location    
  ---------------------------------------------
    (empty table)
  ---------------------------------------------
  
  Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after legalization in mini clustering:
    cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
    sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
    misc counts      : r=1, pp=33
    cell areas       : b=814.498um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1509.749um^2
    cell capacitance : b=0.467pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.697pF
    sink capacitance : total=1.873pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.351pF, leaf=1.203pF, total=1.555pF
    wire lengths     : top=0.000um, trunk=3581.616um, leaf=13961.182um, total=17542.798um
    hp wire lengths  : top=0.000um, trunk=3297.700um, leaf=8024.170um, total=11321.870um
  Clock DAG net violations after legalization in mini clustering:
    Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
  Clock DAG primary half-corner transition distribution after legalization in mini clustering:
    Trunk : target=0.150ns count=61 avg=0.035ns sd=0.006ns min=0.022ns max=0.072ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=128 avg=0.051ns sd=0.029ns min=0.022ns max=0.144ns {112 <= 0.090ns, 10 <= 0.120ns, 4 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}
  Clock DAG library cell distribution after legalization in mini clustering {count}:
     Bufs: BUFFD24BWP12T40M1P: 59 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
     ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
     DCGs: AN2XD16BWP12T40M1P: 1 
  Internal Fragment Window Outage Statistics {Sinks: 4804; Under-delay Violations: 1505 {Worst: 0.345ns, Mean: 0.196ns, Total: 295.109ns}; Over-delay Violations: 0}
  Routing unrouted datapath nets connected to clock instances...
    Routed 0 unrouted datapath nets connected to clock instances
  Routing unrouted datapath nets connected to clock instances done.
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after routing clock trees:
    cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
    sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
    misc counts      : r=1, pp=33
    cell areas       : b=814.498um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1509.749um^2
    cell capacitance : b=0.467pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.697pF
    sink capacitance : total=1.873pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.352pF, leaf=1.204pF, total=1.555pF
    wire lengths     : top=0.000um, trunk=3582.525um, leaf=13965.519um, total=17548.044um
    hp wire lengths  : top=0.000um, trunk=3297.700um, leaf=8024.170um, total=11321.870um
  Clock DAG net violations after routing clock trees:
    Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.150ns count=61 avg=0.035ns sd=0.006ns min=0.022ns max=0.072ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=128 avg=0.052ns sd=0.030ns min=0.022ns max=0.144ns {110 <= 0.090ns, 12 <= 0.120ns, 4 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUFFD24BWP12T40M1P: 59 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
     ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
     DCGs: AN2XD16BWP12T40M1P: 1 
  Internal Fragment Window Outage Statistics {Sinks: 4804; Under-delay Violations: 1520 {Worst: 0.345ns, Mean: 0.194ns, Total: 294.260ns}; Over-delay Violations: 6 {Worst: 0.000ns, Mean: 0.000ns, Total: 0.002ns}}
Mini clustering done.
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2639.89)
Total number of fetched objects 15561
End delay calculation. (MEM=2691.3 CPU=0:00:04.6 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2691.3 CPU=0:00:05.4 REAL=0:00:06.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:06.7 real=0:00:06.7)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:01.3 real=0:00:01.3)
Updating latch analysis done.
Solving LP: 3 skew groups; 3 fragments, 3 fraglets and 4 vertices; 36 variables and 67 constraints; tolerance 1
No skew group targets were slackened
Calculating clock latencies for useful skew...
Using cell based legalization.
Calculating clock latencies for useful skew done. (took cpu=0:00:00.9 real=0:00:00.9)
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
Updating latch analysis done.
Clock network insertion delays are now [0.053ns, 0.574ns] average 0.559ns std.dev 0.029ns
CCOptDebug: After mini cluster: reg2cgate* WNS -0.212ns TNS -6.401ns; reg2reg* WNS -0.125ns TNS -42.154ns; HEPG WNS -0.212ns TNS -42.154ns; all paths WNS -0.287ns TNS -54.608ns; Real time 0:27:22

Skew group insertion delays
===========================

-----------------------------------------------------------------------------
Timing Corner        Skew Group     Min ID    Max ID    Avg ID    Std.Dev. ID
                                    (ns)      (ns)      (ns)      (ns)
-----------------------------------------------------------------------------
default:both.late    clk_i/mysdc    0.453     0.974     0.959        0.029
-----------------------------------------------------------------------------

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Begin: Area Reclaim Optimization
*** AreaOpt #5 [begin] (WnsOpt #1 / ccopt_design #1) : totSession cpu/real = 1:39:00.3/1:39:28.9 (1.0), mem = 2615.8M
Usable buffer cells for single buffer setup transform:
DEL050D1BWP12T40M1P CKBD1BWP12T40M1P BUFFXD1BWP12T40M1P DEL025D1BWP12T40M1P CKBD2BWP12T40M1P BUFFXD2BWP12T40M1P BUFFD3BWP12T40M1P BUFFXD3BWP12T40M1P CKBD4BWP12T40M1P BUFFXD4BWP12T40M1P CKBD6BWP12T40M1P BUFFD6BWP12T40M1P BUFFXD6BWP12T40M1P CKBD8BWP12T40M1P BUFFD8BWP12T40M1P BUFFXD8BWP12T40M1P CKBD12BWP12T40M1P BUFFD12BWP12T40M1P BUFFXD12BWP12T40M1P CKBD16BWP12T40M1P BUFFD16BWP12T40M1P BUFFXD16BWP12T40M1P 
Number of usable buffer cells above: 22
Reclaim Optimization WNS Slack -0.287  TNS Slack -54.608 Density 95.00
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   95.00%|        -|  -0.287| -54.608|   0:00:00.0| 2615.8M|
|   94.94%|       23|  -0.287| -54.022|   0:00:03.0| 2615.8M|
|   91.66%|     2833|  -0.275| -79.050|   0:00:37.0| 2623.8M|
|   91.55%|      137|  -0.275| -76.652|   0:00:04.0| 2623.8M|
|   91.54%|        6|  -0.275| -76.652|   0:00:00.0| 2623.8M|
|   91.54%|        0|  -0.275| -76.652|   0:00:00.0| 2623.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.276  TNS Slack -76.653 Density 91.54
Bottom Preferred Layer:
+-----------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    CLK     |       Rule       |
+-----------+------------+------------+------------------+
| M9 (z=9)  |         70 |          0 | default          |
+-----------+------------+------------+------------------+
| M2 (z=2)  |          0 |        189 | default_2x_space |
+-----------+------------+------------+------------------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 16077 skipped = 0, called in commitmove = 2976, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:45.5) (real = 0:00:46.0) **
*** AreaOpt #5 [finish] (WnsOpt #1 / ccopt_design #1) : cpu/real = 0:00:45.5/0:00:45.5 (1.0), totSession cpu/real = 1:39:45.8/1:40:14.4 (1.0), mem = 2623.8M
End: Area Reclaim Optimization (cpu=0:00:45, real=0:00:46, mem=2623.77M, totSessionCpu=1:39:46).
** GigaOpt Optimizer WNS Slack -0.276 TNS Slack -76.653 Density 91.54
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.276| -5.849|
|reg2cgate |-0.232| -7.223|
|reg2reg   |-0.141|-63.581|
|HEPG      |-0.232|-70.803|
|All Paths |-0.276|-76.653|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 5: reg2cgate* WNS -0.232ns TNS -7.223ns; reg2reg* WNS -0.142ns TNS -63.581ns; HEPG WNS -0.232ns TNS -63.581ns; all paths WNS -0.276ns TNS -76.653ns; Real time 0:28:08
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.232|   -0.276| -70.803|  -76.653|   91.54%|   0:00:00.0| 2623.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST21/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.190|   -0.287| -75.020|  -81.030|   91.85%|   0:00:49.0| 2634.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST39/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.190|   -0.287| -72.795|  -78.825|   92.15%|   0:00:26.0| 2654.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.191|   -0.288| -70.775|  -76.871|   92.34%|   0:00:10.0| 2654.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.191|   -0.288| -70.760|  -76.801|   92.35%|   0:00:01.0| 2654.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.191ns TNS -5.880ns; reg2reg* WNS -0.167ns TNS -64.880ns; HEPG WNS -0.191ns TNS -70.760ns; all paths WNS -0.288ns TNS -76.801ns; Real time 0:29:36
CCOptHook: Being called in executeClockTreeOpt with tactic Extended and stage High
CCOpt Skewing:
Skewing adjustors, iteration 15
Band size: up 0.002ns, down 0.002ns
Computing CTS timing windows, iteration 15...
  Performing useful skew pass 0...
  Performing useful skew pass 0 done.
  Max adjustment 0.000ns, total adjustment 0.000ns.
Computing CTS timing windows, iteration 15 done.
CCOpt moves did not do anything.
CCOptDebug: After useful skew (no change)*: reg2cgate* WNS -0.191ns TNS -5.880ns; reg2reg* WNS -0.167ns TNS -64.880ns; HEPG WNS -0.191ns TNS -70.760ns; all paths WNS -0.288ns TNS -76.801ns; Real time 0:29:36
|  -0.191|   -0.288| -70.667|  -76.701|   92.45%|   0:00:05.0| 2654.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.191ns TNS -5.880ns; reg2reg* WNS -0.167ns TNS -64.872ns; HEPG WNS -0.191ns TNS -70.752ns; all paths WNS -0.288ns TNS -76.786ns; Real time 0:29:44
CCOptHook: Being called in executeClockTreeOpt with tactic Extended and stage High
CCOpt Skewing:
Skewing adjustors, iteration 16
Band size: up 0.002ns, down 0.002ns
Computing CTS timing windows, iteration 16...
  Performing useful skew pass 0...
  Performing useful skew pass 0 done.
  Max adjustment 0.000ns, total adjustment 0.000ns.
Computing CTS timing windows, iteration 16 done.
CCOpt moves did not do anything.
CCOptDebug: After useful skew (no change)*: reg2cgate* WNS -0.191ns TNS -5.880ns; reg2reg* WNS -0.167ns TNS -64.872ns; HEPG WNS -0.191ns TNS -70.752ns; all paths WNS -0.288ns TNS -76.786ns; Real time 0:29:44
|  -0.191|   -0.288| -70.752|  -76.787|   92.50%|   0:00:03.0| 2654.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:34 real=0:01:34 mem=2654.7M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.167|   -0.288| -64.872|  -76.787|   92.50%|   0:00:00.0| 2654.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[346]/D |
|  -0.157|   -0.288| -59.174|  -71.089|   92.50%|   0:00:01.0| 2654.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[346]/D |
|  -0.149|   -0.288| -55.182|  -67.097|   92.52%|   0:00:01.0| 2654.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[346]/D |
|  -0.131|   -0.288| -52.988|  -64.903|   92.53%|   0:00:02.0| 2654.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[124]/D |
|  -0.125|   -0.288| -47.032|  -58.947|   92.63%|   0:00:06.0| 2654.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.115|   -0.288| -42.283|  -54.197|   92.72%|   0:00:09.0| 2654.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.111|   -0.288| -39.234|  -51.148|   92.85%|   0:00:10.0| 2654.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.107|   -0.288| -38.105|  -50.020|   92.94%|   0:00:06.0| 2635.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.105|   -0.288| -35.886|  -47.801|   93.11%|   0:00:23.0| 2637.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.106|   -0.288| -35.824|  -47.739|   93.21%|   0:00:12.0| 2637.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.104|   -0.288| -35.275|  -47.190|   93.21%|   0:00:01.0| 2637.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.104|   -0.288| -34.683|  -46.598|   93.22%|   0:00:01.0| 2637.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.105|   -0.288| -34.120|  -46.035|   93.99%|   0:01:06.0| 2677.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.191ns TNS -5.880ns; reg2reg* WNS -0.106ns TNS -34.429ns; HEPG WNS -0.191ns TNS -40.310ns; all paths WNS -0.288ns TNS -46.344ns; Real time 0:32:20
CCOptHook: Being called in executeClockTreeOpt with tactic Extended and stage High
CCOpt Skewing:
Skewing adjustors, iteration 17
Band size: up 0.002ns, down 0.002ns
Computing CTS timing windows, iteration 17...
  Performing useful skew pass 0...
    Adjustment: advance of 0.011ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[163]/CP
  Performing useful skew pass 0 done.
  Performing useful skew pass 1...
    Adjustment: advance of 0.011ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[163]/CP
  Performing useful skew pass 1 done.
  Performing useful skew pass 2...
    Adjustment: advance of 0.011ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[163]/CP
  Performing useful skew pass 2 done.
  Performing useful skew pass 3...
    Adjustment: advance of 0.011ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[163]/CP
  Performing useful skew pass 3 done.
  Performing useful skew pass 4...
    Adjustment: advance of 0.011ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[163]/CP
  Performing useful skew pass 4 done.
  Performing useful skew pass 5...
    Adjustment: advance of 0.007ns at gen_regfile_ff.register_file_i/rf_reg_q_reg[163]/CP
  Performing useful skew pass 5 done.
  Performing useful skew pass 6...
  Performing useful skew pass 6 done.
  Max adjustment 0.011ns, total adjustment 0.061ns.
Computing CTS timing windows, iteration 17 done.
Finished CCOpt moves, returning to GigaOpt for more optimization.
CCOptDebug: After useful skew*: reg2cgate* WNS -0.191ns TNS -5.880ns; reg2reg* WNS -0.106ns TNS -34.129ns; HEPG WNS -0.191ns TNS -40.010ns; all paths WNS -0.288ns TNS -46.044ns; Real time 0:32:20
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.191ns TNS -5.880ns; reg2reg* WNS -0.106ns TNS -34.272ns; HEPG WNS -0.191ns TNS -40.152ns; all paths WNS -0.288ns TNS -46.186ns; Real time 0:32:25
CCOptHook: Being called in executeClockTreeOpt with tactic Extended and stage High
CCOpt Skewing:
Skewing adjustors, iteration 18
Band size: up 0.002ns, down 0.002ns
Computing CTS timing windows, iteration 18...
  Performing useful skew pass 0...
  Performing useful skew pass 0 done.
  Max adjustment 0.000ns, total adjustment 0.000ns.
Computing CTS timing windows, iteration 18 done.
CCOpt moves did not do anything.
CCOptDebug: After useful skew (no change)*: reg2cgate* WNS -0.191ns TNS -5.880ns; reg2reg* WNS -0.106ns TNS -34.272ns; HEPG WNS -0.191ns TNS -40.152ns; all paths WNS -0.288ns TNS -46.186ns; Real time 0:32:25
|  -0.106|   -0.288| -34.272|  -46.187|   94.61%|   0:00:23.0| 2697.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:41 real=0:02:41 mem=2697.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:15 real=0:04:15 mem=2697.0M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.288| -6.034|
|reg2cgate |-0.191| -5.880|
|reg2reg   |-0.106|-34.272|
|HEPG      |-0.191|-40.152|
|All Paths |-0.288|-46.187|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 5: reg2cgate* WNS -0.191ns TNS -5.880ns; reg2reg* WNS -0.106ns TNS -34.272ns; HEPG WNS -0.191ns TNS -34.272ns; all paths WNS -0.288ns TNS -46.187ns; Real time 0:32:25
** GigaOpt Optimizer WNS Slack -0.288 TNS Slack -46.187 Density 94.61
CCOptDebug: Before mini cluster: reg2cgate* WNS -0.191ns TNS -5.880ns; reg2reg* WNS -0.106ns TNS -34.272ns; HEPG WNS -0.191ns TNS -34.272ns; all paths WNS -0.288ns TNS -46.187ns; Real time 0:32:25
Populating Timing Chain Manager...
Populating Timing Chain Manager done.
Creating worst chain report...
Creating worst chain report done.

Worst chain:
============

,-o if_stage_i/instr_rdata_alu_id_o_reg[5]
| |     .../CP @+0.380ns constraint=(-0.000ns,+0.465ns) chosen=(-0.005ns,+0.000ns)
| |            location=(44.870,135.100) slew=(launch: 0.129ns, capture: 0.129ns)
| |   slack -0.174ns .../Q -> .../E (distance: 598.755um)
| |                  delays=(launch: 0.779ns, datapath: 1.910ns, capture: 0.140ns, adjust: 2.375ns)
| |                  launch/capture clock clk_i in analysis view ana_wc
| |                  path group reg2cgate
| g if_stage_i/RC_CG_HIER_INST52/RC_CGIC_INST
| |     .../CP @+0.141ns constraint=(-0.000ns,+0.271ns) chosen=(-0.005ns,+0.271ns)
| |            location=(47.810,140.140) slew=(launch: 0.031ns, capture: 0.031ns)
| |     clock gate above
`-o if_stage_i/instr_rdata_alu_id_o_reg[5]
  |     .../CP @+0.380ns constraint=(-0.000ns,+0.465ns) chosen=(-0.005ns,+0.000ns)
  |            location=(44.870,135.100) slew=(launch: 0.129ns, capture: 0.129ns)
  |   *WNS* -0.191ns .../Q -> .../E (distance: 722.235um)
  |                  delays=(launch: 0.779ns, datapath: 1.801ns, capture: 0.014ns, adjust: 2.375ns)
  |                  launch/capture clock clk_i in analysis view ana_wc
  |                  path group reg2cgate
  g gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/RC_CGIC_INST
  |     .../CP @+0.014ns constraint=(-0.000ns,+0.000ns) chosen=(-0.000ns,+0.000ns)
  |            location=(253.610,138.460) slew=(launch: 0.070ns, capture: 0.070ns)
  |     clock gate above
  o gen_regfile_ff.register_file_i/rf_reg_q_reg[966]
  |     .../CP @+0.563ns constraint=(-0.374ns,+0.282ns) chosen=(-0.101ns,+0.000ns)
  |            location=(258.650,227.500) slew=(launch: 0.076ns, capture: 0.076ns)
  |   slack 0.094ns .../Q -> .../instr_addr_o[30] (distance: 935.970um)
  |                 delays=(launch: 0.963ns, datapath: 1.642ns, capture: 2.325ns, adjust: 0.000ns)
  |                 launch clock clk_i in analysis view ana_wc
  |                 capture no clock
  |                 path group default
  x instr_addr_o[30]

Clock network insertion delays are now [0.053ns, 0.574ns] average 0.559ns std.dev 0.029ns
Clock DAG stats before clustering:
  cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
  sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
  misc counts      : r=1, pp=33
  cell areas       : b=814.498um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1509.749um^2
  cell capacitance : b=0.467pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.697pF
  sink capacitance : total=1.943pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
  wire capacitance : top=0.000pF, trunk=0.352pF, leaf=1.204pF, total=1.555pF
  wire lengths     : top=0.000um, trunk=3582.525um, leaf=13965.519um, total=17548.044um
  hp wire lengths  : top=0.000um, trunk=3297.700um, leaf=8015.770um, total=11313.470um
Clock DAG net violations before clustering:
  Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
Clock DAG primary half-corner transition distribution before clustering:
  Trunk : target=0.150ns count=61 avg=0.035ns sd=0.006ns min=0.022ns max=0.072ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Leaf  : target=0.150ns count=128 avg=0.052ns sd=0.030ns min=0.022ns max=0.144ns {110 <= 0.090ns, 12 <= 0.120ns, 4 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}
Clock DAG library cell distribution before clustering {count}:
   Bufs: BUFFD24BWP12T40M1P: 59 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
   ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
   DCGs: AN2XD16BWP12T40M1P: 1 
Internal Fragment Window Outage Statistics {Sinks: 1920; Under-delay Violations: 0; Over-delay Violations: 13 {Worst: 0.000ns, Mean: 0.000ns, Total: 0.000ns}}
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
Mini clustering...
  Clock DAG stats before legalization in mini clustering:
    cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
    sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
    misc counts      : r=1, pp=33
    cell areas       : b=814.498um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1509.749um^2
    cell capacitance : b=0.467pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.697pF
    sink capacitance : total=1.943pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.352pF, leaf=1.204pF, total=1.555pF
    wire lengths     : top=0.000um, trunk=3582.525um, leaf=13965.519um, total=17548.044um
    hp wire lengths  : top=0.000um, trunk=3297.700um, leaf=8015.770um, total=11313.470um
  Clock DAG net violations before legalization in mini clustering:
    Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
  Clock DAG primary half-corner transition distribution before legalization in mini clustering:
    Trunk : target=0.150ns count=61 avg=0.035ns sd=0.006ns min=0.022ns max=0.072ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=128 avg=0.052ns sd=0.030ns min=0.022ns max=0.144ns {110 <= 0.090ns, 12 <= 0.120ns, 4 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}
  Clock DAG library cell distribution before legalization in mini clustering {count}:
     Bufs: BUFFD24BWP12T40M1P: 59 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
     ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
     DCGs: AN2XD16BWP12T40M1P: 1 
  Internal Fragment Window Outage Statistics {Sinks: 4804; Under-delay Violations: 1502 {Worst: 0.344ns, Mean: 0.207ns, Total: 310.580ns}; Over-delay Violations: 0}
  Legalizing clock trees...
  
  Clock tree legalization - Histogram:
  ====================================
  
  --------------------------------
  Movement (um)    Number of cells
  --------------------------------
    (empty table)
  --------------------------------
  
  
  Clock tree legalization - There are no Movements:
  =================================================
  
  ---------------------------------------------
  Movement (um)    Desired     Achieved    Node
                   location    location    
  ---------------------------------------------
    (empty table)
  ---------------------------------------------
  
  Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after legalization in mini clustering:
    cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
    sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
    misc counts      : r=1, pp=33
    cell areas       : b=814.498um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1509.749um^2
    cell capacitance : b=0.467pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.697pF
    sink capacitance : total=1.943pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.352pF, leaf=1.204pF, total=1.555pF
    wire lengths     : top=0.000um, trunk=3582.525um, leaf=13965.519um, total=17548.044um
    hp wire lengths  : top=0.000um, trunk=3297.700um, leaf=8015.770um, total=11313.470um
  Clock DAG net violations after legalization in mini clustering:
    Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
  Clock DAG primary half-corner transition distribution after legalization in mini clustering:
    Trunk : target=0.150ns count=61 avg=0.035ns sd=0.006ns min=0.022ns max=0.072ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=128 avg=0.052ns sd=0.030ns min=0.022ns max=0.144ns {110 <= 0.090ns, 12 <= 0.120ns, 4 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}
  Clock DAG library cell distribution after legalization in mini clustering {count}:
     Bufs: BUFFD24BWP12T40M1P: 59 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
     ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
     DCGs: AN2XD16BWP12T40M1P: 1 
  Internal Fragment Window Outage Statistics {Sinks: 4804; Under-delay Violations: 1502 {Worst: 0.344ns, Mean: 0.207ns, Total: 310.580ns}; Over-delay Violations: 0}
  Routing unrouted datapath nets connected to clock instances...
    Routed 0 unrouted datapath nets connected to clock instances
  Routing unrouted datapath nets connected to clock instances done.
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after routing clock trees:
    cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
    sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
    misc counts      : r=1, pp=33
    cell areas       : b=814.498um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1509.749um^2
    cell capacitance : b=0.467pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.697pF
    sink capacitance : total=1.943pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.352pF, leaf=1.201pF, total=1.553pF
    wire lengths     : top=0.000um, trunk=3582.525um, leaf=13939.341um, total=17521.866um
    hp wire lengths  : top=0.000um, trunk=3297.700um, leaf=8015.770um, total=11313.470um
  Clock DAG net violations after routing clock trees:
    Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.150ns count=61 avg=0.035ns sd=0.006ns min=0.022ns max=0.072ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=128 avg=0.052ns sd=0.030ns min=0.021ns max=0.144ns {110 <= 0.090ns, 13 <= 0.120ns, 3 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUFFD24BWP12T40M1P: 59 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
     ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
     DCGs: AN2XD16BWP12T40M1P: 1 
  Internal Fragment Window Outage Statistics {Sinks: 4804; Under-delay Violations: 1503 {Worst: 0.344ns, Mean: 0.206ns, Total: 309.951ns}; Over-delay Violations: 0}
Mini clustering done.
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2657.41)
Total number of fetched objects 15571
End delay calculation. (MEM=2708.83 CPU=0:00:04.5 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2708.83 CPU=0:00:05.4 REAL=0:00:05.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:06.6 real=0:00:06.6)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:01.4 real=0:00:01.4)
Updating latch analysis done.
Solving LP: 3 skew groups; 3 fragments, 3 fraglets and 4 vertices; 36 variables and 67 constraints; tolerance 1
No skew group targets were slackened
Calculating clock latencies for useful skew...
Using cell based legalization.
Calculating clock latencies for useful skew done. (took cpu=0:00:01.0 real=0:00:01.0)
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
Updating latch analysis done.
Clock network insertion delays are now [0.053ns, 0.574ns] average 0.559ns std.dev 0.029ns
CCOptDebug: After mini cluster: reg2cgate* WNS -0.194ns TNS -5.955ns; reg2reg* WNS -0.106ns TNS -34.486ns; HEPG WNS -0.194ns TNS -34.486ns; all paths WNS -0.288ns TNS -46.520ns; Real time 0:32:37

Skew group insertion delays
===========================

-----------------------------------------------------------------------------
Timing Corner        Skew Group     Min ID    Max ID    Avg ID    Std.Dev. ID
                                    (ns)      (ns)      (ns)      (ns)
-----------------------------------------------------------------------------
default:both.late    clk_i/mysdc    0.453     0.974     0.959        0.029
-----------------------------------------------------------------------------

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Begin: Area Reclaim Optimization
*** AreaOpt #6 [begin] (WnsOpt #1 / ccopt_design #1) : totSession cpu/real = 1:44:16.4/1:44:44.8 (1.0), mem = 2631.3M
Usable buffer cells for single buffer setup transform:
DEL050D1BWP12T40M1P CKBD1BWP12T40M1P BUFFXD1BWP12T40M1P DEL025D1BWP12T40M1P CKBD2BWP12T40M1P BUFFXD2BWP12T40M1P BUFFD3BWP12T40M1P BUFFXD3BWP12T40M1P CKBD4BWP12T40M1P BUFFXD4BWP12T40M1P CKBD6BWP12T40M1P BUFFD6BWP12T40M1P BUFFXD6BWP12T40M1P CKBD8BWP12T40M1P BUFFD8BWP12T40M1P BUFFXD8BWP12T40M1P CKBD12BWP12T40M1P BUFFD12BWP12T40M1P BUFFXD12BWP12T40M1P CKBD16BWP12T40M1P BUFFD16BWP12T40M1P BUFFXD16BWP12T40M1P 
Number of usable buffer cells above: 22
Reclaim Optimization WNS Slack -0.288  TNS Slack -46.520 Density 94.61
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   94.61%|        -|  -0.288| -46.520|   0:00:00.0| 2631.3M|
|   94.60%|        5|  -0.288| -46.520|   0:00:03.0| 2631.3M|
|   92.62%|     2273|  -0.277| -62.005|   0:00:31.0| 2639.3M|
|   92.51%|      108|  -0.271| -59.947|   0:00:03.0| 2639.3M|
|   92.51%|        4|  -0.271| -59.944|   0:00:01.0| 2639.3M|
|   92.51%|        0|  -0.271| -59.944|   0:00:00.0| 2639.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.271  TNS Slack -59.944 Density 92.51
Bottom Preferred Layer:
+-------------+------------+------------+------------------+
|    Layer    |   OPT_LA   |    CLK     |       Rule       |
+-------------+------------+------------+------------------+
| M9 (z=9)    |         70 |          0 | default          |
| M10 (z=10)  |          1 |          0 | default          |
+-------------+------------+------------+------------------+
| M2 (z=2)    |          0 |        189 | default_2x_space |
+-------------+------------+------------+------------------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 12673 skipped = 0, called in commitmove = 2385, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:38.9) (real = 0:00:39.0) **
*** AreaOpt #6 [finish] (WnsOpt #1 / ccopt_design #1) : cpu/real = 0:00:38.9/0:00:38.9 (1.0), totSession cpu/real = 1:44:55.3/1:45:23.8 (1.0), mem = 2639.3M
End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:39, mem=2639.29M, totSessionCpu=1:44:55).
** GigaOpt Optimizer WNS Slack -0.271 TNS Slack -59.944 Density 92.51
OptDebug: Start of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.271| -5.796|
|reg2cgate |-0.221| -6.921|
|reg2reg   |-0.115|-47.228|
|HEPG      |-0.221|-54.148|
|All Paths |-0.271|-59.944|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 6: reg2cgate* WNS -0.221ns TNS -6.920ns; reg2reg* WNS -0.115ns TNS -47.228ns; HEPG WNS -0.221ns TNS -47.228ns; all paths WNS -0.271ns TNS -59.944ns; Real time 0:33:17
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.221|   -0.271| -54.148|  -59.944|   92.51%|   0:00:00.0| 2639.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST46/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.217|   -0.271| -53.563|  -59.357|   92.51%|   0:00:02.0| 2639.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.209|   -0.272| -68.777|  -74.573|   92.53%|   0:00:00.0| 2639.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST46/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.206|   -0.296| -69.002|  -75.279|   92.55%|   0:00:02.0| 2658.4M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST46/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.206|   -0.284| -69.096|  -75.047|   92.57%|   0:00:04.0| 2658.4M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST29/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.198|   -0.287| -68.731|  -74.745|   92.57%|   0:00:00.0| 2658.4M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.196|   -0.282| -67.898|  -73.722|   92.59%|   0:00:15.0| 2658.4M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST29/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.193|   -0.283| -67.814|  -73.684|   92.64%|   0:00:06.0| 2639.4M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST29/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.193|   -0.284| -67.721|  -73.608|   92.67%|   0:00:07.0| 2658.4M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.194|   -0.285| -64.401|  -70.345|   92.87%|   0:00:21.0| 2658.4M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.194ns TNS -5.800ns; reg2reg* WNS -0.141ns TNS -62.753ns; HEPG WNS -0.194ns TNS -68.552ns; all paths WNS -0.286ns TNS -74.497ns; Real time 0:34:25
CCOptHook: Being called in executeClockTreeOpt with tactic Extended and stage High
CCOpt Skewing:
Skewing adjustors, iteration 19
Band size: up 0.002ns, down 0.002ns
Computing CTS timing windows, iteration 19...
  Performing useful skew pass 0...
  Performing useful skew pass 0 done.
  Max adjustment 0.000ns, total adjustment 0.000ns.
Computing CTS timing windows, iteration 19 done.
CCOpt moves did not do anything.
CCOptDebug: After useful skew (no change)*: reg2cgate* WNS -0.194ns TNS -5.800ns; reg2reg* WNS -0.141ns TNS -62.753ns; HEPG WNS -0.194ns TNS -68.552ns; all paths WNS -0.286ns TNS -74.497ns; Real time 0:34:25
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.194ns TNS -5.795ns; reg2reg* WNS -0.137ns TNS -61.342ns; HEPG WNS -0.194ns TNS -67.137ns; all paths WNS -0.285ns TNS -73.081ns; Real time 0:34:34
CCOptHook: Being called in executeClockTreeOpt with tactic Extended and stage High
CCOpt Skewing:
Skewing adjustors, iteration 20
Band size: up 0.002ns, down 0.002ns
Computing CTS timing windows, iteration 20...
  Performing useful skew pass 0...
  Performing useful skew pass 0 done.
  Max adjustment 0.000ns, total adjustment 0.000ns.
Computing CTS timing windows, iteration 20 done.
CCOpt moves did not do anything.
CCOptDebug: After useful skew (no change)*: reg2cgate* WNS -0.194ns TNS -5.795ns; reg2reg* WNS -0.137ns TNS -61.342ns; HEPG WNS -0.194ns TNS -67.137ns; all paths WNS -0.285ns TNS -73.081ns; Real time 0:34:34
|  -0.194|   -0.285| -67.137|  -73.081|   93.20%|   0:00:18.0| 2658.4M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:15 real=0:01:15 mem=2658.4M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.137|   -0.285| -61.342|  -73.081|   93.20%|   0:00:00.0| 2658.4M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.134|   -0.285| -57.414|  -69.153|   93.20%|   0:00:01.0| 2658.4M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.125|   -0.285| -53.662|  -65.401|   93.19%|   0:00:02.0| 2658.4M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[285]/D |
|  -0.111|   -0.285| -48.221|  -59.960|   93.23%|   0:00:03.0| 2658.4M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[920]/D |
|  -0.105|   -0.285| -44.053|  -55.792|   93.28%|   0:00:09.0| 2658.4M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[829]/D |
|  -0.100|   -0.285| -41.053|  -52.792|   93.36%|   0:00:11.0| 2639.4M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[829]/D |
|  -0.100|   -0.285| -39.590|  -51.329|   93.41%|   0:00:22.0| 2658.5M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[829]/D |
|  -0.099|   -0.285| -38.638|  -50.377|   93.42%|   0:00:02.0| 2658.5M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[829]/D |
|  -0.098|   -0.285| -38.420|  -50.159|   93.42%|   0:00:00.0| 2658.5M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[829]/D |
|  -0.101|   -0.285| -36.310|  -48.049|   93.91%|   0:01:03.0| 2677.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[920]/D |
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.194ns TNS -5.795ns; reg2reg* WNS -0.101ns TNS -36.432ns; HEPG WNS -0.194ns TNS -42.227ns; all paths WNS -0.285ns TNS -48.171ns; Real time 0:36:50
CCOptHook: Being called in executeClockTreeOpt with tactic Extended and stage High
CCOpt Skewing:
Skewing adjustors, iteration 21
Band size: up 0.002ns, down 0.002ns
Computing CTS timing windows, iteration 21...
  Performing useful skew pass 0...
  Performing useful skew pass 0 done.
  Max adjustment 0.000ns, total adjustment 0.000ns.
Computing CTS timing windows, iteration 21 done.
CCOpt moves did not do anything.
CCOptDebug: After useful skew (no change)*: reg2cgate* WNS -0.194ns TNS -5.795ns; reg2reg* WNS -0.101ns TNS -36.432ns; HEPG WNS -0.194ns TNS -42.227ns; all paths WNS -0.285ns TNS -48.171ns; Real time 0:36:50
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.194ns TNS -5.795ns; reg2reg* WNS -0.101ns TNS -36.535ns; HEPG WNS -0.194ns TNS -42.330ns; all paths WNS -0.285ns TNS -48.274ns; Real time 0:37:02
CCOptHook: Being called in executeClockTreeOpt with tactic Extended and stage High
CCOpt Skewing:
Skewing adjustors, iteration 22
Band size: up 0.002ns, down 0.002ns
Computing CTS timing windows, iteration 22...
  Performing useful skew pass 0...
  Performing useful skew pass 0 done.
  Max adjustment 0.000ns, total adjustment 0.000ns.
Computing CTS timing windows, iteration 22 done.
CCOpt moves did not do anything.
CCOptDebug: After useful skew (no change)*: reg2cgate* WNS -0.194ns TNS -5.795ns; reg2reg* WNS -0.101ns TNS -36.535ns; HEPG WNS -0.194ns TNS -42.330ns; all paths WNS -0.285ns TNS -48.274ns; Real time 0:37:02
|  -0.102|   -0.285| -36.535|  -48.274|   94.42%|   0:00:35.0| 2677.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[920]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:29 real=0:02:28 mem=2677.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:44 real=0:03:43 mem=2677.6M) ***
OptDebug: End of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.285| -5.944|
|reg2cgate |-0.194| -5.795|
|reg2reg   |-0.102|-36.535|
|HEPG      |-0.194|-42.330|
|All Paths |-0.285|-48.274|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 6: reg2cgate* WNS -0.194ns TNS -5.795ns; reg2reg* WNS -0.102ns TNS -36.535ns; HEPG WNS -0.194ns TNS -36.535ns; all paths WNS -0.286ns TNS -48.274ns; Real time 0:37:02
** GigaOpt Optimizer WNS Slack -0.285 TNS Slack -48.274 Density 94.42
Begin: Area Reclaim Optimization
*** AreaOpt #7 [begin] (WnsOpt #1 / ccopt_design #1) : totSession cpu/real = 1:48:41.0/1:49:09.2 (1.0), mem = 2677.6M
Usable buffer cells for single buffer setup transform:
DEL050D1BWP12T40M1P CKBD1BWP12T40M1P BUFFXD1BWP12T40M1P DEL025D1BWP12T40M1P CKBD2BWP12T40M1P BUFFXD2BWP12T40M1P BUFFD3BWP12T40M1P BUFFXD3BWP12T40M1P CKBD4BWP12T40M1P BUFFXD4BWP12T40M1P CKBD6BWP12T40M1P BUFFD6BWP12T40M1P BUFFXD6BWP12T40M1P CKBD8BWP12T40M1P BUFFD8BWP12T40M1P BUFFXD8BWP12T40M1P CKBD12BWP12T40M1P BUFFD12BWP12T40M1P BUFFXD12BWP12T40M1P CKBD16BWP12T40M1P BUFFD16BWP12T40M1P BUFFXD16BWP12T40M1P 
Number of usable buffer cells above: 22
Reclaim Optimization WNS Slack -0.285  TNS Slack -48.274 Density 94.42
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   94.42%|        -|  -0.285| -48.274|   0:00:00.0| 2677.6M|
|   94.42%|        3|  -0.285| -48.274|   0:00:03.0| 2677.6M|
|   92.69%|     2079|  -0.274| -68.987|   0:00:32.0| 2677.6M|
|   92.59%|       96|  -0.274| -68.712|   0:00:03.0| 2677.6M|
|   92.58%|        3|  -0.274| -68.712|   0:00:00.0| 2677.6M|
|   92.58%|        0|  -0.274| -68.712|   0:00:00.0| 2677.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.274  TNS Slack -68.712 Density 92.58
Bottom Preferred Layer:
+-------------+------------+------------+------------------+
|    Layer    |   OPT_LA   |    CLK     |       Rule       |
+-------------+------------+------------+------------------+
| M9 (z=9)    |         69 |          0 | default          |
| M10 (z=10)  |          1 |          0 | default          |
+-------------+------------+------------+------------------+
| M2 (z=2)    |          0 |        189 | default_2x_space |
+-------------+------------+------------+------------------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 11413 skipped = 0, called in commitmove = 2178, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:39.1) (real = 0:00:39.0) **
*** AreaOpt #7 [finish] (WnsOpt #1 / ccopt_design #1) : cpu/real = 0:00:39.1/0:00:39.1 (1.0), totSession cpu/real = 1:49:20.0/1:49:48.2 (1.0), mem = 2677.6M
End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:39, mem=2646.61M, totSessionCpu=1:49:20).
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.274| -5.888|
|reg2cgate |-0.219| -6.851|
|reg2reg   |-0.116|-55.973|
|HEPG      |-0.219|-62.824|
|All Paths |-0.274|-68.712|
+----------+------+-------+

Bottom Preferred Layer:
+-------------+------------+------------+------------------+
|    Layer    |   OPT_LA   |    CLK     |       Rule       |
+-------------+------------+------------+------------------+
| M9 (z=9)    |         69 |          0 | default          |
| M10 (z=10)  |          1 |          0 | default          |
+-------------+------------+------------+------------------+
| M2 (z=2)    |          0 |        189 | default_2x_space |
+-------------+------------+------------+------------------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:33:40 real=0:33:38 mem=2646.6M) ***

*** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:33:43.4/0:33:42.2 (1.0), totSession cpu/real = 1:49:20.1/1:49:48.4 (1.0), mem = 2557.5M
End: GigaOpt Optimization in WNS mode
CCOptHook: Finished main GigaOpt + CCOpt optimization
CCOptHook: Starting implementation
Enabling path groups and categories...
Enabling path groups and categories done.
CCOptDebug: Before implementation: reg2cgate* WNS -0.219ns TNS -6.851ns; reg2reg* WNS -0.116ns TNS -55.973ns; HEPG WNS -0.219ns TNS -55.973ns; all paths WNS -0.274ns TNS -68.711ns; Real time 0:37:42
Populating Timing Chain Manager...
Populating Timing Chain Manager done.
Creating worst chain report...
Creating worst chain report done.

Worst chain:
============

,-o if_stage_i/instr_rdata_alu_id_o_reg[5]
| |     .../CP @+0.380ns constraint=(-0.000ns,+0.465ns) chosen=(-0.001ns,+0.000ns)
| |            location=(44.870,135.100) slew=(launch: 0.129ns, capture: 0.129ns)
| |   slack -0.217ns .../Q -> .../E (distance: 564.035um)
| |                  delays=(launch: 0.779ns, datapath: 1.953ns, capture: 0.140ns, adjust: 2.375ns)
| |                  launch/capture clock clk_i in analysis view ana_wc
| |                  path group reg2cgate
| g if_stage_i/RC_CG_HIER_INST52/RC_CGIC_INST
| |     .../CP @+0.141ns constraint=(-0.000ns,+0.271ns) chosen=(-0.001ns,+0.271ns)
| |            location=(47.810,140.140) slew=(launch: 0.031ns, capture: 0.031ns)
| |     clock gate above
`-o if_stage_i/instr_rdata_alu_id_o_reg[5]
  |     .../CP @+0.380ns constraint=(-0.000ns,+0.465ns) chosen=(-0.001ns,+0.000ns)
  |            location=(44.870,135.100) slew=(launch: 0.129ns, capture: 0.129ns)
  |   *WNS* -0.219ns .../Q -> .../E (distance: 665.955um)
  |                  delays=(launch: 0.779ns, datapath: 1.829ns, capture: 0.014ns, adjust: 2.375ns)
  |                  launch/capture clock clk_i in analysis view ana_wc
  |                  path group reg2cgate
  g gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/RC_CGIC_INST
  |     .../CP @+0.014ns constraint=(-0.000ns,+0.000ns) chosen=(-0.000ns,+0.000ns)
  |            location=(253.610,138.460) slew=(launch: 0.070ns, capture: 0.070ns)
  |     clock gate above
  o gen_regfile_ff.register_file_i/rf_reg_q_reg[963]
  |     .../CP @+0.563ns constraint=(-0.371ns,+0.282ns) chosen=(-0.116ns,+0.000ns)
  |            location=(242.830,225.820) slew=(launch: 0.082ns, capture: 0.082ns)
  |   slack 0.095ns .../Q -> .../instr_addr_o[25] (distance: 949.690um)
  |                 delays=(launch: 0.962ns, datapath: 1.637ns, capture: 2.325ns, adjust: 0.000ns)
  |                 launch clock clk_i in analysis view ana_wc
  |                 capture no clock
  |                 path group default
  x instr_addr_o[25]

Clock network insertion delays are now [0.053ns, 0.574ns] average 0.559ns std.dev 0.029ns
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2521.8)
Total number of fetched objects 15587
End delay calculation. (MEM=2557.21 CPU=0:00:04.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2557.21 CPU=0:00:05.4 REAL=0:00:05.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:06.7 real=0:00:06.7)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:01.3 real=0:00:01.3)
Updating latch analysis done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.

Useful skew: advancing
======================

-----------------------------
From (ns)    To (ns)    Count
-----------------------------
  0.020       0.040       2
  0.040       0.060       1
  0.060       0.080       4
  0.080       0.100       3
  0.100       0.120       5
  0.120       0.140       1
  0.140       0.160       4
  0.160       0.180       2
  0.180       0.200      12
  0.200       0.220       0
  0.220       0.240       0
  0.240       0.260       0
  0.260       0.280       2
-----------------------------

Total            : 4.992ns
Mean             : 0.139ns
Std.Dev          : 0.060ns
                    
Smallest advance : 0.023ns at if_stage_i/instr_rdata_id_o_reg[17]/CP
Largest advance  : 0.270ns at id_stage_i/id_fsm_q_reg/CP

Found 36 advances (1.875% of 1920 clock tree sinks)

Useful skew: delaying
=====================

Found 0 delays (0.000% of 1920 clock tree sinks)

Clock DAG stats before implementation:
  cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
  sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
  misc counts      : r=1, pp=33
  cell areas       : b=814.498um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1509.749um^2
  cell capacitance : b=0.467pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.697pF
  sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
  wire capacitance : top=0.000pF, trunk=0.352pF, leaf=1.199pF, total=1.551pF
  wire lengths     : top=0.000um, trunk=3583.505um, leaf=13911.269um, total=17494.774um
  hp wire lengths  : top=0.000um, trunk=3297.700um, leaf=8020.530um, total=11318.230um
Clock DAG net violations before implementation:
  Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
Clock DAG primary half-corner transition distribution before implementation:
  Trunk : target=0.150ns count=61 avg=0.035ns sd=0.006ns min=0.022ns max=0.072ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Leaf  : target=0.150ns count=128 avg=0.052ns sd=0.030ns min=0.021ns max=0.144ns {109 <= 0.090ns, 14 <= 0.120ns, 3 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}
Clock DAG library cell distribution before implementation {count}:
   Bufs: BUFFD24BWP12T40M1P: 59 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
   ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
   DCGs: AN2XD16BWP12T40M1P: 1 
Window Outage Statistics {Sinks: 1920; Under-delay Violations: 1287 {Worst: 0.341ns, Mean: 0.227ns, Total: 291.517ns}; Over-delay Violations: 0}
All clock gates may be sized in the implementation step.
Implementing clock schedule...
  Preparing To Balance...
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Preparing To Balance done. (took cpu=0:00:00.9 real=0:00:00.9)
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats before legalizing clock trees:
    cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
    sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
    misc counts      : r=1, pp=33
    cell areas       : b=814.498um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1509.749um^2
    cell capacitance : b=0.467pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.697pF
    sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.352pF, leaf=1.199pF, total=1.551pF
    wire lengths     : top=0.000um, trunk=3583.505um, leaf=13911.269um, total=17494.774um
    hp wire lengths  : top=0.000um, trunk=3297.700um, leaf=8020.530um, total=11318.230um
  Clock DAG net violations before legalizing clock trees:
    Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
  Clock DAG primary half-corner transition distribution before legalizing clock trees:
    Trunk : target=0.150ns count=61 avg=0.035ns sd=0.006ns min=0.022ns max=0.072ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=128 avg=0.052ns sd=0.030ns min=0.022ns max=0.144ns {109 <= 0.090ns, 14 <= 0.120ns, 3 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}
  Clock DAG library cell distribution before legalizing clock trees {count}:
     Bufs: BUFFD24BWP12T40M1P: 59 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
     ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
     DCGs: AN2XD16BWP12T40M1P: 1 
  Window Outage Statistics {Sinks: 1920; Under-delay Violations: 1286 {Worst: 0.341ns, Mean: 0.227ns, Total: 291.352ns}; Over-delay Violations: 14 {Worst: 0.001ns, Mean: 0.001ns, Total: 0.010ns}}
  Legalizing clock trees...
  
  Clock tree legalization - Histogram:
  ====================================
  
  --------------------------------
  Movement (um)    Number of cells
  --------------------------------
    (empty table)
  --------------------------------
  
  
  Clock tree legalization - There are no Movements:
  =================================================
  
  ---------------------------------------------
  Movement (um)    Desired     Achieved    Node
                   location    location    
  ---------------------------------------------
    (empty table)
  ---------------------------------------------
  
  Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=814.498um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1509.749um^2
      cell capacitance : b=0.467pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.697pF
      sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.352pF, leaf=1.199pF, total=1.551pF
      wire lengths     : top=0.000um, trunk=3583.505um, leaf=13911.269um, total=17494.774um
      hp wire lengths  : top=0.000um, trunk=3297.700um, leaf=8020.530um, total=11318.230um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.150ns count=61 avg=0.035ns sd=0.006ns min=0.022ns max=0.072ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=128 avg=0.052ns sd=0.030ns min=0.022ns max=0.144ns {109 <= 0.090ns, 14 <= 0.120ns, 3 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUFFD24BWP12T40M1P: 59 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Window Outage Statistics {Sinks: 1920; Under-delay Violations: 1286 {Worst: 0.341ns, Mean: 0.227ns, Total: 291.352ns}; Over-delay Violations: 14 {Worst: 0.001ns, Mean: 0.001ns, Total: 0.010ns}}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation...
  Stage::Balancing...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=814.498um^2, i=0.000um^2, icg=684.667um^2, dcg=10.584um^2, l=0.000um^2, total=1509.749um^2
      cell capacitance : b=0.467pF, i=0.000pF, icg=0.222pF, dcg=0.007pF, l=0.000pF, total=0.697pF
      sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.345pF, leaf=1.199pF, total=1.543pF
      wire lengths     : top=0.000um, trunk=3511.195um, leaf=13911.269um, total=17422.464um
      hp wire lengths  : top=0.000um, trunk=3259.060um, leaf=8020.530um, total=11279.590um
    Clock DAG net violations after 'Improving clock tree routing':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.150ns count=61 avg=0.035ns sd=0.007ns min=0.022ns max=0.074ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=128 avg=0.052ns sd=0.030ns min=0.022ns max=0.144ns {109 <= 0.090ns, 14 <= 0.120ns, 3 <= 0.135ns, 0 <= 0.142ns, 2 <= 0.150ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUFFD24BWP12T40M1P: 59 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 20 BUFFXD6BWP12T40M1P: 16 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 13 BUFFD3BWP12T40M1P: 4 BUFFXD2BWP12T40M1P: 8 BUFFXD0BWP12T40M1P: 1 
       ICGs: CKLNQD16BWP12T40M1P: 55 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 7 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Internal Fragment Window Outage Statistics {Sinks: 4805; Under-delay Violations: 1292 {Worst: 0.341ns, Mean: 0.226ns, Total: 291.535ns}; Over-delay Violations: 37 {Worst: 0.001ns, Mean: 0.001ns, Total: 0.022ns}}
    Legalizer API calls during this step: 112 succeeded with high effort: 112 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% .    .    .60% ...    80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=203.213um^2, i=0.000um^2, icg=526.613um^2, dcg=10.584um^2, l=0.000um^2, total=740.410um^2
      cell capacitance : b=0.120pF, i=0.000pF, icg=0.160pF, dcg=0.007pF, l=0.000pF, total=0.287pF
      sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.338pF, leaf=1.197pF, total=1.535pF
      wire lengths     : top=0.000um, trunk=3442.805um, leaf=13891.670um, total=17334.475um
      hp wire lengths  : top=0.000um, trunk=3259.060um, leaf=8020.530um, total=11279.590um
    Clock DAG net violations after reducing clock tree power 1 iteration 1:
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.150ns count=61 avg=0.045ns sd=0.018ns min=0.027ns max=0.088ns {61 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=128 avg=0.114ns sd=0.020ns min=0.045ns max=0.149ns {14 <= 0.090ns, 60 <= 0.120ns, 37 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: BUFFXD12BWP12T40M1P: 1 BUFFD12BWP12T40M1P: 1 BUFFD8BWP12T40M1P: 2 BUFFXD4BWP12T40M1P: 2 BUFFD3BWP12T40M1P: 63 BUFFXD2BWP12T40M1P: 50 BUFFXD1BWP12T40M1P: 4 BUFFXD0BWP12T40M1P: 1 
       ICGs: CKLNQD16BWP12T40M1P: 32 CKLNQD4BWP12T40M1P: 2 CKLNQD2BWP12T40M1P: 11 CKLNQD1BWP12T40M1P: 18 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Internal Fragment Window Outage Statistics {Sinks: 4805; Under-delay Violations: 1082 {Worst: 0.299ns, Mean: 0.223ns, Total: 241.565ns}; Over-delay Violations: 0}
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=201.096um^2, i=0.000um^2, icg=524.496um^2, dcg=10.584um^2, l=0.000um^2, total=736.176um^2
      cell capacitance : b=0.119pF, i=0.000pF, icg=0.160pF, dcg=0.007pF, l=0.000pF, total=0.285pF
      sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.338pF, leaf=1.197pF, total=1.535pF
      wire lengths     : top=0.000um, trunk=3443.645um, leaf=13891.810um, total=17335.455um
      hp wire lengths  : top=0.000um, trunk=3259.060um, leaf=8020.530um, total=11279.590um
    Clock DAG net violations after reducing clock tree power 1 iteration 2:
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.150ns count=61 avg=0.050ns sd=0.025ns min=0.027ns max=0.103ns {55 <= 0.090ns, 6 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=128 avg=0.115ns sd=0.020ns min=0.045ns max=0.149ns {13 <= 0.090ns, 61 <= 0.120ns, 37 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: BUFFXD12BWP12T40M1P: 1 BUFFD12BWP12T40M1P: 1 BUFFD8BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 4 BUFFXD0BWP12T40M1P: 1 
       ICGs: CKLNQD16BWP12T40M1P: 32 CKLNQD4BWP12T40M1P: 2 CKLNQD2BWP12T40M1P: 2 CKLNQD1BWP12T40M1P: 27 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Internal Fragment Window Outage Statistics {Sinks: 4805; Under-delay Violations: 1082 {Worst: 0.299ns, Mean: 0.223ns, Total: 241.588ns}; Over-delay Violations: 0}
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=200.390um^2, i=0.000um^2, icg=524.496um^2, dcg=10.584um^2, l=0.000um^2, total=735.470um^2
      cell capacitance : b=0.119pF, i=0.000pF, icg=0.160pF, dcg=0.007pF, l=0.000pF, total=0.285pF
      sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.338pF, leaf=1.197pF, total=1.535pF
      wire lengths     : top=0.000um, trunk=3443.925um, leaf=13891.810um, total=17335.735um
      hp wire lengths  : top=0.000um, trunk=3259.060um, leaf=8020.530um, total=11279.590um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.150ns count=61 avg=0.050ns sd=0.025ns min=0.027ns max=0.103ns {54 <= 0.090ns, 7 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=128 avg=0.115ns sd=0.020ns min=0.045ns max=0.149ns {13 <= 0.090ns, 60 <= 0.120ns, 38 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUFFXD12BWP12T40M1P: 1 BUFFD12BWP12T40M1P: 1 BUFFXD6BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 4 BUFFXD0BWP12T40M1P: 1 
       ICGs: CKLNQD16BWP12T40M1P: 32 CKLNQD4BWP12T40M1P: 2 CKLNQD2BWP12T40M1P: 2 CKLNQD1BWP12T40M1P: 27 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Internal Fragment Window Outage Statistics {Sinks: 4805; Under-delay Violations: 1082 {Worst: 0.299ns, Mean: 0.223ns, Total: 241.535ns}; Over-delay Violations: 0}
    Legalizer API calls during this step: 1342 succeeded with high effort: 1342 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:02.9 real=0:00:02.9)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=200.390um^2, i=0.000um^2, icg=524.496um^2, dcg=10.584um^2, l=0.000um^2, total=735.470um^2
      cell capacitance : b=0.119pF, i=0.000pF, icg=0.160pF, dcg=0.007pF, l=0.000pF, total=0.285pF
      sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.344pF, leaf=1.199pF, total=1.543pF
      wire lengths     : top=0.000um, trunk=3509.585um, leaf=13910.010um, total=17419.596um
      hp wire lengths  : top=0.000um, trunk=3328.080um, leaf=8039.500um, total=11367.580um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.150ns count=61 avg=0.050ns sd=0.025ns min=0.027ns max=0.103ns {54 <= 0.090ns, 7 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=128 avg=0.115ns sd=0.020ns min=0.045ns max=0.149ns {13 <= 0.090ns, 59 <= 0.120ns, 39 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUFFXD12BWP12T40M1P: 1 BUFFD12BWP12T40M1P: 1 BUFFXD6BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 4 BUFFXD0BWP12T40M1P: 1 
       ICGs: CKLNQD16BWP12T40M1P: 32 CKLNQD4BWP12T40M1P: 2 CKLNQD2BWP12T40M1P: 2 CKLNQD1BWP12T40M1P: 27 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Internal Fragment Window Outage Statistics {Sinks: 4805; Under-delay Violations: 1078 {Worst: 0.294ns, Mean: 0.224ns, Total: 241.224ns}; Over-delay Violations: 42 {Worst: 0.001ns, Mean: 0.001ns, Total: 0.022ns}}
    Legalizer API calls during this step: 139 succeeded with high effort: 139 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.8 real=0:00:00.8)
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 8.637ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 190 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
          sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
          misc counts      : r=1, pp=33
          cell areas       : b=200.390um^2, i=0.000um^2, icg=524.496um^2, dcg=10.584um^2, l=0.000um^2, total=735.470um^2
          cell capacitance : b=0.119pF, i=0.000pF, icg=0.160pF, dcg=0.007pF, l=0.000pF, total=0.285pF
          sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.344pF, leaf=1.199pF, total=1.543pF
          wire lengths     : top=0.000um, trunk=3509.585um, leaf=13910.010um, total=17419.596um
          hp wire lengths  : top=0.000um, trunk=3328.080um, leaf=8039.500um, total=11367.580um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.150ns count=61 avg=0.050ns sd=0.025ns min=0.027ns max=0.103ns {54 <= 0.090ns, 7 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=128 avg=0.115ns sd=0.020ns min=0.045ns max=0.149ns {13 <= 0.090ns, 59 <= 0.120ns, 39 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUFFXD12BWP12T40M1P: 1 BUFFD12BWP12T40M1P: 1 BUFFXD6BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 4 BUFFXD0BWP12T40M1P: 1 
           ICGs: CKLNQD16BWP12T40M1P: 32 CKLNQD4BWP12T40M1P: 2 CKLNQD2BWP12T40M1P: 2 CKLNQD1BWP12T40M1P: 27 
           DCGs: AN2XD16BWP12T40M1P: 1 
        Internal Fragment Window Outage Statistics {Sinks: 4805; Under-delay Violations: 1078 {Worst: 0.294ns, Mean: 0.224ns, Total: 241.224ns}; Over-delay Violations: 42 {Worst: 0.001ns, Mean: 0.001ns, Total: 0.022ns}}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=124, i=0, icg=63, dcg=1, l=0, total=188
          sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
          misc counts      : r=1, pp=33
          cell areas       : b=199.214um^2, i=0.000um^2, icg=519.557um^2, dcg=10.584um^2, l=0.000um^2, total=729.355um^2
          cell capacitance : b=0.119pF, i=0.000pF, icg=0.158pF, dcg=0.007pF, l=0.000pF, total=0.284pF
          sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.344pF, leaf=1.199pF, total=1.543pF
          wire lengths     : top=0.000um, trunk=3509.026um, leaf=13910.010um, total=17419.036um
          hp wire lengths  : top=0.000um, trunk=3328.080um, leaf=8039.500um, total=11367.580um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.150ns count=61 avg=0.050ns sd=0.025ns min=0.026ns max=0.103ns {54 <= 0.090ns, 7 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=128 avg=0.115ns sd=0.020ns min=0.045ns max=0.149ns {13 <= 0.090ns, 59 <= 0.120ns, 39 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 1 BUFFXD6BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 4 BUFFXD0BWP12T40M1P: 1 
           ICGs: CKLNQD16BWP12T40M1P: 31 CKLNQD6BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 2 CKLNQD2BWP12T40M1P: 2 CKLNQD1BWP12T40M1P: 27 
           DCGs: AN2XD16BWP12T40M1P: 1 
        Internal Fragment Window Outage Statistics {Sinks: 4805; Under-delay Violations: 1078 {Worst: 0.294ns, Mean: 0.224ns, Total: 241.294ns}; Over-delay Violations: 0}
        Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.4 real=0:00:00.4)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=187, i=0, icg=63, dcg=1, l=0, total=251
          sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
          misc counts      : r=1, pp=33
          cell areas       : b=258.485um^2, i=0.000um^2, icg=519.557um^2, dcg=10.584um^2, l=0.000um^2, total=788.626um^2
          cell capacitance : b=0.154pF, i=0.000pF, icg=0.158pF, dcg=0.007pF, l=0.000pF, total=0.319pF
          sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.612pF, leaf=1.199pF, total=1.810pF
          wire lengths     : top=0.000um, trunk=6234.757um, leaf=13910.010um, total=20144.767um
          hp wire lengths  : top=0.000um, trunk=6076.700um, leaf=8039.500um, total=14116.200um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.150ns count=124 avg=0.075ns sd=0.046ns min=0.026ns max=0.150ns {81 <= 0.090ns, 14 <= 0.120ns, 2 <= 0.135ns, 5 <= 0.142ns, 22 <= 0.150ns}
          Leaf  : target=0.150ns count=128 avg=0.115ns sd=0.020ns min=0.045ns max=0.149ns {13 <= 0.090ns, 59 <= 0.120ns, 39 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 1 BUFFXD6BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 30 BUFFXD0BWP12T40M1P: 38 
           ICGs: CKLNQD16BWP12T40M1P: 31 CKLNQD6BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 2 CKLNQD2BWP12T40M1P: 2 CKLNQD1BWP12T40M1P: 27 
           DCGs: AN2XD16BWP12T40M1P: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=187, i=0, icg=63, dcg=1, l=0, total=251
          sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
          misc counts      : r=1, pp=33
          cell areas       : b=258.485um^2, i=0.000um^2, icg=519.557um^2, dcg=10.584um^2, l=0.000um^2, total=788.626um^2
          cell capacitance : b=0.154pF, i=0.000pF, icg=0.158pF, dcg=0.007pF, l=0.000pF, total=0.319pF
          sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.612pF, leaf=1.199pF, total=1.810pF
          wire lengths     : top=0.000um, trunk=6234.757um, leaf=13910.010um, total=20144.767um
          hp wire lengths  : top=0.000um, trunk=6076.700um, leaf=8039.500um, total=14116.200um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:
          Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.150ns count=124 avg=0.075ns sd=0.046ns min=0.026ns max=0.150ns {81 <= 0.090ns, 14 <= 0.120ns, 2 <= 0.135ns, 5 <= 0.142ns, 22 <= 0.150ns}
          Leaf  : target=0.150ns count=128 avg=0.115ns sd=0.020ns min=0.045ns max=0.149ns {13 <= 0.090ns, 59 <= 0.120ns, 39 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 1 BUFFXD6BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 30 BUFFXD0BWP12T40M1P: 38 
           ICGs: CKLNQD16BWP12T40M1P: 31 CKLNQD6BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 2 CKLNQD2BWP12T40M1P: 2 CKLNQD1BWP12T40M1P: 27 
           DCGs: AN2XD16BWP12T40M1P: 1 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:02.9 real=0:00:02.9)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=187, i=0, icg=63, dcg=1, l=0, total=251
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=258.485um^2, i=0.000um^2, icg=519.557um^2, dcg=10.584um^2, l=0.000um^2, total=788.626um^2
      cell capacitance : b=0.154pF, i=0.000pF, icg=0.158pF, dcg=0.007pF, l=0.000pF, total=0.319pF
      sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.612pF, leaf=1.199pF, total=1.810pF
      wire lengths     : top=0.000um, trunk=6234.757um, leaf=13910.010um, total=20144.767um
      hp wire lengths  : top=0.000um, trunk=6076.700um, leaf=8039.500um, total=14116.200um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.150ns count=124 avg=0.075ns sd=0.046ns min=0.026ns max=0.150ns {81 <= 0.090ns, 14 <= 0.120ns, 2 <= 0.135ns, 5 <= 0.142ns, 22 <= 0.150ns}
      Leaf  : target=0.150ns count=128 avg=0.115ns sd=0.020ns min=0.045ns max=0.149ns {13 <= 0.090ns, 59 <= 0.120ns, 39 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 1 BUFFXD6BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 30 BUFFXD0BWP12T40M1P: 38 
       ICGs: CKLNQD16BWP12T40M1P: 31 CKLNQD6BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 2 CKLNQD2BWP12T40M1P: 2 CKLNQD1BWP12T40M1P: 27 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Internal Fragment Window Outage Statistics {Sinks: 4805; Under-delay Violations: 414 {Worst: 0.040ns, Mean: 0.012ns, Total: 4.817ns}; Over-delay Violations: 0}
    Legalizer API calls during this step: 1078 succeeded with high effort: 1078 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:03.7 real=0:00:03.7)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=187, i=0, icg=63, dcg=1, l=0, total=251
    sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
    misc counts      : r=1, pp=33
    cell areas       : b=258.485um^2, i=0.000um^2, icg=519.557um^2, dcg=10.584um^2, l=0.000um^2, total=788.626um^2
    cell capacitance : b=0.154pF, i=0.000pF, icg=0.158pF, dcg=0.007pF, l=0.000pF, total=0.319pF
    sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.612pF, leaf=1.199pF, total=1.810pF
    wire lengths     : top=0.000um, trunk=6234.757um, leaf=13910.010um, total=20144.767um
    hp wire lengths  : top=0.000um, trunk=6076.700um, leaf=8039.500um, total=14116.200um
  Clock DAG net violations after Approximately balancing fragments:
    Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.150ns count=124 avg=0.075ns sd=0.046ns min=0.026ns max=0.150ns {81 <= 0.090ns, 14 <= 0.120ns, 2 <= 0.135ns, 5 <= 0.142ns, 22 <= 0.150ns}
    Leaf  : target=0.150ns count=128 avg=0.115ns sd=0.020ns min=0.045ns max=0.149ns {13 <= 0.090ns, 59 <= 0.120ns, 39 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 1 BUFFXD6BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 30 BUFFXD0BWP12T40M1P: 38 
     ICGs: CKLNQD16BWP12T40M1P: 31 CKLNQD6BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 2 CKLNQD2BWP12T40M1P: 2 CKLNQD1BWP12T40M1P: 27 
     DCGs: AN2XD16BWP12T40M1P: 1 
  Window Outage Statistics {Sinks: 1920; Under-delay Violations: 413 {Worst: 0.040ns, Mean: 0.012ns, Total: 4.814ns}; Over-delay Violations: 0}
  Improving fragments clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=187, i=0, icg=63, dcg=1, l=0, total=251
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=258.485um^2, i=0.000um^2, icg=519.557um^2, dcg=10.584um^2, l=0.000um^2, total=788.626um^2
      cell capacitance : b=0.154pF, i=0.000pF, icg=0.158pF, dcg=0.007pF, l=0.000pF, total=0.319pF
      sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.613pF, leaf=1.199pF, total=1.812pF
      wire lengths     : top=0.000um, trunk=6246.517um, leaf=13918.271um, total=20164.788um
      hp wire lengths  : top=0.000um, trunk=6086.220um, leaf=8050.490um, total=14136.710um
    Clock DAG net violations after 'Improving fragments clock skew':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.150ns count=124 avg=0.076ns sd=0.046ns min=0.026ns max=0.150ns {80 <= 0.090ns, 15 <= 0.120ns, 2 <= 0.135ns, 5 <= 0.142ns, 22 <= 0.150ns}
      Leaf  : target=0.150ns count=128 avg=0.115ns sd=0.020ns min=0.045ns max=0.149ns {13 <= 0.090ns, 59 <= 0.120ns, 39 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 1 BUFFXD6BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 30 BUFFXD0BWP12T40M1P: 38 
       ICGs: CKLNQD16BWP12T40M1P: 31 CKLNQD6BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 2 CKLNQD2BWP12T40M1P: 2 CKLNQD1BWP12T40M1P: 27 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Window Outage Statistics {Sinks: 1920; Under-delay Violations: 396 {Worst: 0.036ns, Mean: 0.011ns, Total: 4.512ns}; Over-delay Violations: 0}
    Legalizer API calls during this step: 159 succeeded with high effort: 159 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.5 real=0:00:00.5)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=187, i=0, icg=63, dcg=1, l=0, total=251
          sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
          misc counts      : r=1, pp=33
          cell areas       : b=258.485um^2, i=0.000um^2, icg=519.557um^2, dcg=10.584um^2, l=0.000um^2, total=788.626um^2
          cell capacitance : b=0.154pF, i=0.000pF, icg=0.158pF, dcg=0.007pF, l=0.000pF, total=0.319pF
          sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.613pF, leaf=1.199pF, total=1.812pF
          wire lengths     : top=0.000um, trunk=6246.517um, leaf=13918.271um, total=20164.788um
          hp wire lengths  : top=0.000um, trunk=6086.220um, leaf=8050.490um, total=14136.710um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.150ns count=124 avg=0.076ns sd=0.046ns min=0.026ns max=0.150ns {80 <= 0.090ns, 15 <= 0.120ns, 2 <= 0.135ns, 5 <= 0.142ns, 22 <= 0.150ns}
          Leaf  : target=0.150ns count=128 avg=0.115ns sd=0.020ns min=0.045ns max=0.149ns {13 <= 0.090ns, 59 <= 0.120ns, 39 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 1 BUFFXD6BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 30 BUFFXD0BWP12T40M1P: 38 
           ICGs: CKLNQD16BWP12T40M1P: 31 CKLNQD6BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 2 CKLNQD2BWP12T40M1P: 2 CKLNQD1BWP12T40M1P: 27 
           DCGs: AN2XD16BWP12T40M1P: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=187, i=0, icg=63, dcg=1, l=0, total=251
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=258.485um^2, i=0.000um^2, icg=519.557um^2, dcg=10.584um^2, l=0.000um^2, total=788.626um^2
      cell capacitance : b=0.154pF, i=0.000pF, icg=0.158pF, dcg=0.007pF, l=0.000pF, total=0.319pF
      sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.613pF, leaf=1.199pF, total=1.812pF
      wire lengths     : top=0.000um, trunk=6246.517um, leaf=13918.271um, total=20164.788um
      hp wire lengths  : top=0.000um, trunk=6086.220um, leaf=8050.490um, total=14136.710um
    Clock DAG net violations after 'Approximately balancing step':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.150ns count=124 avg=0.076ns sd=0.046ns min=0.026ns max=0.150ns {80 <= 0.090ns, 15 <= 0.120ns, 2 <= 0.135ns, 5 <= 0.142ns, 22 <= 0.150ns}
      Leaf  : target=0.150ns count=128 avg=0.115ns sd=0.020ns min=0.045ns max=0.149ns {13 <= 0.090ns, 59 <= 0.120ns, 39 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 1 BUFFXD6BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 30 BUFFXD0BWP12T40M1P: 38 
       ICGs: CKLNQD16BWP12T40M1P: 31 CKLNQD6BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 2 CKLNQD2BWP12T40M1P: 2 CKLNQD1BWP12T40M1P: 27 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Window Outage Statistics {Sinks: 1920; Under-delay Violations: 396 {Worst: 0.036ns, Mean: 0.011ns, Total: 4.512ns}; Over-delay Violations: 0}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=187, i=0, icg=63, dcg=1, l=0, total=251
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=258.485um^2, i=0.000um^2, icg=519.557um^2, dcg=10.584um^2, l=0.000um^2, total=788.626um^2
      cell capacitance : b=0.154pF, i=0.000pF, icg=0.158pF, dcg=0.007pF, l=0.000pF, total=0.319pF
      sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.613pF, leaf=1.199pF, total=1.812pF
      wire lengths     : top=0.000um, trunk=6246.517um, leaf=13918.271um, total=20164.788um
      hp wire lengths  : top=0.000um, trunk=6086.220um, leaf=8050.490um, total=14136.710um
    Clock DAG net violations after 'Fixing clock tree overload':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.150ns count=124 avg=0.076ns sd=0.046ns min=0.026ns max=0.150ns {80 <= 0.090ns, 15 <= 0.120ns, 2 <= 0.135ns, 5 <= 0.142ns, 22 <= 0.150ns}
      Leaf  : target=0.150ns count=128 avg=0.115ns sd=0.020ns min=0.045ns max=0.149ns {13 <= 0.090ns, 59 <= 0.120ns, 39 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 1 BUFFXD6BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 30 BUFFXD0BWP12T40M1P: 38 
       ICGs: CKLNQD16BWP12T40M1P: 31 CKLNQD6BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 2 CKLNQD2BWP12T40M1P: 2 CKLNQD1BWP12T40M1P: 27 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Window Outage Statistics {Sinks: 1920; Under-delay Violations: 396 {Worst: 0.036ns, Mean: 0.011ns, Total: 4.512ns}; Over-delay Violations: 0}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=187, i=0, icg=63, dcg=1, l=0, total=251
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=258.485um^2, i=0.000um^2, icg=519.557um^2, dcg=10.584um^2, l=0.000um^2, total=788.626um^2
      cell capacitance : b=0.154pF, i=0.000pF, icg=0.158pF, dcg=0.007pF, l=0.000pF, total=0.319pF
      sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.613pF, leaf=1.199pF, total=1.812pF
      wire lengths     : top=0.000um, trunk=6246.517um, leaf=13918.271um, total=20164.788um
      hp wire lengths  : top=0.000um, trunk=6086.220um, leaf=8050.490um, total=14136.710um
    Clock DAG net violations after 'Approximately balancing paths':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.150ns count=124 avg=0.076ns sd=0.046ns min=0.026ns max=0.150ns {80 <= 0.090ns, 15 <= 0.120ns, 2 <= 0.135ns, 5 <= 0.142ns, 22 <= 0.150ns}
      Leaf  : target=0.150ns count=128 avg=0.115ns sd=0.020ns min=0.045ns max=0.149ns {13 <= 0.090ns, 59 <= 0.120ns, 39 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 1 BUFFXD6BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 30 BUFFXD0BWP12T40M1P: 38 
       ICGs: CKLNQD16BWP12T40M1P: 31 CKLNQD6BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 2 CKLNQD2BWP12T40M1P: 2 CKLNQD1BWP12T40M1P: 27 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Window Outage Statistics {Sinks: 1920; Under-delay Violations: 396 {Worst: 0.036ns, Mean: 0.011ns, Total: 4.512ns}; Over-delay Violations: 0}
    Legalizer API calls during this step: 112 succeeded with high effort: 112 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Balancing done. (took cpu=0:00:09.0 real=0:00:09.0)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats before polishing:
    cell counts      : b=187, i=0, icg=63, dcg=1, l=0, total=251
    sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
    misc counts      : r=1, pp=33
    cell areas       : b=258.485um^2, i=0.000um^2, icg=519.557um^2, dcg=10.584um^2, l=0.000um^2, total=788.626um^2
    cell capacitance : b=0.154pF, i=0.000pF, icg=0.158pF, dcg=0.007pF, l=0.000pF, total=0.319pF
    sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.613pF, leaf=1.199pF, total=1.812pF
    wire lengths     : top=0.000um, trunk=6246.517um, leaf=13918.271um, total=20164.788um
    hp wire lengths  : top=0.000um, trunk=6086.220um, leaf=8050.490um, total=14136.710um
  Clock DAG net violations before polishing:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Fanout               : {count=1, worst=[15]} avg=15 sd=0 sum=15
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.150ns count=124 avg=0.076ns sd=0.046ns min=0.026ns max=0.150ns {80 <= 0.090ns, 15 <= 0.120ns, 2 <= 0.135ns, 5 <= 0.142ns, 21 <= 0.150ns} {1 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
    Leaf  : target=0.150ns count=128 avg=0.115ns sd=0.020ns min=0.045ns max=0.149ns {13 <= 0.090ns, 59 <= 0.120ns, 39 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 1 BUFFXD6BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 30 BUFFXD0BWP12T40M1P: 38 
     ICGs: CKLNQD16BWP12T40M1P: 31 CKLNQD6BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 2 CKLNQD2BWP12T40M1P: 2 CKLNQD1BWP12T40M1P: 27 
     DCGs: AN2XD16BWP12T40M1P: 1 
  Window Outage Statistics {Sinks: 1920; Under-delay Violations: 402 {Worst: 0.038ns, Mean: 0.012ns, Total: 4.636ns}; Over-delay Violations: 16 {Worst: 0.002ns, Mean: 0.002ns, Total: 0.026ns}}
  Merging balancing drivers for power...
    Tried: 253 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=187, i=0, icg=63, dcg=1, l=0, total=251
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=258.485um^2, i=0.000um^2, icg=519.557um^2, dcg=10.584um^2, l=0.000um^2, total=788.626um^2
      cell capacitance : b=0.154pF, i=0.000pF, icg=0.158pF, dcg=0.007pF, l=0.000pF, total=0.319pF
      sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.613pF, leaf=1.199pF, total=1.812pF
      wire lengths     : top=0.000um, trunk=6246.517um, leaf=13918.271um, total=20164.788um
      hp wire lengths  : top=0.000um, trunk=6086.220um, leaf=8050.490um, total=14136.710um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
      Fanout               : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.150ns count=124 avg=0.076ns sd=0.046ns min=0.026ns max=0.150ns {80 <= 0.090ns, 15 <= 0.120ns, 2 <= 0.135ns, 5 <= 0.142ns, 21 <= 0.150ns} {1 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
      Leaf  : target=0.150ns count=128 avg=0.115ns sd=0.020ns min=0.045ns max=0.149ns {13 <= 0.090ns, 59 <= 0.120ns, 39 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 1 BUFFXD6BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 30 BUFFXD0BWP12T40M1P: 38 
       ICGs: CKLNQD16BWP12T40M1P: 31 CKLNQD6BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 2 CKLNQD2BWP12T40M1P: 2 CKLNQD1BWP12T40M1P: 27 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Window Outage Statistics {Sinks: 1920; Under-delay Violations: 402 {Worst: 0.038ns, Mean: 0.012ns, Total: 4.636ns}; Over-delay Violations: 16 {Worst: 0.002ns, Mean: 0.002ns, Total: 0.026ns}}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving clock skew...
    Iteration 1...
    Iteration 1 done.
    Iteration 2...
    Iteration 2 done.
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=189, i=0, icg=63, dcg=1, l=0, total=253
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=280.594um^2, i=0.000um^2, icg=520.262um^2, dcg=10.584um^2, l=0.000um^2, total=811.440um^2
      cell capacitance : b=0.170pF, i=0.000pF, icg=0.158pF, dcg=0.007pF, l=0.000pF, total=0.335pF
      sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.643pF, leaf=1.211pF, total=1.854pF
      wire lengths     : top=0.000um, trunk=6551.156um, leaf=14053.160um, total=20604.316um
      hp wire lengths  : top=0.000um, trunk=6367.060um, leaf=8159.270um, total=14526.330um
    Clock DAG net violations after 'Improving clock skew':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
      Fanout               : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.150ns count=124 avg=0.080ns sd=0.044ns min=0.026ns max=0.150ns {75 <= 0.090ns, 19 <= 0.120ns, 3 <= 0.135ns, 5 <= 0.142ns, 21 <= 0.150ns} {1 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
      Leaf  : target=0.150ns count=130 avg=0.113ns sd=0.024ns min=0.020ns max=0.150ns {16 <= 0.090ns, 58 <= 0.120ns, 38 <= 0.135ns, 10 <= 0.142ns, 8 <= 0.150ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUFFXD16BWP12T40M1P: 2 BUFFD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 1 BUFFXD6BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 28 BUFFXD0BWP12T40M1P: 39 
       ICGs: CKLNQD16BWP12T40M1P: 31 CKLNQD8BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 2 CKLNQD2BWP12T40M1P: 2 CKLNQD1BWP12T40M1P: 27 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Window Outage Statistics {Sinks: 1920; Under-delay Violations: 147 {Worst: 0.023ns, Mean: 0.007ns, Total: 1.068ns}; Over-delay Violations: 35 {Worst: 0.002ns, Mean: 0.001ns, Total: 0.028ns}}
    Legalizer API calls during this step: 729 succeeded with high effort: 729 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:01.6 real=0:00:01.6)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
        Legalizer API calls during this step: 1241 succeeded with high effort: 1241 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:01.7 real=0:00:01.7)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2941 succeeded with high effort: 2941 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:03.6 real=0:00:03.6)
    Iteration 1 done.
    Iteration 2...
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
        Legalizer API calls during this step: 1184 succeeded with high effort: 1184 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:01.3 real=0:00:01.3)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
        100% 
        Legalizer API calls during this step: 2939 succeeded with high effort: 2939 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:03.2 real=0:00:03.2)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=189, i=0, icg=63, dcg=1, l=0, total=253
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=280.594um^2, i=0.000um^2, icg=520.262um^2, dcg=10.584um^2, l=0.000um^2, total=811.440um^2
      cell capacitance : b=0.170pF, i=0.000pF, icg=0.158pF, dcg=0.007pF, l=0.000pF, total=0.335pF
      sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.533pF, leaf=1.215pF, total=1.748pF
      wire lengths     : top=0.000um, trunk=5432.699um, leaf=14102.725um, total=19535.423um
      hp wire lengths  : top=0.000um, trunk=5358.220um, leaf=8290.450um, total=13648.670um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.150ns count=124 avg=0.074ns sd=0.040ns min=0.024ns max=0.148ns {72 <= 0.090ns, 29 <= 0.120ns, 10 <= 0.135ns, 10 <= 0.142ns, 3 <= 0.150ns}
      Leaf  : target=0.150ns count=130 avg=0.113ns sd=0.024ns min=0.019ns max=0.150ns {15 <= 0.090ns, 57 <= 0.120ns, 41 <= 0.135ns, 10 <= 0.142ns, 7 <= 0.150ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUFFXD16BWP12T40M1P: 2 BUFFD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 1 BUFFXD8BWP12T40M1P: 1 BUFFXD6BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 1 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 28 BUFFXD0BWP12T40M1P: 39 
       ICGs: CKLNQD16BWP12T40M1P: 31 CKLNQD8BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 2 CKLNQD2BWP12T40M1P: 2 CKLNQD1BWP12T40M1P: 27 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Window Outage Statistics {Sinks: 1920; Under-delay Violations: 85 {Worst: 0.020ns, Mean: 0.005ns, Total: 0.430ns}; Over-delay Violations: 27 {Worst: 0.004ns, Mean: 0.002ns, Total: 0.052ns}}
    Legalizer API calls during this step: 8305 succeeded with high effort: 8305 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:09.9 real=0:00:09.9)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=2.192pF fall=2.269pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=2.186pF fall=2.263pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=189, i=0, icg=63, dcg=1, l=0, total=253
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=272.362um^2, i=0.000um^2, icg=519.086um^2, dcg=10.584um^2, l=0.000um^2, total=802.032um^2
      cell capacitance : b=0.164pF, i=0.000pF, icg=0.158pF, dcg=0.007pF, l=0.000pF, total=0.329pF
      sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.533pF, leaf=1.216pF, total=1.749pF
      wire lengths     : top=0.000um, trunk=5436.199um, leaf=14105.595um, total=19541.793um
      hp wire lengths  : top=0.000um, trunk=5361.580um, leaf=8290.450um, total=13652.030um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.150ns count=124 avg=0.075ns sd=0.040ns min=0.025ns max=0.148ns {71 <= 0.090ns, 29 <= 0.120ns, 10 <= 0.135ns, 11 <= 0.142ns, 3 <= 0.150ns}
      Leaf  : target=0.150ns count=130 avg=0.114ns sd=0.023ns min=0.019ns max=0.150ns {15 <= 0.090ns, 57 <= 0.120ns, 41 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 2 BUFFXD8BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 2 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 28 BUFFXD0BWP12T40M1P: 40 
       ICGs: CKLNQD16BWP12T40M1P: 31 CKLNQD8BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 1 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 29 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Window Outage Statistics {Sinks: 1920; Under-delay Violations: 64 {Worst: 0.020ns, Mean: 0.007ns, Total: 0.421ns}; Over-delay Violations: 29 {Worst: 0.004ns, Mean: 0.003ns, Total: 0.080ns}}
    Legalizer API calls during this step: 544 succeeded with high effort: 544 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:01.7 real=0:00:01.7)
  Reducing total underdelay...
    Total underdelay before: (ns=64, nn=78, ts=4.21e+03, tn=7.27e+03)
    Moving gates: ...20% ...40% ...60% ...80% ...100% 
    Total underdelay after: (ns=13, nn=23, ts=752, tn=2e+03)
    Clock DAG stats after 'Reducing total underdelay':
      cell counts      : b=189, i=0, icg=63, dcg=1, l=0, total=253
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=272.362um^2, i=0.000um^2, icg=519.086um^2, dcg=10.584um^2, l=0.000um^2, total=802.032um^2
      cell capacitance : b=0.164pF, i=0.000pF, icg=0.158pF, dcg=0.007pF, l=0.000pF, total=0.329pF
      sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.571pF, leaf=1.215pF, total=1.786pF
      wire lengths     : top=0.000um, trunk=5816.999um, leaf=14104.475um, total=19921.473um
      hp wire lengths  : top=0.000um, trunk=5733.700um, leaf=8290.450um, total=14024.150um
    Clock DAG net violations after 'Reducing total underdelay':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Reducing total underdelay':
      Trunk : target=0.150ns count=124 avg=0.078ns sd=0.042ns min=0.025ns max=0.148ns {68 <= 0.090ns, 28 <= 0.120ns, 11 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
      Leaf  : target=0.150ns count=130 avg=0.114ns sd=0.023ns min=0.019ns max=0.150ns {15 <= 0.090ns, 57 <= 0.120ns, 41 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing total underdelay' {count}:
       Bufs: BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 2 BUFFXD8BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 2 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 28 BUFFXD0BWP12T40M1P: 40 
       ICGs: CKLNQD16BWP12T40M1P: 31 CKLNQD8BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 1 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 29 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Window Outage Statistics {Sinks: 1920; Under-delay Violations: 13 {Worst: 0.014ns, Mean: 0.006ns, Total: 0.075ns}; Over-delay Violations: 32 {Worst: 0.004ns, Mean: 0.003ns, Total: 0.101ns}}
    Legalizer API calls during this step: 434 succeeded with high effort: 434 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing total underdelay done. (took cpu=0:00:01.0 real=0:00:01.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=189, i=0, icg=63, dcg=1, l=0, total=253
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=272.362um^2, i=0.000um^2, icg=519.086um^2, dcg=10.584um^2, l=0.000um^2, total=802.032um^2
      cell capacitance : b=0.164pF, i=0.000pF, icg=0.158pF, dcg=0.007pF, l=0.000pF, total=0.329pF
      sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.571pF, leaf=1.215pF, total=1.786pF
      wire lengths     : top=0.000um, trunk=5816.999um, leaf=14104.475um, total=19921.473um
      hp wire lengths  : top=0.000um, trunk=5733.700um, leaf=8290.450um, total=14024.150um
    Clock DAG net violations after 'Improving insertion delay':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.150ns count=124 avg=0.078ns sd=0.042ns min=0.025ns max=0.148ns {68 <= 0.090ns, 28 <= 0.120ns, 11 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
      Leaf  : target=0.150ns count=130 avg=0.114ns sd=0.023ns min=0.019ns max=0.150ns {15 <= 0.090ns, 57 <= 0.120ns, 41 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 2 BUFFXD8BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 2 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 28 BUFFXD0BWP12T40M1P: 40 
       ICGs: CKLNQD16BWP12T40M1P: 31 CKLNQD8BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 1 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 29 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Window Outage Statistics {Sinks: 1920; Under-delay Violations: 13 {Worst: 0.014ns, Mean: 0.006ns, Total: 0.075ns}; Over-delay Violations: 32 {Worst: 0.004ns, Mean: 0.003ns, Total: 0.101ns}}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Global shorten wires A0...
        Legalizer API calls during this step: 252 succeeded with high effort: 252 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - core...
        Move for wirelength. considered=254, filtered=254, permitted=92, cannotCompute=2, computed=90, moveTooSmall=73, resolved=0, predictFail=27, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=42, ignoredLeafDriver=129, worse=231, accepted=21
        Max accepted move=24.640um, total accepted move=182.140um, average move=8.673um
        Move for wirelength. considered=254, filtered=254, permitted=92, cannotCompute=2, computed=90, moveTooSmall=76, resolved=0, predictFail=39, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=56, ignoredLeafDriver=129, worse=246, accepted=9
        Max accepted move=16.800um, total accepted move=55.020um, average move=6.113um
        Move for wirelength. considered=254, filtered=254, permitted=92, cannotCompute=2, computed=90, moveTooSmall=76, resolved=0, predictFail=35, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=59, ignoredLeafDriver=129, worse=250, accepted=4
        Max accepted move=5.600um, total accepted move=17.500um, average move=4.375um
        Legalizer API calls during this step: 1025 succeeded with high effort: 1025 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.5 real=0:00:01.5)
      Global shorten wires A1...
        Legalizer API calls during this step: 249 succeeded with high effort: 249 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=254, filtered=254, permitted=92, cannotCompute=40, computed=52, moveTooSmall=127, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=13, ignoredLeafDriver=129, worse=67, accepted=5
        Max accepted move=10.780um, total accepted move=28.280um, average move=5.656um
        Move for wirelength. considered=254, filtered=254, permitted=92, cannotCompute=41, computed=51, moveTooSmall=127, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=16, ignoredLeafDriver=129, worse=69, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 174 succeeded with high effort: 174 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.4 real=0:00:00.4)
      Global shorten wires B...
        Legalizer API calls during this step: 814 succeeded with high effort: 814 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.6 real=0:00:00.6)
      Move For Wirelength - branch...
        Move for wirelength. considered=254, filtered=254, permitted=92, cannotCompute=0, computed=92, moveTooSmall=0, resolved=0, predictFail=6, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=0, ignoredLeafDriver=129, worse=142, accepted=8
        Max accepted move=1.540um, total accepted move=4.900um, average move=0.613um
        Move for wirelength. considered=254, filtered=254, permitted=92, cannotCompute=78, computed=14, moveTooSmall=0, resolved=0, predictFail=209, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=0, ignoredLeafDriver=129, worse=18, accepted=3
        Max accepted move=1.400um, total accepted move=1.960um, average move=0.653um
        Move for wirelength. considered=254, filtered=254, permitted=92, cannotCompute=83, computed=9, moveTooSmall=0, resolved=0, predictFail=227, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=0, ignoredLeafDriver=129, worse=8, accepted=1
        Max accepted move=0.140um, total accepted move=0.140um, average move=0.140um
        Legalizer API calls during this step: 201 succeeded with high effort: 201 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.3 real=0:00:00.3)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=189, i=0, icg=63, dcg=1, l=0, total=253
        sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
        misc counts      : r=1, pp=33
        cell areas       : b=272.362um^2, i=0.000um^2, icg=519.086um^2, dcg=10.584um^2, l=0.000um^2, total=802.032um^2
        cell capacitance : b=0.164pF, i=0.000pF, icg=0.158pF, dcg=0.007pF, l=0.000pF, total=0.329pF
        sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
        wire capacitance : top=0.000pF, trunk=0.537pF, leaf=1.212pF, total=1.750pF
        wire lengths     : top=0.000um, trunk=5475.468um, leaf=14068.356um, total=19543.824um
        hp wire lengths  : top=0.000um, trunk=5373.480um, leaf=8271.550um, total=13645.030um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.150ns count=124 avg=0.075ns sd=0.041ns min=0.025ns max=0.149ns {72 <= 0.090ns, 29 <= 0.120ns, 11 <= 0.135ns, 8 <= 0.142ns, 4 <= 0.150ns}
        Leaf  : target=0.150ns count=130 avg=0.114ns sd=0.023ns min=0.019ns max=0.150ns {16 <= 0.090ns, 56 <= 0.120ns, 41 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 2 BUFFXD8BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 2 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 28 BUFFXD0BWP12T40M1P: 40 
         ICGs: CKLNQD16BWP12T40M1P: 31 CKLNQD8BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 1 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 29 
         DCGs: AN2XD16BWP12T40M1P: 1 
      Window Outage Statistics {Sinks: 1920; Under-delay Violations: 16 {Worst: 0.014ns, Mean: 0.005ns, Total: 0.085ns}; Over-delay Violations: 31 {Worst: 0.004ns, Mean: 0.003ns, Total: 0.097ns}}
      Legalizer API calls during this step: 2715 succeeded with high effort: 2715 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:03.1 real=0:00:03.1)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 255 , Succeeded = 41 , Constraints Broken = 180 , CannotMove = 34 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.3 real=0:00:00.3)
    Optimizing orientation done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=189, i=0, icg=63, dcg=1, l=0, total=253
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=272.362um^2, i=0.000um^2, icg=519.086um^2, dcg=10.584um^2, l=0.000um^2, total=802.032um^2
      cell capacitance : b=0.164pF, i=0.000pF, icg=0.158pF, dcg=0.007pF, l=0.000pF, total=0.329pF
      sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.534pF, leaf=1.212pF, total=1.746pF
      wire lengths     : top=0.000um, trunk=5445.857um, leaf=14063.735um, total=19509.592um
      hp wire lengths  : top=0.000um, trunk=5373.480um, leaf=8271.550um, total=13645.030um
    Clock DAG net violations after 'Wire Opt OverFix':
      Fanout : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.150ns count=124 avg=0.075ns sd=0.040ns min=0.025ns max=0.149ns {73 <= 0.090ns, 28 <= 0.120ns, 11 <= 0.135ns, 9 <= 0.142ns, 3 <= 0.150ns}
      Leaf  : target=0.150ns count=130 avg=0.114ns sd=0.023ns min=0.019ns max=0.150ns {16 <= 0.090ns, 57 <= 0.120ns, 40 <= 0.135ns, 11 <= 0.142ns, 6 <= 0.150ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 2 BUFFXD8BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 2 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 28 BUFFXD0BWP12T40M1P: 40 
       ICGs: CKLNQD16BWP12T40M1P: 31 CKLNQD8BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 1 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 29 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Window Outage Statistics {Sinks: 1920; Under-delay Violations: 30 {Worst: 0.014ns, Mean: 0.003ns, Total: 0.101ns}; Over-delay Violations: 30 {Worst: 0.004ns, Mean: 0.003ns, Total: 0.095ns}}
    Legalizer API calls during this step: 2715 succeeded with high effort: 2715 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:03.6 real=0:00:03.6)
  Total capacitance is (rise=3.932pF fall=4.009pF), of which (rise=1.746pF fall=1.746pF) is wire, and (rise=2.186pF fall=2.263pF) is gate.
  Stage::Polishing done. (took cpu=0:00:18.2 real=0:00:18.2)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 253 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (1:50:00 mem=2472.5M) ***
Total net bbox length = 2.641e+05 (1.303e+05 1.338e+05) (ext = 1.100e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2472.5MB
Summary Report:
Instances move: 0 (out of 15181 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.641e+05 (1.303e+05 1.338e+05) (ext = 1.100e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2472.5MB
*** Finished refinePlace (1:50:00 mem=2472.5M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2173).
  Restoring pStatusCts on 253 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:01.0 real=0:00:01.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:28.2 real=0:00:28.2)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       254 (unrouted=254, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 17563 (unrouted=2529, trialRouted=12086, noStatus=2948, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2474, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 254 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 254 nets for routing of which 254 have one or more fixed wires.
(ccopt eGR): Start to route 254 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 21432 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 17193
[NR-eGR] #PG Blockages       : 21432
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 15341 nets ( ignored 15087 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 254 clock nets ( 254 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: default_2x_space  Nets: 124
[NR-eGR] Rule id: 1  Rule name: default_2x_space  Nets: 130
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 254 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.26% H + 0.04% V. EstWL: 2.035488e+04um
[NR-eGR] Create a new net group with 63 nets and layer range [2, 6]
[NR-eGR] Layer group 2: route 63 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.539152e+04um
[NR-eGR] Create a new net group with 14 nets and layer range [2, 8]
[NR-eGR] Layer group 3: route 14 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.635248e+04um
[NR-eGR] Create a new net group with 5 nets and layer range [2, 10]
[NR-eGR] Layer group 4: route 5 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.674560e+04um
[NR-eGR] Create a new net group with 5 nets and layer range [2, 11]
[NR-eGR] Layer group 5: route 5 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.714040e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         9( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         8( 0.03%)         1( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)       101( 0.37%)        38( 0.14%)        16( 0.06%)   ( 0.57%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       118( 0.04%)        39( 0.01%)        16( 0.01%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1H)             0   47305 
[NR-eGR]  M2   (2V)         71826   67056 
[NR-eGR]  M3   (3H)         84643   12305 
[NR-eGR]  M4   (4V)         49249    9958 
[NR-eGR]  M5   (5H)         45037    1975 
[NR-eGR]  M6   (6V)         12975     909 
[NR-eGR]  M7   (7H)           619     838 
[NR-eGR]  M8   (8V)           132     830 
[NR-eGR]  M9   (9H)          6465    1176 
[NR-eGR]  M10  (10V)         6045      16 
[NR-eGR]  AP   (11H)           33       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total       277026  142368 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 264096um
[NR-eGR] Total length: 277026um, number of vias: 142368
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 19920um, number of vias: 8455
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1H)             0  2426 
[NR-eGR]  M2   (2V)          1157  2803 
[NR-eGR]  M3   (3H)          7278  2169 
[NR-eGR]  M4   (4V)          7294   660 
[NR-eGR]  M5   (5H)          2669   343 
[NR-eGR]  M6   (6V)          1281    46 
[NR-eGR]  M7   (7H)           217     8 
[NR-eGR]  M8   (8V)            24     0 
[NR-eGR]  M9   (9H)             0     0 
[NR-eGR]  M10  (10V)            0     0 
[NR-eGR]  AP   (11H)            0     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total        19920  8455 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13882um
[NR-eGR] Total length: 19920um, number of vias: 8455
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 19920um, number of vias: 8455
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.89 sec, Real: 0.89 sec, Curr Mem: 2484.62 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:01.0 real=0:00:01.0)
      Routing using eGR only done.
Net route status summary:
  Clock:       254 (unrouted=0, trialRouted=0, noStatus=0, routed=254, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 17563 (unrouted=2529, trialRouted=12086, noStatus=2948, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2474, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.1 real=0:00:01.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'ibex_core' of instances=15181 and nets=17817 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ibex_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2484.617M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Detected clock skew data from CCOPT
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for default:both.late...
        Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reset bufferability constraints done. (took cpu=0:00:00.2 real=0:00:00.2)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=189, i=0, icg=63, dcg=1, l=0, total=253
          sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
          misc counts      : r=1, pp=33
          cell areas       : b=272.362um^2, i=0.000um^2, icg=519.086um^2, dcg=10.584um^2, l=0.000um^2, total=802.032um^2
          cell capacitance : b=0.164pF, i=0.000pF, icg=0.158pF, dcg=0.007pF, l=0.000pF, total=0.329pF
          sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.564pF, leaf=1.232pF, total=1.796pF
          wire lengths     : top=0.000um, trunk=5612.740um, leaf=14306.815um, total=19919.555um
          hp wire lengths  : top=0.000um, trunk=5373.480um, leaf=8271.550um, total=13645.030um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=7, worst=[0.070ns, 0.012ns, 0.008ns, 0.008ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.015ns sd=0.025ns sum=0.103ns
          Fanout               : {count=1, worst=[15]} avg=15 sd=0 sum=15
          Capacitance          : {count=1, worst=[0.132pF]} avg=0.132pF sd=0.000pF sum=0.132pF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.150ns count=124 avg=0.078ns sd=0.044ns min=0.026ns max=0.220ns {73 <= 0.090ns, 23 <= 0.120ns, 10 <= 0.135ns, 11 <= 0.142ns, 2 <= 0.150ns} {1 <= 0.158ns, 3 <= 0.165ns, 0 <= 0.180ns, 1 <= 0.225ns, 0 > 0.225ns}
          Leaf  : target=0.150ns count=130 avg=0.114ns sd=0.023ns min=0.019ns max=0.151ns {16 <= 0.090ns, 53 <= 0.120ns, 43 <= 0.135ns, 10 <= 0.142ns, 6 <= 0.150ns} {2 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 2 BUFFXD8BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 2 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 28 BUFFXD0BWP12T40M1P: 40 
           ICGs: CKLNQD16BWP12T40M1P: 31 CKLNQD8BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 1 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 29 
           DCGs: AN2XD16BWP12T40M1P: 1 
        Window Outage Statistics {Sinks: 1920; Under-delay Violations: 16 {Worst: 0.008ns, Mean: 0.004ns, Total: 0.065ns}; Over-delay Violations: 78 {Worst: 0.036ns, Mean: 0.013ns, Total: 1.016ns}}
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         5
            Processed:             5
            Moved (slew improved): 0
            Moved (slew fixed):    3
            Not moved:             2
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=189, i=0, icg=63, dcg=1, l=0, total=253
            sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
            misc counts      : r=1, pp=33
            cell areas       : b=272.362um^2, i=0.000um^2, icg=519.086um^2, dcg=10.584um^2, l=0.000um^2, total=802.032um^2
            cell capacitance : b=0.164pF, i=0.000pF, icg=0.158pF, dcg=0.007pF, l=0.000pF, total=0.329pF
            sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
            wire capacitance : top=0.000pF, trunk=0.565pF, leaf=1.232pF, total=1.797pF
            wire lengths     : top=0.000um, trunk=5612.740um, leaf=14306.815um, total=19919.555um
            hp wire lengths  : top=0.000um, trunk=5386.920um, leaf=8271.550um, total=13658.470um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=4, worst=[0.070ns, 0.008ns, 0.001ns, 0.001ns]} avg=0.020ns sd=0.034ns sum=0.081ns
            Fanout               : {count=1, worst=[15]} avg=15 sd=0 sum=15
            Capacitance          : {count=1, worst=[0.132pF]} avg=0.132pF sd=0.000pF sum=0.132pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.150ns count=124 avg=0.077ns sd=0.043ns min=0.026ns max=0.220ns {74 <= 0.090ns, 23 <= 0.120ns, 11 <= 0.135ns, 12 <= 0.142ns, 2 <= 0.150ns} {0 <= 0.158ns, 1 <= 0.165ns, 0 <= 0.180ns, 1 <= 0.225ns, 0 > 0.225ns}
            Leaf  : target=0.150ns count=130 avg=0.114ns sd=0.023ns min=0.019ns max=0.151ns {16 <= 0.090ns, 53 <= 0.120ns, 43 <= 0.135ns, 10 <= 0.142ns, 6 <= 0.150ns} {2 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 2 BUFFXD8BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 2 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 28 BUFFXD0BWP12T40M1P: 40 
             ICGs: CKLNQD16BWP12T40M1P: 31 CKLNQD8BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 1 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 29 
             DCGs: AN2XD16BWP12T40M1P: 1 
          Window Outage Statistics {Sinks: 1920; Under-delay Violations: 31 {Worst: 0.020ns, Mean: 0.006ns, Total: 0.195ns}; Over-delay Violations: 51 {Worst: 0.021ns, Mean: 0.009ns, Total: 0.477ns}}
          Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.2 real=0:00:00.2)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          No valid skewGroupMode. Not removing long paths
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 7, numUnchanged = 109, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 83, numSkippedDueToCloseToSkewTarget = 55
          CCOpt-eGRPC Downsizing: considered: 116, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 116, unsuccessful: 0, sized: 7
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 2, numUnchanged = 5, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 7, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 2
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 2, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 2
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 2, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 2
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 2
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=189, i=0, icg=63, dcg=1, l=0, total=253
            sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
            misc counts      : r=1, pp=33
            cell areas       : b=272.362um^2, i=0.000um^2, icg=497.448um^2, dcg=10.584um^2, l=0.000um^2, total=780.394um^2
            cell capacitance : b=0.164pF, i=0.000pF, icg=0.150pF, dcg=0.007pF, l=0.000pF, total=0.321pF
            sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
            wire capacitance : top=0.000pF, trunk=0.565pF, leaf=1.232pF, total=1.797pF
            wire lengths     : top=0.000um, trunk=5612.740um, leaf=14306.815um, total=19919.555um
            hp wire lengths  : top=0.000um, trunk=5386.920um, leaf=8271.550um, total=13658.470um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=4, worst=[0.070ns, 0.008ns, 0.001ns, 0.001ns]} avg=0.020ns sd=0.034ns sum=0.081ns
            Fanout               : {count=1, worst=[15]} avg=15 sd=0 sum=15
            Capacitance          : {count=1, worst=[0.124pF]} avg=0.124pF sd=0.000pF sum=0.124pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.150ns count=124 avg=0.077ns sd=0.043ns min=0.025ns max=0.220ns {74 <= 0.090ns, 23 <= 0.120ns, 11 <= 0.135ns, 12 <= 0.142ns, 2 <= 0.150ns} {0 <= 0.158ns, 1 <= 0.165ns, 0 <= 0.180ns, 1 <= 0.225ns, 0 > 0.225ns}
            Leaf  : target=0.150ns count=130 avg=0.114ns sd=0.023ns min=0.019ns max=0.151ns {16 <= 0.090ns, 53 <= 0.120ns, 43 <= 0.135ns, 10 <= 0.142ns, 6 <= 0.150ns} {2 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 2 BUFFXD8BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 2 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 28 BUFFXD0BWP12T40M1P: 40 
             ICGs: CKLNQD16BWP12T40M1P: 24 CKLNQD12BWP12T40M1P: 5 CKLNQD8BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 3 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 29 
             DCGs: AN2XD16BWP12T40M1P: 1 
          Window Outage Statistics {Sinks: 1920; Under-delay Violations: 40 {Worst: 0.018ns, Mean: 0.006ns, Total: 0.251ns}; Over-delay Violations: 46 {Worst: 0.018ns, Mean: 0.008ns, Total: 0.348ns}}
          Legalizer API calls during this step: 155 succeeded with high effort: 155 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.8 real=0:00:00.8)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 254, tested: 254, violation detected: 5, violation ignored (due to small violation): 2, cannot run: 1, attempted: 2, unsuccessful: 0, sized: 1
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          ---------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
          ---------------------------------------------------------------------------------------------------------------------------
          top                0                    0                   0            0                    0                   0
          trunk              2 [100.0%]           1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
          leaf               0                    0                   0            0                    0                   0
          ---------------------------------------------------------------------------------------------------------------------------
          Total              2 [100.0%]           1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
          ---------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 9.408um^2 (1.206%)
          Max. move: 6.720um (gen_regfile_ff.register_file_i/CTS_cdb_buf_00340), Min. move: 0.000um, Avg. move: 3.360um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=189, i=0, icg=63, dcg=1, l=0, total=253
            sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
            misc counts      : r=1, pp=33
            cell areas       : b=281.770um^2, i=0.000um^2, icg=497.448um^2, dcg=10.584um^2, l=0.000um^2, total=789.802um^2
            cell capacitance : b=0.169pF, i=0.000pF, icg=0.150pF, dcg=0.007pF, l=0.000pF, total=0.326pF
            sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
            wire capacitance : top=0.000pF, trunk=0.565pF, leaf=1.232pF, total=1.797pF
            wire lengths     : top=0.000um, trunk=5612.740um, leaf=14306.815um, total=19919.555um
            hp wire lengths  : top=0.000um, trunk=5386.920um, leaf=8271.550um, total=13658.470um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=4, worst=[0.046ns, 0.008ns, 0.001ns, 0.001ns]} avg=0.014ns sd=0.021ns sum=0.056ns
            Fanout               : {count=1, worst=[15]} avg=15 sd=0 sum=15
            Capacitance          : {count=1, worst=[0.124pF]} avg=0.124pF sd=0.000pF sum=0.124pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.150ns count=124 avg=0.076ns sd=0.042ns min=0.025ns max=0.196ns {75 <= 0.090ns, 22 <= 0.120ns, 11 <= 0.135ns, 12 <= 0.142ns, 2 <= 0.150ns} {0 <= 0.158ns, 1 <= 0.165ns, 0 <= 0.180ns, 1 <= 0.225ns, 0 > 0.225ns}
            Leaf  : target=0.150ns count=130 avg=0.114ns sd=0.023ns min=0.019ns max=0.151ns {16 <= 0.090ns, 53 <= 0.120ns, 43 <= 0.135ns, 10 <= 0.142ns, 6 <= 0.150ns} {2 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUFFD24BWP12T40M1P: 1 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 2 BUFFXD8BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 2 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 27 BUFFXD0BWP12T40M1P: 40 
             ICGs: CKLNQD16BWP12T40M1P: 24 CKLNQD12BWP12T40M1P: 5 CKLNQD8BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 3 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 29 
             DCGs: AN2XD16BWP12T40M1P: 1 
          Window Outage Statistics {Sinks: 1920; Under-delay Violations: 52 {Worst: 0.018ns, Mean: 0.007ns, Total: 0.348ns}; Over-delay Violations: 30 {Worst: 0.012ns, Mean: 0.007ns, Total: 0.216ns}}
          Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=3, unsuccessful=0, alreadyClose=0, noImprovementFound=3, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Cloning clock nodes to reduce slew violations....
        Cloning results : Attempted = 1 , succeeded = 1 , unsuccessful = 0 , skipped = 0 , ignored = 0
        Fanout results : attempted = 2 ,succeeded = 2 ,unsuccessful = 0 ,skipped = 0
        Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=190, i=0, icg=63, dcg=1, l=0, total=254
          sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
          misc counts      : r=1, pp=33
          cell areas       : b=282.710um^2, i=0.000um^2, icg=497.448um^2, dcg=10.584um^2, l=0.000um^2, total=790.742um^2
          cell capacitance : b=0.170pF, i=0.000pF, icg=0.150pF, dcg=0.007pF, l=0.000pF, total=0.327pF
          sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.584pF, leaf=1.232pF, total=1.816pF
          wire lengths     : top=0.000um, trunk=5653.445um, leaf=14306.815um, total=19960.260um
          hp wire lengths  : top=0.000um, trunk=5427.800um, leaf=8271.550um, total=13699.350um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=4, worst=[0.164ns, 0.046ns, 0.001ns, 0.001ns]} avg=0.053ns sd=0.077ns sum=0.212ns
          Fanout               : {count=1, worst=[15]} avg=15 sd=0 sum=15
          Capacitance          : {count=1, worst=[0.124pF]} avg=0.124pF sd=0.000pF sum=0.124pF
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.150ns count=125 avg=0.077ns sd=0.047ns min=0.025ns max=0.314ns {76 <= 0.090ns, 22 <= 0.120ns, 11 <= 0.135ns, 12 <= 0.142ns, 2 <= 0.150ns} {0 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 1 <= 0.225ns, 1 > 0.225ns}
          Leaf  : target=0.150ns count=130 avg=0.114ns sd=0.023ns min=0.019ns max=0.151ns {16 <= 0.090ns, 53 <= 0.120ns, 43 <= 0.135ns, 10 <= 0.142ns, 6 <= 0.150ns} {2 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUFFD24BWP12T40M1P: 1 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 2 BUFFXD8BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 2 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 28 BUFFXD0BWP12T40M1P: 40 
           ICGs: CKLNQD16BWP12T40M1P: 24 CKLNQD12BWP12T40M1P: 5 CKLNQD8BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 3 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 29 
           DCGs: AN2XD16BWP12T40M1P: 1 
        Window Outage Statistics {Sinks: 1920; Under-delay Violations: 64 {Worst: 0.031ns, Mean: 0.009ns, Total: 0.594ns}; Over-delay Violations: 44 {Worst: 0.088ns, Mean: 0.026ns, Total: 1.162ns}}
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 254 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (1:50:05 mem=2518.8M) ***
Total net bbox length = 2.641e+05 (1.303e+05 1.338e+05) (ext = 1.100e+04)
Move report: Detail placement moves 10142 insts, mean move: 1.58 um, max move: 28.42 um 
	Max move on inst (gen_regfile_ff.register_file_i/g26085): (231.28, 132.58) --> (202.86, 132.58)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2534.8MB
Summary Report:
Instances move: 10142 (out of 15182 movable)
Instances flipped: 0
Mean displacement: 1.58 um
Max displacement: 28.42 um (Instance: gen_regfile_ff.register_file_i/g26085) (231.28, 132.58) -> (202.86, 132.58)
	Length: 4 sites, height: 1 rows, site name: core12T, cell type: ND2D1BWP12T40M1P
Total net bbox length = 2.710e+05 (1.342e+05 1.368e+05) (ext = 1.100e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2534.8MB
*** Finished refinePlace (1:50:06 mem=2534.8M) ***
  ClockRefiner summary
  All clock instances: Moved 1146, flipped 178 and cell swapped 0 (out of a total of 2174).
  The largest move was 15.8 um for gen_regfile_ff.register_file_i/rf_reg_q_reg[1015].
  Restoring pStatusCts on 254 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.7 real=0:00:01.7)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:05.8 real=0:00:05.8)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       255 (unrouted=0, trialRouted=0, noStatus=0, routed=255, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 17563 (unrouted=2529, trialRouted=12086, noStatus=2948, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2474, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 255 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 255 nets for routing of which 255 have one or more fixed wires.
(ccopt eGR): Start to route 255 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 21432 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 17193
[NR-eGR] #PG Blockages       : 21432
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 15342 nets ( ignored 15087 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 255 clock nets ( 255 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: default_2x_space  Nets: 125
[NR-eGR] Rule id: 1  Rule name: default_2x_space  Nets: 130
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 255 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.22% H + 0.04% V. EstWL: 2.053800e+04um
[NR-eGR] Create a new net group with 53 nets and layer range [2, 6]
[NR-eGR] Layer group 2: route 53 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 2.539824e+04um
[NR-eGR] Create a new net group with 12 nets and layer range [2, 8]
[NR-eGR] Layer group 3: route 12 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.697408e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [2, 10]
[NR-eGR] Layer group 4: route 3 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.721096e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [2, 11]
[NR-eGR] Layer group 5: route 3 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.746296e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         7( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5 ( 5)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6 ( 6)       166( 0.61%)        90( 0.33%)         3( 0.01%)   ( 0.94%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       179( 0.07%)        90( 0.03%)         3( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1H)             0   47307 
[NR-eGR]  M2   (2V)         71733   67028 
[NR-eGR]  M3   (3H)         84819   12353 
[NR-eGR]  M4   (4V)         49239    9974 
[NR-eGR]  M5   (5H)         45020    1986 
[NR-eGR]  M6   (6V)         13207     902 
[NR-eGR]  M7   (7H)           562     838 
[NR-eGR]  M8   (8V)           136     830 
[NR-eGR]  M9   (9H)          6465    1176 
[NR-eGR]  M10  (10V)         6045      16 
[NR-eGR]  AP   (11H)           33       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total       277260  142410 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 271011um
[NR-eGR] Total length: 277260um, number of vias: 142410
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 20154um, number of vias: 8497
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1H)             0  2428 
[NR-eGR]  M2   (2V)          1064  2775 
[NR-eGR]  M3   (3H)          7454  2217 
[NR-eGR]  M4   (4V)          7284   676 
[NR-eGR]  M5   (5H)          2652   354 
[NR-eGR]  M6   (6V)          1513    39 
[NR-eGR]  M7   (7H)           160     8 
[NR-eGR]  M8   (8V)            28     0 
[NR-eGR]  M9   (9H)             0     0 
[NR-eGR]  M10  (10V)            0     0 
[NR-eGR]  AP   (11H)            0     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total        20154  8497 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 14111um
[NR-eGR] Total length: 20154um, number of vias: 8497
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 20154um, number of vias: 8497
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.86 sec, Real: 0.87 sec, Curr Mem: 2500.96 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:01.0 real=0:00:01.0)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 255 clock nets with NanoRoute.
  0 nets are default rule and 255 are default_2x_space.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=08/09 21:20:55, mem=2141.0M)

globalDetailRoute

#Start globalDetailRoute on Fri Aug  9 21:20:55 2024
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=255)
#num needed restored net=0
#need_extraction net=0 (total=17818)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 255
#Total wire length = 20154 um.
#Total half perimeter of net bounding box = 14321 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 1064 um.
#Total wire length on LAYER M3 = 7454 um.
#Total wire length on LAYER M4 = 7284 um.
#Total wire length on LAYER M5 = 2652 um.
#Total wire length on LAYER M6 = 1513 um.
#Total wire length on LAYER M7 = 160 um.
#Total wire length on LAYER M8 = 28 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER M10 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 8497
#Up-Via Summary (total 8497):
#           
#-----------------------
# M1               2428
# M2               2775
# M3               2217
# M4                676
# M5                354
# M6                 39
# M7                  8
#-----------------------
#                  8497 
#
#Start routing data preparation on Fri Aug  9 21:20:55 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.990.
#Voltage range [0.000 - 0.990] has 17747 nets.
#Voltage range [0.000 - 0.000] has 70 nets.
#Voltage range [0.990 - 0.990] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M2           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M3           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M4           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M5           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M6           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M7           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M8           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M9           H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# M10          V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# AP           H   Track-Pitch = 5.00000    Line-2-Via Pitch = 5.00000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2193.90 (MB), peak = 2275.57 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:03:05, elapsed time = 00:03:05, memory = 2344.39 (MB), peak = 2344.39 (MB)
#
#Connectivity extraction summary:
#255 routed net(s) are imported.
#2474 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2729.
#
#Data initialization: cpu:00:03:05, real:00:03:05, mem:2.3 GB, peak:2.3 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     9326 ( 2         pin),   3250 ( 3         pin),    989 ( 4         pin),
#      602 ( 5         pin),    247 ( 6         pin),    196 ( 7         pin),
#      140 ( 8         pin),     88 ( 9         pin),    342 (10-19      pin),
#       83 (20-29      pin),     70 (30-39      pin),      5 (40-49      pin),
#        3 (50-59      pin),      2 (60-69      pin),      1 (1600-1699  pin),
#        0 (>=2000     pin).
#Total: 17818 nets, 15344 non-trivial nets, 255 fully global routed, 255 clocks,
#       2 tie-nets, 255 nets have nondefault rule, 125 nets have shield rule,
#       125 nets have extra space,
#       15344 nets (15089 automatically) have layer range, 255 nets have weight,
#       255 nets have avoid detour, 255 nets have priority.
#
#  Rule                    #net     #shield    Pref.Layer
#--------------------------------------------------------
#  default_2x_space         255         125      [ 2,  4]
#
#Nets in 2 layer ranges:
#   (------, 10 M10)*:    15089 (98.3%)
#   ( 2 M2 ,  4 M4 ) :      255 ( 1.7%)
#
#255 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.3 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 17.23 (MB)
#Total memory = 2386.84 (MB)
#Peak memory = 2386.88 (MB)
#End Line Assignment: cpu:00:00:02, real:00:00:02, mem:2.3 GB, peak:2.3 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 5592
#  Total number of overlap segments     =    2 (  0.0%)
#  Total number of assigned segments    = 3224 ( 57.7%)
#  Total number of shifted segments     =  155 (  2.8%)
#  Average movement of shifted segments =    5.74 tracks
#
#  Total number of overlaps             =    3
#  Total length of overlaps             =    7 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 255
#Total wire length = 20098 um.
#Total half perimeter of net bounding box = 14321 um.
#Total wire length on LAYER M1 = 18 um.
#Total wire length on LAYER M2 = 1473 um.
#Total wire length on LAYER M3 = 7421 um.
#Total wire length on LAYER M4 = 7003 um.
#Total wire length on LAYER M5 = 2568 um.
#Total wire length on LAYER M6 = 1437 um.
#Total wire length on LAYER M7 = 151 um.
#Total wire length on LAYER M8 = 26 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER M10 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 7741
#Up-Via Summary (total 7741):
#           
#-----------------------
# M1               2428
# M2               2576
# M3               1793
# M4                600
# M5                302
# M6                 34
# M7                  8
#-----------------------
#                  7741 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:03:07
#Elapsed time = 00:03:07
#Increased memory = 238.69 (MB)
#Total memory = 2380.47 (MB)
#Peak memory = 2387.53 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            1        3        4
#	Totals        1        3        4
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 2388.22 (MB), peak = 2444.70 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2389.88 (MB), peak = 2444.70 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 255
#Total wire length = 20216 um.
#Total half perimeter of net bounding box = 14321 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 1355 um.
#Total wire length on LAYER M3 = 7549 um.
#Total wire length on LAYER M4 = 7192 um.
#Total wire length on LAYER M5 = 2585 um.
#Total wire length on LAYER M6 = 1394 um.
#Total wire length on LAYER M7 = 127 um.
#Total wire length on LAYER M8 = 11 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER M10 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 7725
#Total number of multi-cut vias = 36 (  0.5%)
#Total number of single cut vias = 7689 ( 99.5%)
#Up-Via Summary (total 7725):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              2391 ( 98.5%)        36 (  1.5%)       2427
# M2              2526 (100.0%)         0 (  0.0%)       2526
# M3              1923 (100.0%)         0 (  0.0%)       1923
# M4               567 (100.0%)         0 (  0.0%)        567
# M5               252 (100.0%)         0 (  0.0%)        252
# M6                26 (100.0%)         0 (  0.0%)         26
# M7                 4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                 7689 ( 99.5%)        36 (  0.5%)       7725 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:32
#Elapsed time = 00:00:32
#Increased memory = 9.32 (MB)
#Total memory = 2389.89 (MB)
#Peak memory = 2444.70 (MB)
#Analyzing shielding information. 
#  Total shield net = 125 (one-side = 0, hf = 0 ), 125 nets need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2389.98 (MB), peak = 2444.70 (MB)
#  Start shielding step 2 
#    Inner loop #1
#    Inner loop #2
#    Inner loop #3
#  Finished shielding step 2:   cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2390.22 (MB), peak = 2444.70 (MB)
#  Start shielding step 3
#    Start loop 1
#WARNING (NRDR-353) Added auto right way tracks near area ( 247.79950 50.46950 251.99950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 243.59950 50.46950 247.79950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 235.19950 50.46950 239.39950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 230.99950 50.46950 235.19950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 243.59950 75.66950 247.79950 79.86950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 16.79950 180.66950 20.99950 184.86950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 20.99950 180.66950 25.19950 184.86950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 205.79950 50.46950 209.99950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 201.59950 50.46950 205.79950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 251.99950 105.06950 256.19950 109.26950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 88.19950 235.26950 92.39950 239.46950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 92.39950 235.26950 96.59950 239.46950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 243.59950 105.06950 247.79950 109.26950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 235.19950 105.06950 239.39950 109.26950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 33.59950 155.46950 37.79950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 37.79950 155.46950 41.99950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 272.99950 155.46950 277.19950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 247.79950 130.26950 251.99950 134.46950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 268.79950 155.46950 272.99950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 67.19950 180.66950 71.39950 184.86950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (EMS-27) Message (NRDR-353) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#    Finished loop 1 cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2390.23 (MB), peak = 2444.70 (MB)
#  Finished shielding step 3: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2390.23 (MB), peak = 2444.70 (MB)
#  Start shielding step 4
#    Inner loop #1
#  Finished shielding step 4:   cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2390.25 (MB), peak = 2444.70 (MB)
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2390.25 (MB), peak = 2444.70 (MB)
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 125
#Number of nets reported: 125
#Number of nets without shielding: 0
#Average ratio                   : 0.928
#
#Name   Average Length     Shield    Ratio
#   M1:           0.0        0.0     1.000
#   M2:           1.0        1.6     0.811
#   M3:          15.3       29.1     0.952
#   M4:          20.4       36.3     0.891
#   M5:           4.5        8.8     0.983
#   M6:           3.4        6.8     0.997
#-------------------------------------------------------------------------------
#Bottom shield layer (M1) and above: 
#Average (BotShieldLayer) ratio  : 0.928
#
#Name    Actual Length     Shield    Ratio
#   M1:           0.1        0.3     1.000
#   M2:         123.6      200.5     0.811
#   M3:        1913.4     3643.7     0.952
#   M4:        2546.3     4536.4     0.891
#   M5:         558.5     1098.2     0.983
#   M6:         426.4      850.6     0.997
#-------------------------------------------------------------------------------
#Preferred routing layer range: M2 - M6
#Average (PrefLayerOnly) ratio   : 0.928
#
#Name    Actual Length     Shield    Ratio
#   M2:         123.6      200.5     0.811
#   M3:        1913.4     3643.7     0.952
#   M4:        2546.3     4536.4     0.891
#   M5:         558.5     1098.2     0.983
#   M6:         426.4      850.6     0.997
#-------------------------------------------------------------------------------
#Done Shielding:    cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2390.29 (MB), peak = 2444.70 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:40
#Elapsed time = 00:00:40
#Increased memory = 9.82 (MB)
#Total memory = 2390.29 (MB)
#Peak memory = 2444.70 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:03:48
#Elapsed time = 00:03:47
#Increased memory = 152.20 (MB)
#Total memory = 2293.23 (MB)
#Peak memory = 2444.70 (MB)
#Number of warnings = 22
#Total number of warnings = 22
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Aug  9 21:24:42 2024
#
% End globalDetailRoute (date=08/09 21:24:42, total cpu=0:03:48, real=0:03:47, peak res=2444.7M, current mem=2292.1M)
        NanoRoute done. (took cpu=0:03:48 real=0:03:48)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 255 net(s)
Set FIXED placed status on 254 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2636.95 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 16599 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11527
[NR-eGR] #PG Blockages       : 16599
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 255  Num Prerouted Wires = 9647
[NR-eGR] Read 15342 nets ( ignored 255 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 2  Nets: 15087
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 70 net(s) in layer range [9, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.236816e+04um
[NR-eGR] Layer group 2: route 15017 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.878478e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        34( 0.12%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]      M3 ( 3)        88( 0.31%)         0( 0.00%)         0( 0.00%)   ( 0.31%) 
[NR-eGR]      M4 ( 4)       107( 0.37%)         0( 0.00%)         0( 0.00%)   ( 0.37%) 
[NR-eGR]      M5 ( 5)        11( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M6 ( 6)       100( 0.36%)        18( 0.07%)         0( 0.00%)   ( 0.43%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)        11( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]     M10 (10)        23( 0.08%)         0( 0.00%)         2( 0.01%)   ( 0.09%) 
[NR-eGR]      AP (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       374( 0.14%)        18( 0.01%)         2( 0.00%)   ( 0.15%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1H)             3   46829 
[NR-eGR]  M2   (2V)         70250   73674 
[NR-eGR]  M3   (3H)        102043   15989 
[NR-eGR]  M4   (4V)         58159    8843 
[NR-eGR]  M5   (5H)         40027    3459 
[NR-eGR]  M6   (6V)         20488    1704 
[NR-eGR]  M7   (7H)          9038    1086 
[NR-eGR]  M8   (8V)          5635     793 
[NR-eGR]  M9   (9H)          6549    1196 
[NR-eGR]  M10  (10V)         5975      31 
[NR-eGR]  AP   (11H)           65       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total       318232  153604 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 271011um
[NR-eGR] Total length: 318232um, number of vias: 153604
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.22 sec, Real: 1.22 sec, Curr Mem: 2650.17 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'ibex_core' of instances=15182 and nets=17818 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ibex_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2666.176M)
Compute RC Scale Done ...
      Route Remaining Unrouted Nets done. (took cpu=0:00:05.5 real=0:00:05.5)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       255 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=255, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 17563 (unrouted=2476, trialRouted=15087, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2474, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:03:55 real=0:03:55)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'ibex_core' of instances=15182 and nets=17818 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ibex_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2685.254M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after routing clock trees:
    cell counts      : b=190, i=0, icg=63, dcg=1, l=0, total=254
    sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
    misc counts      : r=1, pp=33
    cell areas       : b=282.710um^2, i=0.000um^2, icg=497.448um^2, dcg=10.584um^2, l=0.000um^2, total=790.742um^2
    cell capacitance : b=0.170pF, i=0.000pF, icg=0.150pF, dcg=0.007pF, l=0.000pF, total=0.327pF
    sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.541pF, leaf=1.270pF, total=1.811pF
    wire lengths     : top=0.000um, trunk=5568.360um, leaf=14647.360um, total=20215.720um
    hp wire lengths  : top=0.000um, trunk=5427.800um, leaf=8443.330um, total=13871.130um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=3, worst=[0.047ns, 0.000ns, 0.000ns]} avg=0.016ns sd=0.027ns sum=0.048ns
    Fanout               : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Capacitance          : {count=1, worst=[0.125pF]} avg=0.125pF sd=0.000pF sum=0.125pF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.150ns count=125 avg=0.075ns sd=0.041ns min=0.025ns max=0.197ns {76 <= 0.090ns, 26 <= 0.120ns, 10 <= 0.135ns, 8 <= 0.142ns, 4 <= 0.150ns} {0 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 1 <= 0.225ns, 0 > 0.225ns}
    Leaf  : target=0.150ns count=130 avg=0.115ns sd=0.024ns min=0.019ns max=0.150ns {16 <= 0.090ns, 53 <= 0.120ns, 40 <= 0.135ns, 10 <= 0.142ns, 9 <= 0.150ns} {2 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUFFD24BWP12T40M1P: 1 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 2 BUFFXD8BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 2 BUFFXD4BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 52 BUFFXD1BWP12T40M1P: 28 BUFFXD0BWP12T40M1P: 40 
     ICGs: CKLNQD16BWP12T40M1P: 24 CKLNQD12BWP12T40M1P: 5 CKLNQD8BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 3 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 29 
     DCGs: AN2XD16BWP12T40M1P: 1 
  Window Outage Statistics {Sinks: 1920; Under-delay Violations: 56 {Worst: 0.033ns, Mean: 0.010ns, Total: 0.559ns}; Over-delay Violations: 32 {Worst: 0.009ns, Mean: 0.006ns, Total: 0.185ns}}
  CCOpt::Phase::Routing done. (took cpu=0:03:56 real=0:03:56)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
    
    Detected clock skew data from CCOPT
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 255, tested: 255, violation detected: 4, violation ignored (due to small violation): 0, cannot run: 1, attempted: 3, unsuccessful: 0, sized: 2
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      ------------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
      ------------------------------------------------------------------------------------------------------------------------------
      top                0                    0                    0            0                    0                    0
      trunk              1 [33.3%]            0                    0            0                    0 (0.0%)             1 (100.0%)
      leaf               2 [66.7%]            2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
      ------------------------------------------------------------------------------------------------------------------------------
      Total              3 [100.0%]           2 (66.7%)            0            0                    2 (66.7%)            1 (33.3%)
      ------------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.941um^2 (0.119%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=190, i=0, icg=63, dcg=1, l=0, total=254
        sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
        misc counts      : r=1, pp=33
        cell areas       : b=283.651um^2, i=0.000um^2, icg=497.448um^2, dcg=10.584um^2, l=0.000um^2, total=791.683um^2
        cell capacitance : b=0.171pF, i=0.000pF, icg=0.150pF, dcg=0.007pF, l=0.000pF, total=0.327pF
        sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
        wire capacitance : top=0.000pF, trunk=0.541pF, leaf=1.270pF, total=1.811pF
        wire lengths     : top=0.000um, trunk=5568.360um, leaf=14647.360um, total=20215.720um
        hp wire lengths  : top=0.000um, trunk=5427.800um, leaf=8443.330um, total=13871.130um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=1, worst=[0.047ns]} avg=0.047ns sd=0.000ns sum=0.047ns
        Fanout               : {count=1, worst=[15]} avg=15 sd=0 sum=15
        Capacitance          : {count=1, worst=[0.125pF]} avg=0.125pF sd=0.000pF sum=0.125pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.150ns count=125 avg=0.075ns sd=0.041ns min=0.025ns max=0.197ns {76 <= 0.090ns, 25 <= 0.120ns, 11 <= 0.135ns, 8 <= 0.142ns, 4 <= 0.150ns} {0 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 1 <= 0.225ns, 0 > 0.225ns}
        Leaf  : target=0.150ns count=130 avg=0.115ns sd=0.023ns min=0.019ns max=0.149ns {16 <= 0.090ns, 55 <= 0.120ns, 40 <= 0.135ns, 10 <= 0.142ns, 9 <= 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUFFD24BWP12T40M1P: 1 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 2 BUFFXD8BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 2 BUFFXD4BWP12T40M1P: 2 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 51 BUFFXD1BWP12T40M1P: 28 BUFFXD0BWP12T40M1P: 40 
         ICGs: CKLNQD16BWP12T40M1P: 24 CKLNQD12BWP12T40M1P: 5 CKLNQD8BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 3 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 29 
         DCGs: AN2XD16BWP12T40M1P: 1 
      Window Outage Statistics {Sinks: 1920; Under-delay Violations: 60 {Worst: 0.029ns, Mean: 0.010ns, Total: 0.629ns}; Over-delay Violations: 32 {Worst: 0.009ns, Mean: 0.006ns, Total: 0.185ns}}
      Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 255, tested: 255, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 1, attempted: 1, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
      leaf               0                    0           0            0                    0                  0
      -------------------------------------------------------------------------------------------------------------------
      Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=190, i=0, icg=63, dcg=1, l=0, total=254
        sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
        misc counts      : r=1, pp=33
        cell areas       : b=283.651um^2, i=0.000um^2, icg=497.448um^2, dcg=10.584um^2, l=0.000um^2, total=791.683um^2
        cell capacitance : b=0.171pF, i=0.000pF, icg=0.150pF, dcg=0.007pF, l=0.000pF, total=0.327pF
        sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
        wire capacitance : top=0.000pF, trunk=0.541pF, leaf=1.270pF, total=1.811pF
        wire lengths     : top=0.000um, trunk=5568.360um, leaf=14647.360um, total=20215.720um
        hp wire lengths  : top=0.000um, trunk=5427.800um, leaf=8443.330um, total=13871.130um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=1, worst=[0.047ns]} avg=0.047ns sd=0.000ns sum=0.047ns
        Fanout               : {count=1, worst=[15]} avg=15 sd=0 sum=15
        Capacitance          : {count=1, worst=[0.125pF]} avg=0.125pF sd=0.000pF sum=0.125pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.150ns count=125 avg=0.075ns sd=0.041ns min=0.025ns max=0.197ns {76 <= 0.090ns, 25 <= 0.120ns, 11 <= 0.135ns, 8 <= 0.142ns, 4 <= 0.150ns} {0 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 1 <= 0.225ns, 0 > 0.225ns}
        Leaf  : target=0.150ns count=130 avg=0.115ns sd=0.023ns min=0.019ns max=0.149ns {16 <= 0.090ns, 55 <= 0.120ns, 40 <= 0.135ns, 10 <= 0.142ns, 9 <= 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUFFD24BWP12T40M1P: 1 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 2 BUFFXD8BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 2 BUFFXD4BWP12T40M1P: 2 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 51 BUFFXD1BWP12T40M1P: 28 BUFFXD0BWP12T40M1P: 40 
         ICGs: CKLNQD16BWP12T40M1P: 24 CKLNQD12BWP12T40M1P: 5 CKLNQD8BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 3 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 29 
         DCGs: AN2XD16BWP12T40M1P: 1 
      Window Outage Statistics {Sinks: 1920; Under-delay Violations: 60 {Worst: 0.029ns, Mean: 0.010ns, Total: 0.629ns}; Over-delay Violations: 32 {Worst: 0.009ns, Mean: 0.006ns, Total: 0.185ns}}
      Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 1 buffers and inverters.
    success count. Default: 0, QS: 1, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 255, nets tested: 255, nets violation detected: 2, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 2, nets unsuccessful: 1, buffered: 1
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=191, i=0, icg=63, dcg=1, l=0, total=255
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=284.592um^2, i=0.000um^2, icg=497.448um^2, dcg=10.584um^2, l=0.000um^2, total=792.624um^2
      cell capacitance : b=0.171pF, i=0.000pF, icg=0.150pF, dcg=0.007pF, l=0.000pF, total=0.328pF
      sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.543pF, leaf=1.270pF, total=1.813pF
      wire lengths     : top=0.000um, trunk=5568.360um, leaf=14647.360um, total=20215.720um
      hp wire lengths  : top=0.000um, trunk=5449.080um, leaf=8443.330um, total=13892.410um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Fanout      : {count=1, worst=[15]} avg=15 sd=0 sum=15
      Capacitance : {count=1, worst=[0.125pF]} avg=0.125pF sd=0.000pF sum=0.125pF
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.150ns count=126 avg=0.074ns sd=0.040ns min=0.024ns max=0.147ns {77 <= 0.090ns, 25 <= 0.120ns, 12 <= 0.135ns, 8 <= 0.142ns, 4 <= 0.150ns}
      Leaf  : target=0.150ns count=130 avg=0.115ns sd=0.023ns min=0.019ns max=0.149ns {16 <= 0.090ns, 55 <= 0.120ns, 40 <= 0.135ns, 10 <= 0.142ns, 9 <= 0.150ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUFFD24BWP12T40M1P: 1 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 2 BUFFXD8BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 2 BUFFXD4BWP12T40M1P: 2 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 51 BUFFXD1BWP12T40M1P: 29 BUFFXD0BWP12T40M1P: 40 
       ICGs: CKLNQD16BWP12T40M1P: 24 CKLNQD12BWP12T40M1P: 5 CKLNQD8BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 3 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 29 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Window Outage Statistics {Sinks: 1920; Under-delay Violations: 52 {Worst: 0.029ns, Mean: 0.010ns, Total: 0.514ns}; Over-delay Violations: 32 {Worst: 0.009ns, Mean: 0.006ns, Total: 0.185ns}}
    Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 255 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (1:54:03 mem=2664.4M) ***
Total net bbox length = 2.710e+05 (1.342e+05 1.368e+05) (ext = 1.100e+04)
Move report: Detail placement moves 7 insts, mean move: 6.06 um, max move: 18.62 um 
	Max move on inst (gen_regfile_ff.register_file_i/g25451): (213.22, 147.70) --> (215.04, 164.50)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2669.5MB
Summary Report:
Instances move: 7 (out of 15183 movable)
Instances flipped: 0
Mean displacement: 6.06 um
Max displacement: 18.62 um (Instance: gen_regfile_ff.register_file_i/g25451) (213.22, 147.7) -> (215.04, 164.5)
	Length: 4 sites, height: 1 rows, site name: core12T, cell type: CKND2D1BWP12T40M1P
Total net bbox length = 2.711e+05 (1.343e+05 1.368e+05) (ext = 1.100e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2669.5MB
*** Finished refinePlace (1:54:04 mem=2669.5M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2175).
    Restoring pStatusCts on 255 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.3 real=0:00:01.3)
  PostConditioning done.
Net route status summary:
  Clock:       256 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=256, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 17563 (unrouted=2476, trialRouted=15087, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2474, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after post-conditioning:
    cell counts      : b=191, i=0, icg=63, dcg=1, l=0, total=255
    sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
    misc counts      : r=1, pp=33
    cell areas       : b=284.592um^2, i=0.000um^2, icg=497.448um^2, dcg=10.584um^2, l=0.000um^2, total=792.624um^2
    cell capacitance : b=0.171pF, i=0.000pF, icg=0.150pF, dcg=0.007pF, l=0.000pF, total=0.328pF
    sink capacitance : total=1.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.543pF, leaf=1.270pF, total=1.813pF
    wire lengths     : top=0.000um, trunk=5589.340um, leaf=14647.360um, total=20236.700um
    hp wire lengths  : top=0.000um, trunk=5449.080um, leaf=8443.330um, total=13892.410um
  Clock DAG net violations after post-conditioning:
    Fanout      : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Capacitance : {count=1, worst=[0.125pF]} avg=0.125pF sd=0.000pF sum=0.125pF
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.150ns count=126 avg=0.074ns sd=0.040ns min=0.024ns max=0.147ns {77 <= 0.090ns, 25 <= 0.120ns, 12 <= 0.135ns, 8 <= 0.142ns, 4 <= 0.150ns}
    Leaf  : target=0.150ns count=130 avg=0.115ns sd=0.023ns min=0.019ns max=0.149ns {16 <= 0.090ns, 55 <= 0.120ns, 40 <= 0.135ns, 10 <= 0.142ns, 9 <= 0.150ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUFFD24BWP12T40M1P: 1 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 2 BUFFXD8BWP12T40M1P: 1 BUFFD6BWP12T40M1P: 2 BUFFXD4BWP12T40M1P: 2 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 51 BUFFXD1BWP12T40M1P: 29 BUFFXD0BWP12T40M1P: 40 
     ICGs: CKLNQD16BWP12T40M1P: 24 CKLNQD12BWP12T40M1P: 5 CKLNQD8BWP12T40M1P: 1 CKLNQD4BWP12T40M1P: 3 CKLNQD2BWP12T40M1P: 1 CKLNQD1BWP12T40M1P: 29 
     DCGs: AN2XD16BWP12T40M1P: 1 
  Window Outage Statistics {Sinks: 1920; Under-delay Violations: 52 {Worst: 0.029ns, Mean: 0.010ns, Total: 0.514ns}; Over-delay Violations: 32 {Worst: 0.009ns, Mean: 0.006ns, Total: 0.185ns}}
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:02.5 real=0:00:02.5)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------
  Cell type                 Count    Area       Capacitance
  ---------------------------------------------------------
  Buffers                    191     284.592       0.171
  Inverters                    0       0.000       0.000
  Integrated Clock Gates      63     497.448       0.150
  Discrete Clock Gates         1      10.584       0.007
  Clock Logic                  0       0.000       0.000
  All                        255     792.624       0.328
  ---------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             1919
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               1919
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      5589.340
  Leaf      14647.360
  Total     20236.700
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       5449.080
  Leaf        8443.330
  Total      13892.410
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.198    0.543    0.741
  Leaf     2.094    1.270    3.364
  Total    2.292    1.813    4.105
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  1.968     0.001       0.000      0.001    0.002
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------
  Type           Units    Count    Average    Std. Dev.    Sum       Top 10 violations
  ------------------------------------------------------------------------------------
  Fanout           -        1      15           0          15        [15]
  Capacitance    pF         1       0.125       0.000       0.125    [0.125]
  ------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                  Over Target
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.150      126      0.074       0.040      0.024    0.147    {77 <= 0.090ns, 25 <= 0.120ns, 12 <= 0.135ns, 8 <= 0.142ns, 4 <= 0.150ns}          -
  Leaf        0.150      130      0.115       0.023      0.019    0.149    {16 <= 0.090ns, 55 <= 0.120ns, 40 <= 0.135ns, 10 <= 0.142ns, 9 <= 0.150ns}         -
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------------------
  Name                   Type      Inst     Inst Area 
                                   Count    (um^2)
  ----------------------------------------------------
  BUFFD24BWP12T40M1P     buffer      1        10.349
  BUFFXD16BWP12T40M1P    buffer      1         7.997
  BUFFXD12BWP12T40M1P    buffer      2        12.230
  BUFFXD8BWP12T40M1P     buffer      1         4.234
  BUFFD6BWP12T40M1P      buffer      2         6.115
  BUFFXD4BWP12T40M1P     buffer      2         4.704
  BUFFD3BWP12T40M1P      buffer     62       102.077
  BUFFXD2BWP12T40M1P     buffer     51        71.971
  BUFFXD1BWP12T40M1P     buffer     29        27.283
  BUFFXD0BWP12T40M1P     buffer     40        37.632
  CKLNQD16BWP12T40M1P    icg        24       282.240
  CKLNQD12BWP12T40M1P    icg         5        49.392
  CKLNQD8BWP12T40M1P     icg         1         7.526
  CKLNQD4BWP12T40M1P     icg         3        16.934
  CKLNQD2BWP12T40M1P     icg         1         4.939
  CKLNQD1BWP12T40M1P     icg        29       136.416
  AN2XD16BWP12T40M1P     dcg         1        10.584
  ----------------------------------------------------
  
  Window Outage Statistics {Sinks: 1920; Under-delay Violations: 52 {Worst: 0.029ns, Mean: 0.010ns, Total: 0.514ns}; Over-delay Violations: 32 {Worst: 0.009ns, Mean: 0.006ns, Total: 0.185ns}}
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Implementing clock schedule done.

Implementation violations summary
=================================

Potential slack lost in implementation : 0.038ns

----------------------------------------------
Skew group     #viols    Max early    Max late
                         (ns)         (ns)
----------------------------------------------
all              84        0.029       0.009
clk_i/mysdc      84        0.029       0.009
----------------------------------------------


Clock network insertion delays are now [0.056ns, 0.641ns] average 0.536ns std.dev 0.054ns
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2725.49)
Total number of fetched objects 15654
End delay calculation. (MEM=2763.89 CPU=0:00:04.8 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2763.89 CPU=0:00:05.6 REAL=0:00:06.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:07.0 real=0:00:07.0)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:01.4 real=0:00:01.4)
Updating latch analysis done.
CCOptDebug: After implementation: reg2cgate* WNS -0.614ns TNS -23.765ns; reg2reg* WNS -0.600ns TNS -554.971ns; HEPG WNS -0.614ns TNS -554.971ns; all paths WNS -0.722ns TNS -618.591ns; Real time 0:42:35
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:54:13.7/1:54:41.8 (1.0), mem = 2680.4M
+--------+---------+---------+---------+--------+--------+------------+--------+
|  WNS   | All WNS |   TNS   | All TNS |   M9   |  M10   | Real Time  |  Mem   |
+--------+---------+---------+---------+--------+--------+------------+--------+
|  -0.614|   -0.722| -578.700| -618.500|      69|       1|   0:00:01.0| 2680.35|
|  -0.614|   -0.722| -578.700| -618.500|      58|       0|   0:00:01.0| 2771.85|
|  -0.614|   -0.722| -578.700| -618.500|      58|       0|   0:00:01.0| 2771.85|
|  -0.614|   -0.722| -578.700| -618.500|      58|       0|   0:00:01.0| 2771.85|
+--------+---------+---------+---------+--------+--------+------------+--------+

Updated routing constraints on 12 nets.
Bottom Preferred Layer:
+-----------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    CLK     |       Rule       |
+-----------+------------+------------+------------------+
| M9 (z=9)  |         58 |          0 | default          |
+-----------+------------+------------+------------------+
| M2 (z=2)  |          0 |        256 | default_2x_space |
+-----------+------------+------------+------------------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 1:54:14.7/1:54:42.7 (1.0), mem = 2771.8M
End: GigaOpt Route Type Constraints Refinement
Begin: GigaOpt Optimization in WNS mode
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 256 nets with fixed/cover wires excluded.
Info: 256 clock nets excluded from IPO operation.
*** WnsOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 1:54:14.8/1:54:42.9 (1.0), mem = 2771.8M
*info: 2 don't touch nets excluded
*info: 256 clock nets excluded
*info: 1159 no-driver nets excluded.
*info: 256 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.722 TNS Slack -618.588 Density 91.49
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.722| -39.855|
|reg2cgate |-0.614| -23.765|
|reg2reg   |-0.601|-554.968|
|HEPG      |-0.614|-578.734|
|All Paths |-0.722|-618.588|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.614ns TNS -23.765ns; reg2reg* WNS -0.600ns TNS -554.968ns; HEPG WNS -0.614ns TNS -554.968ns; all paths WNS -0.722ns TNS -618.588ns; Real time 0:42:40
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.614|   -0.722|-578.734| -618.588|   91.49%|   0:00:00.0| 2790.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST34/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.572|   -0.674|-527.180| -563.267|   91.49%|   0:00:00.0| 2793.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[702]/D |
|  -0.564|   -0.675|-477.405| -513.665|   91.49%|   0:00:01.0| 2797.4M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST34/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.510|   -0.622|-418.159| -449.285|   91.50%|   0:00:00.0| 2797.4M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST34/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.481|   -0.590|-363.773| -392.005|   91.51%|   0:00:00.0| 2797.4M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST34/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.471|   -0.584|-345.703| -370.866|   91.52%|   0:00:01.0| 2797.4M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST34/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.461|   -0.584|-345.022| -370.180|   91.52%|   0:00:00.0| 2797.4M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST29/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.450|   -0.574|-355.953| -381.356|   91.54%|   0:00:00.0| 2803.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[702]/D |
|  -0.438|   -0.557|-331.927| -356.759|   91.54%|   0:00:01.0| 2803.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.432|   -0.562|-340.655| -366.047|   91.54%|   0:00:01.0| 2803.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.429|   -0.517|-305.629| -327.772|   91.56%|   0:00:00.0| 2803.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.420|   -0.506|-303.574| -325.165|   91.57%|   0:00:01.0| 2803.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.411|   -0.506|-302.622| -324.212|   91.57%|   0:00:00.0| 2803.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.399|   -0.506|-300.378| -321.968|   91.57%|   0:00:00.0| 2803.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.386|   -0.506|-299.410| -321.000|   91.57%|   0:00:00.0| 2803.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.373|   -0.506|-297.304| -318.840|   91.58%|   0:00:01.0| 2803.0M|    ana_wc|  reg2reg| if_stage_i/instr_rdata_id_o_reg[21]/D              |
|  -0.367|   -0.501|-253.947| -274.750|   91.59%|   0:00:00.0| 2830.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.357|   -0.490|-252.365| -272.729|   91.60%|   0:00:00.0| 2830.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.347|   -0.480|-240.976| -259.517|   91.61%|   0:00:01.0| 2830.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.337|   -0.465|-230.862| -248.663|   91.61%|   0:00:01.0| 2830.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[678]/D |
|  -0.332|   -0.465|-218.486| -236.585|   91.63%|   0:00:00.0| 2830.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.322|   -0.455|-218.368| -236.068|   91.63%|   0:00:01.0| 2830.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.319|   -0.448|-221.904| -238.752|   91.65%|   0:00:01.0| 2830.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.315|   -0.445|-209.859| -226.353|   91.67%|   0:00:00.0| 2830.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.315|   -0.435|-209.750| -225.983|   91.67%|   0:00:00.0| 2830.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.309|   -0.435|-209.407| -225.632|   91.67%|   0:00:01.0| 2830.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.303|   -0.435|-209.237| -225.095|   91.69%|   0:00:00.0| 2830.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.297|   -0.426|-204.131| -219.550|   91.73%|   0:00:01.0| 2830.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.294|   -0.424|-196.381| -211.662|   91.77%|   0:00:04.0| 2830.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.290|   -0.421|-194.677| -209.792|   91.78%|   0:00:02.0| 2830.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.289|   -0.424|-194.074| -209.271|   91.83%|   0:00:03.0| 2830.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.289|   -0.415|-196.060| -210.684|   91.85%|   0:00:02.0| 2830.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.285|   -0.414|-195.935| -210.430|   91.84%|   0:00:02.0| 2830.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.278|   -0.410|-197.201| -211.389|   91.86%|   0:00:01.0| 2830.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.279|   -0.405|-194.161| -208.225|   91.92%|   0:00:05.0| 2830.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.278|   -0.403|-194.108| -208.046|   91.92%|   0:00:03.0| 2830.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.277|   -0.409|-194.062| -208.021|   91.94%|   0:00:01.0| 2830.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.274|   -0.404|-193.142| -207.105|   91.95%|   0:00:04.0| 2849.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.273|   -0.404|-192.018| -205.991|   91.99%|   0:00:01.0| 2849.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.271|   -0.402|-192.023| -205.913|   91.99%|   0:00:01.0| 2849.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.270|   -0.402|-191.959| -205.849|   92.01%|   0:00:01.0| 2849.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.270|   -0.402|-191.823| -205.710|   92.01%|   0:00:05.0| 2835.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.270|   -0.402|-179.472| -193.295|   92.11%|   0:00:10.0| 2835.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.270|   -0.402|-177.678| -191.504|   92.18%|   0:00:05.0| 2835.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.270|   -0.402|-177.632| -191.457|   92.18%|   0:00:00.0| 2835.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.270|   -0.402|-177.632| -191.457|   92.18%|   0:00:00.0| 2835.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread Job [begin] (WnsOpt #2 / ccopt_design #1) : mem = 0.6M
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 15655
End delay calculation. (MEM=0 CPU=0:00:04.8 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.6 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:08.4 real=0:00:09.0 totSessionCpu=0:00:08.7 mem=0.0M)

------------------------------------------------------------------
     Design Initial Hold Timing
------------------------------------------------------------------

Hold views included:
 ana_wc 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.200  | -0.186  |  0.176  | -1.200  |
|           TNS (ns):| -1114.4 | -1.534  |  0.000  | -1114.4 |
|    Violating Paths:|  1734   |   13    |    0    |  1734   |
|          All Paths:|  2096   |  1923   |   64    |  1734   |
+--------------------+---------+---------+---------+---------+

Density: 92.182%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
*** QThread Job [finish] (WnsOpt #2 / ccopt_design #1) : cpu/real = 0:00:09.3/0:00:09.3 (1.0), mem = 0.0M

_______________________________________________________________________
skewClock sized 6 and inserted 3 insts
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.271|   -0.403|-170.606| -184.440|   92.18%|   0:00:17.0| 2838.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.271|   -0.403|-170.606| -184.439|   92.18%|   0:00:17.0| 2838.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.271|   -0.403|-169.830| -183.645|   92.31%|   0:00:03.0| 2838.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.271|   -0.403|-168.750| -182.565|   92.36%|   0:00:02.0| 2838.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.271|   -0.403|-168.750| -182.565|   92.36%|   0:00:00.0| 2838.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:23 real=0:01:24 mem=2838.6M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.243|   -0.403|-160.100| -182.565|   92.36%|   0:00:00.0| 2838.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[703]/D |
|  -0.227|   -0.403|-153.597| -176.062|   92.39%|   0:00:02.0| 2838.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[676]/D |
|  -0.218|   -0.403|-148.269| -170.734|   92.40%|   0:00:01.0| 2838.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[156]/D |
|  -0.204|   -0.403|-135.923| -158.389|   92.52%|   0:00:04.0| 2838.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[440]/D |
|  -0.197|   -0.403|-132.892| -155.357|   92.57%|   0:00:03.0| 2857.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[895]/D |
|  -0.188|   -0.403|-129.251| -151.717|   92.62%|   0:00:04.0| 2857.7M|    ana_wc|  reg2reg| if_stage_i/instr_rdata_id_o_reg[22]/D              |
|  -0.181|   -0.403|-117.581| -140.017|   92.70%|   0:00:05.0| 2857.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[190]/D |
|  -0.183|   -0.403|-113.722| -136.158|   92.79%|   0:00:12.0| 2857.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[895]/D |
|  -0.174|   -0.403|-113.444| -135.880|   92.82%|   0:00:01.0| 2857.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[444]/D |
|  -0.171|   -0.403|-109.204| -131.640|   92.93%|   0:00:34.0| 2876.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[153]/D |
|  -0.166|   -0.403|-105.755| -128.191|   92.98%|   0:00:08.0| 2876.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[696]/D |
|  -0.166|   -0.403|-103.626| -126.062|   93.15%|   0:00:22.0| 2876.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[893]/D |
|  -0.165|   -0.403|-103.462| -125.898|   93.19%|   0:00:02.0| 2876.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[474]/D |
|  -0.162|   -0.403|-102.252| -124.688|   93.21%|   0:00:02.0| 2876.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[696]/D |
|  -0.164|   -0.403|-101.225| -123.661|   93.29%|   0:00:04.0| 2876.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[696]/D |
|  -0.164|   -0.403|-100.895| -123.330|   93.30%|   0:00:00.0| 2876.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[696]/D |
|  -0.167|   -0.403| -97.782| -120.218|   93.75%|   0:00:17.0| 2876.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[696]/D |
|  -0.167|   -0.403| -98.013| -120.449|   94.08%|   0:00:09.0| 2876.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[696]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:11 real=0:02:10 mem=2876.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.403|   -0.403| -13.785| -120.449|   94.08%|   0:00:00.0| 2876.8M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.317|   -0.317| -12.647| -119.395|   94.24%|   0:00:09.0| 2876.8M|    ana_wc|  default| instr_addr_o[28]                                   |
|  -0.309|   -0.309| -12.578| -119.326|   94.25%|   0:00:00.0| 2876.8M|    ana_wc|  default| instr_addr_o[29]                                   |
|  -0.302|   -0.302| -12.514| -119.220|   94.26%|   0:00:01.0| 2876.8M|    ana_wc|  default| instr_addr_o[13]                                   |
|  -0.294|   -0.294| -12.350| -118.940|   94.27%|   0:00:03.0| 2876.8M|    ana_wc|  default| instr_addr_o[25]                                   |
|  -0.286|   -0.286| -12.293| -118.884|   94.29%|   0:00:00.0| 2876.8M|    ana_wc|  default| instr_addr_o[25]                                   |
|  -0.282|   -0.282| -12.201| -118.876|   94.31%|   0:00:02.0| 2876.8M|    ana_wc|  default| instr_addr_o[18]                                   |
|  -0.281|   -0.281| -12.030| -118.588|   94.32%|   0:00:03.0| 2876.8M|    ana_wc|  default| instr_addr_o[18]                                   |
|  -0.277|   -0.277| -11.951| -118.486|   94.32%|   0:00:02.0| 2876.8M|    ana_wc|  default| instr_addr_o[13]                                   |
|  -0.274|   -0.274| -11.893| -118.427|   94.32%|   0:00:02.0| 2876.8M|    ana_wc|  default| instr_addr_o[28]                                   |
|  -0.273|   -0.273| -11.793| -118.335|   94.33%|   0:00:01.0| 2876.8M|    ana_wc|  default| instr_addr_o[25]                                   |
|  -0.269|   -0.270| -11.716| -118.325|   94.34%|   0:00:00.0| 2876.8M|    ana_wc|  default| instr_addr_o[18]                                   |
|  -0.267|   -0.270| -11.662| -118.271|   94.35%|   0:00:01.0| 2876.8M|    ana_wc|  default| instr_addr_o[13]                                   |
|  -0.265|   -0.270| -11.636| -118.245|   94.35%|   0:00:00.0| 2876.8M|    ana_wc|  default| instr_addr_o[10]                                   |
|  -0.262|   -0.270| -11.590| -118.198|   94.36%|   0:00:00.0| 2876.8M|    ana_wc|  default| instr_addr_o[29]                                   |
|  -0.261|   -0.270| -11.585| -118.194|   94.36%|   0:00:01.0| 2876.8M|    ana_wc|  default| instr_addr_o[13]                                   |
|  -0.259|   -0.270| -11.538| -118.126|   94.36%|   0:00:01.0| 2876.8M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.257|   -0.270| -11.512| -118.100|   94.36%|   0:00:00.0| 2876.8M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.252|   -0.270| -11.399| -117.986|   94.37%|   0:00:01.0| 2876.8M|    ana_wc|  default| instr_addr_o[21]                                   |
|  -0.251|   -0.270| -11.314| -117.901|   94.38%|   0:00:01.0| 2876.8M|    ana_wc|  default| instr_addr_o[26]                                   |
|  -0.250|   -0.270| -11.283| -117.870|   94.39%|   0:00:03.0| 2876.8M|    ana_wc|  default| instr_addr_o[13]                                   |
|  -0.249|   -0.270| -11.196| -117.783|   94.42%|   0:00:04.0| 2876.8M|    ana_wc|  default| instr_addr_o[25]                                   |
|  -0.248|   -0.270| -11.131| -117.718|   94.46%|   0:00:00.0| 2876.8M|    ana_wc|  default| instr_addr_o[29]                                   |
|  -0.248|   -0.270| -11.099| -117.686|   94.49%|   0:00:03.0| 2876.8M|    ana_wc|  default| instr_addr_o[27]                                   |
|  -0.242|   -0.270| -11.058| -117.645|   94.50%|   0:00:01.0| 2876.8M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.238|   -0.270| -10.920| -117.508|   94.52%|   0:00:02.0| 2876.8M|    ana_wc|  default| instr_addr_o[21]                                   |
|  -0.237|   -0.270| -10.813| -117.400|   94.55%|   0:00:01.0| 2876.8M|    ana_wc|  default| instr_addr_o[17]                                   |
|  -0.237|   -0.270| -10.695| -117.282|   94.59%|   0:00:01.0| 2876.8M|    ana_wc|  default| instr_addr_o[17]                                   |
|  -0.237|   -0.270| -10.663| -117.251|   94.62%|   0:00:01.0| 2876.8M|    ana_wc|  default| instr_addr_o[13]                                   |
|  -0.235|   -0.270| -10.634| -117.222|   94.64%|   0:00:00.0| 2876.8M|    ana_wc|  default| instr_addr_o[13]                                   |
|  -0.228|   -0.270| -10.491| -117.078|   94.68%|   0:00:01.0| 2876.8M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.226|   -0.270| -10.454| -117.041|   94.70%|   0:00:01.0| 2876.8M|    ana_wc|  default| instr_addr_o[24]                                   |
|  -0.225|   -0.270| -10.394| -116.981|   94.75%|   0:00:01.0| 2876.8M|    ana_wc|  default| instr_addr_o[26]                                   |
|  -0.223|   -0.270| -10.369| -116.956|   94.75%|   0:00:03.0| 2857.8M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.221|   -0.270| -10.359| -116.946|   94.77%|   0:00:01.0| 2857.8M|    ana_wc|  default| instr_addr_o[26]                                   |
|  -0.218|   -0.270| -10.274| -116.862|   94.79%|   0:00:03.0| 2857.8M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.217|   -0.270| -10.236| -116.823|   94.80%|   0:00:02.0| 2857.8M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.217|   -0.270| -10.227| -116.814|   94.81%|   0:00:00.0| 2857.8M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.214|   -0.270| -10.204| -116.791|   94.83%|   0:00:01.0| 2857.8M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.214|   -0.270| -10.179| -116.766|   94.85%|   0:00:00.0| 2857.8M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.214|   -0.270| -10.168| -116.755|   94.90%|   0:00:00.0| 2857.8M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.214|   -0.270| -10.162| -116.740|   94.91%|   0:00:01.0| 2857.8M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.214|   -0.270|  -9.995| -116.910|   94.96%|   0:00:10.0| 2857.8M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.214|   -0.270|  -9.883| -117.167|   95.00%|   0:00:02.0| 2857.8M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.214|   -0.270|  -9.883| -117.167|   95.00%|   0:00:01.0| 2857.8M|    ana_wc|  default| instr_addr_o[30]                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:11 real=0:01:11 mem=2857.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:44 real=0:04:45 mem=2857.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.214|  -9.883|
|reg2cgate |-0.270|  -8.634|
|reg2reg   |-0.167| -98.650|
|HEPG      |-0.270|-107.284|
|All Paths |-0.270|-117.167|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.270ns TNS -8.634ns; reg2reg* WNS -0.167ns TNS -98.650ns; HEPG WNS -0.270ns TNS -98.650ns; all paths WNS -0.270ns TNS -117.167ns; Real time 0:47:27
** GigaOpt Optimizer WNS Slack -0.270 TNS Slack -117.167 Density 95.00
Begin: Area Reclaim Optimization
*** AreaOpt #8 [begin] (WnsOpt #2 / ccopt_design #1) : totSession cpu/real = 1:59:04.8/1:59:33.9 (1.0), mem = 2857.8M
Usable buffer cells for single buffer setup transform:
DEL050D1BWP12T40M1P CKBD1BWP12T40M1P BUFFXD1BWP12T40M1P DEL025D1BWP12T40M1P CKBD2BWP12T40M1P BUFFXD2BWP12T40M1P BUFFD3BWP12T40M1P BUFFXD3BWP12T40M1P CKBD4BWP12T40M1P BUFFXD4BWP12T40M1P CKBD6BWP12T40M1P BUFFD6BWP12T40M1P BUFFXD6BWP12T40M1P CKBD8BWP12T40M1P BUFFD8BWP12T40M1P BUFFXD8BWP12T40M1P CKBD12BWP12T40M1P BUFFD12BWP12T40M1P BUFFXD12BWP12T40M1P CKBD16BWP12T40M1P BUFFD16BWP12T40M1P BUFFXD16BWP12T40M1P 
Number of usable buffer cells above: 22
Reclaim Optimization WNS Slack -0.270  TNS Slack -117.167 Density 95.00
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   95.00%|        -|  -0.270|-117.167|   0:00:00.0| 2857.8M|
|   94.96%|       28|  -0.270|-116.164|   0:00:04.0| 2857.8M|
|   92.93%|     2012|  -0.264|-139.661|   0:00:32.0| 2857.8M|
|   92.87%|       76|  -0.264|-136.474|   0:00:03.0| 2857.8M|
|   92.87%|        3|  -0.264|-136.474|   0:00:00.0| 2857.8M|
|   92.87%|        0|  -0.264|-136.474|   0:00:00.0| 2857.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.264  TNS Slack -136.474 Density 92.87
Bottom Preferred Layer:
+-----------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    CLK     |       Rule       |
+-----------+------------+------------+------------------+
| M9 (z=9)  |         64 |          0 | default          |
+-----------+------------+------------+------------------+
| M2 (z=2)  |          0 |        259 | default_2x_space |
+-----------+------------+------------+------------------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 9609 skipped = 0, called in commitmove = 2091, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:39.1) (real = 0:00:39.0) **
*** AreaOpt #8 [finish] (WnsOpt #2 / ccopt_design #1) : cpu/real = 0:00:39.1/0:00:39.2 (1.0), totSession cpu/real = 1:59:43.9/2:00:13.0 (1.0), mem = 2857.8M
End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:39, mem=2838.79M, totSessionCpu=1:59:44).
*** Starting refinePlace (1:59:44 mem=2835.8M) ***
Total net bbox length = 2.752e+05 (1.375e+05 1.377e+05) (ext = 1.089e+04)

Starting Small incrNP...
Density distribution unevenness ratio = 4.597%

Density distribution unevenness ratio = 2.877%
Move report: incrNP moves 15040 insts, mean move: 6.66 um, max move: 76.02 um 
	Max move on inst (ex_block_i/FE_RC_2275_0): (206.64, 80.50) --> (160.86, 110.74)
Finished incrNP (cpu=0:00:09.3, real=0:00:09.0, mem=2860.0M)
End of Small incrNP (cpu=0:00:09.3, real=0:00:09.0)
Move report: Detail placement moves 12567 insts, mean move: 1.17 um, max move: 14.84 um 
	Max move on inst (gen_regfile_ff.register_file_i/g24715): (174.58, 95.62) --> (187.74, 97.30)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2860.0MB
Summary Report:
Instances move: 15025 (out of 15078 movable)
Instances flipped: 36
Mean displacement: 6.78 um
Max displacement: 84.00 um (Instance: ex_block_i/FE_RC_2275_0) (206.64, 80.5) -> (157.92, 115.78)
	Length: 7 sites, height: 1 rows, site name: core12T, cell type: INVD4BWP12T40M1P
Total net bbox length = 2.451e+05 (1.243e+05 1.208e+05) (ext = 1.066e+04)
Runtime: CPU: 0:00:09.9 REAL: 0:00:10.0 MEM: 2860.0MB
*** Finished refinePlace (1:59:54 mem=2860.0M) ***
*** maximum move = 84.00 um ***
*** Finished re-routing un-routed nets (2843.0M) ***

*** Finish Physical Update (cpu=0:00:13.4 real=0:00:14.0 mem=2843.0M) ***
** GigaOpt Optimizer WNS Slack -0.258 TNS Slack -127.567 Density 92.88
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.198|  -6.764|
|reg2cgate |-0.258|  -8.088|
|reg2reg   |-0.185|-112.715|
|HEPG      |-0.258|-120.803|
|All Paths |-0.258|-127.567|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.258ns TNS -8.088ns; reg2reg* WNS -0.185ns TNS -112.716ns; HEPG WNS -0.258ns TNS -112.716ns; all paths WNS -0.258ns TNS -127.568ns; Real time 0:48:20
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.258|   -0.258|-120.803| -127.567|   92.88%|   0:00:00.0| 2843.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST33/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.229|   -0.240|-127.147| -134.091|   93.20%|   0:00:45.0| 2882.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.234|   -0.251|-127.129| -134.474|   93.46%|   0:00:20.0| 2882.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.228|   -0.239|-127.014| -134.071|   93.55%|   0:00:03.0| 2882.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.227|   -0.236|-126.464| -133.277|   93.67%|   0:00:09.0| 2882.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.224|   -0.239|-126.215| -133.417|   93.75%|   0:00:05.0| 2882.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.224|   -0.240|-124.787| -131.636|   93.89%|   0:00:13.0| 2882.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.224|   -0.240|-124.787| -131.636|   93.92%|   0:00:02.0| 2882.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 5 and inserted 1 insts
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.207|   -0.207|-111.925| -116.532|   93.92%|   0:00:11.0| 2866.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[959]/D |
|  -0.198|   -0.200|-105.946| -110.554|   93.91%|   0:00:12.0| 2866.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.194|   -0.200|-103.622| -108.230|   93.94%|   0:00:01.0| 2866.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[959]/D |
|  -0.189|   -0.200| -98.661| -103.263|   93.96%|   0:00:00.0| 2866.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.186|   -0.197| -95.429|  -99.981|   93.99%|   0:00:02.0| 2866.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.183|   -0.196| -94.750|  -99.196|   94.05%|   0:00:02.0| 2866.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.182|   -0.197| -93.017|  -97.416|   94.11%|   0:00:03.0| 2866.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.180|   -0.198| -93.077|  -97.499|   94.13%|   0:00:00.0| 2866.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.179|   -0.193| -88.247|  -92.496|   94.20%|   0:00:05.0| 2866.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.178|   -0.193| -89.781|  -93.994|   94.22%|   0:00:02.0| 2885.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.176|   -0.193| -88.517|  -92.724|   94.27%|   0:00:02.0| 2885.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.175|   -0.193| -87.890|  -92.063|   94.32%|   0:00:05.0| 2885.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.173|   -0.191| -87.600|  -91.716|   94.40%|   0:00:04.0| 2885.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.172|   -0.189| -86.988|  -91.050|   94.50%|   0:00:04.0| 2885.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.171|   -0.189| -87.011|  -91.007|   94.57%|   0:00:05.0| 2885.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.170|   -0.186| -85.251|  -89.213|   94.63%|   0:00:04.0| 2885.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.168|   -0.185| -84.974|  -88.880|   94.72%|   0:00:04.0| 2885.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.166|   -0.184| -85.221|  -89.061|   94.79%|   0:00:03.0| 2885.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.165|   -0.182| -82.989|  -86.710|   94.90%|   0:00:11.0| 2885.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.165|   -0.182| -81.379|  -85.100|   94.94%|   0:00:08.0| 2885.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.165|   -0.182| -80.538|  -84.253|   94.96%|   0:00:04.0| 2885.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.164|   -0.182| -81.729|  -85.452|   95.00%|   0:00:24.0| 2885.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.163|   -0.180| -81.678|  -85.341|   94.99%|   0:00:04.0| 2885.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.163|   -0.181| -81.396|  -85.077|   94.95%|   0:00:10.0| 2885.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.163|   -0.181| -81.450|  -85.131|   94.99%|   0:00:02.0| 2885.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 0 insts
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.167|   -0.180| -81.554|  -85.333|   94.99%|   0:00:10.0| 2867.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.163|   -0.180| -81.664|  -85.333|   95.00%|   0:00:11.0| 2867.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:45 real=0:03:45 mem=2867.7M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.153|   -0.180| -76.983|  -85.333|   95.00%|   0:00:00.0| 2867.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[920]/D |
|  -0.145|   -0.180| -74.748|  -83.098|   94.99%|   0:00:09.0| 2867.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[861]/D |
|  -0.142|   -0.180| -71.448|  -79.797|   95.04%|   0:00:12.0| 2868.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[861]/D |
|  -0.137|   -0.180| -69.637|  -77.987|   95.02%|   0:00:07.0| 2868.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[861]/D |
|  -0.137|   -0.180| -68.395|  -76.744|   95.02%|   0:00:30.0| 2870.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[861]/D |
|  -0.137|   -0.180| -67.444|  -75.743|   94.93%|   0:00:53.0| 2889.4M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[861]/D |
|  -0.141|   -0.180| -70.488|  -78.787|   95.02%|   0:00:17.0| 2871.4M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[861]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:08 real=0:02:08 mem=2871.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.180|   -0.180|  -3.642|  -78.787|   95.02%|   0:00:00.0| 2871.4M|    ana_wc|  default| instr_addr_o[8]                                    |
|  -0.122|   -0.163|  -2.827|  -77.313|   95.00%|   0:00:42.0| 2873.0M|    ana_wc|  default| instr_addr_o[3]                                    |
|  -0.115|   -0.163|  -2.784|  -77.267|   95.00%|   0:00:01.0| 2873.0M|    ana_wc|  default| instr_addr_o[2]                                    |
|  -0.105|   -0.163|  -2.679|  -77.162|   95.00%|   0:00:02.0| 2873.0M|    ana_wc|  default| instr_addr_o[3]                                    |
|  -0.104|   -0.163|  -2.658|  -77.141|   95.03%|   0:00:02.0| 2873.0M|    ana_wc|  default| instr_addr_o[14]                                   |
|  -0.102|   -0.163|  -2.649|  -77.132|   95.03%|   0:00:02.0| 2873.0M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.102|   -0.163|  -2.637|  -78.166|   95.02%|   0:00:08.0| 2873.0M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.102|   -0.164|  -2.637|  -78.166|   95.01%|   0:00:01.0| 2873.0M|    ana_wc|  default| instr_addr_o[30]                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:58.0 real=0:00:58.0 mem=2873.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:51 real=0:06:51 mem=2873.0M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.102| -2.637|
|reg2cgate |-0.164| -4.665|
|reg2reg   |-0.145|-70.864|
|HEPG      |-0.164|-75.529|
|All Paths |-0.164|-78.166|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -0.164ns TNS -4.665ns; reg2reg* WNS -0.145ns TNS -70.865ns; HEPG WNS -0.164ns TNS -70.865ns; all paths WNS -0.164ns TNS -78.167ns; Real time 0:55:13
** GigaOpt Optimizer WNS Slack -0.164 TNS Slack -78.166 Density 95.01
Begin: Area Reclaim Optimization
*** AreaOpt #9 [begin] (WnsOpt #2 / ccopt_design #1) : totSession cpu/real = 2:06:50.7/2:07:19.6 (1.0), mem = 2873.0M
Usable buffer cells for single buffer setup transform:
DEL050D1BWP12T40M1P CKBD1BWP12T40M1P BUFFXD1BWP12T40M1P DEL025D1BWP12T40M1P CKBD2BWP12T40M1P BUFFXD2BWP12T40M1P BUFFD3BWP12T40M1P BUFFXD3BWP12T40M1P CKBD4BWP12T40M1P BUFFXD4BWP12T40M1P CKBD6BWP12T40M1P BUFFD6BWP12T40M1P BUFFXD6BWP12T40M1P CKBD8BWP12T40M1P BUFFD8BWP12T40M1P BUFFXD8BWP12T40M1P CKBD12BWP12T40M1P BUFFD12BWP12T40M1P BUFFXD12BWP12T40M1P CKBD16BWP12T40M1P BUFFD16BWP12T40M1P BUFFXD16BWP12T40M1P 
Number of usable buffer cells above: 22
Reclaim Optimization WNS Slack -0.164  TNS Slack -78.166 Density 95.01
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   95.01%|        -|  -0.164| -78.166|   0:00:00.0| 2873.0M|
|   94.96%|       29|  -0.163| -78.069|   0:00:04.0| 2873.0M|
|   92.91%|     1669|  -0.155| -83.630|   0:00:29.0| 2873.0M|
|   92.88%|       39|  -0.155| -82.750|   0:00:03.0| 2873.0M|
|   92.87%|        2|  -0.155| -82.748|   0:00:00.0| 2873.0M|
|   92.87%|        0|  -0.155| -82.748|   0:00:00.0| 2873.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.155  TNS Slack -82.749 Density 92.87
Bottom Preferred Layer:
+-----------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    CLK     |       Rule       |
+-----------+------------+------------+------------------+
| M9 (z=9)  |         80 |          0 | default          |
+-----------+------------+------------+------------------+
| M2 (z=2)  |          0 |        260 | default_2x_space |
+-----------+------------+------------+------------------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 7180 skipped = 0, called in commitmove = 1710, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:36.0) (real = 0:00:36.0) **
*** AreaOpt #9 [finish] (WnsOpt #2 / ccopt_design #1) : cpu/real = 0:00:36.0/0:00:36.1 (1.0), totSession cpu/real = 2:07:26.7/2:07:55.7 (1.0), mem = 2873.0M
End: Area Reclaim Optimization (cpu=0:00:36, real=0:00:36, mem=2851.04M, totSessionCpu=2:07:27).
*** Starting refinePlace (2:07:27 mem=2848.0M) ***
Total net bbox length = 2.467e+05 (1.251e+05 1.216e+05) (ext = 1.066e+04)

Starting Small incrNP...
Density distribution unevenness ratio = 3.395%

Density distribution unevenness ratio = 2.443%
Move report: incrNP moves 14979 insts, mean move: 4.09 um, max move: 68.04 um 
	Max move on inst (gen_regfile_ff.register_file_i/FE_OCPC2830_n_323): (247.10, 193.06) --> (256.34, 251.86)
Finished incrNP (cpu=0:00:10.6, real=0:00:11.0, mem=2868.2M)
End of Small incrNP (cpu=0:00:10.6, real=0:00:11.0)
Move report: Detail placement moves 11472 insts, mean move: 1.01 um, max move: 10.64 um 
	Max move on inst (gen_regfile_ff.register_file_i/rf_reg_q_reg[436]): (275.38, 102.34) --> (273.14, 110.74)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2868.2MB
Summary Report:
Instances move: 14957 (out of 15095 movable)
Instances flipped: 9
Mean displacement: 4.28 um
Max displacement: 68.04 um (Instance: gen_regfile_ff.register_file_i/FE_OCPC2830_n_323) (247.1, 193.06) -> (256.34, 251.86)
	Length: 6 sites, height: 1 rows, site name: core12T, cell type: DEL025D1BWP12T40M1P
Total net bbox length = 2.459e+05 (1.245e+05 1.214e+05) (ext = 1.045e+04)
Runtime: CPU: 0:00:11.2 REAL: 0:00:11.0 MEM: 2868.2MB
*** Finished refinePlace (2:07:38 mem=2868.2M) ***
*** maximum move = 68.04 um ***
*** Finished re-routing un-routed nets (2853.2M) ***

*** Finish Physical Update (cpu=0:00:14.3 real=0:00:14.0 mem=2853.2M) ***
** GigaOpt Optimizer WNS Slack -0.192 TNS Slack -87.464 Density 92.90
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.113| -2.648|
|reg2cgate |-0.192| -5.158|
|reg2reg   |-0.151|-79.659|
|HEPG      |-0.192|-84.816|
|All Paths |-0.192|-87.464|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2cgate* WNS -0.192ns TNS -5.158ns; reg2reg* WNS -0.151ns TNS -79.659ns; HEPG WNS -0.192ns TNS -79.659ns; all paths WNS -0.192ns TNS -87.465ns; Real time 0:56:04
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.192|   -0.192| -84.816|  -87.464|   92.90%|   0:00:00.0| 2853.2M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.185|   -0.185|-101.863| -104.983|   93.46%|   0:00:48.0| 2872.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.183|   -0.183|-100.092| -102.981|   93.46%|   0:00:00.0| 2872.3M|    ana_wc|  default| gen_regfile_ff.register_file_i/rf_reg_q_reg[897]/Q |
|  -0.177|   -0.177| -99.898| -102.766|   93.46%|   0:00:01.0| 2872.3M|    ana_wc|  default| if_stage_i/instr_rdata_id_o_reg[23]/Q              |
|  -0.173|   -0.173| -89.063|  -91.522|   93.47%|   0:00:01.0| 2872.3M|    ana_wc|  default| if_stage_i/instr_rdata_id_o_reg[18]/Q              |
|  -0.168|   -0.168| -88.249|  -90.722|   93.50%|   0:00:00.0| 2872.3M|    ana_wc|  default| if_stage_i/instr_rdata_alu_id_o_reg[12]/Q          |
|  -0.167|   -0.167| -85.851|  -88.231|   93.55%|   0:00:03.0| 2872.3M|    ana_wc|  default| if_stage_i/instr_rdata_alu_id_o_reg[12]/Q          |
|  -0.167|   -0.167| -85.740|  -88.119|   93.58%|   0:00:01.0| 2872.3M|    ana_wc|  default| if_stage_i/instr_rdata_alu_id_o_reg[12]/Q          |
|  -0.167|   -0.167| -85.740|  -88.120|   93.58%|   0:00:00.0| 2872.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 0 insts
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.165|   -0.165| -85.735|  -87.759|   93.58%|   0:00:08.0| 2862.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.159|   -0.159| -83.910|  -85.928|   93.63%|   0:00:12.0| 2882.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.156|   -0.156| -81.675|  -83.596|   93.80%|   0:00:09.0| 2882.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.164|   -0.164| -77.295|  -79.179|   93.90%|   0:00:07.0| 2882.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.153|   -0.153| -76.937|  -78.809|   93.90%|   0:00:00.0| 2882.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.151|   -0.151| -76.744|  -78.507|   93.93%|   0:00:08.0| 2882.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.149|   -0.149| -72.148|  -73.925|   94.96%|   0:00:31.0| 2882.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.148|   -0.148| -72.239|  -74.014|   94.98%|   0:00:01.0| 2882.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST19/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.146|   -0.146| -74.065|  -75.784|   95.01%|   0:00:14.0| 2882.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.145|   -0.145| -74.030|  -75.725|   95.01%|   0:00:08.0| 2882.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.144|   -0.144| -72.492|  -74.161|   95.00%|   0:00:14.0| 2882.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.144|   -0.144| -72.363|  -74.029|   94.99%|   0:00:08.0| 2882.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.144|   -0.144| -68.506|  -70.173|   95.00%|   0:00:20.0| 2882.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.144|   -0.144| -68.518|  -70.184|   94.98%|   0:00:08.0| 2882.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:14 real=0:03:14 mem=2882.0M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.142|   -0.144| -64.350|  -70.184|   94.98%|   0:00:00.0| 2882.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[890]/D |
|  -0.142|   -0.144| -63.770|  -69.604|   95.01%|   0:00:17.0| 2882.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[890]/D |
|  -0.142|   -0.144| -63.706|  -69.541|   95.01%|   0:00:08.0| 2882.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[890]/D |
|  -0.142|   -0.146| -63.013|  -68.871|   94.95%|   0:00:36.0| 2883.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[890]/D |
|  -0.142|   -0.144| -62.995|  -68.829|   95.00%|   0:00:03.0| 2883.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[890]/D |
|  -0.142|   -0.144| -62.995|  -68.829|   95.00%|   0:00:01.0| 2883.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[890]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:05 real=0:01:05 mem=2883.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.085|   -0.144|  -1.667|  -68.829|   95.00%|   0:00:00.0| 2883.6M|    ana_wc|  default| instr_addr_o[16]                                   |
|  -0.087|   -0.144|  -1.502|  -66.952|   95.04%|   0:01:22.0| 2902.7M|    ana_wc|  default| instr_addr_o[16]                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:21 real=0:01:22 mem=2902.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:41 real=0:05:41 mem=2902.7M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.087| -1.502|
|reg2cgate |-0.144| -4.166|
|reg2reg   |-0.137|-61.284|
|HEPG      |-0.144|-65.450|
|All Paths |-0.144|-66.952|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 2: reg2cgate* WNS -0.144ns TNS -4.166ns; reg2reg* WNS -0.137ns TNS -61.284ns; HEPG WNS -0.144ns TNS -61.284ns; all paths WNS -0.144ns TNS -66.952ns; Real time 1:01:47
** GigaOpt Optimizer WNS Slack -0.144 TNS Slack -66.952 Density 95.04
Begin: Area Reclaim Optimization
*** AreaOpt #10 [begin] (WnsOpt #2 / ccopt_design #1) : totSession cpu/real = 2:13:24.9/2:13:53.6 (1.0), mem = 2902.7M
Usable buffer cells for single buffer setup transform:
DEL050D1BWP12T40M1P CKBD1BWP12T40M1P BUFFXD1BWP12T40M1P DEL025D1BWP12T40M1P CKBD2BWP12T40M1P BUFFXD2BWP12T40M1P BUFFD3BWP12T40M1P BUFFXD3BWP12T40M1P CKBD4BWP12T40M1P BUFFXD4BWP12T40M1P CKBD6BWP12T40M1P BUFFD6BWP12T40M1P BUFFXD6BWP12T40M1P CKBD8BWP12T40M1P BUFFD8BWP12T40M1P BUFFXD8BWP12T40M1P CKBD12BWP12T40M1P BUFFD12BWP12T40M1P BUFFXD12BWP12T40M1P CKBD16BWP12T40M1P BUFFD16BWP12T40M1P BUFFXD16BWP12T40M1P 
Number of usable buffer cells above: 22
Reclaim Optimization WNS Slack -0.144  TNS Slack -66.952 Density 95.04
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   95.04%|        -|  -0.144| -66.952|   0:00:00.0| 2902.7M|
|   95.01%|       17|  -0.144| -66.592|   0:00:04.0| 2902.7M|
|   93.38%|     1620|  -0.139| -69.955|   0:00:29.0| 2902.7M|
|   93.35%|       42|  -0.139| -69.738|   0:00:01.0| 2902.7M|
|   93.35%|        1|  -0.139| -69.738|   0:00:00.0| 2902.7M|
|   93.35%|        0|  -0.139| -69.738|   0:00:01.0| 2902.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.139  TNS Slack -69.737 Density 93.35
Bottom Preferred Layer:
+-----------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    CLK     |       Rule       |
+-----------+------------+------------+------------------+
| M9 (z=9)  |         91 |          0 | default          |
+-----------+------------+------------+------------------+
| M2 (z=2)  |          0 |        260 | default_2x_space |
+-----------+------------+------------+------------------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 6528 skipped = 0, called in commitmove = 1663, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:34.7) (real = 0:00:35.0) **
*** AreaOpt #10 [finish] (WnsOpt #2 / ccopt_design #1) : cpu/real = 0:00:34.7/0:00:34.8 (1.0), totSession cpu/real = 2:13:59.7/2:14:28.4 (1.0), mem = 2902.7M
End: Area Reclaim Optimization (cpu=0:00:35, real=0:00:35, mem=2862.69M, totSessionCpu=2:14:00).
*** Starting refinePlace (2:14:00 mem=2859.7M) ***
Total net bbox length = 2.468e+05 (1.251e+05 1.218e+05) (ext = 1.045e+04)

Starting Small incrNP...
Density distribution unevenness ratio = 2.935%

Density distribution unevenness ratio = 2.481%
Move report: incrNP moves 14929 insts, mean move: 3.32 um, max move: 39.76 um 
	Max move on inst (if_stage_i/FE_RC_2840_0): (64.26, 208.18) --> (26.18, 206.50)
Finished incrNP (cpu=0:00:10.5, real=0:00:10.0, mem=2875.9M)
End of Small incrNP (cpu=0:00:10.5, real=0:00:10.0)
Move report: Detail placement moves 12363 insts, mean move: 1.41 um, max move: 21.00 um 
	Max move on inst (gen_regfile_ff.register_file_i/g23704): (220.36, 132.58) --> (239.68, 134.26)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 2882.3MB
Summary Report:
Instances move: 14914 (out of 15103 movable)
Instances flipped: 113
Mean displacement: 3.64 um
Max displacement: 39.76 um (Instance: if_stage_i/FE_RC_2840_0) (64.26, 208.18) -> (26.18, 206.5)
	Length: 4 sites, height: 1 rows, site name: core12T, cell type: CKND2D1BWP12T40M1P
Total net bbox length = 2.381e+05 (1.165e+05 1.217e+05) (ext = 1.037e+04)
Runtime: CPU: 0:00:13.1 REAL: 0:00:13.0 MEM: 2882.3MB
*** Finished refinePlace (2:14:13 mem=2882.3M) ***
*** maximum move = 39.76 um ***
*** Finished re-routing un-routed nets (2864.3M) ***

*** Finish Physical Update (cpu=0:00:15.8 real=0:00:15.0 mem=2864.3M) ***
** GigaOpt Optimizer WNS Slack -0.153 TNS Slack -75.084 Density 93.36
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.153|   -0.153| -73.441|  -75.084|   93.36%|   0:00:00.0| 2864.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.142|   -0.142| -68.436|  -70.118|   93.53%|   0:00:15.0| 2883.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.137|   -0.137| -64.847|  -66.439|   93.58%|   0:00:03.0| 2883.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.136|   -0.136| -63.973|  -65.551|   93.80%|   0:00:13.0| 2883.4M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.131|   -0.131| -63.050|  -64.474|   93.89%|   0:00:08.0| 2921.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.126|   -0.126| -62.111|  -63.475|   94.09%|   0:00:22.0| 2921.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.125|   -0.125| -59.196|  -60.528|   94.33%|   0:00:31.0| 2921.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.125|   -0.125| -57.657|  -58.999|   94.59%|   0:00:25.0| 2921.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.127|   -0.127| -55.827|  -57.155|   95.02%|   0:01:21.0| 2921.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.127|   -0.127| -55.738|  -57.071|   94.99%|   0:00:21.0| 2905.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.127|   -0.127| -55.757|  -57.090|   95.00%|   0:00:04.0| 2905.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:43 real=0:03:43 mem=2905.6M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.120|   -0.127| -52.179|  -57.090|   95.00%|   0:00:00.0| 2905.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[669]/D |
|  -0.120|   -0.127| -51.744|  -56.605|   94.98%|   0:00:19.0| 2905.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[669]/D |
|  -0.121|   -0.127| -48.579|  -53.452|   95.07%|   0:01:23.0| 2924.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[669]/D |
|  -0.121|   -0.127| -48.481|  -53.354|   95.06%|   0:00:13.0| 2924.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[669]/D |
|  -0.121|   -0.127| -48.481|  -53.354|   95.06%|   0:00:01.0| 2924.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[669]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:56 real=0:01:56 mem=2924.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.123|   -0.127|  -1.296|  -53.354|   95.06%|   0:00:00.0| 2924.7M|    ana_wc|  default| instr_addr_o[31]                                   |
|  -0.112|   -0.126|  -1.288|  -53.483|   95.05%|   0:00:55.0| 2924.7M|    ana_wc|  default| instr_addr_o[31]                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:55.6 real=0:00:55.0 mem=2924.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:35 real=0:06:34 mem=2924.7M) ***
*** Starting refinePlace (2:20:53 mem=2865.7M) ***
Total net bbox length = 2.393e+05 (1.173e+05 1.220e+05) (ext = 1.037e+04)
Move report: Detail placement moves 3662 insts, mean move: 9.80 um, max move: 103.74 um 
	Max move on inst (ex_block_i/g32082): (113.12, 151.06) --> (144.62, 223.30)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2868.7MB
Summary Report:
Instances move: 3662 (out of 15111 movable)
Instances flipped: 0
Mean displacement: 9.80 um
Max displacement: 103.74 um (Instance: ex_block_i/g32082) (113.12, 151.06) -> (144.62, 223.3)
	Length: 4 sites, height: 1 rows, site name: core12T, cell type: CKND2D0BWP12T40M1P
Total net bbox length = 2.897e+05 (1.371e+05 1.526e+05) (ext = 1.033e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:02.0 MEM: 2868.7MB
*** Finished refinePlace (2:20:54 mem=2868.7M) ***
*** maximum move = 103.74 um ***
*** Finished re-routing un-routed nets (2865.7M) ***

*** Finish Physical Update (cpu=0:00:03.9 real=0:00:04.0 mem=2865.7M) ***
** GigaOpt Optimizer WNS Slack -1.400 TNS Slack -599.107 Density 95.05
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.691| -13.532|
|reg2cgate |-0.380| -12.522|
|reg2reg   |-1.400|-573.054|
|HEPG      |-1.400|-585.576|
|All Paths |-1.400|-599.107|
+----------+------+--------+

Bottom Preferred Layer:
+-----------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    CLK     |       Rule       |
+-----------+------------+------------+------------------+
| M9 (z=9)  |         97 |          0 | default          |
+-----------+------------+------------+------------------+
| M2 (z=2)  |          0 |        260 | default_2x_space |
+-----------+------------+------------+------------------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:26:39 real=0:26:39 mem=2865.7M) ***

*** WnsOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:26:42.4/0:26:42.7 (1.0), totSession cpu/real = 2:20:57.2/2:21:25.5 (1.0), mem = 2763.6M
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 256 nets with fixed/cover wires excluded.
Info: 260 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 2:20:57.3/2:21:25.6 (1.0), mem = 2763.6M
*info: 2 don't touch nets excluded
*info: 260 clock nets excluded
*info: 1159 no-driver nets excluded.
*info: 256 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.400 TNS Slack -599.107 Density 95.05
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.691| -13.532|
|reg2cgate |-0.380| -12.522|
|reg2reg   |-1.400|-573.054|
|HEPG      |-1.400|-585.576|
|All Paths |-1.400|-599.107|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.380ns TNS -12.522ns; reg2reg* WNS -1.400ns TNS -573.053ns; HEPG WNS -1.400ns TNS -573.053ns; all paths WNS -1.400ns TNS -599.107ns; Real time 1:09:22
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.400|   -1.400|-585.576| -599.107|   95.05%|   0:00:00.0| 2822.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[428]/D |
|  -1.105|   -1.105|-576.437| -589.969|   95.05%|   0:00:00.0| 2844.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[428]/D |
|  -0.915|   -0.915|-569.719| -583.251|   95.05%|   0:00:00.0| 2844.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[676]/D |
|  -0.883|   -0.883|-542.179| -555.711|   95.04%|   0:00:01.0| 2848.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[676]/D |
|  -0.864|   -0.864|-540.668| -554.199|   95.03%|   0:00:03.0| 2848.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[676]/D |
|  -0.845|   -0.845|-538.112| -551.644|   95.03%|   0:00:00.0| 2848.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[676]/D |
|  -0.845|   -0.845|-513.079| -526.652|   94.98%|   0:00:03.0| 2867.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[420]/D |
|  -0.845|   -0.845|-512.330| -525.903|   94.98%|   0:00:00.0| 2867.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[420]/D |
|  -0.845|   -0.845|-507.766| -521.339|   94.97%|   0:00:01.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[708]/D |
|  -0.845|   -0.845|-505.411| -518.985|   94.97%|   0:00:00.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[708]/D |
|  -0.845|   -0.845|-501.060| -514.803|   94.97%|   0:00:01.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[292]/D |
|  -0.845|   -0.845|-500.963| -514.773|   94.96%|   0:00:01.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[388]/D |
|  -0.845|   -0.845|-498.664| -512.476|   94.97%|   0:00:01.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[166]/D |
|  -0.845|   -0.845|-498.206| -512.017|   94.97%|   0:00:00.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[166]/D |
|  -0.845|   -0.845|-495.059| -508.870|   94.98%|   0:00:00.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[166]/D |
|  -0.845|   -0.845|-494.191| -508.002|   94.98%|   0:00:02.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[166]/D |
|  -0.845|   -0.845|-491.401| -505.212|   94.98%|   0:00:01.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[518]/D |
|  -0.845|   -0.845|-487.732| -501.543|   94.99%|   0:00:01.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[774]/D |
|  -0.845|   -0.845|-486.832| -500.643|   94.99%|   0:00:00.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[774]/D |
|  -0.845|   -0.845|-470.703| -484.514|   94.99%|   0:00:01.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[293]/D |
|  -0.845|   -0.845|-467.359| -481.171|   95.01%|   0:00:00.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[293]/D |
|  -0.845|   -0.845|-466.438| -480.249|   95.01%|   0:00:01.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[773]/D |
|  -0.845|   -0.845|-465.436| -479.248|   95.01%|   0:00:00.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[773]/D |
|  -0.845|   -0.845|-459.201| -473.012|   95.00%|   0:00:02.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[852]/D |
|  -0.845|   -0.845|-448.840| -462.652|   95.00%|   0:00:00.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[852]/D |
|  -0.845|   -0.845|-447.171| -460.983|   95.00%|   0:00:00.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[517]/D |
|  -0.845|   -0.845|-442.294| -456.105|   95.00%|   0:00:01.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[692]/D |
|  -0.845|   -0.845|-441.037| -454.848|   95.00%|   0:00:01.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[692]/D |
|  -0.845|   -0.845|-439.930| -453.742|   95.00%|   0:00:00.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[468]/D |
|  -0.845|   -0.845|-437.921| -451.733|   95.00%|   0:00:00.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[468]/D |
|  -0.841|   -0.841|-435.014| -448.826|   94.98%|   0:00:01.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[756]/D |
|  -0.661|   -0.691|-406.408| -420.220|   94.98%|   0:00:01.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[368]/D |
|  -0.661|   -0.691|-399.022| -412.834|   94.99%|   0:00:00.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[140]/D |
|  -0.661|   -0.661|-390.892| -404.489|   95.00%|   0:00:00.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[433]/D |
|  -0.661|   -0.661|-379.334| -392.931|   95.00%|   0:00:01.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[118]/D |
|  -0.661|   -0.661|-377.923| -391.521|   95.00%|   0:00:01.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[118]/D |
|  -0.661|   -0.661|-374.928| -388.525|   94.99%|   0:00:03.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[118]/D |
|  -0.661|   -0.661|-374.576| -388.173|   94.99%|   0:00:00.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[118]/D |
|  -0.661|   -0.661|-369.263| -382.532|   94.99%|   0:00:01.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[438]/D |
|  -0.661|   -0.661|-368.652| -381.921|   94.98%|   0:00:00.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[662]/D |
|  -0.661|   -0.661|-360.537| -373.806|   94.98%|   0:00:01.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[950]/D |
|  -0.661|   -0.661|-359.754| -373.023|   94.98%|   0:00:01.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[278]/D |
|  -0.520|   -0.612|-338.300| -351.446|   94.99%|   0:00:00.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[278]/D |
|  -0.520|   -0.612|-331.667| -344.813|   94.99%|   0:00:01.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[746]/D |
|  -0.520|   -0.612|-326.885| -340.031|   94.99%|   0:00:01.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[226]/D |
|  -0.520|   -0.520|-315.905| -328.495|   95.00%|   0:00:00.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[944]/D |
|  -0.521|   -0.521|-307.647| -320.239|   95.01%|   0:00:01.0| 2876.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[584]/D |
|  -0.521|   -0.521|-305.022| -317.614|   95.01%|   0:00:02.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[746]/D |
|  -0.521|   -0.521|-303.417| -316.004|   95.00%|   0:00:01.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[584]/D |
|  -0.521|   -0.521|-299.737| -312.223|   95.00%|   0:00:03.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[584]/D |
|  -0.521|   -0.521|-294.716| -307.203|   94.98%|   0:00:00.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[348]/D |
|  -0.521|   -0.521|-291.265| -303.751|   94.99%|   0:00:01.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[368]/D |
|  -0.521|   -0.521|-286.769| -299.255|   94.99%|   0:00:01.0| 2895.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST47/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.519|   -0.519|-286.831| -299.318|   95.00%|   0:00:01.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[458]/D |
|  -0.519|   -0.519|-285.740| -298.226|   94.99%|   0:00:01.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[986]/D |
|  -0.519|   -0.519|-282.999| -295.485|   94.99%|   0:00:01.0| 2895.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.519|   -0.519|-282.193| -294.679|   94.99%|   0:00:01.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[348]/D |
|  -0.519|   -0.519|-277.760| -289.940|   94.99%|   0:00:01.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[152]/D |
|  -0.519|   -0.519|-269.890| -282.071|   95.00%|   0:00:01.0| 2895.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.498|   -0.510|-262.948| -275.118|   95.00%|   0:00:01.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[329]/D |
|  -0.498|   -0.510|-262.072| -274.243|   95.00%|   0:00:01.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[458]/D |
|  -0.498|   -0.510|-261.996| -274.167|   95.00%|   0:00:03.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[458]/D |
|  -0.498|   -0.498|-258.715| -270.835|   95.00%|   0:00:04.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[348]/D |
|  -0.498|   -0.498|-256.508| -268.628|   94.96%|   0:00:06.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[140]/D |
|  -0.498|   -0.498|-251.749| -263.870|   94.98%|   0:00:03.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[956]/D |
|  -0.498|   -0.498|-251.737| -263.858|   94.99%|   0:00:01.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[956]/D |
|  -0.498|   -0.498|-249.904| -262.000|   94.98%|   0:00:02.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[714]/D |
|  -0.498|   -0.498|-249.712| -261.807|   94.97%|   0:00:00.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[177]/D |
|  -0.498|   -0.498|-249.598| -261.694|   94.97%|   0:00:00.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[177]/D |
|  -0.498|   -0.498|-243.971| -256.029|   94.98%|   0:00:04.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[810]/D |
|  -0.498|   -0.498|-243.779| -255.836|   94.99%|   0:00:00.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[810]/D |
|  -0.498|   -0.498|-243.091| -255.148|   94.99%|   0:00:01.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[810]/D |
|  -0.498|   -0.498|-240.494| -252.531|   95.01%|   0:00:04.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[410]/D |
|  -0.498|   -0.498|-239.015| -251.020|   95.05%|   0:00:10.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[64]/D  |
|  -0.498|   -0.498|-238.029| -250.034|   95.05%|   0:00:07.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[105]/D |
|  -0.498|   -0.498|-236.812| -248.810|   95.02%|   0:00:02.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[641]/D |
|  -0.498|   -0.498|-235.734| -247.731|   95.01%|   0:00:04.0| 2895.7M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[42]/D                     |
|  -0.498|   -0.498|-235.733| -247.731|   95.01%|   0:00:02.0| 2895.7M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[42]/D                     |
|  -0.498|   -0.498|-235.528| -247.526|   95.01%|   0:00:00.0| 2895.7M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[42]/D                     |
|  -0.498|   -0.498|-235.363| -247.361|   95.01%|   0:00:01.0| 2895.7M|    ana_wc|  reg2reg| id_stage_i/imd_val_q_reg[42]/D                     |
|  -0.498|   -0.498|-234.640| -246.638|   95.02%|   0:00:04.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[857]/D |
|  -0.498|   -0.498|-234.571| -246.568|   95.02%|   0:00:02.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[843]/D |
|  -0.498|   -0.498|-234.059| -246.057|   95.02%|   0:00:03.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[743]/D |
|  -0.498|   -0.498|-234.028| -246.026|   95.02%|   0:00:02.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[743]/D |
|  -0.498|   -0.498|-233.624| -245.648|   95.02%|   0:00:04.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[653]/D |
|  -0.498|   -0.498|-233.589| -245.613|   95.02%|   0:00:00.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[653]/D |
|  -0.498|   -0.498|-233.578| -245.602|   95.02%|   0:00:02.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[815]/D |
|  -0.498|   -0.498|-233.397| -245.421|   95.02%|   0:00:02.0| 2895.7M|    ana_wc|  reg2reg| if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_f |
|        |         |        |         |         |            |        |          |         | etch_addr_q_reg[23]/D                              |
|  -0.498|   -0.498|-233.319| -245.343|   95.01%|   0:00:06.0| 2895.7M|    ana_wc|  reg2reg| cs_registers_i/mcycle_counter_i_counter_q_reg[48]/ |
|        |         |        |         |         |            |        |          |         | D                                                  |
|  -0.498|   -0.498|-233.265| -245.290|   95.01%|   0:00:02.0| 2895.7M|    ana_wc|  reg2reg| cs_registers_i/minstret_counter_i_counter_q_reg[37 |
|        |         |        |         |         |            |        |          |         | ]/D                                                |
|  -0.498|   -0.498|-233.265| -245.286|   95.01%|   0:00:09.0| 2895.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[676]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:20 real=0:02:20 mem=2895.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.484|   -0.498| -12.021| -245.286|   95.01%|   0:00:00.0| 2895.7M|    ana_wc|  default| instr_addr_o[29]                                   |
|  -0.442|   -0.498| -11.928| -245.311|   95.00%|   0:00:02.0| 2895.7M|    ana_wc|  default| instr_addr_o[28]                                   |
|  -0.426|   -0.498| -11.871| -245.254|   95.00%|   0:00:01.0| 2895.7M|    ana_wc|  default| instr_addr_o[29]                                   |
|  -0.416|   -0.498| -11.766| -245.149|   95.00%|   0:00:01.0| 2895.7M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.408|   -0.498| -11.690| -244.471|   95.00%|   0:00:01.0| 2895.7M|    ana_wc|  default| instr_addr_o[29]                                   |
|  -0.408|   -0.498| -11.677| -244.458|   95.00%|   0:00:02.0| 2895.7M|    ana_wc|  default| data_addr_o[28]                                    |
|  -0.408|   -0.498| -11.544| -244.324|   95.00%|   0:00:03.0| 2895.7M|    ana_wc|  default| instr_addr_o[14]                                   |
|  -0.408|   -0.498| -11.533| -244.313|   95.00%|   0:00:01.0| 2895.7M|    ana_wc|  default| instr_addr_o[31]                                   |
|  -0.408|   -0.498| -11.366| -244.258|   94.99%|   0:00:05.0| 2895.7M|    ana_wc|  default| instr_addr_o[22]                                   |
|  -0.408|   -0.498| -11.335| -244.226|   95.00%|   0:00:00.0| 2895.7M|    ana_wc|  default| data_addr_o[24]                                    |
|  -0.408|   -0.498| -11.292| -244.181|   95.00%|   0:00:01.0| 2895.7M|    ana_wc|  default| data_addr_o[24]                                    |
|  -0.408|   -0.498| -11.265| -244.154|   95.00%|   0:00:01.0| 2895.7M|    ana_wc|  default| data_addr_o[25]                                    |
|  -0.408|   -0.498| -11.232| -243.949|   95.00%|   0:00:00.0| 2895.7M|    ana_wc|  default| data_addr_o[17]                                    |
|  -0.408|   -0.498| -11.173| -243.889|   95.00%|   0:00:03.0| 2895.7M|    ana_wc|  default| data_be_o[2]                                       |
|  -0.408|   -0.498| -11.120| -243.836|   95.00%|   0:00:01.0| 2914.8M|    ana_wc|  default| instr_addr_o[2]                                    |
|  -0.408|   -0.498| -11.092| -243.808|   95.00%|   0:00:01.0| 2914.8M|    ana_wc|  default| instr_addr_o[2]                                    |
|  -0.408|   -0.498| -11.018| -243.734|   95.00%|   0:00:03.0| 2914.8M|    ana_wc|  default| data_wdata_o[18]                                   |
|  -0.408|   -0.498| -10.978| -243.694|   95.00%|   0:00:00.0| 2914.8M|    ana_wc|  default| data_wdata_o[18]                                   |
|  -0.408|   -0.494| -10.813| -241.906|   94.99%|   0:00:01.0| 2914.8M|    ana_wc|  default| instr_addr_o[6]                                    |
|  -0.408|   -0.494| -10.768| -241.861|   94.99%|   0:00:00.0| 2914.8M|    ana_wc|  default| instr_addr_o[6]                                    |
|  -0.408|   -0.494| -10.748| -241.708|   95.01%|   0:00:00.0| 2914.8M|    ana_wc|  default| instr_addr_o[6]                                    |
|  -0.408|   -0.494| -10.688| -241.648|   95.01%|   0:00:03.0| 2914.8M|    ana_wc|  default| data_addr_o[10]                                    |
|  -0.408|   -0.494| -10.688| -241.648|   95.01%|   0:00:00.0| 2914.8M|    ana_wc|  default| instr_addr_o[29]                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:29.8 real=0:00:30.0 mem=2914.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:55 real=0:02:55 mem=2914.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.408| -10.688|
|reg2cgate |-0.294|  -9.584|
|reg2reg   |-0.494|-221.375|
|HEPG      |-0.494|-230.960|
|All Paths |-0.494|-241.648|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.294ns TNS -9.584ns; reg2reg* WNS -0.494ns TNS -221.375ns; HEPG WNS -0.494ns TNS -221.375ns; all paths WNS -0.494ns TNS -241.647ns; Real time 1:12:19
*** Starting refinePlace (2:23:58 mem=2876.8M) ***
Total net bbox length = 2.893e+05 (1.371e+05 1.523e+05) (ext = 1.033e+04)

Starting Small incrNP...
Density distribution unevenness ratio = 2.291%

Density distribution unevenness ratio = 2.231%
Move report: incrNP moves 14949 insts, mean move: 5.52 um, max move: 96.60 um 
	Max move on inst (ex_block_i/g31640): (102.48, 235.06) --> (118.44, 154.42)
Finished incrNP (cpu=0:00:10.3, real=0:00:11.0, mem=2885.6M)
End of Small incrNP (cpu=0:00:10.3, real=0:00:11.0)
Move report: Detail placement moves 13292 insts, mean move: 1.58 um, max move: 27.44 um 
	Max move on inst (ex_block_i/g25430): (147.42, 85.54) --> (171.50, 82.18)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2891.9MB
Summary Report:
Instances move: 14936 (out of 15100 movable)
Instances flipped: 30
Mean displacement: 5.85 um
Max displacement: 96.88 um (Instance: ex_block_i/g31640) (102.48, 235.06) -> (118.72, 154.42)
	Length: 13 sites, height: 1 rows, site name: core12T, cell type: CKND2D4BWP12T40M1P
Total net bbox length = 2.409e+05 (1.174e+05 1.235e+05) (ext = 1.032e+04)
Runtime: CPU: 0:00:12.8 REAL: 0:00:13.0 MEM: 2891.9MB
*** Finished refinePlace (2:24:11 mem=2891.9M) ***
*** maximum move = 96.88 um ***
*** Finished re-routing un-routed nets (2875.9M) ***

*** Finish Physical Update (cpu=0:00:16.4 real=0:00:17.0 mem=2875.9M) ***
** GigaOpt Optimizer WNS Slack -0.227 TNS Slack -116.403 Density 95.01
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.198|  -4.577|
|reg2cgate |-0.227|  -6.757|
|reg2reg   |-0.213|-105.069|
|HEPG      |-0.227|-111.826|
|All Paths |-0.227|-116.403|
+----------+------+--------+

Bottom Preferred Layer:
+-----------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    CLK     |       Rule       |
+-----------+------------+------------+------------------+
| M9 (z=9)  |        101 |          0 | default          |
+-----------+------------+------------+------------------+
| M2 (z=2)  |          0 |        260 | default_2x_space |
+-----------+------------+------------+------------------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:03:14 real=0:03:14 mem=2875.9M) ***

*** TnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:03:17.5/0:03:17.4 (1.0), totSession cpu/real = 2:24:14.8/2:24:43.0 (1.0), mem = 2772.8M
End: GigaOpt Optimization in TNS mode
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 256 nets with fixed/cover wires excluded.
Info: 260 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #11 [begin] (ccopt_design #1) : totSession cpu/real = 2:24:15.3/2:24:43.5 (1.0), mem = 2830.1M
Usable buffer cells for single buffer setup transform:
DEL050D1BWP12T40M1P CKBD1BWP12T40M1P BUFFXD1BWP12T40M1P DEL025D1BWP12T40M1P CKBD2BWP12T40M1P BUFFXD2BWP12T40M1P BUFFD3BWP12T40M1P BUFFXD3BWP12T40M1P CKBD4BWP12T40M1P BUFFXD4BWP12T40M1P CKBD6BWP12T40M1P BUFFD6BWP12T40M1P BUFFXD6BWP12T40M1P CKBD8BWP12T40M1P BUFFD8BWP12T40M1P BUFFXD8BWP12T40M1P CKBD12BWP12T40M1P BUFFD12BWP12T40M1P BUFFXD12BWP12T40M1P CKBD16BWP12T40M1P BUFFD16BWP12T40M1P BUFFXD16BWP12T40M1P 
Number of usable buffer cells above: 22
Reclaim Optimization WNS Slack -0.227  TNS Slack -116.403 Density 95.01
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   95.01%|        -|  -0.227|-116.403|   0:00:00.0| 2830.1M|
|   95.00%|        4|  -0.227|-116.403|   0:00:04.0| 2855.2M|
|   95.00%|       19|  -0.227|-116.436|   0:00:01.0| 2855.2M|
|   94.96%|       24|  -0.224|-116.411|   0:00:03.0| 2855.2M|
|   92.65%|     2193|  -0.215|-121.892|   0:00:33.0| 2855.2M|
|   92.44%|      202|  -0.212|-121.661|   0:00:05.0| 2855.2M|
|   92.41%|       25|  -0.212|-121.756|   0:00:01.0| 2855.2M|
|   92.41%|        1|  -0.212|-121.756|   0:00:00.0| 2855.2M|
|   92.41%|        0|  -0.212|-121.756|   0:00:00.0| 2855.2M|
|   92.41%|        2|  -0.212|-121.757|   0:00:01.0| 2855.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.212  TNS Slack -121.757 Density 92.41
Bottom Preferred Layer:
+-----------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    CLK     |       Rule       |
+-----------+------------+------------+------------------+
| M9 (z=9)  |         80 |          0 | default          |
+-----------+------------+------------+------------------+
| M2 (z=2)  |          0 |        260 | default_2x_space |
+-----------+------------+------------+------------------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 11436 skipped = 0, called in commitmove = 2421, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:47.9) (real = 0:00:48.0) **
*** Starting refinePlace (2:25:03 mem=2855.2M) ***
Total net bbox length = 2.415e+05 (1.181e+05 1.234e+05) (ext = 1.032e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2855.2MB
Summary Report:
Instances move: 0 (out of 15072 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.415e+05 (1.181e+05 1.234e+05) (ext = 1.032e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2855.2MB
*** Finished refinePlace (2:25:04 mem=2855.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2855.2M) ***

*** Finish Physical Update (cpu=0:00:01.9 real=0:00:01.0 mem=2855.2M) ***
*** AreaOpt #11 [finish] (ccopt_design #1) : cpu/real = 0:00:49.8/0:00:49.8 (1.0), totSession cpu/real = 2:25:05.0/2:25:33.2 (1.0), mem = 2855.2M
End: Area Reclaim Optimization (cpu=0:00:50, real=0:00:49, mem=2773.13M, totSessionCpu=2:25:05).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (2:25:05 mem=2773.1M) ***
*** Finished SKP initialization (cpu=0:00:01.7, real=0:00:01.0)***
Timing cost in AAE based: 5801580.1069034319370985
Move report: Detail placement moves 1812 insts, mean move: 3.43 um, max move: 33.32 um 
	Max move on inst (gen_regfile_ff.register_file_i/g23381): (200.20, 127.54) --> (211.68, 105.70)
	Runtime: CPU: 0:00:11.6 REAL: 0:00:11.0 MEM: 2810.2MB
Summary Report:
Instances move: 1812 (out of 15072 movable)
Instances flipped: 0
Mean displacement: 3.43 um
Max displacement: 33.32 um (Instance: gen_regfile_ff.register_file_i/g23381) (200.2, 127.54) -> (211.68, 105.7)
	Length: 47 sites, height: 1 rows, site name: core12T, cell type: ND2OPTPAD12BWP12T40M1P
Runtime: CPU: 0:00:11.6 REAL: 0:00:11.0 MEM: 2810.2MB
*** Finished refinePlace (2:25:17 mem=2810.2M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2744.43)
Total number of fetched objects 15786
End delay calculation. (MEM=2780.58 CPU=0:00:04.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2780.58 CPU=0:00:05.5 REAL=0:00:05.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 16599 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11486
[NR-eGR] #PG Blockages       : 16599
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 256  Num Prerouted Wires = 9682
[NR-eGR] Read 15475 nets ( ignored 256 )
[NR-eGR] There are 4 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15215
[NR-eGR] Rule id: 1  Rule name: default_2x_space  Nets: 4
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 80 net(s) in layer range [9, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 1.786176e+04um
[NR-eGR] Layer group 2: route 15139 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.573878e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        26( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]      M3 ( 3)        90( 0.31%)        13( 0.05%)         1( 0.00%)   ( 0.36%) 
[NR-eGR]      M4 ( 4)       101( 0.35%)         0( 0.00%)         0( 0.00%)   ( 0.35%) 
[NR-eGR]      M5 ( 5)         6( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M6 ( 6)        96( 0.35%)        18( 0.07%)         0( 0.00%)   ( 0.42%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)        21( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]     M10 (10)        28( 0.10%)         0( 0.00%)         2( 0.01%)   ( 0.10%) 
[NR-eGR]      AP (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       368( 0.14%)        31( 0.01%)         3( 0.00%)   ( 0.15%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1H)             3   47106 
[NR-eGR]  M2   (2V)         65217   71954 
[NR-eGR]  M3   (3H)         91525   14120 
[NR-eGR]  M4   (4V)         52992    7897 
[NR-eGR]  M5   (5H)         32280    3123 
[NR-eGR]  M6   (6V)         14484    1822 
[NR-eGR]  M7   (7H)          7889    1249 
[NR-eGR]  M8   (8V)          4434    1058 
[NR-eGR]  M9   (9H)          9076    1583 
[NR-eGR]  M10  (10V)         9016      30 
[NR-eGR]  AP   (11H)           44       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total       286962  149942 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 240454um
[NR-eGR] Total length: 286962um, number of vias: 149942
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 52um, number of vias: 18
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.25 sec, Real: 1.25 sec, Curr Mem: 2729.70 MB )
Extraction called for design 'ibex_core' of instances=15315 and nets=16961 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ibex_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2729.699M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 2:25:29.3/2:25:57.5 (1.0), mem = 2748.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    CLK     |       Rule       |
+-----------+------------+------------+------------------+
| M9 (z=9)  |         80 |          0 | default          |
+-----------+------------+------------+------------------+
| M2 (z=2)  |          0 |        260 | default_2x_space |
+-----------+------------+------------+------------------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 2:25:29.4/2:25:57.6 (1.0), mem = 2748.8M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2746.78)
Total number of fetched objects 15786
End delay calculation. (MEM=2777.58 CPU=0:00:04.8 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2777.58 CPU=0:00:05.6 REAL=0:00:05.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 2:25:37.5/2:26:05.7 (1.0), mem = 2785.6M
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 256 nets with fixed/cover wires excluded.
Info: 260 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    42|   242|    -0.19|     3|     3|    -0.00|     0|     0|     0|     0|    -0.23|  -116.54|       0|       0|       0| 92.41%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.22|  -115.20|      26|       0|      17| 92.47%| 0:00:01.0|  2858.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.22|  -115.20|       0|       0|       0| 92.47%| 0:00:00.0|  2858.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    CLK     |       Rule       |
+-----------+------------+------------+------------------+
| M9 (z=9)  |         80 |          0 | default          |
+-----------+------------+------------+------------------+
| M2 (z=2)  |          0 |        260 | default_2x_space |
+-----------+------------+------------+------------------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=2858.1M) ***

*** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 2:25:41.2/2:26:09.4 (1.0), mem = 2771.0M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.218 -> -0.216 (bump = -0.002)
GigaOpt: WNS bump threshold: -18.4
Begin: GigaOpt postEco optimization
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 256 nets with fixed/cover wires excluded.
Info: 260 clock nets excluded from IPO operation.
*** WnsOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 2:25:41.6/2:26:09.7 (1.0), mem = 2771.0M
*info: 2 don't touch nets excluded
*info: 260 clock nets excluded
*info: 1159 no-driver nets excluded.
*info: 256 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.217 TNS Slack -115.198 Density 92.47
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.173|  -3.463|
|reg2cgate |-0.206|  -6.068|
|reg2reg   |-0.217|-105.667|
|HEPG      |-0.217|-111.735|
|All Paths |-0.217|-115.198|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.206ns TNS -6.068ns; reg2reg* WNS -0.217ns TNS -105.667ns; HEPG WNS -0.217ns TNS -105.667ns; all paths WNS -0.217ns TNS -115.198ns; Real time 1:14:04
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.217|   -0.217|-111.735| -115.198|   92.47%|   0:00:00.0| 2830.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[175]/D |
|  -0.206|   -0.206|-104.789| -108.252|   92.46%|   0:00:01.0| 2852.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.194|   -0.194| -95.626|  -98.223|   92.44%|   0:00:02.0| 2874.4M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[90]/D  |
|  -0.179|   -0.179| -93.301|  -95.814|   92.43%|   0:00:02.0| 2874.4M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[447]/D |
|  -0.175|   -0.175| -86.609|  -89.102|   92.41%|   0:00:04.0| 2874.4M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.163|   -0.163| -86.212|  -88.827|   92.41%|   0:00:01.0| 2874.4M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.162|   -0.162| -80.857|  -83.292|   92.44%|   0:00:06.0| 2877.5M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.153|   -0.153| -80.086|  -82.350|   92.43%|   0:00:01.0| 2877.5M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.149|   -0.149| -74.902|  -76.876|   92.45%|   0:00:06.0| 2896.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.144|   -0.144| -72.671|  -74.576|   92.50%|   0:00:06.0| 2896.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.146|   -0.146| -68.215|  -70.166|   92.52%|   0:00:10.0| 2896.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.144|   -0.144| -68.361|  -70.217|   92.53%|   0:00:00.0| 2896.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.144|   -0.144| -68.362|  -70.218|   92.53%|   0:00:01.0| 2896.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:39.9 real=0:00:40.0 mem=2896.6M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.136|   -0.144| -64.235|  -70.218|   92.53%|   0:00:00.0| 2896.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[347]/D |
|  -0.132|   -0.144| -60.157|  -66.140|   92.57%|   0:00:08.0| 2896.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[347]/D |
|  -0.126|   -0.144| -57.117|  -63.100|   92.59%|   0:00:07.0| 2896.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[95]/D  |
|  -0.128|   -0.144| -57.012|  -62.995|   92.67%|   0:00:10.0| 2896.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[95]/D  |
|  -0.128|   -0.144| -57.044|  -63.027|   92.68%|   0:00:01.0| 2896.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[95]/D  |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:25.6 real=0:00:26.0 mem=2896.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.125|   -0.144|  -1.857|  -63.027|   92.68%|   0:00:00.0| 2896.6M|    ana_wc|  default| instr_addr_o[31]                                   |
|  -0.070|   -0.141|  -1.452|  -62.824|   92.76%|   0:00:12.0| 2896.6M|    ana_wc|  default| instr_addr_o[16]                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.7 real=0:00:12.0 mem=2896.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:18 real=0:01:18 mem=2896.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.070| -1.452|
|reg2cgate |-0.141| -4.040|
|reg2reg   |-0.128|-57.332|
|HEPG      |-0.141|-61.372|
|All Paths |-0.141|-62.824|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.140ns TNS -4.040ns; reg2reg* WNS -0.128ns TNS -57.333ns; HEPG WNS -0.140ns TNS -57.333ns; all paths WNS -0.140ns TNS -62.825ns; Real time 1:15:24
** GigaOpt Optimizer WNS Slack -0.141 TNS Slack -62.824 Density 92.76
*** Starting refinePlace (2:27:03 mem=2874.6M) ***
Total net bbox length = 2.421e+05 (1.185e+05 1.235e+05) (ext = 1.040e+04)
Move report: Detail placement moves 169 insts, mean move: 3.46 um, max move: 13.72 um 
	Max move on inst (cs_registers_i/FE_OFC1558_csr_addr_2): (81.48, 213.22) --> (83.44, 224.98)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2877.6MB
Summary Report:
Instances move: 169 (out of 15206 movable)
Instances flipped: 0
Mean displacement: 3.46 um
Max displacement: 13.72 um (Instance: cs_registers_i/FE_OFC1558_csr_addr_2) (81.48, 213.22) -> (83.44, 224.98)
	Length: 3 sites, height: 1 rows, site name: core12T, cell type: INVD1BWP12T40M1P
Total net bbox length = 2.427e+05 (1.188e+05 1.238e+05) (ext = 1.039e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2877.6MB
*** Finished refinePlace (2:27:05 mem=2877.6M) ***
*** maximum move = 13.72 um ***
*** Finished re-routing un-routed nets (2874.6M) ***

*** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=2874.6M) ***
** GigaOpt Optimizer WNS Slack -0.141 TNS Slack -62.824 Density 92.76
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.070| -1.452|
|reg2cgate |-0.141| -4.040|
|reg2reg   |-0.128|-57.332|
|HEPG      |-0.141|-61.372|
|All Paths |-0.141|-62.824|
+----------+------+-------+

Bottom Preferred Layer:
+-----------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    CLK     |       Rule       |
+-----------+------------+------------+------------------+
| M9 (z=9)  |         78 |          0 | default          |
+-----------+------------+------------+------------------+
| M2 (z=2)  |          0 |        260 | default_2x_space |
+-----------+------------+------------+------------------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:01:22 real=0:01:22 mem=2874.6M) ***

*** WnsOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:01:23.7/0:01:23.7 (1.0), totSession cpu/real = 2:27:05.3/2:27:33.4 (1.0), mem = 2771.5M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.218 -> -0.135 (bump = -0.083)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -120.022 -> -62.824
Begin: GigaOpt TNS recovery
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 256 nets with fixed/cover wires excluded.
Info: 260 clock nets excluded from IPO operation.
*** TnsOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 2:27:05.6/2:27:33.7 (1.0), mem = 2771.5M
*info: 2 don't touch nets excluded
*info: 260 clock nets excluded
*info: 1159 no-driver nets excluded.
*info: 256 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.141 TNS Slack -62.824 Density 92.76
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.070| -1.452|
|reg2cgate |-0.141| -4.040|
|reg2reg   |-0.128|-57.332|
|HEPG      |-0.141|-61.372|
|All Paths |-0.141|-62.824|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.140ns TNS -4.040ns; reg2reg* WNS -0.128ns TNS -57.333ns; HEPG WNS -0.140ns TNS -57.333ns; all paths WNS -0.140ns TNS -62.825ns; Real time 1:15:28
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.141|   -0.141| -61.372|  -62.824|   92.76%|   0:00:00.0| 2830.8M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.140|   -0.140| -59.946|  -61.399|   92.78%|   0:00:06.0| 2875.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.140|   -0.140| -58.499|  -59.951|   92.80%|   0:00:04.0| 2875.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST35/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.140|   -0.140| -56.696|  -58.148|   92.81%|   0:00:03.0| 2875.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[279]/D |
|  -0.140|   -0.140| -55.628|  -57.080|   92.81%|   0:00:00.0| 2875.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[279]/D |
|  -0.140|   -0.140| -54.384|  -55.835|   92.83%|   0:00:03.0| 2875.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[535]/D |
|  -0.140|   -0.140| -54.299|  -55.749|   92.86%|   0:00:03.0| 2875.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[430]/D |
|  -0.140|   -0.140| -54.090|  -55.541|   92.87%|   0:00:01.0| 2875.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[430]/D |
|  -0.140|   -0.140| -54.023|  -55.474|   92.87%|   0:00:00.0| 2875.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[430]/D |
|  -0.140|   -0.140| -53.772|  -55.222|   92.88%|   0:00:03.0| 2878.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[335]/D |
|  -0.140|   -0.140| -53.771|  -55.222|   92.88%|   0:00:00.0| 2878.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[335]/D |
|  -0.140|   -0.140| -53.756|  -55.207|   92.88%|   0:00:01.0| 2878.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[335]/D |
|  -0.140|   -0.140| -53.599|  -55.049|   92.90%|   0:00:02.0| 2878.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[207]/D |
|  -0.140|   -0.140| -53.528|  -55.009|   92.91%|   0:00:01.0| 2878.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[587]/D |
|  -0.140|   -0.140| -53.526|  -55.006|   92.91%|   0:00:01.0| 2878.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[587]/D |
|  -0.140|   -0.140| -53.515|  -54.995|   92.91%|   0:00:01.0| 2878.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[267]/D |
|  -0.140|   -0.140| -53.509|  -54.989|   92.92%|   0:00:00.0| 2878.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[267]/D |
|  -0.141|   -0.141| -53.509|  -54.989|   92.92%|   0:00:00.0| 2878.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:28.8 real=0:00:29.0 mem=2878.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.070|   -0.141|  -1.480|  -54.989|   92.92%|   0:00:00.0| 2878.0M|    ana_wc|  default| instr_addr_o[16]                                   |
|  -0.069|   -0.140|  -1.151|  -54.660|   92.95%|   0:00:06.0| 2897.1M|    ana_wc|  default| instr_addr_o[31]                                   |
|  -0.069|   -0.140|  -1.150|  -54.660|   92.95%|   0:00:00.0| 2897.1M|    ana_wc|  default| instr_addr_o[31]                                   |
|  -0.070|   -0.141|  -1.150|  -54.660|   92.95%|   0:00:00.0| 2897.1M|    ana_wc|  default| instr_addr_o[16]                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.7 real=0:00:06.0 mem=2897.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:34.5 real=0:00:35.0 mem=2897.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.070| -1.150|
|reg2cgate |-0.141| -4.027|
|reg2reg   |-0.127|-49.482|
|HEPG      |-0.141|-53.509|
|All Paths |-0.141|-54.660|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.140ns TNS -4.027ns; reg2reg* WNS -0.127ns TNS -49.482ns; HEPG WNS -0.140ns TNS -49.482ns; all paths WNS -0.140ns TNS -54.659ns; Real time 1:16:05
*** Starting refinePlace (2:27:44 mem=2875.1M) ***
Total net bbox length = 2.433e+05 (1.191e+05 1.241e+05) (ext = 1.041e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2875.1MB
Summary Report:
Instances move: 0 (out of 15270 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.433e+05 (1.191e+05 1.241e+05) (ext = 1.041e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2875.1MB
*** Finished refinePlace (2:27:45 mem=2875.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2875.1M) ***

*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2875.1M) ***
** GigaOpt Optimizer WNS Slack -0.141 TNS Slack -54.660 Density 92.95
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.070| -1.150|
|reg2cgate |-0.141| -4.027|
|reg2reg   |-0.127|-49.482|
|HEPG      |-0.141|-53.509|
|All Paths |-0.141|-54.660|
+----------+------+-------+

Bottom Preferred Layer:
+-----------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    CLK     |       Rule       |
+-----------+------------+------------+------------------+
| M9 (z=9)  |         78 |          0 | default          |
+-----------+------------+------------+------------------+
| M2 (z=2)  |          0 |        260 | default_2x_space |
+-----------+------------+------------+------------------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:38.6 real=0:00:39.0 mem=2875.1M) ***

*** TnsOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:40.0/0:00:40.0 (1.0), totSession cpu/real = 2:27:45.6/2:28:13.7 (1.0), mem = 2773.0M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 3.171%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
VT info 25.4532963122 14
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Enabling path groups and categories...
Enabling path groups and categories done.

GigaOpt + CCOpt summary information
===================================

---------------------------------------------------------------------------------------------------------------------------------------------------------------
Label                             reg2cgate WNS    reg2cgate TNS    reg2reg WNS    reg2reg TNS    HEPG WNS    HEPG TNS      All WNS     All TNS       Real time
---------------------------------------------------------------------------------------------------------------------------------------------------------------
After initial cluster                   -                -               -              -            -            -            -            -         0:00:48.0
Start of Optimizer WNS Pass 0       -0.615ns         -21.044ns       -0.334ns      -214.168ns     -0.615ns    -214.168ns    -0.615ns    -261.543ns    0:04:05
End of Optimizer WNS Pass 0         -0.473ns         -15.879ns       -0.208ns      -133.047ns     -0.473ns    -133.047ns    -0.488ns    -171.610ns    0:07:44
Start of Optimizer WNS Pass 1       -0.467ns         -15.830ns       -0.229ns      -164.350ns     -0.467ns    -164.350ns    -0.474ns    -202.125ns    0:08:23
End of Optimizer WNS Pass 1         -0.442ns         -14.351ns       -0.185ns      -125.877ns     -0.442ns    -125.877ns    -0.504ns    -162.264ns    0:12:21
Start of Optimizer WNS Pass 2       -0.462ns         -15.517ns       -0.211ns      -148.820ns     -0.462ns    -148.820ns    -0.472ns    -185.281ns    0:12:59
End of Optimizer WNS Pass 2         -0.434ns         -14.056ns       -0.174ns      -113.631ns     -0.434ns    -113.631ns    -0.487ns    -148.922ns    0:17:59
Start of Optimizer WNS Pass 3       -0.443ns         -14.527ns       -0.193ns      -138.547ns     -0.443ns    -138.547ns    -0.473ns    -173.893ns    0:18:36
Before useful skew*                 -0.422ns         -13.587ns       -0.193ns      -136.098ns     -0.422ns    -149.685ns    -0.471ns    -169.759ns    0:19:31
After useful skew*                  -0.412ns         -13.204ns       -0.193ns      -128.520ns     -0.412ns    -141.724ns    -0.461ns    -161.070ns    0:19:32
Before useful skew*                 -0.411ns         -13.165ns       -0.193ns      -128.325ns     -0.411ns    -141.490ns    -0.459ns    -160.550ns    0:19:44
After useful skew*                  -0.383ns         -11.994ns       -0.193ns      -115.004ns     -0.383ns    -126.998ns    -0.448ns    -142.372ns    0:19:45
Before useful skew*                 -0.322ns          -9.654ns       -0.287ns      -165.412ns     -0.322ns    -175.066ns    -0.382ns    -186.369ns    0:20:59
After useful skew*                  -0.305ns          -9.089ns       -0.258ns      -137.789ns     -0.305ns    -146.878ns    -0.358ns    -156.458ns    0:21:00
Before useful skew*                 -0.279ns          -8.223ns       -0.240ns      -109.166ns     -0.279ns    -117.389ns    -0.336ns    -125.620ns    0:21:21
After useful skew*                  -0.279ns          -8.223ns       -0.240ns      -107.783ns     -0.279ns    -116.006ns    -0.336ns    -124.218ns    0:21:22
Before useful skew*                 -0.279ns          -8.223ns       -0.242ns      -108.115ns     -0.279ns    -116.338ns    -0.336ns    -124.550ns    0:21:25
After useful skew (no change)*      -0.279ns          -8.223ns       -0.242ns      -108.115ns     -0.279ns    -116.338ns    -0.336ns    -124.550ns    0:21:25
Before useful skew*                 -0.279ns          -8.223ns       -0.131ns       -47.719ns     -0.279ns     -55.943ns    -0.336ns     -64.155ns    0:22:55
After useful skew*                  -0.279ns          -8.223ns       -0.131ns       -47.460ns     -0.279ns     -55.683ns    -0.336ns     -63.896ns    0:22:56
Before useful skew*                 -0.279ns          -8.223ns       -0.132ns       -47.652ns     -0.279ns     -55.876ns    -0.336ns     -64.088ns    0:23:05
After useful skew*                  -0.279ns          -8.223ns       -0.132ns       -47.682ns     -0.279ns     -55.905ns    -0.336ns     -64.118ns    0:23:06
End of Optimizer WNS Pass 3         -0.279ns          -8.223ns       -0.132ns       -47.682ns     -0.279ns     -47.682ns    -0.336ns     -64.118ns    0:23:06
Before full cluster                 -0.279ns          -8.223ns       -0.132ns       -47.682ns     -0.279ns     -47.682ns    -0.336ns     -64.118ns    0:23:06
After full cluster                  -0.270ns          -7.893ns       -0.146ns       -53.322ns     -0.270ns     -53.322ns    -0.326ns     -68.867ns    0:23:26
Start of Optimizer WNS Pass 4       -0.270ns          -7.893ns       -0.146ns       -53.322ns     -0.270ns     -53.322ns    -0.326ns     -68.867ns    0:23:27
Before useful skew*                 -0.244ns          -7.520ns       -0.213ns      -105.439ns     -0.244ns    -112.958ns    -0.320ns    -120.527ns    0:24:32
After useful skew*                  -0.234ns          -7.206ns       -0.213ns      -105.419ns     -0.234ns    -112.625ns    -0.312ns    -119.756ns    0:24:32
Before useful skew*                 -0.234ns          -7.161ns       -0.205ns       -99.046ns     -0.234ns    -106.206ns    -0.310ns    -113.273ns    0:24:51
After useful skew*                  -0.219ns          -6.715ns       -0.205ns       -99.113ns     -0.219ns    -105.828ns    -0.290ns    -112.282ns    0:24:52
Before useful skew*                 -0.209ns          -6.313ns       -0.196ns       -98.163ns     -0.209ns    -104.475ns    -0.286ns    -110.576ns    0:25:13
After useful skew*                  -0.209ns          -6.313ns       -0.196ns       -98.213ns     -0.209ns    -104.526ns    -0.286ns    -110.626ns    0:25:13
Before useful skew*                 -0.209ns          -6.313ns       -0.191ns       -93.846ns     -0.209ns    -100.158ns    -0.286ns    -106.158ns    0:25:17
After useful skew*                  -0.209ns          -6.313ns       -0.191ns       -93.973ns     -0.209ns    -100.286ns    -0.286ns    -106.285ns    0:25:18
Before useful skew*                 -0.209ns          -6.313ns       -0.129ns       -45.241ns     -0.209ns     -51.554ns    -0.286ns     -57.553ns    0:26:51
After useful skew*                  -0.209ns          -6.313ns       -0.123ns       -41.972ns     -0.209ns     -48.285ns    -0.286ns     -54.285ns    0:26:51
Before useful skew*                 -0.209ns          -6.313ns       -0.123ns       -42.139ns     -0.209ns     -48.451ns    -0.286ns     -54.451ns    0:27:07
After useful skew*                  -0.209ns          -6.313ns       -0.123ns       -42.059ns     -0.209ns     -48.372ns    -0.286ns     -54.371ns    0:27:08
Before useful skew*                 -0.209ns          -6.313ns       -0.123ns       -42.084ns     -0.209ns     -48.397ns    -0.286ns     -54.396ns    0:27:08
After useful skew*                  -0.209ns          -6.313ns       -0.123ns       -41.873ns     -0.209ns     -48.186ns    -0.286ns     -54.185ns    0:27:09
End of Optimizer WNS Pass 4         -0.209ns          -6.312ns       -0.123ns       -41.873ns     -0.209ns     -41.873ns    -0.286ns     -54.185ns    0:27:09
Before mini cluster                 -0.209ns          -6.312ns       -0.123ns       -41.873ns     -0.209ns     -41.873ns    -0.286ns     -54.185ns    0:27:09
After mini cluster                  -0.212ns          -6.401ns       -0.125ns       -42.154ns     -0.212ns     -42.154ns    -0.287ns     -54.608ns    0:27:22
Start of Optimizer WNS Pass 5       -0.232ns          -7.223ns       -0.142ns       -63.581ns     -0.232ns     -63.581ns    -0.276ns     -76.653ns    0:28:08
Before useful skew*                 -0.191ns          -5.880ns       -0.167ns       -64.880ns     -0.191ns     -70.760ns    -0.288ns     -76.801ns    0:29:36
After useful skew (no change)*      -0.191ns          -5.880ns       -0.167ns       -64.880ns     -0.191ns     -70.760ns    -0.288ns     -76.801ns    0:29:36
Before useful skew*                 -0.191ns          -5.880ns       -0.167ns       -64.872ns     -0.191ns     -70.752ns    -0.288ns     -76.786ns    0:29:44
After useful skew (no change)*      -0.191ns          -5.880ns       -0.167ns       -64.872ns     -0.191ns     -70.752ns    -0.288ns     -76.786ns    0:29:44
Before useful skew*                 -0.191ns          -5.880ns       -0.106ns       -34.429ns     -0.191ns     -40.310ns    -0.288ns     -46.344ns    0:32:20
After useful skew*                  -0.191ns          -5.880ns       -0.106ns       -34.129ns     -0.191ns     -40.010ns    -0.288ns     -46.044ns    0:32:20
Before useful skew*                 -0.191ns          -5.880ns       -0.106ns       -34.272ns     -0.191ns     -40.152ns    -0.288ns     -46.186ns    0:32:25
After useful skew (no change)*      -0.191ns          -5.880ns       -0.106ns       -34.272ns     -0.191ns     -40.152ns    -0.288ns     -46.186ns    0:32:25
End of Optimizer WNS Pass 5         -0.191ns          -5.880ns       -0.106ns       -34.272ns     -0.191ns     -34.272ns    -0.288ns     -46.187ns    0:32:25
Before mini cluster                 -0.191ns          -5.880ns       -0.106ns       -34.272ns     -0.191ns     -34.272ns    -0.288ns     -46.187ns    0:32:25
After mini cluster                  -0.194ns          -5.955ns       -0.106ns       -34.486ns     -0.194ns     -34.486ns    -0.288ns     -46.520ns    0:32:37
Start of Optimizer WNS Pass 6       -0.221ns          -6.920ns       -0.115ns       -47.228ns     -0.221ns     -47.228ns    -0.271ns     -59.944ns    0:33:17
Before useful skew*                 -0.194ns          -5.800ns       -0.141ns       -62.753ns     -0.194ns     -68.552ns    -0.286ns     -74.497ns    0:34:25
After useful skew (no change)*      -0.194ns          -5.800ns       -0.141ns       -62.753ns     -0.194ns     -68.552ns    -0.286ns     -74.497ns    0:34:25
Before useful skew*                 -0.194ns          -5.795ns       -0.137ns       -61.342ns     -0.194ns     -67.137ns    -0.285ns     -73.081ns    0:34:34
After useful skew (no change)*      -0.194ns          -5.795ns       -0.137ns       -61.342ns     -0.194ns     -67.137ns    -0.285ns     -73.081ns    0:34:34
Before useful skew*                 -0.194ns          -5.795ns       -0.101ns       -36.432ns     -0.194ns     -42.227ns    -0.285ns     -48.171ns    0:36:50
After useful skew (no change)*      -0.194ns          -5.795ns       -0.101ns       -36.432ns     -0.194ns     -42.227ns    -0.285ns     -48.171ns    0:36:50
Before useful skew*                 -0.194ns          -5.795ns       -0.101ns       -36.535ns     -0.194ns     -42.330ns    -0.285ns     -48.274ns    0:37:02
After useful skew (no change)*      -0.194ns          -5.795ns       -0.101ns       -36.535ns     -0.194ns     -42.330ns    -0.285ns     -48.274ns    0:37:02
End of Optimizer WNS Pass 6         -0.194ns          -5.795ns       -0.102ns       -36.535ns     -0.194ns     -36.535ns    -0.286ns     -48.274ns    0:37:02
Before implementation               -0.219ns          -6.851ns       -0.116ns       -55.973ns     -0.219ns     -55.973ns    -0.274ns     -68.711ns    0:37:42
After implementation                -0.614ns         -23.765ns       -0.600ns      -554.971ns     -0.614ns    -554.971ns    -0.722ns    -618.591ns    0:42:35
Start of Optimizer WNS Pass 0       -0.614ns         -23.765ns       -0.600ns      -554.968ns     -0.614ns    -554.968ns    -0.722ns    -618.588ns    0:42:40
End of Optimizer WNS Pass 0         -0.270ns          -8.634ns       -0.167ns       -98.650ns     -0.270ns     -98.650ns    -0.270ns    -117.167ns    0:47:27
Start of Optimizer WNS Pass 1       -0.258ns          -8.088ns       -0.185ns      -112.716ns     -0.258ns    -112.716ns    -0.258ns    -127.568ns    0:48:20
End of Optimizer WNS Pass 1         -0.164ns          -4.665ns       -0.145ns       -70.865ns     -0.164ns     -70.865ns    -0.164ns     -78.167ns    0:55:13
Start of Optimizer WNS Pass 2       -0.192ns          -5.158ns       -0.151ns       -79.659ns     -0.192ns     -79.659ns    -0.192ns     -87.465ns    0:56:04
End of Optimizer WNS Pass 2         -0.144ns          -4.166ns       -0.137ns       -61.284ns     -0.144ns     -61.284ns    -0.144ns     -66.952ns    1:01:47
Start of Optimizer TNS Pass         -0.380ns         -12.522ns       -1.400ns      -573.053ns     -1.400ns    -573.053ns    -1.400ns    -599.107ns    1:09:22
End of Optimizer TNS Pass           -0.294ns          -9.584ns       -0.494ns      -221.375ns     -0.494ns    -221.375ns    -0.494ns    -241.647ns    1:12:19
Start of Optimizer WNS Pass 0       -0.206ns          -6.068ns       -0.217ns      -105.667ns     -0.217ns    -105.667ns    -0.217ns    -115.198ns    1:14:04
End of Optimizer WNS Pass 0         -0.140ns          -4.040ns       -0.128ns       -57.333ns     -0.140ns     -57.333ns    -0.140ns     -62.825ns    1:15:24
Start of Optimizer TNS Pass         -0.140ns          -4.040ns       -0.128ns       -57.333ns     -0.140ns     -57.333ns    -0.140ns     -62.825ns    1:15:28
End of Optimizer TNS Pass           -0.140ns          -4.027ns       -0.127ns       -49.482ns     -0.140ns     -49.482ns    -0.140ns     -54.659ns    1:16:05
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Register exp ratio and priority group on 78 nets on 15921 nets : 
z=9 : 78 nets

Active setup views:
 ana_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'ibex_core' of instances=15513 and nets=17159 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ibex_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2785.465M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2783.46)
Total number of fetched objects 15984
End delay calculation. (MEM=2774.91 CPU=0:00:04.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2774.91 CPU=0:00:05.6 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:08.2 real=0:00:08.0 totSessionCpu=2:27:54 mem=2782.9M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 16599 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11481
[NR-eGR] #PG Blockages       : 16599
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 256  Num Prerouted Wires = 9682
[NR-eGR] Read 15673 nets ( ignored 256 )
[NR-eGR] There are 4 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15413
[NR-eGR] Rule id: 1  Rule name: default_2x_space  Nets: 4
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 78 net(s) in layer range [9, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.710240e+04um
[NR-eGR] Layer group 2: route 15339 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.594542e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        21( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M3 ( 3)        89( 0.31%)        13( 0.05%)         1( 0.00%)   ( 0.36%) 
[NR-eGR]      M4 ( 4)       101( 0.35%)         0( 0.00%)         0( 0.00%)   ( 0.35%) 
[NR-eGR]      M5 ( 5)         6( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M6 ( 6)        98( 0.36%)        18( 0.07%)         0( 0.00%)   ( 0.42%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)        15( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]     M10 (10)        19( 0.07%)         0( 0.00%)         1( 0.00%)   ( 0.07%) 
[NR-eGR]      AP (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       349( 0.13%)        31( 0.01%)         2( 0.00%)   ( 0.14%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.61 sec, Real: 0.61 sec, Curr Mem: 2790.92 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:16:08, real = 1:16:07, mem = 2378.6M, totSessionCpu=2:27:55 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 ana_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.141  | -0.128  | -0.141  | -0.070  |
|           TNS (ns):| -54.236 | -49.045 | -4.041  | -1.150  |
|    Violating Paths:|   816   |   755   |   34    |   27    |
|          All Paths:|  2196   |  1923   |   64    |  1834   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.949%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 1:16:11, real = 1:16:12, mem = 2377.0M, totSessionCpu=2:27:58 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
External - optDesign -ccopt done. (took cpu=1:16:15 real=1:16:12)
Running CCOpt done.
Set place::cacheFPlanSiteMark to 0
Runtime done. (took cpu=1:16:25 real=1:16:22)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          8  The Cap table file is not specified. Thi...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
WARNING   IMPCCOPT-2314        4  CCOpt found %u clock tree nets marked as...
WARNING   IMPCCOPT-1058        1  Slackened off %s from %s to %s.          
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 25 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 1:16:20.3/1:16:21.7 (1.0), totSession cpu/real = 2:27:57.8/2:28:28.4 (1.0), mem = 2758.3M
#% End ccopt_design (date=08/09 21:58:47, total cpu=1:16:20, real=1:16:22, peak res=2480.3M, current mem=2263.4M)
<CMD> timeDesign -postCTS -numPaths 10 -outDir ./reports/design_ibex_core/cts -prefix cts
*** timeDesign #5 [begin] : totSession cpu/real = 2:27:57.9/2:28:28.5 (1.0), mem = 2686.3M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2686.3M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 ana_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.141  | -0.128  | -0.141  | -0.070  |
|           TNS (ns):| -54.236 | -49.045 | -4.041  | -1.150  |
|    Violating Paths:|   816   |   755   |   34    |   27    |
|          All Paths:|  2196   |  1923   |   64    |  1834   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.949%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./reports/design_ibex_core/cts
Total CPU time: 3.97 sec
Total Real time: 6.0 sec
Total Memory Usage: 2686.511719 Mbytes
*** timeDesign #5 [finish] : cpu/real = 0:00:04.0/0:00:06.6 (0.6), totSession cpu/real = 2:28:01.8/2:28:35.1 (1.0), mem = 2686.5M
<CMD> timeDesign -postCTS -hold -numPaths 10 -outDir ./reports/design_ibex_core/cts -prefix cts
*** timeDesign #6 [begin] : totSession cpu/real = 2:28:01.8/2:28:35.1 (1.0), mem = 2686.5M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2651.8M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2662.32)
Total number of fetched objects 15984
End delay calculation. (MEM=2706.48 CPU=0:00:04.7 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2706.48 CPU=0:00:05.5 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.3 real=0:00:07.0 totSessionCpu=2:28:11 mem=2714.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 ana_wc 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.154  | -0.195  |  0.173  | -1.154  |
|           TNS (ns):| -1127.0 | -0.946  |  0.000  | -1127.0 |
|    Violating Paths:|  1734   |   15    |    0    |  1734   |
|          All Paths:|  2096   |  1923   |   64    |  1734   |
+--------------------+---------+---------+---------+---------+

Density: 92.949%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./reports/design_ibex_core/cts
Total CPU time: 9.66 sec
Total Real time: 10.0 sec
Total Memory Usage: 2628.742188 Mbytes
*** timeDesign #6 [finish] : cpu/real = 0:00:09.7/0:00:09.6 (1.0), totSession cpu/real = 2:28:11.5/2:28:44.7 (1.0), mem = 2628.7M
<CMD> report_ccopt_clock_trees -file ./reports/design_ibex_core/cts/clock_trees.rpt
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2640.28)
Total number of fetched objects 15984
End delay calculation. (MEM=2707.7 CPU=0:00:04.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2707.7 CPU=0:00:05.4 REAL=0:00:05.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:06.5 real=0:00:06.4)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:01.1 real=0:00:01.1)
Updating latch analysis done.
Clock tree timing engine global stage delay update for default:both.early...
Clock tree timing engine global stage delay update for default:both.early done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock tree timing engine global stage delay update for default:both.late...
Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
<CMD> report_ccopt_skew_groups -file ./reports/design_ibex_core/cts/skew_groups.rpt
Clock tree timing engine global stage delay update for default:both.early...
Clock tree timing engine global stage delay update for default:both.early done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock tree timing engine global stage delay update for default:both.late...
Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
<CMD> report_timing > $rpt_dir/Timing_report_postCCopt.rpt
<CMD> saveDesign ./results/design_ibex_core/cts/cts.enc
#% Begin save design ... (date=08/09 21:59:11, mem=2260.5M)
% Begin Save ccopt configuration ... (date=08/09 21:59:11, mem=2260.5M)
% End Save ccopt configuration ... (date=08/09 21:59:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=2261.1M, current mem=2261.1M)
% Begin Save netlist data ... (date=08/09 21:59:11, mem=2261.1M)
Writing Binary DB to ./results/design_ibex_core/cts/cts.enc.dat/ibex_core.v.bin in single-threaded mode...
% End Save netlist data ... (date=08/09 21:59:12, total cpu=0:00:00.1, real=0:00:01.0, peak res=2261.1M, current mem=2261.1M)
Saving symbol-table file ...
Saving congestion map file ./results/design_ibex_core/cts/cts.enc.dat/ibex_core.route.congmap.gz ...
% Begin Save AAE data ... (date=08/09 21:59:12, mem=2261.5M)
Saving AAE Data ...
% End Save AAE data ... (date=08/09 21:59:12, total cpu=0:00:00.0, real=0:00:01.0, peak res=2261.5M, current mem=2261.5M)
Saving scheduling_file.cts.1657 in ./results/design_ibex_core/cts/cts.enc.dat/scheduling_file.cts
Saving preference file ./results/design_ibex_core/cts/cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=08/09 21:59:13, mem=2261.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=08/09 21:59:14, total cpu=0:00:00.1, real=0:00:01.0, peak res=2261.8M, current mem=2261.8M)
Saving PG file ./results/design_ibex_core/cts/cts.enc.dat/ibex_core.pg.gz, version#2, (Created by Innovus v21.35-s114_1 on Fri Aug  9 21:59:14 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2672.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=08/09 21:59:14, mem=2262.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=08/09 21:59:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=2262.0M, current mem=2262.0M)
% Begin Save routing data ... (date=08/09 21:59:14, mem=2262.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=2672.2M) ***
% End Save routing data ... (date=08/09 21:59:15, total cpu=0:00:00.2, real=0:00:01.0, peak res=2262.3M, current mem=2262.3M)
Saving property file ./results/design_ibex_core/cts/cts.enc.dat/ibex_core.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2675.2M) ***
#Saving pin access data to file ./results/design_ibex_core/cts/cts.enc.dat/ibex_core.apa ...
#
Saving rc congestion map ./results/design_ibex_core/cts/cts.enc.dat/ibex_core.congmap.gz ...
% Begin Save power constraints data ... (date=08/09 21:59:18, mem=2262.3M)
% End Save power constraints data ... (date=08/09 21:59:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2262.3M, current mem=2262.3M)
default_rc_corner
Generated self-contained design cts.enc.dat
#% End save design ... (date=08/09 21:59:19, total cpu=0:00:03.8, real=0:00:08.0, peak res=2262.4M, current mem=2262.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_propagated_clock [ all_clocks ]
<CMD> setNanoRouteMode -routeWithSiDriven true
<CMD> setNanoRouteMode -routeInsertAntennaDiode true
<CMD> setNanoRouteMode -routeAntennaCellName ANTENNABWP12T40M1P
<CMD> setNanoRouteMode -routeWithTimingDriven true
<CMD> route_opt_design
*** route_opt_design #1 [begin] : totSession cpu/real = 2:28:24.0/2:29:00.7 (1.0), mem = 2637.6M
GigaOpt running with 1 threads.
default_rc_corner has no qx tech file defined
**INFO: Running RouteOpt flow with FullDrOpt.
default_rc_corner has no qx tech file defined
AAE_INFO: Pre Route call back at the beginning of routeDesign
**INFO: flowCheckPoint #1 GlobalDetailRoute
*** RouteDesign #1 [begin] (route_opt_design #1) : totSession cpu/real = 2:28:24.0/2:29:00.7 (1.0), mem = 2637.6M
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2212.11 (MB), peak = 2480.35 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               18.4
setNanoRouteMode -routeAntennaCellName              ANTENNABWP12T40M1P
setNanoRouteMode -routeInsertAntennaDiode           true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
setNanoRouteMode -routeWithOpt                      false
setNanoRouteMode -routeWithSiDriven                 true
setNanoRouteMode -routeWithTimingDriven             true
setDesignMode -process                              40
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setSIMode -separate_delta_delay_on_data             true

#default_rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2619.6M, init mem=2619.6M)
*info: Placed = 15513          (Fixed = 243)
*info: Unplaced = 0           
Placement Density:92.95%(61148/65787)
Placement Density (including fixed std cells):92.95%(61148/65787)
Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2619.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (256) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2619.6M) ***
#Start route 260 clock and analog nets...

globalDetailRoute

#Start globalDetailRoute on Fri Aug  9 21:59:19 2024
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=16899
#need_extraction net=0 (total=17159)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 1484 (skipped).
#Total number of nets with skipped attribute = 15415 (skipped).
#Total number of routable nets = 260.
#Total number of nets in the design = 17159.
#153 routable nets do not have any wires.
#107 routable nets have routed wires.
#15415 skipped nets have only detail routed wires.
#153 nets will be global routed.
#153 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#107 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Fri Aug  9 21:59:20 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.990.
#Voltage range [0.000 - 0.990] has 17088 nets.
#Voltage range [0.000 - 0.000] has 70 nets.
#Voltage range [0.990 - 0.990] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M2           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M3           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M4           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M5           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M6           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M7           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M8           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M9           H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# M10          V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# AP           H   Track-Pitch = 5.00000    Line-2-Via Pitch = 5.00000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2230.49 (MB), peak = 2480.35 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:03:34, elapsed time = 00:03:34, memory = 2352.08 (MB), peak = 2480.35 (MB)
#
#Finished routing data preparation on Fri Aug  9 22:02:54 2024
#
#Cpu time = 00:03:34
#Elapsed time = 00:03:34
#Increased memory = 137.72 (MB)
#Total memory = 2352.13 (MB)
#Peak memory = 2480.35 (MB)
#
#
#Start global routing on Fri Aug  9 22:02:54 2024
#
#
#Start global routing initialization on Fri Aug  9 22:02:54 2024
#
#Number of eco nets is 149
#
#Start global routing data preparation on Fri Aug  9 22:02:54 2024
#
#Start routing resource analysis on Fri Aug  9 22:02:54 2024
#
#Routing resource analysis is done on Fri Aug  9 22:02:54 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         354        1609       18733    76.47%
#  M2             V        1578         565       18733     8.64%
#  M3             H        1837         126       18733     0.10%
#  M4             V        1909         234       18733     3.36%
#  M5             H        1683         280       18733     5.16%
#  M6             V        1921         222       18733     4.85%
#  M7             H        1962           1       18733     0.00%
#  M8             V        2143           0       18733     0.00%
#  M9             H         327           0       18733     0.00%
#  M10            V         357           0       18733     0.00%
#  AP             H          54           0       18733    58.78%
#  --------------------------------------------------------------
#  Total                  14126      13.66%      206063    14.30%
#
#  130 nets (0.76%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Aug  9 22:02:54 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2357.05 (MB), peak = 2480.35 (MB)
#
#
#Global routing initialization is done on Fri Aug  9 22:02:54 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2357.12 (MB), peak = 2480.35 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2363.98 (MB), peak = 2480.35 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2363.99 (MB), peak = 2480.35 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1484 (skipped).
#Total number of nets with skipped attribute = 15415 (skipped).
#Total number of routable nets = 260.
#Total number of nets in the design = 17159.
#
#260 routable nets have routed wires.
#15415 skipped nets have only detail routed wires.
#153 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#107 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#--------------------------------------------------------------------------
#             Rules   Shielding   Pref Layer   Avoid Detour   Unconstrained  
#--------------------------------------------------------------------------
#           Default           0            0              0               0  
#  default_2x_space          23          130            130               0  
#--------------------------------------------------------------------------
#             Total          23          130            130               0  
#--------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#--------------------------------------------------------------------------------------------
#             Rules   Shielding   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
#--------------------------------------------------------------------------------------------
#           Default           0           78                78              0           15337  
#  default_2x_space         130          130                 0            130               0  
#--------------------------------------------------------------------------------------------
#             Total         130          208                78            130           15337  
#--------------------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          285(1.52%)    104(0.56%)      8(0.04%)   (2.12%)
#  M3            1(0.01%)      1(0.01%)      0(0.00%)   (0.01%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M9            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M10           0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  AP            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    286(0.16%)    105(0.06%)      8(0.00%)   (0.22%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 0.00% H + 0.22% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 21342 um.
#Total half perimeter of net bounding box = 13143 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 3795 um.
#Total wire length on LAYER M3 = 8291 um.
#Total wire length on LAYER M4 = 6280 um.
#Total wire length on LAYER M5 = 1779 um.
#Total wire length on LAYER M6 = 1120 um.
#Total wire length on LAYER M7 = 70 um.
#Total wire length on LAYER M8 = 6 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER M10 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 6919
#Total number of multi-cut vias = 34 (  0.5%)
#Total number of single cut vias = 6885 ( 99.5%)
#Up-Via Summary (total 6919):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              2390 ( 98.6%)        34 (  1.4%)       2424
# M2              2431 (100.0%)         0 (  0.0%)       2431
# M3              1492 (100.0%)         0 (  0.0%)       1492
# M4               372 (100.0%)         0 (  0.0%)        372
# M5               179 (100.0%)         0 (  0.0%)        179
# M6                19 (100.0%)         0 (  0.0%)         19
# M7                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                 6885 ( 99.5%)        34 (  0.5%)       6919 
#
#Total number of involved priority nets 153
#Maximum src to sink distance for priority net 314.3
#Average of max src_to_sink distance for priority net 52.6
#Average of ave src_to_sink distance for priority net 33.4
#Max overcon = 6 tracks.
#Total overcon = 0.22%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 11.43 (MB)
#Total memory = 2363.57 (MB)
#Peak memory = 2480.35 (MB)
#
#Finished global routing on Fri Aug  9 22:02:55 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2360.09 (MB), peak = 2480.35 (MB)
#Start Track Assignment.
#Done with 830 horizontal wires in 5 hboxes and 1207 vertical wires in 5 hboxes.
#Done with 24 horizontal wires in 5 hboxes and 69 vertical wires in 5 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 21209 um.
#Total half perimeter of net bounding box = 13143 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 3720 um.
#Total wire length on LAYER M3 = 8240 um.
#Total wire length on LAYER M4 = 6272 um.
#Total wire length on LAYER M5 = 1779 um.
#Total wire length on LAYER M6 = 1120 um.
#Total wire length on LAYER M7 = 70 um.
#Total wire length on LAYER M8 = 6 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER M10 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 6919
#Total number of multi-cut vias = 34 (  0.5%)
#Total number of single cut vias = 6885 ( 99.5%)
#Up-Via Summary (total 6919):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              2390 ( 98.6%)        34 (  1.4%)       2424
# M2              2431 (100.0%)         0 (  0.0%)       2431
# M3              1492 (100.0%)         0 (  0.0%)       1492
# M4               372 (100.0%)         0 (  0.0%)        372
# M5               179 (100.0%)         0 (  0.0%)        179
# M6                19 (100.0%)         0 (  0.0%)         19
# M7                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                 6885 ( 99.5%)        34 (  0.5%)       6919 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2363.76 (MB), peak = 2480.35 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:03:36
#Elapsed time = 00:03:35
#Increased memory = 149.36 (MB)
#Total memory = 2363.76 (MB)
#Peak memory = 2480.35 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 11.4% of the total area was rechecked for DRC, and 59.5% required routing.
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#15274 out of 15513 instances (98.5%) need to be verified(marked ipoed), dirty area = 91.9%.
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:52, elapsed time = 00:00:52, memory = 2372.96 (MB), peak = 2480.35 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2373.24 (MB), peak = 2480.35 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 21569 um.
#Total half perimeter of net bounding box = 13143 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 3270 um.
#Total wire length on LAYER M3 = 8592 um.
#Total wire length on LAYER M4 = 6740 um.
#Total wire length on LAYER M5 = 1768 um.
#Total wire length on LAYER M6 = 1120 um.
#Total wire length on LAYER M7 = 70 um.
#Total wire length on LAYER M8 = 6 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER M10 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 7806
#Total number of multi-cut vias = 40 (  0.5%)
#Total number of single cut vias = 7766 ( 99.5%)
#Up-Via Summary (total 7806):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              2398 ( 98.4%)        40 (  1.6%)       2438
# M2              2899 (100.0%)         0 (  0.0%)       2899
# M3              1890 (100.0%)         0 (  0.0%)       1890
# M4               378 (100.0%)         0 (  0.0%)        378
# M5               180 (100.0%)         0 (  0.0%)        180
# M6                19 (100.0%)         0 (  0.0%)         19
# M7                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                 7766 ( 99.5%)        40 (  0.5%)       7806 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:53
#Elapsed time = 00:00:53
#Increased memory = 9.48 (MB)
#Total memory = 2373.24 (MB)
#Peak memory = 2480.35 (MB)
#Analyzing shielding information. 
#ECO shield region = 94.77% (per shield region), 67.52% (per design) 
#Total shield nets = 130, shielding-eco nets = 124, non-dirty nets = 1 no-shield-wire nets = 5 skip-routing nets = 0.
#  Total shield net = 130 (one-side = 0, hf = 0 ), 124 nets need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2373.27 (MB), peak = 2480.35 (MB)
#  Start shielding step 2 
#    Inner loop #1
#    Inner loop #2
#    Inner loop #3
#  Finished shielding step 2:   cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2373.29 (MB), peak = 2480.35 (MB)
#  Start shielding step 3
#    Start loop 1
#WARNING (NRDR-353) Added auto right way tracks near area ( 247.79950 50.46950 251.99950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 243.59950 50.46950 247.79950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 230.99950 50.46950 235.19950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 243.59950 75.66950 247.79950 79.86950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 16.79950 180.66950 20.99950 184.86950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 205.79950 50.46950 209.99950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 251.99950 105.06950 256.19950 109.26950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 88.19950 235.26950 92.39950 239.46950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 92.39950 235.26950 96.59950 239.46950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 243.59950 105.06950 247.79950 109.26950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 235.19950 105.06950 239.39950 109.26950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 33.59950 155.46950 37.79950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 37.79950 155.46950 41.99950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 272.99950 155.46950 277.19950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 247.79950 130.26950 251.99950 134.46950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 268.79950 155.46950 272.99950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 41.99950 155.46950 46.19950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 264.59950 155.46950 268.79950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 239.39950 130.26950 243.59950 134.46950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 260.39950 155.46950 264.59950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (EMS-27) Message (NRDR-353) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#    Finished loop 1 cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2372.80 (MB), peak = 2480.35 (MB)
#  Finished shielding step 3: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2372.80 (MB), peak = 2480.35 (MB)
#  Start shielding step 4
#    Inner loop #1
#  Finished shielding step 4:   cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2372.82 (MB), peak = 2480.35 (MB)
#    cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2372.82 (MB), peak = 2480.35 (MB)
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 130
#Number of nets reported: 125
#Number of nets without shielding: 0
#Average ratio                   : 0.931
#
#Name   Average Length     Shield    Ratio
#   M1:           0.0        0.0     1.000
#   M2:           1.3        2.1     0.818
#   M3:          14.9       28.4     0.957
#   M4:          20.2       36.2     0.897
#   M5:           4.3        8.4     0.983
#   M6:           3.4        6.8     0.997
#-------------------------------------------------------------------------------
#Bottom shield layer (M1) and above: 
#Average (BotShieldLayer) ratio  : 0.931
#
#Name    Actual Length     Shield    Ratio
#   M1:           0.6        1.1     1.000
#   M2:         161.4      263.9     0.818
#   M3:        1856.7     3552.3     0.957
#   M4:        2523.8     4527.3     0.897
#   M5:         532.3     1046.6     0.983
#   M6:         426.4      850.6     0.997
#-------------------------------------------------------------------------------
#Preferred routing layer range: M2 - M4
#Average (PrefLayerOnly) ratio   : 0.919
#
#Name    Actual Length     Shield    Ratio
#   M2:         161.4      263.9     0.818
#   M3:        1856.7     3552.3     0.957
#   M4:        2523.8     4527.3     0.897
#-------------------------------------------------------------------------------
#Done Shielding:    cpu time = 00:00:13, elapsed time = 00:00:13, memory = 2372.82 (MB), peak = 2480.35 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:06
#Elapsed time = 00:01:06
#Increased memory = 9.07 (MB)
#Total memory = 2372.84 (MB)
#Peak memory = 2480.35 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:04:43
#Elapsed time = 00:04:43
#Increased memory = 58.21 (MB)
#Total memory = 2270.46 (MB)
#Peak memory = 2480.35 (MB)
#Number of warnings = 22
#Total number of warnings = 52
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Aug  9 22:04:02 2024
#
#**INFO: auto set of droutePostRouteSwapVia to multiCut

globalDetailRoute

#Start globalDetailRoute on Fri Aug  9 22:04:02 2024
#
#Generating timing data, please wait...
#15921 total nets, 260 already routed, 260 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
Total number of fetched objects 15984
End delay calculation. (MEM=2766.93 CPU=0:00:04.6 REAL=0:00:04.0)
#Generating timing data took: cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2270.07 (MB), peak = 2480.35 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=17159)
#Start reading timing information from file .timing_file_1657.tif.gz ...
#Read in timing information for 264 ports, 15513 instances from timing file .timing_file_1657.tif.gz.
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 1484 (skipped).
#Total number of routable nets = 15675.
#Total number of nets in the design = 17159.
#15415 routable nets do not have any wires.
#260 routable nets have routed wires.
#15415 nets will be global routed.
#78 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#260 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Fri Aug  9 22:04:15 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.990.
#Voltage range [0.000 - 0.990] has 17088 nets.
#Voltage range [0.000 - 0.000] has 70 nets.
#Voltage range [0.990 - 0.990] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M2           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M3           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M4           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M5           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M6           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M7           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M8           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M9           H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# M10          V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# AP           H   Track-Pitch = 5.00000    Line-2-Via Pitch = 5.00000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2275.34 (MB), peak = 2480.35 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 2367.26 (MB), peak = 2480.35 (MB)
#
#Connectivity extraction summary:
#260 routed net(s) are imported.
#15415 (89.84%) nets are without wires.
#1484 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 17159.
#
#
#Finished routing data preparation on Fri Aug  9 22:04:40 2024
#
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = 96.02 (MB)
#Total memory = 2367.28 (MB)
#Peak memory = 2480.35 (MB)
#
#
#Start global routing on Fri Aug  9 22:04:40 2024
#
#
#Start global routing initialization on Fri Aug  9 22:04:40 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Aug  9 22:04:40 2024
#
#Start routing resource analysis on Fri Aug  9 22:04:40 2024
#
#Routing resource analysis is done on Fri Aug  9 22:04:40 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         354        1609       18733    76.47%
#  M2             V        1458         685       18733     8.66%
#  M3             H        1614         349       18733     0.29%
#  M4             V        1768         375       18733     3.67%
#  M5             H        1639         324       18733     5.24%
#  M6             V        1873         270       18733     5.03%
#  M7             H        1962           1       18733     0.00%
#  M8             V        2142           1       18733     0.00%
#  M9             H         327           0       18733     0.00%
#  M10            V         357           0       18733     0.00%
#  AP             H          54           0       18733    58.78%
#  --------------------------------------------------------------
#  Total                  13550      16.21%      206063    14.38%
#
#  130 nets (0.76%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Aug  9 22:04:40 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2371.91 (MB), peak = 2480.35 (MB)
#
#
#Global routing initialization is done on Fri Aug  9 22:04:40 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2377.08 (MB), peak = 2480.35 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2389.68 (MB), peak = 2480.35 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 2421.97 (MB), peak = 2480.35 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2418.70 (MB), peak = 2480.35 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1484 (skipped).
#Total number of routable nets = 15675.
#Total number of nets in the design = 17159.
#
#15675 routable nets have routed wires.
#78 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#260 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------------------------------------------
#             Rules   Pref Layer   Expansion Ratio   Unconstrained  
#-----------------------------------------------------------------
#           Default           78                78           15337  
#  default_2x_space            0                 0               0  
#-----------------------------------------------------------------
#             Total           78                78           15337  
#-----------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------------------------------------------------------
#             Rules   Shielding   Pref Layer   Expansion Ratio   Unconstrained  
#-----------------------------------------------------------------------------
#           Default           0           78                78           15337  
#  default_2x_space         130          130                 0               0  
#-----------------------------------------------------------------------------
#             Total         130          208                78           15337  
#-----------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-7)        (8-10)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          481(2.57%)     86(0.46%)     17(0.09%)      2(0.01%)   (3.13%)
#  M3           84(0.45%)      1(0.01%)      0(0.00%)      0(0.00%)   (0.45%)
#  M4            2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M9            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M10           0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  AP            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    567(0.31%)     87(0.05%)     17(0.01%)      2(0.00%)   (0.37%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 10
#  Overflow after GR: 0.05% H + 0.32% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M1(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M2(V)    |          5.11 |         13.11 |    87.36   194.88   100.80   215.03 |
[hotspot] |   M3(H)    |          0.44 |          1.33 |   235.19   154.56   248.64   168.00 |
[hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M5(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M6(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M7(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M8(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M9(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |  M10(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   AP(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    | (M2)     5.11 | (M2)    13.11 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 280603 um.
#Total half perimeter of net bounding box = 261749 um.
#Total wire length on LAYER M1 = 352 um.
#Total wire length on LAYER M2 = 55392 um.
#Total wire length on LAYER M3 = 83915 um.
#Total wire length on LAYER M4 = 67840 um.
#Total wire length on LAYER M5 = 38590 um.
#Total wire length on LAYER M6 = 14432 um.
#Total wire length on LAYER M7 = 1966 um.
#Total wire length on LAYER M8 = 136 um.
#Total wire length on LAYER M9 = 8870 um.
#Total wire length on LAYER M10 = 9110 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 111020
#Total number of multi-cut vias = 40 (  0.0%)
#Total number of single cut vias = 110980 (100.0%)
#Up-Via Summary (total 111020):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             45551 ( 99.9%)        40 (  0.1%)      45591
# M2             36707 (100.0%)         0 (  0.0%)      36707
# M3             15333 (100.0%)         0 (  0.0%)      15333
# M4              6337 (100.0%)         0 (  0.0%)       6337
# M5              2255 (100.0%)         0 (  0.0%)       2255
# M6              1144 (100.0%)         0 (  0.0%)       1144
# M7              1030 (100.0%)         0 (  0.0%)       1030
# M8              1031 (100.0%)         0 (  0.0%)       1031
# M9              1592 (100.0%)         0 (  0.0%)       1592
#-----------------------------------------------------------
#               110980 (100.0%)        40 (  0.0%)     111020 
#
#Max overcon = 10 tracks.
#Total overcon = 0.37%.
#Worst layer Gcell overcon rate = 0.45%.
#
#Global routing statistics:
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = 51.06 (MB)
#Total memory = 2418.34 (MB)
#Peak memory = 2480.35 (MB)
#
#Finished global routing on Fri Aug  9 22:05:05 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2414.84 (MB), peak = 2480.35 (MB)
#Start Track Assignment.
#Done with 23990 horizontal wires in 5 hboxes and 26943 vertical wires in 5 hboxes.
#Done with 5101 horizontal wires in 5 hboxes and 4496 vertical wires in 5 hboxes.
#Done with 5 horizontal wires in 5 hboxes and 5 vertical wires in 5 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1           354.48 	  0.10%  	  0.00% 	  0.00%
# M2         51659.58 	  0.05%  	  0.00% 	  0.02%
# M3         75090.99 	  0.08%  	  0.00% 	  0.02%
# M4         60809.63 	  0.02%  	  0.00% 	  0.01%
# M5         36725.39 	  0.01%  	  0.00% 	  0.00%
# M6         13295.38 	  0.08%  	  0.00% 	  0.08%
# M7          1899.66 	  0.00%  	  0.00% 	  0.00%
# M8           130.34 	  0.00%  	  0.00% 	  0.00%
# M9          9183.92 	  0.01%  	  0.00% 	  0.00%
# M10         9384.66 	  0.01%  	  0.00% 	  0.00%
# AP             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      258534.03  	  0.04% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 277853 um.
#Total half perimeter of net bounding box = 261749 um.
#Total wire length on LAYER M1 = 355 um.
#Total wire length on LAYER M2 = 54249 um.
#Total wire length on LAYER M3 = 83115 um.
#Total wire length on LAYER M4 = 67375 um.
#Total wire length on LAYER M5 = 38430 um.
#Total wire length on LAYER M6 = 14382 um.
#Total wire length on LAYER M7 = 1966 um.
#Total wire length on LAYER M8 = 132 um.
#Total wire length on LAYER M9 = 8819 um.
#Total wire length on LAYER M10 = 9030 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 111020
#Total number of multi-cut vias = 40 (  0.0%)
#Total number of single cut vias = 110980 (100.0%)
#Up-Via Summary (total 111020):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             45551 ( 99.9%)        40 (  0.1%)      45591
# M2             36707 (100.0%)         0 (  0.0%)      36707
# M3             15333 (100.0%)         0 (  0.0%)      15333
# M4              6337 (100.0%)         0 (  0.0%)       6337
# M5              2255 (100.0%)         0 (  0.0%)       2255
# M6              1144 (100.0%)         0 (  0.0%)       1144
# M7              1030 (100.0%)         0 (  0.0%)       1030
# M8              1031 (100.0%)         0 (  0.0%)       1031
# M9              1592 (100.0%)         0 (  0.0%)       1592
#-----------------------------------------------------------
#               110980 (100.0%)        40 (  0.0%)     111020 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2414.94 (MB), peak = 2480.35 (MB)
#
#number of short segments in preferred routing layers
#	M9        M10       Total 
#	520       482       1002      
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:56
#Elapsed time = 00:00:56
#Increased memory = 144.07 (MB)
#Total memory = 2415.33 (MB)
#Peak memory = 2480.35 (MB)
#WARNING (NRDR-307) Turning off incremental shielding eco because too many nets will be routed.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 169
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   MinCut      Mar   Totals
#	M1            0        3        0        6        0        0        9
#	M2            4        2      148        0        0        5      159
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        0        1        0        1
#	Totals        4        5      148        6        1        5      169
#cpu time = 00:03:13, elapsed time = 00:03:13, memory = 2416.28 (MB), peak = 2493.98 (MB)
#start 1st optimization iteration ...
#   number of violations = 153
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   MinCut      Mar   Totals
#	M1            0        1        0        0        0        0        1
#	M2           19        5      112        3        0       12      151
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        0        1        0        1
#	Totals       19        6      112        3        1       12      153
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2414.88 (MB), peak = 2493.98 (MB)
#start 2nd optimization iteration ...
#   number of violations = 158
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut      Mar   Totals
#	M1            0        1        0        0        1        0        0        2
#	M2           21        7      107        6        0        0       14      155
#	M3            0        0        0        0        0        0        0        0
#	M4            0        0        0        0        0        1        0        1
#	Totals       21        8      107        6        1        1       14      158
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2414.23 (MB), peak = 2493.98 (MB)
#start 3rd optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   EOLSpc   MinCut   Totals
#	M1            0        0        0        0
#	M2            1        1        0        2
#	M3            0        0        0        0
#	M4            0        0        1        1
#	Totals        1        1        1        3
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2414.39 (MB), peak = 2530.71 (MB)
#start 4th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         EOLSpc   MinCut   Totals
#	M1            0        0        0
#	M2            1        0        1
#	M3            0        0        0
#	M4            0        1        1
#	Totals        1        1        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2414.86 (MB), peak = 2530.71 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2413.68 (MB), peak = 2530.71 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2413.96 (MB), peak = 2530.71 (MB)
#start 7th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2413.44 (MB), peak = 2530.71 (MB)
#start 8th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2414.55 (MB), peak = 2530.71 (MB)
#start 9th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2414.64 (MB), peak = 2530.71 (MB)
#start 10th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2414.88 (MB), peak = 2530.71 (MB)
#start 11th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2414.86 (MB), peak = 2530.71 (MB)
#start 12th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2414.89 (MB), peak = 2530.71 (MB)
#start 13th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2414.87 (MB), peak = 2530.71 (MB)
#start 14th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2415.05 (MB), peak = 2530.71 (MB)
#start 15th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2415.11 (MB), peak = 2530.71 (MB)
#start 16th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2415.09 (MB), peak = 2530.71 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 290887 um.
#Total half perimeter of net bounding box = 261749 um.
#Total wire length on LAYER M1 = 2047 um.
#Total wire length on LAYER M2 = 64942 um.
#Total wire length on LAYER M3 = 90094 um.
#Total wire length on LAYER M4 = 65646 um.
#Total wire length on LAYER M5 = 34979 um.
#Total wire length on LAYER M6 = 14548 um.
#Total wire length on LAYER M7 = 2222 um.
#Total wire length on LAYER M8 = 559 um.
#Total wire length on LAYER M9 = 8128 um.
#Total wire length on LAYER M10 = 7722 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 111219
#Total number of multi-cut vias = 3335 (  3.0%)
#Total number of single cut vias = 107884 ( 97.0%)
#Up-Via Summary (total 111219):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             45214 ( 98.1%)       857 (  1.9%)      46071
# M2             39974 ( 95.6%)      1844 (  4.4%)      41818
# M3             13815 (100.0%)         1 (  0.0%)      13816
# M4              4841 (100.0%)         0 (  0.0%)       4841
# M5              1817 (100.0%)         0 (  0.0%)       1817
# M6               804 (100.0%)         0 (  0.0%)        804
# M7                53 (  7.7%)       633 ( 92.3%)        686
# M8               689 (100.0%)         0 (  0.0%)        689
# M9               677 (100.0%)         0 (  0.0%)        677
#-----------------------------------------------------------
#               107884 ( 97.0%)      3335 (  3.0%)     111219 
#
#Total number of DRC violations = 1
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER M10 = 0
#Total number of violations on LAYER AP = 0
#Cpu time = 00:03:46
#Elapsed time = 00:03:46
#Increased memory = -0.05 (MB)
#Total memory = 2415.28 (MB)
#Peak memory = 2530.71 (MB)
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2410.94 (MB), peak = 2530.71 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 290887 um.
#Total half perimeter of net bounding box = 261749 um.
#Total wire length on LAYER M1 = 2047 um.
#Total wire length on LAYER M2 = 64942 um.
#Total wire length on LAYER M3 = 90094 um.
#Total wire length on LAYER M4 = 65646 um.
#Total wire length on LAYER M5 = 34979 um.
#Total wire length on LAYER M6 = 14548 um.
#Total wire length on LAYER M7 = 2222 um.
#Total wire length on LAYER M8 = 559 um.
#Total wire length on LAYER M9 = 8128 um.
#Total wire length on LAYER M10 = 7722 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 111219
#Total number of multi-cut vias = 3335 (  3.0%)
#Total number of single cut vias = 107884 ( 97.0%)
#Up-Via Summary (total 111219):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             45214 ( 98.1%)       857 (  1.9%)      46071
# M2             39974 ( 95.6%)      1844 (  4.4%)      41818
# M3             13815 (100.0%)         1 (  0.0%)      13816
# M4              4841 (100.0%)         0 (  0.0%)       4841
# M5              1817 (100.0%)         0 (  0.0%)       1817
# M6               804 (100.0%)         0 (  0.0%)        804
# M7                53 (  7.7%)       633 ( 92.3%)        686
# M8               689 (100.0%)         0 (  0.0%)        689
# M9               677 (100.0%)         0 (  0.0%)        677
#-----------------------------------------------------------
#               107884 ( 97.0%)      3335 (  3.0%)     111219 
#
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER M10 = 0
#Total number of violations on LAYER AP = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 290887 um.
#Total half perimeter of net bounding box = 261749 um.
#Total wire length on LAYER M1 = 2047 um.
#Total wire length on LAYER M2 = 64942 um.
#Total wire length on LAYER M3 = 90094 um.
#Total wire length on LAYER M4 = 65646 um.
#Total wire length on LAYER M5 = 34979 um.
#Total wire length on LAYER M6 = 14548 um.
#Total wire length on LAYER M7 = 2222 um.
#Total wire length on LAYER M8 = 559 um.
#Total wire length on LAYER M9 = 8128 um.
#Total wire length on LAYER M10 = 7722 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 111219
#Total number of multi-cut vias = 3335 (  3.0%)
#Total number of single cut vias = 107884 ( 97.0%)
#Up-Via Summary (total 111219):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             45214 ( 98.1%)       857 (  1.9%)      46071
# M2             39974 ( 95.6%)      1844 (  4.4%)      41818
# M3             13815 (100.0%)         1 (  0.0%)      13816
# M4              4841 (100.0%)         0 (  0.0%)       4841
# M5              1817 (100.0%)         0 (  0.0%)       1817
# M6               804 (100.0%)         0 (  0.0%)        804
# M7                53 (  7.7%)       633 ( 92.3%)        686
# M8               689 (100.0%)         0 (  0.0%)        689
# M9               677 (100.0%)         0 (  0.0%)        677
#-----------------------------------------------------------
#               107884 ( 97.0%)      3335 (  3.0%)     111219 
#
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER M10 = 0
#Total number of violations on LAYER AP = 0
#
#Analyzing shielding information. 
#  Total shield net = 130 (one-side = 0, hf = 0 ), 130 nets need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2410.79 (MB), peak = 2530.71 (MB)
#  Start shielding step 2 
#    Inner loop #1
#    Inner loop #2
#    Inner loop #3
#  Finished shielding step 2:   cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2410.82 (MB), peak = 2530.71 (MB)
#  Start shielding step 3
#    Start loop 1
#WARNING (NRDR-353) Added auto right way tracks near area ( 247.79950 50.46950 251.99950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 243.59950 50.46950 247.79950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 230.99950 50.46950 235.19950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 243.59950 75.66950 247.79950 79.86950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 16.79950 180.66950 20.99950 184.86950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 205.79950 50.46950 209.99950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 251.99950 105.06950 256.19950 109.26950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 88.19950 235.26950 92.39950 239.46950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 92.39950 235.26950 96.59950 239.46950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 243.59950 105.06950 247.79950 109.26950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 235.19950 105.06950 239.39950 109.26950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 33.59950 155.46950 37.79950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 37.79950 155.46950 41.99950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 272.99950 155.46950 277.19950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 247.79950 130.26950 251.99950 134.46950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 268.79950 155.46950 272.99950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 41.99950 155.46950 46.19950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 264.59950 155.46950 268.79950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 239.39950 130.26950 243.59950 134.46950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 75.59950 180.66950 79.79950 184.86950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (EMS-27) Message (NRDR-353) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#    Finished loop 1 cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2413.59 (MB), peak = 2530.71 (MB)
#  Finished shielding step 3: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2413.59 (MB), peak = 2530.71 (MB)
#  Start shielding step 4
#    Inner loop #1
#  Finished shielding step 4:   cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2412.11 (MB), peak = 2530.71 (MB)
#    cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2412.11 (MB), peak = 2530.71 (MB)
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 130
#Number of nets reported: 130
#Number of nets without shielding: 0
#Average ratio                   : 0.919
#
#Name   Average Length     Shield    Ratio
#   M1:           0.0        0.0     0.958
#   M2:           1.3        1.5     0.566
#   M3:          14.6       27.7     0.948
#   M4:          19.5       34.9     0.894
#   M5:           4.3        8.5     0.984
#   M6:           3.3        6.5     0.997
#-------------------------------------------------------------------------------
#Bottom shield layer (M1) and above: 
#Average (BotShieldLayer) ratio  : 0.919
#
#Name    Actual Length     Shield    Ratio
#   M1:           1.3        2.4     0.958
#   M2:         167.6      189.7     0.566
#   M3:        1901.5     3603.3     0.948
#   M4:        2536.9     4535.0     0.894
#   M5:         558.5     1098.9     0.984
#   M6:         426.4      850.6     0.997
#-------------------------------------------------------------------------------
#Preferred routing layer range: M2 - M4
#Average (PrefLayerOnly) ratio   : 0.904
#
#Name    Actual Length     Shield    Ratio
#   M2:         167.6      189.7     0.566
#   M3:        1901.5     3603.3     0.948
#   M4:        2536.9     4535.0     0.894
#-------------------------------------------------------------------------------
#Done Shielding:    cpu time = 00:00:21, elapsed time = 00:00:21, memory = 2412.11 (MB), peak = 2530.71 (MB)
#Start routing data preparation on Fri Aug  9 22:09:24 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.990.
#Voltage range [0.000 - 0.990] has 17088 nets.
#Voltage range [0.000 - 0.000] has 70 nets.
#Voltage range [0.990 - 0.990] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2412.23 (MB), peak = 2530.71 (MB)
#Set shielded net as skip routing for Post Route optimization.
#
#Start Post Route via swapping...
#89.92% of area are rerouted by ECO routing.
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:27, elapsed time = 00:00:27, memory = 2412.44 (MB), peak = 2530.71 (MB)
#CELL_VIEW ibex_core,init has 1 DRC violations
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER M10 = 0
#Total number of violations on LAYER AP = 0
#Post Route via swapping is done.
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 130
#Number of nets reported: 130
#Number of nets without shielding: 0
#Average ratio                   : 0.919
#
#Name   Average Length     Shield    Ratio
#   M1:           0.0        0.0     0.958
#   M2:           1.3        1.5     0.566
#   M3:          14.6       27.7     0.948
#   M4:          19.5       34.9     0.894
#   M5:           4.3        8.5     0.984
#   M6:           3.3        6.5     0.997
#-------------------------------------------------------------------------------
#Bottom shield layer (M1) and above: 
#Average (BotShieldLayer) ratio  : 0.919
#
#Name    Actual Length     Shield    Ratio
#   M1:           1.3        2.4     0.958
#   M2:         167.6      189.7     0.566
#   M3:        1901.5     3603.3     0.948
#   M4:        2536.9     4535.0     0.894
#   M5:         558.5     1098.9     0.984
#   M6:         426.4      850.6     0.997
#-------------------------------------------------------------------------------
#Preferred routing layer range: M2 - M4
#Average (PrefLayerOnly) ratio   : 0.904
#
#Name    Actual Length     Shield    Ratio
#   M2:         167.6      189.7     0.566
#   M3:        1901.5     3603.3     0.948
#   M4:        2536.9     4535.0     0.894
#-------------------------------------------------------------------------------
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 290887 um.
#Total half perimeter of net bounding box = 261749 um.
#Total wire length on LAYER M1 = 2047 um.
#Total wire length on LAYER M2 = 64942 um.
#Total wire length on LAYER M3 = 90094 um.
#Total wire length on LAYER M4 = 65646 um.
#Total wire length on LAYER M5 = 34979 um.
#Total wire length on LAYER M6 = 14548 um.
#Total wire length on LAYER M7 = 2222 um.
#Total wire length on LAYER M8 = 559 um.
#Total wire length on LAYER M9 = 8128 um.
#Total wire length on LAYER M10 = 7722 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 111219
#Total number of multi-cut vias = 100392 ( 90.3%)
#Total number of single cut vias = 10827 (  9.7%)
#Up-Via Summary (total 111219):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9602 ( 20.8%)     36469 ( 79.2%)      46071
# M2               728 (  1.7%)     41090 ( 98.3%)      41818
# M3               369 (  2.7%)     13447 ( 97.3%)      13816
# M4                88 (  1.8%)      4753 ( 98.2%)       4841
# M5                40 (  2.2%)      1777 ( 97.8%)       1817
# M6                 0 (  0.0%)       804 (100.0%)        804
# M7                 0 (  0.0%)       686 (100.0%)        686
# M8                 0 (  0.0%)       689 (100.0%)        689
# M9                 0 (  0.0%)       677 (100.0%)        677
#-----------------------------------------------------------
#                10827 (  9.7%)    100392 ( 90.3%)     111219 
#
#Set shielded net as skip routing for Post Route optimization.
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 2413.98 (MB), peak = 2530.71 (MB)
#CELL_VIEW ibex_core,init has 1 DRC violations
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER M10 = 0
#Total number of violations on LAYER AP = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Aug  9 22:10:11 2024
#
#
#Start Post Route Wire Spread.
#Done with 4690 horizontal wires in 9 hboxes and 3927 vertical wires in 9 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 130
#Total wire length = 287832 um.
#Total half perimeter of net bounding box = 256290 um.
#Total wire length on LAYER M1 = 2049 um.
#Total wire length on LAYER M2 = 65209 um.
#Total wire length on LAYER M3 = 89258 um.
#Total wire length on LAYER M4 = 63721 um.
#Total wire length on LAYER M5 = 34679 um.
#Total wire length on LAYER M6 = 14153 um.
#Total wire length on LAYER M7 = 2222 um.
#Total wire length on LAYER M8 = 559 um.
#Total wire length on LAYER M9 = 8193 um.
#Total wire length on LAYER M10 = 7789 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 110025
#Total number of multi-cut vias = 100358 ( 91.2%)
#Total number of single cut vias = 9667 (  8.8%)
#Up-Via Summary (total 110025):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9281 ( 20.3%)     36435 ( 79.7%)      45716
# M2               362 (  0.9%)     41090 ( 99.1%)      41452
# M3                23 (  0.2%)     13447 ( 99.8%)      13470
# M4                 1 (  0.0%)      4753 (100.0%)       4754
# M5                 0 (  0.0%)      1777 (100.0%)       1777
# M6                 0 (  0.0%)       804 (100.0%)        804
# M7                 0 (  0.0%)       686 (100.0%)        686
# M8                 0 (  0.0%)       689 (100.0%)        689
# M9                 0 (  0.0%)       677 (100.0%)        677
#-----------------------------------------------------------
#                 9667 (  8.8%)    100358 ( 91.2%)     110025 
#
#
#Start DRC checking..
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 2421.72 (MB), peak = 2530.71 (MB)
#CELL_VIEW ibex_core,init has 1 DRC violations
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER M10 = 0
#Total number of violations on LAYER AP = 0
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 2421.24 (MB), peak = 2530.71 (MB)
#CELL_VIEW ibex_core,init has 1 DRC violations
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER M10 = 0
#Total number of violations on LAYER AP = 0
#Post Route wire spread is done.
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 130
#Number of nets reported: 130
#Number of nets without shielding: 0
#Average ratio                   : 0.919
#
#Name   Average Length     Shield    Ratio
#   M1:           0.0        0.0     0.958
#   M2:           1.3        1.5     0.566
#   M3:          14.6       27.7     0.948
#   M4:          19.5       34.9     0.894
#   M5:           4.3        8.5     0.984
#   M6:           3.3        6.5     0.997
#-------------------------------------------------------------------------------
#Bottom shield layer (M1) and above: 
#Average (BotShieldLayer) ratio  : 0.919
#
#Name    Actual Length     Shield    Ratio
#   M1:           1.3        2.4     0.958
#   M2:         167.6      189.7     0.566
#   M3:        1901.5     3603.3     0.948
#   M4:        2536.9     4535.0     0.894
#   M5:         558.5     1098.9     0.984
#   M6:         426.4      850.6     0.997
#-------------------------------------------------------------------------------
#Preferred routing layer range: M2 - M4
#Average (PrefLayerOnly) ratio   : 0.904
#
#Name    Actual Length     Shield    Ratio
#   M2:         167.6      189.7     0.566
#   M3:        1901.5     3603.3     0.948
#   M4:        2536.9     4535.0     0.894
#-------------------------------------------------------------------------------
#Total number of nets with non-default rule or having extra spacing = 260
#Total wire length = 293424 um.
#Total half perimeter of net bounding box = 261749 um.
#Total wire length on LAYER M1 = 2050 um.
#Total wire length on LAYER M2 = 65377 um.
#Total wire length on LAYER M3 = 91160 um.
#Total wire length on LAYER M4 = 66258 um.
#Total wire length on LAYER M5 = 35237 um.
#Total wire length on LAYER M6 = 14580 um.
#Total wire length on LAYER M7 = 2222 um.
#Total wire length on LAYER M8 = 559 um.
#Total wire length on LAYER M9 = 8193 um.
#Total wire length on LAYER M10 = 7789 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 111219
#Total number of multi-cut vias = 100392 ( 90.3%)
#Total number of single cut vias = 10827 (  9.7%)
#Up-Via Summary (total 111219):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9602 ( 20.8%)     36469 ( 79.2%)      46071
# M2               728 (  1.7%)     41090 ( 98.3%)      41818
# M3               369 (  2.7%)     13447 ( 97.3%)      13816
# M4                88 (  1.8%)      4753 ( 98.2%)       4841
# M5                40 (  2.2%)      1777 ( 97.8%)       1817
# M6                 0 (  0.0%)       804 (100.0%)        804
# M7                 0 (  0.0%)       686 (100.0%)        686
# M8                 0 (  0.0%)       689 (100.0%)        689
# M9                 0 (  0.0%)       677 (100.0%)        677
#-----------------------------------------------------------
#                10827 (  9.7%)    100392 ( 90.3%)     111219 
#
#detailRoute Statistics:
#Cpu time = 00:05:24
#Elapsed time = 00:05:24
#Increased memory = 5.91 (MB)
#Total memory = 2421.24 (MB)
#Peak memory = 2530.71 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:06:34
#Elapsed time = 00:06:33
#Increased memory = 64.31 (MB)
#Total memory = 2333.32 (MB)
#Peak memory = 2530.71 (MB)
#Number of warnings = 23
#Total number of warnings = 76
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Aug  9 22:10:36 2024
#
#Default setup view is reset to ana_wc.
#Default setup view is reset to ana_wc.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:11:18, elapsed time = 00:11:17, memory = 2287.43 (MB), peak = 2530.71 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
*** Message Summary: 1 warning(s), 0 error(s)

default_rc_corner has no qx tech file defined
*** RouteDesign #1 [finish] (route_opt_design #1) : cpu/real = 0:11:17.9/0:11:17.4 (1.0), totSession cpu/real = 2:39:41.8/2:40:18.2 (1.0), mem = 2753.4M

Optimization is working on the following views:
  Setup views: ana_wc 
  Hold  views: ana_wc 
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2287.4M, totSessionCpu=2:39:42 **
*** InitOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 2:39:41.8/2:40:18.2 (1.0), mem = 2753.4M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 1 clock instance placement location
info: this clock instance will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2318.5M, totSessionCpu=2:39:46 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
*** InitOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 2:39:46.0/2:40:22.3 (1.0), mem = 2794.7M
** INFO : this run is activating 'postRoute' automaton
 ReSet Options after AAE Based Opt flow 
Multi-VT timing optimization disabled based on library information.
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
**INFO: flowCheckPoint #2 InitialSummary
Extraction called for design 'ibex_core' of instances=15513 and nets=17159 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ibex_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.125
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.85
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 0.85
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 11 - M11
      Thickness        : 1.45
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_1657_item0110.item.uni-bremen.de_s_ids108_AAEhLp/ibex_core_1657_o4z1RK.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2794.7M)
Extracted 10.0013% (CPU Time= 0:00:00.5  MEM= 2830.7M)
Extracted 20.0013% (CPU Time= 0:00:00.6  MEM= 2830.7M)
Extracted 30.0013% (CPU Time= 0:00:00.9  MEM= 2830.7M)
Extracted 40.0013% (CPU Time= 0:00:01.0  MEM= 2830.7M)
Extracted 50.0013% (CPU Time= 0:00:01.1  MEM= 2830.7M)
Extracted 60.0013% (CPU Time= 0:00:01.3  MEM= 2830.7M)
Extracted 70.0013% (CPU Time= 0:00:01.5  MEM= 2830.7M)
Extracted 80.0013% (CPU Time= 0:00:01.8  MEM= 2830.7M)
Extracted 90.0013% (CPU Time= 0:00:02.0  MEM= 2834.7M)
Extracted 100% (CPU Time= 0:00:02.5  MEM= 2834.7M)
Number of Extracted Resistors     : 287156
Number of Extracted Ground Cap.   : 283132
Number of Extracted Coupling Cap. : 543920
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2810.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.1  Real Time: 0:00:04.0  MEM: 2818.703M)
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=2856.86 CPU=0:00:00.0 REAL=0:00:00.0) 
*** BuildHoldData #1 [begin] (route_opt_design #1) : totSession cpu/real = 2:39:50.6/2:40:27.2 (1.0), mem = 2856.9M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2854.86 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2854.86)
Total number of fetched objects 15984
End delay calculation. (MEM=2917.34 CPU=0:00:04.7 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2861.65 CPU=0:00:05.5 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:07.4 real=0:00:08.0 totSessionCpu=2:39:59 mem=2869.6M)
Done building cte hold timing graph (HoldAware) cpu=0:00:08.4 real=0:00:09.0 totSessionCpu=2:39:59 mem=2869.6M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2857.19)
Total number of fetched objects 15984
AAE_INFO-618: Total number of nets in the design is 17159,  93.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2853.53 CPU=0:00:08.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2853.53 CPU=0:00:08.9 REAL=0:00:08.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2861.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2861.5M)

Executing IPO callback for view pruning ..

Active setup views:
 ana_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2844.92)
Glitch Analysis: View ana_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View ana_wc -- Total Number of Nets Analyzed = 15984. 
Total number of fetched objects 15984
AAE_INFO-618: Total number of nets in the design is 17159,  13.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2854.8 CPU=0:00:03.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2854.8 CPU=0:00:03.2 REAL=0:00:03.0)

------------------------------------------------------ Timing Graph Summary #1 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1        2439     1e+02          1          0          1          1        -        -              -
 TGS2        1663        99          1          0          1          1        -        -              -
 TGS3       48385        99          0        2.1        1.2        1.2        -    1e+02              -
 TGS6        2847        86          1     0.0033          1          1        -        -              -
 TGS7       49640     1e+02      0.033          2        1.2        1.2        -        -              -
TGS12        1983     1e+02          1          0          1          1        -        -              -
TGS15           1     1e+02          0          1          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
 TGS2      cs_registers_i/\mcountinhibit_q_reg[0] /CDN (1)
 TGS3      ex_block_i/FE_RC_525_0/S (12)
 TGS6      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
 TGS7      ex_block_i/FE_RC_525_0/S (12)
TGS12      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
TGS15      core_clock_gate_i/en_latch_reg/D (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S2:1, S3:0.020000, S3_1:0.020000, S4:1, S7:2, S13:0, S22:1, S23:1, 
*** Done Building Timing Graph (cpu=0:00:21.6 real=0:00:22.0 totSessionCpu=2:40:23 mem=2878.8M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 ana_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.139  | -0.125  | -0.139  | -0.063  |
|           TNS (ns):| -40.800 | -35.944 | -3.916  | -0.939  |
|    Violating Paths:|   713   |   653   |   34    |   26    |
|          All Paths:|  2196   |  1923   |   64    |  1834   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.949%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (route_opt_design #1) : cpu/real = 0:00:33.3/0:00:34.2 (1.0), totSession cpu/real = 2:40:23.9/2:41:01.4 (1.0), mem = 2897.9M
**optDesign ... cpu = 0:00:42, real = 0:00:44, mem = 2394.1M, totSessionCpu=2:40:24 **
OPTC: m3 20.0 50.0
Setting latch borrow mode to budget during optimization.

------------------------------------------------------ Timing Graph Summary #2 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1        2439     1e+02          1          0          1          1        -        -              -
 TGS2        1663        99          1          0          1          1        -        -              -
 TGS3       48385        99          0        1.9        1.2        1.2        -    1e+02              -
 TGS6        2847        86          1     0.0033          1          1        -        -              -
 TGS7       49640     1e+02      0.033        1.9        1.2        1.2        -        -              -
TGS12        1983     1e+02          1          0          1          1        -        -              -
TGS15           1     1e+02          0          1          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
 TGS2      cs_registers_i/\mcountinhibit_q_reg[0] /CDN (1)
 TGS3      cs_registers_i/FE_RC_2730_0/ZN (4)
 TGS6      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
 TGS7      cs_registers_i/FE_RC_2730_0/ZN (4)
TGS12      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
TGS15      core_clock_gate_i/en_latch_reg/D (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S2:1, S3:0.050000, S3_1:0.050000, S7:2, S11:1, S13:0, S22:1, S23:1, 
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #3 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (route_opt_design #1) : totSession cpu/real = 2:40:26.3/2:41:03.7 (1.0), mem = 2846.9M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       260 (unrouted=0, trialRouted=0, noStatus=0, routed=260, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 16899 (unrouted=1484, trialRouted=0, noStatus=0, routed=15415, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1484, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 259 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cannot_merge_reason is set for at least one object
        ccopt_merge_clock_gates is set for at least one object
        ccopt_merge_clock_logic is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        inverter_cells is set for at least one object
        original_names is set for at least one object
        primary_delay_corner: default (default: )
        route_type is set for at least one object
        source_latency is set for at least one object
        target_insertion_delay is set for at least one object
        target_insertion_delay_wire is set for at least one object
        target_max_trans is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
        update_io_latency: 0 (default: true)
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        approximate_balance_buffer_output_of_leaf_drivers_that_meet_skew_target: 1 (default: false)
        clock_nets_detailed_routed: 1 (default: false)
        cluster_when_starting_skewing: 1 (default: false)
        cts_clustering_enable_source_group_partitioning: 0 (default: true)
        cts_manage_local_overskew: 1 (default: false)
        cts_reduce_clock_tree_power_after_constraint_analysis: 1 (default: false)
        cts_report_warning_for_added_slew_fix_buffering: 1 (default: false)
        cts_skip_reclustering_to_reduce_power: 1 (default: false)
        cts_skip_reducing_total_underdelay: 0 (default: true)
        force_design_routing_status: 1 (default: auto)
        mini_not_full_band_size_factor: 0 (default: 100)
        pro_enable_post_commit_delay_update: 1 (default: false)
        r2r_iterations: 5 (default: 1)
        useful_skew_implement_move_sinks_up_into_windows: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk_i:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        ccopt_merge_clock_gates: false (default: true)
        ccopt_merge_clock_logic: false (default: true)
        cell_density: 1 (default: 0.75)
        route_type (leaf): leaf_rule (default: default)
        route_type (top): top_rule (default: default)
        route_type (trunk): trunk_rule (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     {BUFFD24BWP12T40M1P BUFFD20BWP12T40M1P BUFFXD16BWP12T40M1P BUFFD16BWP12T40M1P BUFFXD12BWP12T40M1P BUFFD12BWP12T40M1P BUFFXD8BWP12T40M1P BUFFD8BWP12T40M1P BUFFXD6BWP12T40M1P BUFFD6BWP12T40M1P BUFFXD4BWP12T40M1P BUFFD3BWP12T40M1P BUFFXD2BWP12T40M1P BUFFXD1BWP12T40M1P BUFFXD0BWP12T40M1P}
      Inverters:   {INVD32BWP12T40M1P INVD24BWP12T40M1P INVD21BWP12T40M1P INVD20BWP12T40M1P INVD18BWP12T40M1P INVD16BWP12T40M1P INVD15BWP12T40M1P INVD12BWP12T40M1P INVD9BWP12T40M1P INVD8BWP12T40M1P INVD6BWP12T40M1P INVD4BWP12T40M1P INVD3BWP12T40M1P INVD2BWP12T40M1P INVD1BWP12T40M1P}
      Clock gates: CKLNQD16BWP12T40M1P CKLNQOPTMAD16BWP12T40M1P CKLNQD12BWP12T40M1P CKLNQD8BWP12T40M1P CKLNQOPTMAD8BWP12T40M1P CKLNQD6BWP12T40M1P CKLNQD4BWP12T40M1P CKLNQOPTMAD4BWP12T40M1P CKLNQD3BWP12T40M1P CKLNQD2BWP12T40M1P CKLNQOPTMAD2BWP12T40M1P CKLNQD1BWP12T40M1P CKLNQOPTMAD1BWP12T40M1P 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 65776.032um^2
    Top Routing info:
      Route-type name: top_rule; Top/bottom preferred layer name: M4/M2; 
      Non-default rule name: default_2x_space; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: trunk_rule; Top/bottom preferred layer name: M4/M2; 
      Non-default rule name: default_2x_space; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: leaf_rule; Top/bottom preferred layer name: M4/M2; 
      Non-default rule name: default_2x_space; Unshielded; Mask Constraint: 0; Source: route_type.
    For timing_corner default:both, late and power domain auto-default:
      Slew time target (leaf):    0.150ns
      Slew time target (trunk):   0.150ns
      Slew time target (top):     0.150ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.080ns
      Buffer max distance: 624.403um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:BUFFXD16BWP12T40M1P, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=554.778um, saturatedSlew=0.134ns, speed=3708.409um per ns, cellArea=14.414um^2 per 1000um}
      Inverter  : {lib_cell:INVD16BWP12T40M1P, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=347.899um, saturatedSlew=0.091ns, speed=4337.899um per ns, cellArea=15.549um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQOPTMAD16BWP12T40M1P, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=610.581um, saturatedSlew=0.150ns, speed=3140.849um per ns, cellArea=21.572um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree clk_i has 1 cts_max_fanout violation.
    Clock tree balancer configuration for skew_group clk_i/mysdc:
      Sources:                     pin clk_i
      Total number of sinks:       1920
      Delay constrained sinks:     1919
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner default:both.late:
      Skew target:                 0.150ns
    
    Clock Tree Violations Report
    ============================
    
    The clock tree has violations that CCOpt may not be able to correct due to the design settings.
    A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
    Consider reviewing your design and relaunching CCOpt.
    
    
    Max Fanout Violations
    ---------------------
    
    Node the root driver for clock_tree clk_i at (300.020,128.520), in power domain auto-default, which drives a net clk_i which is user don't touch, has 35 fanout.
    
    
    
    Primary reporting skew groups are:
    skew_group clk_i/mysdc with 1920 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=195, i=0, icg=63, dcg=1, l=0, total=259
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=305.290um^2, i=0.000um^2, icg=511.795um^2, dcg=10.584um^2, l=0.000um^2, total=827.669um^2
      hp wire lengths  : top=0.000um, trunk=5399.100um, leaf=7289.870um, total=12688.970um
    Clock DAG library cell distribution initial state {count}:
       Bufs: BUFFD24BWP12T40M1P: 1 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 3 BUFFXD8BWP12T40M1P: 3 BUFFD6BWP12T40M1P: 3 BUFFXD4BWP12T40M1P: 2 BUFFD4BWP12T40M1P: 2 BUFFXD3BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 49 BUFFXD1BWP12T40M1P: 30 BUFFD1BWP12T40M1P: 1 BUFFXD0BWP12T40M1P: 37 
       ICGs: CKLNQD16BWP12T40M1P: 24 CKLNQOPTMAD16BWP12T40M1P: 1 CKLNQD12BWP12T40M1P: 5 CKLNQD4BWP12T40M1P: 3 CKLNQOPTMAD4BWP12T40M1P: 1 CKLNQOPTMAD2BWP12T40M1P: 3 CKLNQD1BWP12T40M1P: 26 
       DCGs: AN2XD16BWP12T40M1P: 1 
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ---------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ---------------------------------------------------------------------------
       0          0        253     [min=3, max=203, avg=48, sd=28, total=12227]
       0          1          4     [min=7, max=196, avg=79, sd=81, total=317]
       0          2          1     [min=349, max=349, avg=349, sd=0, total=349]
       1          1          2     [min=3, max=142, avg=73, sd=98, total=145]
    ---------------------------------------------------------------------------
    
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.
    
    Ideal and dont_touch net fanout counts:
    
    -----------------------------------------------------------
    Min fanout    Max fanout    Number of ideal/dont_touch nets
    -----------------------------------------------------------
          1            10                      0
         11           100                      1
        101          1000                      0
       1001         10000                      0
      10001           +                        0
    -----------------------------------------------------------
    
    Top ideal and dont_touch nets by fanout:
    
    ---------------------
    Net name    Fanout ()
    ---------------------
    clk_i          35
    ---------------------
    
    
    No dont_touch hnets found in the clock tree
    
    Total number of dont_touch hpins in the clock network: 33
      Large numbers of dont_touch hpins may damage runtime and QoR.
      Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
    
    Summary of reasons for dont_touch hpins in the clock network:
    
    ----------------------------
    Reason                 Count
    ----------------------------
    hnet_set_dont_touch     33
    ----------------------------
    
    Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
    
    Summary of dont_touch hpins in the clock network representing physical hierarchy:
    
    ---------------------
    Type            Count
    ---------------------
    ilm               0
    partition         0
    power_domain      0
    fence             0
    none             33
    ---------------------
    Total            33
    ---------------------
    
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:08.4 real=0:00:08.3)
    CCOpt configuration status: all checks passed.
    CCOpt has not previously been run
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
**WARN: (IMPCCOPT-2226):	Cannot find clock skew data from any previous calls to 'ccopt_design' or 'ccopt_design -cts'.
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats PRO initial state:
    cell counts      : b=195, i=0, icg=63, dcg=1, l=0, total=259
    sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
    misc counts      : r=1, pp=33
    cell areas       : b=305.290um^2, i=0.000um^2, icg=511.795um^2, dcg=10.584um^2, l=0.000um^2, total=827.669um^2
    cell capacitance : b=0.187pF, i=0.000pF, icg=0.154pF, dcg=0.007pF, l=0.000pF, total=0.347pF
    sink capacitance : total=1.974pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.553pF, leaf=1.603pF, total=2.155pF
    wire lengths     : top=0.000um, trunk=5592.160um, leaf=15945.720um, total=21537.880um
    hp wire lengths  : top=0.000um, trunk=5399.100um, leaf=7289.870um, total=12688.970um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=25, worst=[0.049ns, 0.024ns, 0.021ns, 0.017ns, 0.016ns, 0.015ns, 0.014ns, 0.013ns, 0.013ns, 0.009ns, ...]} avg=0.010ns sd=0.010ns sum=0.254ns
    Fanout               : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Capacitance          : {count=1, worst=[0.129pF]} avg=0.129pF sd=0.000pF sum=0.129pF
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.150ns count=130 avg=0.072ns sd=0.040ns min=0.019ns max=0.148ns {80 <= 0.090ns, 26 <= 0.120ns, 12 <= 0.135ns, 9 <= 0.142ns, 3 <= 0.150ns}
    Leaf  : target=0.150ns count=130 avg=0.123ns sd=0.032ns min=0.018ns max=0.199ns {14 <= 0.090ns, 32 <= 0.120ns, 37 <= 0.135ns, 9 <= 0.142ns, 13 <= 0.150ns} {12 <= 0.158ns, 8 <= 0.165ns, 4 <= 0.180ns, 1 <= 0.225ns, 0 > 0.225ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD24BWP12T40M1P: 1 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 3 BUFFXD8BWP12T40M1P: 3 BUFFD6BWP12T40M1P: 3 BUFFXD4BWP12T40M1P: 2 BUFFD4BWP12T40M1P: 2 BUFFXD3BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 62 BUFFXD2BWP12T40M1P: 49 BUFFXD1BWP12T40M1P: 30 BUFFD1BWP12T40M1P: 1 BUFFXD0BWP12T40M1P: 37 
     ICGs: CKLNQD16BWP12T40M1P: 24 CKLNQOPTMAD16BWP12T40M1P: 1 CKLNQD12BWP12T40M1P: 5 CKLNQD4BWP12T40M1P: 3 CKLNQOPTMAD4BWP12T40M1P: 1 CKLNQOPTMAD2BWP12T40M1P: 3 CKLNQD1BWP12T40M1P: 26 
     DCGs: AN2XD16BWP12T40M1P: 1 
  Primary reporting skew groups PRO initial state:
    skew_group clk_i/mysdc: insertion delay [min=0.455, max=1.048, avg=0.943, sd=0.060], skew [0.593 vs 0.150*], 93.1% {0.878, 1.028} (wid=0.477 ws=0.058) (gid=0.581 gs=0.581)
  Skew group summary PRO initial state:
    skew_group clk_i/mysdc: insertion delay [min=0.455, max=1.048, avg=0.943, sd=0.060], skew [0.593 vs 0.150*], 93.1% {0.878, 1.028} (wid=0.477 ws=0.058) (gid=0.581 gs=0.581)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 260, tested: 260, violation detected: 26, violation ignored (due to small violation): 0, cannot run: 1, attempted: 25, unsuccessful: 0, sized: 22
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
    ---------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0            0                    0                   0
    trunk              0                    0                   0            0                    0                   0
    leaf              25 [100.0%]          22 (88.0%)           0            0                   22 (88.0%)           3 (12.0%)
    ---------------------------------------------------------------------------------------------------------------------------
    Total             25 [100.0%]          22 (88.0%)           0            0                   22 (88.0%)           3 (12.0%)
    ---------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 22, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 14.347um^2 (1.733%)
    Max. move: 0.420um (gen_regfile_ff.register_file_i/CTS_ccl_a_buf_00161 and 23 others), Min. move: 0.000um, Avg. move: 0.022um
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=195, i=0, icg=63, dcg=1, l=0, total=259
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=319.637um^2, i=0.000um^2, icg=511.795um^2, dcg=10.584um^2, l=0.000um^2, total=842.016um^2
      cell capacitance : b=0.198pF, i=0.000pF, icg=0.154pF, dcg=0.007pF, l=0.000pF, total=0.358pF
      sink capacitance : total=1.974pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.553pF, leaf=1.603pF, total=2.155pF
      wire lengths     : top=0.000um, trunk=5592.160um, leaf=15945.720um, total=21537.880um
      hp wire lengths  : top=0.000um, trunk=5398.960um, leaf=7289.870um, total=12688.830um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Remaining Transition : {count=5, worst=[0.008ns, 0.008ns, 0.003ns, 0.001ns, 0.000ns]} avg=0.004ns sd=0.004ns sum=0.021ns
      Fanout               : {count=1, worst=[15]} avg=15 sd=0 sum=15
      Capacitance          : {count=1, worst=[0.129pF]} avg=0.129pF sd=0.000pF sum=0.129pF
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.150ns count=130 avg=0.073ns sd=0.041ns min=0.019ns max=0.158ns {80 <= 0.090ns, 25 <= 0.120ns, 10 <= 0.135ns, 10 <= 0.142ns, 3 <= 0.150ns} {1 <= 0.158ns, 1 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
      Leaf  : target=0.150ns count=130 avg=0.115ns sd=0.028ns min=0.018ns max=0.158ns {17 <= 0.090ns, 44 <= 0.120ns, 44 <= 0.135ns, 9 <= 0.142ns, 13 <= 0.150ns} {2 <= 0.158ns, 1 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: BUFFD24BWP12T40M1P: 1 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 3 BUFFXD8BWP12T40M1P: 3 BUFFD6BWP12T40M1P: 6 BUFFXD4BWP12T40M1P: 13 BUFFD4BWP12T40M1P: 2 BUFFXD3BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 54 BUFFXD2BWP12T40M1P: 45 BUFFXD1BWP12T40M1P: 28 BUFFD1BWP12T40M1P: 1 BUFFXD0BWP12T40M1P: 37 
       ICGs: CKLNQD16BWP12T40M1P: 24 CKLNQOPTMAD16BWP12T40M1P: 1 CKLNQD12BWP12T40M1P: 5 CKLNQD4BWP12T40M1P: 3 CKLNQOPTMAD4BWP12T40M1P: 1 CKLNQOPTMAD2BWP12T40M1P: 3 CKLNQD1BWP12T40M1P: 26 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group clk_i/mysdc: insertion delay [min=0.455, max=1.041], skew [0.586 vs 0.150*]
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk_i/mysdc: insertion delay [min=0.455, max=1.041], skew [0.586 vs 0.150*]
    Legalizer API calls during this step: 299 succeeded with high effort: 299 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.9 real=0:00:00.9)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats PRO final:
    cell counts      : b=195, i=0, icg=63, dcg=1, l=0, total=259
    sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
    misc counts      : r=1, pp=33
    cell areas       : b=319.637um^2, i=0.000um^2, icg=511.795um^2, dcg=10.584um^2, l=0.000um^2, total=842.016um^2
    cell capacitance : b=0.198pF, i=0.000pF, icg=0.154pF, dcg=0.007pF, l=0.000pF, total=0.358pF
    sink capacitance : total=1.974pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.553pF, leaf=1.603pF, total=2.155pF
    wire lengths     : top=0.000um, trunk=5592.160um, leaf=15945.720um, total=21537.880um
    hp wire lengths  : top=0.000um, trunk=5398.960um, leaf=7289.870um, total=12688.830um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=5, worst=[0.008ns, 0.008ns, 0.003ns, 0.001ns, 0.000ns]} avg=0.004ns sd=0.004ns sum=0.021ns
    Fanout               : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Capacitance          : {count=1, worst=[0.129pF]} avg=0.129pF sd=0.000pF sum=0.129pF
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.150ns count=130 avg=0.073ns sd=0.041ns min=0.019ns max=0.158ns {80 <= 0.090ns, 25 <= 0.120ns, 10 <= 0.135ns, 10 <= 0.142ns, 3 <= 0.150ns} {1 <= 0.158ns, 1 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
    Leaf  : target=0.150ns count=130 avg=0.115ns sd=0.028ns min=0.018ns max=0.158ns {17 <= 0.090ns, 44 <= 0.120ns, 44 <= 0.135ns, 9 <= 0.142ns, 13 <= 0.150ns} {2 <= 0.158ns, 1 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD24BWP12T40M1P: 1 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 3 BUFFXD8BWP12T40M1P: 3 BUFFD6BWP12T40M1P: 6 BUFFXD4BWP12T40M1P: 13 BUFFD4BWP12T40M1P: 2 BUFFXD3BWP12T40M1P: 1 BUFFD3BWP12T40M1P: 54 BUFFXD2BWP12T40M1P: 45 BUFFXD1BWP12T40M1P: 28 BUFFD1BWP12T40M1P: 1 BUFFXD0BWP12T40M1P: 37 
     ICGs: CKLNQD16BWP12T40M1P: 24 CKLNQOPTMAD16BWP12T40M1P: 1 CKLNQD12BWP12T40M1P: 5 CKLNQD4BWP12T40M1P: 3 CKLNQOPTMAD4BWP12T40M1P: 1 CKLNQOPTMAD2BWP12T40M1P: 3 CKLNQD1BWP12T40M1P: 26 
     DCGs: AN2XD16BWP12T40M1P: 1 
  Primary reporting skew groups PRO final:
    skew_group clk_i/mysdc: insertion delay [min=0.455, max=1.041, avg=0.939, sd=0.060], skew [0.586 vs 0.150*], 93.7% {0.864, 1.014} (wid=0.477 ws=0.058) (gid=0.570 gs=0.570)
  Skew group summary PRO final:
    skew_group clk_i/mysdc: insertion delay [min=0.455, max=1.041, avg=0.939, sd=0.060], skew [0.586 vs 0.150*], 93.7% {0.864, 1.014} (wid=0.477 ws=0.058) (gid=0.570 gs=0.570)
PRO done.
Net route status summary:
  Clock:       260 (unrouted=0, trialRouted=0, noStatus=0, routed=260, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 16899 (unrouted=1484, trialRouted=0, noStatus=0, routed=15415, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1484, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:11.9 real=0:00:11.9)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
*** ClockDrv #1 [finish] (route_opt_design #1) : cpu/real = 0:00:12.1/0:00:12.0 (1.0), totSession cpu/real = 2:40:38.4/2:41:15.8 (1.0), mem = 2854.6M
**INFO: Start fixing DRV (Mem = 2845.57M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 2:40:39.2/2:41:16.6 (1.0), mem = 2845.6M
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 260 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.15|   -49.40|       0|       0|       0| 92.97%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.15|   -49.40|       0|       0|       0| 92.97%| 0:00:00.0|  3072.8M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    CLK     |       Rule       |
+-----------+------------+------------+------------------+
| M9 (z=9)  |         78 |          0 | default          |
+-----------+------------+------------+------------------+
| M2 (z=2)  |          0 |        260 | default_2x_space |
+-----------+------------+------------+------------------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=3072.8M) ***

*** DrvOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 2:40:43.9/2:41:21.3 (1.0), mem = 2966.8M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:02, real = 0:01:03, mem = 2502.6M, totSessionCpu=2:40:44 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 2966.77M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.07min mem=2966.8M)
------------------------------------------------------------------

Setup views included:
 ana_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.148  | -0.148  | -0.139  | -0.065  |
|           TNS (ns):| -49.398 | -44.454 | -3.912  | -1.033  |
|    Violating Paths:|   763   |   703   |   34    |   26    |
|          All Paths:|  2196   |  1923   |   64    |  1834   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.970%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:03, real = 0:01:05, mem = 2504.4M, totSessionCpu=2:40:45 **
*** Timing NOT met, worst failing slack is -0.147
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 260 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 2:40:45.4/2:41:22.8 (1.0), mem = 3005.1M
*info: 2 don't touch nets excluded
*info: 260 clock nets excluded
*info: 1159 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.147 TNS Slack -49.397 Density 92.97
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.066| -1.033|
|reg2cgate |-0.139| -3.912|
|reg2reg   |-0.147|-44.452|
|HEPG      |-0.147|-48.364|
|All Paths |-0.147|-49.397|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.147|   -0.147| -48.364|  -49.397|   92.97%|   0:00:00.0| 3024.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[951]/D |
|  -0.135|   -0.135| -39.801|  -40.819|   92.97%|   0:00:01.0| 3054.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[958]/D |
|  -0.135|   -0.135| -40.591|  -41.613|   92.96%|   0:00:05.0| 3057.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.130|   -0.130| -41.432|  -42.443|   92.95%|   0:00:00.0| 3057.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.130|   -0.130| -35.239|  -36.241|   92.96%|   0:00:04.0| 3057.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.124|   -0.124| -34.953|  -35.955|   92.96%|   0:00:01.0| 3057.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.117|   -0.117| -32.634|  -33.390|   92.98%|   0:00:05.0| 3057.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.112|   -0.112| -31.767|  -32.519|   93.04%|   0:00:11.0| 3095.4M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.109|   -0.109| -30.835|  -31.494|   93.06%|   0:00:04.0| 3095.4M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.109|   -0.109| -30.097|  -30.787|   93.11%|   0:00:03.0| 3095.4M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.109|   -0.109| -29.495|  -30.194|   93.11%|   0:00:03.0| 3095.4M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.111|   -0.111| -29.823|  -30.537|   93.42%|   0:01:20.0| 3114.5M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 1 insts
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.112|   -0.112| -29.808|  -30.487|   93.42%|   0:01:25.0| 3097.5M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.112|   -0.112| -29.825|  -30.506|   93.53%|   0:01:43.0| 3116.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:20 real=0:02:20 mem=3116.6M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.101|   -0.112| -26.865|  -30.506|   93.53%|   0:00:00.0| 3116.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[959]/D |
|  -0.097|   -0.112| -24.875|  -28.516|   93.51%|   0:00:03.0| 3116.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[478]/D |
|  -0.093|   -0.112| -23.104|  -26.746|   93.53%|   0:00:08.0| 3116.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[478]/D |
|  -0.091|   -0.112| -23.150|  -26.791|   93.61%|   0:00:12.0| 3116.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[478]/D |
|  -0.086|   -0.112| -21.845|  -25.486|   93.61%|   0:00:03.0| 3116.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[478]/D |
|  -0.083|   -0.112| -21.442|  -25.083|   93.68%|   0:00:12.0| 3116.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[478]/D |
|  -0.083|   -0.112| -19.470|  -23.111|   93.79%|   0:00:15.0| 3116.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[478]/D |
|  -0.083|   -0.112| -19.158|  -22.799|   93.80%|   0:00:03.0| 3116.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[478]/D |
|  -0.081|   -0.112| -18.260|  -21.901|   93.96%|   0:01:00.0| 3135.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[478]/D |
|  -0.081|   -0.112| -17.820|  -21.462|   93.97%|   0:00:03.0| 3135.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[478]/D |
|  -0.082|   -0.112| -17.573|  -21.214|   94.13%|   0:00:19.0| 3135.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[478]/D |
|  -0.082|   -0.112| -17.571|  -21.212|   94.19%|   0:00:08.0| 3135.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[478]/D |
|  -0.082|   -0.112| -17.563|  -21.205|   94.20%|   0:00:01.0| 3135.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[478]/D |
|  -0.082|   -0.112| -17.540|  -21.181|   94.20%|   0:00:04.0| 3135.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[478]/D |
|  -0.082|   -0.112| -17.540|  -21.181|   94.20%|   0:00:01.0| 3135.7M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[478]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:32 real=0:02:32 mem=3135.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.054|   -0.112|  -0.681|  -21.181|   94.20%|   0:00:00.0| 3135.7M|    ana_wc|  default| instr_addr_o[20]                                   |
|  -0.034|   -0.107|  -0.348|  -23.190|   94.29%|   0:00:37.0| 3135.7M|    ana_wc|  default| instr_addr_o[18]                                   |
|  -0.035|   -0.107|  -0.348|  -23.190|   94.29%|   0:00:00.0| 3135.7M|    ana_wc|  default| instr_addr_o[18]                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:37.1 real=0:00:37.0 mem=3135.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:30 real=0:05:29 mem=3135.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.035| -0.348|
|reg2cgate |-0.107| -2.858|
|reg2reg   |-0.084|-19.983|
|HEPG      |-0.107|-22.842|
|All Paths |-0.107|-23.190|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.107 TNS Slack -23.190 Density 94.29
Update Timing Windows (Threshold 0.018) ...
Re Calculate Delays on 158 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.035| -0.348|
|reg2cgate |-0.107| -2.861|
|reg2reg   |-0.084|-20.072|
|HEPG      |-0.107|-22.933|
|All Paths |-0.107|-23.281|
+----------+------+-------+

Bottom Preferred Layer:
+-----------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    CLK     |       Rule       |
+-----------+------------+------------+------------------+
| M9 (z=9)  |         88 |          0 | default          |
+-----------+------------+------------+------------------+
| M2 (z=2)  |          0 |        261 | default_2x_space |
+-----------+------------+------------+------------------+
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:05:32 real=0:05:32 mem=3135.7M) ***
*** WnsOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:05:36.2/0:05:35.9 (1.0), totSession cpu/real = 2:46:21.6/2:46:58.8 (1.0), mem = 2976.6M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:46:22 mem=2976.6M) ***
Move report: Detail placement moves 2613 insts, mean move: 0.70 um, max move: 10.50 um 
	Max move on inst (gen_regfile_ff.register_file_i/rf_reg_q_reg[411]): (263.62, 78.82) --> (258.16, 83.86)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2978.7MB
Summary Report:
Instances move: 2613 (out of 15368 movable)
Instances flipped: 0
Mean displacement: 0.70 um
Max displacement: 10.50 um (Instance: gen_regfile_ff.register_file_i/rf_reg_q_reg[411]) (263.62, 78.82) -> (258.16, 83.86)
	Length: 89 sites, height: 1 rows, site name: core12T, cell type: DFCNQOPTMBXD12BWP12T40M1P
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2978.7MB
*** Finished refinePlace (2:46:23 mem=2978.7M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 261 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 2:46:23.5/2:47:00.6 (1.0), mem = 2975.7M
*info: 2 don't touch nets excluded
*info: 261 clock nets excluded
*info: 1159 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.107 TNS Slack -23.281 Density 94.29
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.035| -0.348|
|reg2cgate |-0.107| -2.861|
|reg2reg   |-0.084|-20.072|
|HEPG      |-0.107|-22.933|
|All Paths |-0.107|-23.281|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.107|   -0.107| -22.933|  -23.281|   94.29%|   0:00:01.0| 3035.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.107|   -0.107| -21.459|  -21.808|   94.29%|   0:00:02.0| 3060.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.107|   -0.107| -21.452|  -21.800|   94.29%|   0:00:02.0| 3060.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST22/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.107|   -0.107| -21.434|  -21.782|   94.29%|   0:00:02.0| 3060.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[126]/D |
|  -0.107|   -0.107| -21.433|  -21.782|   94.29%|   0:00:00.0| 3060.1M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[126]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.107|   -0.107| -21.433|  -21.782|   94.29%|   0:00:06.0| 3082.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[126]/D |
|  -0.107|   -0.107| -21.261|  -21.609|   94.29%|   0:00:09.0| 3082.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[284]/D |
|  -0.107|   -0.107| -21.233|  -21.581|   94.29%|   0:00:00.0| 3082.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[284]/D |
|  -0.107|   -0.107| -21.226|  -21.574|   94.29%|   0:00:01.0| 3082.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[540]/D |
|  -0.107|   -0.107| -21.226|  -21.574|   94.29%|   0:00:00.0| 3082.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[540]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.107|   -0.107| -21.226|  -21.574|   94.29%|   0:00:06.0| 3082.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[540]/D |
|  -0.107|   -0.107| -21.226|  -21.574|   94.29%|   0:00:07.0| 3082.2M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:23.1 real=0:00:24.0 mem=3082.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.035|   -0.107|  -0.348|  -21.574|   94.29%|   0:00:00.0| 3082.2M|    ana_wc|  default| instr_addr_o[18]                                   |
|  -0.035|   -0.107|  -0.348|  -21.574|   94.29%|   0:00:01.0| 3082.2M|    ana_wc|  default| instr_addr_o[18]                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=3082.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:24.3 real=0:00:25.0 mem=3082.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.035| -0.348|
|reg2cgate |-0.107| -2.861|
|reg2reg   |-0.084|-18.365|
|HEPG      |-0.107|-21.226|
|All Paths |-0.107|-21.574|
+----------+------+-------+

Update Timing Windows (Threshold 0.018) ...
Re Calculate Delays on 4 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.035| -0.348|
|reg2cgate |-0.107| -2.861|
|reg2reg   |-0.084|-18.365|
|HEPG      |-0.107|-21.226|
|All Paths |-0.107|-21.574|
+----------+------+-------+

Bottom Preferred Layer:
+-----------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    CLK     |       Rule       |
+-----------+------------+------------+------------------+
| M9 (z=9)  |         88 |          0 | default          |
+-----------+------------+------------+------------------+
| M2 (z=2)  |          0 |        261 | default_2x_space |
+-----------+------------+------------+------------------+
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:26.3 real=0:00:27.0 mem=3082.2M) ***
*** TnsOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:30.1/0:00:30.1 (1.0), totSession cpu/real = 2:46:53.5/2:47:30.7 (1.0), mem = 2976.1M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in TNS mode
**INFO: flowCheckPoint #4 OptimizationHold
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:46:56 mem=2978.1M ***
*** BuildHoldData #2 [begin] (route_opt_design #1) : totSession cpu/real = 2:46:56.1/2:47:33.3 (1.0), mem = 2978.1M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2972.95)
Total number of fetched objects 16057
AAE_INFO-618: Total number of nets in the design is 17232,  93.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2971.62 CPU=0:00:08.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2971.62 CPU=0:00:08.9 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2979.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2979.6M)

Executing IPO callback for view pruning ..

Active hold views:
 ana_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2944.01)
Glitch Analysis: View ana_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View ana_wc -- Total Number of Nets Analyzed = 16057. 
Total number of fetched objects 16057
AAE_INFO-618: Total number of nets in the design is 17232,  7.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2953.89 CPU=0:00:01.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2953.89 CPU=0:00:01.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:15.7 real=0:00:16.0 totSessionCpu=2:47:14 mem=2961.9M)
Done building cte hold timing graph (fixHold) cpu=0:00:17.6 real=0:00:18.0 totSessionCpu=2:47:14 mem=2961.9M ***
Done building hold timer [28069 node(s), 31858 edge(s), 1 view(s)] (fixHold) cpu=0:00:20.1 real=0:00:21.0 totSessionCpu=2:47:16 mem=2978.7M ***
OPTC: m3 20.0 50.0
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:21.2 real=0:00:22.0 totSessionCpu=2:47:17 mem=3019.2M ***
OPTC: m3 50.0 50.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 39.2 ps, libStdDelay = 18.4 ps, minBufSize = 3763200 (4.0)
*Info: worst delay setup view: ana_wc

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 ana_wc
Hold views included:
 ana_wc

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.107  | -0.084  | -0.107  | -0.035  |
|           TNS (ns):| -21.575 | -18.366 | -2.861  | -0.348  |
|    Violating Paths:|   577   |   527   |   34    |   16    |
|          All Paths:|  2196   |  1923   |   64    |  1834   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.152  | -0.190  |  0.169  | -1.152  |
|           TNS (ns):| -1151.3 | -0.734  |  0.000  | -1151.3 |
|    Violating Paths:|  1734   |    8    |    0    |  1734   |
|          All Paths:|  2096   |  1923   |   64    |  1734   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.293%
------------------------------------------------------------------
**optDesign ... cpu = 0:07:41, real = 0:07:43, mem = 2569.3M, totSessionCpu=2:47:23 **
*** BuildHoldData #2 [finish] (route_opt_design #1) : cpu/real = 0:00:27.0/0:00:27.1 (1.0), totSession cpu/real = 2:47:23.2/2:48:00.4 (1.0), mem = 3019.3M
*** HoldOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 2:47:23.2/2:48:00.4 (1.0), mem = 3019.3M
*info: Run optDesign holdfix with 1 thread.
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 261 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:27.5 real=0:00:28.0 totSessionCpu=2:47:24 mem=3076.5M density=94.293% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -1.152| -1151.28|    1734|          0|       0(     0)|   94.29%|   0:00:00.0|  3086.5M|
|   1|  -1.152| -1151.28|    1734|          0|       0(     0)|   94.29%|   0:00:00.0|  3086.5M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -1.152| -1151.28|    1734|          0|       0(     0)|   94.29%|   0:00:00.0|  3086.5M|
|   1|  -1.152|  -879.92|    1576|        168|       0(     0)|   94.80%|   0:00:10.0|  3116.7M|
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
|   2|  -1.152|  -779.04|    1517|         86|       0(     0)|   95.00%|   0:00:04.0|  3116.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 254 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1910 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because of setup TNS degradation.
*info:     7 net(s): Could not be fixed because of setup WNS degradation on specific instance.

Resizing failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because of no legal loc.
*info:     2 net(s): Could not be fixed because of setup WNS degradation on specific instance.
*info:    28 net(s): Could not be fixed because all the cells are filtered.
*info:    18 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:00:43.0 real=0:00:43.0 totSessionCpu=2:47:39 mem=3116.7M density=95.000% ***

*info:
*info: Added a total of 254 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUFFD6BWP12T40M1P' used
*info:          109 cells of type 'BUFFXD1BWP12T40M1P' used
*info:            1 cell  of type 'BUFFXD3BWP12T40M1P' used
*info:           52 cells of type 'CKBD0BWP12T40M1P' used
*info:            1 cell  of type 'CKBD2BWP12T40M1P' used
*info:            1 cell  of type 'DEL025D1BWP12T40M1P' used
*info:            1 cell  of type 'DEL100D1BWP12T40M1P' used
*info:            1 cell  of type 'DEL150D1BWP12T40M1P' used
*info:            1 cell  of type 'DEL175D1BWP12T40M1P' used
*info:            6 cells of type 'DEL200D1BWP12T40M1P' used
*info:           31 cells of type 'DEL250D1BWP12T40M1P' used
*info:           49 cells of type 'DEL500D1BWP12T40M1P' used

*** Finish Post Route Hold Fixing (cpu=0:00:43.0 real=0:00:43.0 totSessionCpu=2:47:39 mem=3116.7M density=95.000%) ***
**INFO: total 254 insts, 0 nets marked don't touch
**INFO: total 254 insts, 0 nets marked don't touch DB property
**INFO: total 254 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:16.0/0:00:16.0 (1.0), totSession cpu/real = 2:47:39.2/2:48:16.4 (1.0), mem = 2980.6M
**INFO: Skipping refine place as no non-legal commits were detected
**INFO: flowCheckPoint #5 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:07:58, real = 0:07:59, mem = 2518.6M, totSessionCpu=2:47:40 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=2980.75M, totSessionCpu=2:47:42).
**optDesign ... cpu = 0:08:00, real = 0:08:01, mem = 2526.9M, totSessionCpu=2:47:42 **

**INFO: total 254 insts, 0 nets marked don't touch
Running post route harden opt
Begin: GigaOpt harden opt
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 261 clock nets excluded from IPO operation.
*** HardenOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 2:47:42.5/2:48:19.7 (1.0), mem = 3018.9M
*info: 2 don't touch nets excluded
*info: 261 clock nets excluded
*info: 1159 no-driver nets excluded.
Active Path Group: reg2cgate  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.107|   -0.107|  -2.861|  -21.581|   95.00%|   0:00:00.0| 3038.0M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=3038.0M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.084|   -0.107| -18.365|  -21.581|   95.00%|   0:00:00.0| 3038.0M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[478]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=3059.2M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=3059.2M) ***
Bottom Preferred Layer:
+-----------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    CLK     |       Rule       |
+-----------+------------+------------+------------------+
| M9 (z=9)  |         88 |          0 | default          |
+-----------+------------+------------+------------------+
| M2 (z=2)  |          0 |        261 | default_2x_space |
+-----------+------------+------------+------------------+
Via Pillar Rule:
    None
*** HardenOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:03.6/0:00:03.6 (1.0), totSession cpu/real = 2:47:46.1/2:48:23.3 (1.0), mem = 2979.1M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt harden opt
**INFO: total 254 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:47:46 mem=2979.1M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2981.3MB
Summary Report:
Instances move: 0 (out of 15621 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2981.3MB
*** Finished refinePlace (2:47:48 mem=2981.3M) ***
Default Rule : ""
Non Default Rules : "default_2x_space"
Worst Slack : -0.107 ns

Start Layer Assignment ...
WNS(-0.107ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 47 cadidates out of 17486.
Total Assign Layers on 5 Nets (cpu 0:00:01.3).
GigaOpt: setting up router preferences
GigaOpt: 172 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 516 (3.0%)

Set Prefer Layer Routing Effort ...
Total Net(17484) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules : "default_2x_space"
Worst Slack : -0.107 ns

Start Layer Assignment ...
WNS(-0.107ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 42 cadidates out of 17486.
Total Assign Layers on 0 Nets (cpu 0:00:01.2).
GigaOpt: setting up router preferences
GigaOpt: 6 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 516 (3.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 ana_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.107  | -0.084  | -0.107  | -0.035  |
|           TNS (ns):| -21.582 | -18.366 | -2.861  | -0.355  |
|    Violating Paths:|   577   |   527   |   34    |   16    |
|          All Paths:|  2196   |  1923   |   64    |  1834   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.000%
------------------------------------------------------------------
**optDesign ... cpu = 0:08:10, real = 0:08:11, mem = 2421.0M, totSessionCpu=2:47:51 **
**INFO: flowCheckPoint #6 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 635
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 635
*** EcoRoute #1 [begin] (route_opt_design #1) : totSession cpu/real = 2:47:51.5/2:48:28.8 (1.0), mem = 2892.9M

globalDetailRoute

#Start globalDetailRoute on Fri Aug  9 22:18:47 2024
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=1 (total=17486)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 1484 (skipped).
#Total number of routable nets = 16002.
#Total number of nets in the design = 17486.
#6350 routable nets do not have any wires.
#9652 routable nets have routed wires.
#6350 nets will be global routed.
#319 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#203 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Fri Aug  9 22:18:48 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.990.
#Voltage range [0.000 - 0.990] has 17415 nets.
#Voltage range [0.000 - 0.000] has 70 nets.
#Voltage range [0.990 - 0.990] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M2           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M3           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M4           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M5           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M6           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M7           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M8           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M9           H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# M10          V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# AP           H   Track-Pitch = 5.00000    Line-2-Via Pitch = 5.00000
#Processed 6771/0 dirty instances, 797/194 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(3924 insts marked dirty, reset pre-exisiting dirty flag on 3951 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2415.81 (MB), peak = 2637.50 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:43, elapsed time = 00:00:43, memory = 2503.84 (MB), peak = 2637.50 (MB)
#
#Connectivity extraction summary:
#1 routed nets are extracted.
#    1 (0.01%) extracted nets are partially routed.
#15936 routed net(s) are imported.
#65 (0.37%) nets are without wires.
#1484 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 17486.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Aug  9 22:19:31 2024
#
#Cpu time = 00:00:43
#Elapsed time = 00:00:43
#Increased memory = 93.39 (MB)
#Total memory = 2503.85 (MB)
#Peak memory = 2637.50 (MB)
#
#
#Start global routing on Fri Aug  9 22:19:31 2024
#
#
#Start global routing initialization on Fri Aug  9 22:19:31 2024
#
#WARNING (NRGR-269) Net rst_ni has fanout > 1000, this may cause long routing runtime.
#WARNING (NRGR-270) There are 1 nets with fanout > 1000. Please consider reducing the fanouts for these nets for faster routing runtime.
#Number of eco nets is 6285
#
#Start global routing data preparation on Fri Aug  9 22:19:31 2024
#
#Start routing resource analysis on Fri Aug  9 22:19:31 2024
#
#Routing resource analysis is done on Fri Aug  9 22:19:32 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         349        1614       18733    77.40%
#  M2             V        1202         941       18733     8.62%
#  M3             H        1488         475       18733     0.11%
#  M4             V        1727         416       18733     3.43%
#  M5             H        1593         370       18733     5.16%
#  M6             V        1884         259       18733     4.87%
#  M7             H        1958           5       18733     0.00%
#  M8             V        2139           4       18733     0.00%
#  M9             H         323           4       18733     0.00%
#  M10            V         352           5       18733     0.00%
#  AP             H          54           0       18733    58.78%
#  --------------------------------------------------------------
#  Total                  13073      18.48%      206063    14.40%
#
#  308 nets (1.76%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Aug  9 22:19:32 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2508.62 (MB), peak = 2637.50 (MB)
#
#
#Global routing initialization is done on Fri Aug  9 22:19:32 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2513.41 (MB), peak = 2637.50 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2531.45 (MB), peak = 2637.50 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2565.31 (MB), peak = 2637.50 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2565.38 (MB), peak = 2637.50 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1484 (skipped).
#Total number of routable nets = 16002.
#Total number of nets in the design = 17486.
#
#16002 routable nets have routed wires.
#319 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#203 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#---------------------------------------------------------------------------------------------------------------
#             Rules   Pref Extra Space   Shielding   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
#---------------------------------------------------------------------------------------------------------------
#           Default                151           0           73                73              0            6031  
#  default_2x_space                  0          16           79                 0             79               0  
#---------------------------------------------------------------------------------------------------------------
#             Total                151          16          152                73             79            6031  
#---------------------------------------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------------------------------------------------------------
#             Rules   Pref Extra Space   Shielding   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
#---------------------------------------------------------------------------------------------------------------
#           Default                178           0           83                83              0           15480  
#  default_2x_space                  0         130          131                 0            131               0  
#---------------------------------------------------------------------------------------------------------------
#             Total                178         130          214                83            131           15480  
#---------------------------------------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  M1           14(0.19%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.19%)
#  M2           84(0.45%)     12(0.06%)     15(0.08%)      1(0.01%)   (0.60%)
#  M3            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M9            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M10           0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  AP            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     98(0.05%)     12(0.01%)     15(0.01%)      1(0.00%)   (0.07%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.01% H + 0.06% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 439
#Total wire length = 304812 um.
#Total half perimeter of net bounding box = 273416 um.
#Total wire length on LAYER M1 = 1960 um.
#Total wire length on LAYER M2 = 66986 um.
#Total wire length on LAYER M3 = 96820 um.
#Total wire length on LAYER M4 = 67865 um.
#Total wire length on LAYER M5 = 37681 um.
#Total wire length on LAYER M6 = 14525 um.
#Total wire length on LAYER M7 = 2220 um.
#Total wire length on LAYER M8 = 547 um.
#Total wire length on LAYER M9 = 8330 um.
#Total wire length on LAYER M10 = 7879 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 112957
#Total number of multi-cut vias = 95729 ( 84.7%)
#Total number of single cut vias = 17228 ( 15.3%)
#Up-Via Summary (total 112957):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11842 ( 25.8%)     34066 ( 74.2%)      45908
# M2              3474 (  8.1%)     39267 ( 91.9%)      42741
# M3               978 (  6.9%)     13275 ( 93.1%)      14253
# M4               398 (  7.8%)      4675 ( 92.2%)       5073
# M5               157 (  8.3%)      1724 ( 91.7%)       1881
# M6               105 ( 12.1%)       761 ( 87.9%)        866
# M7               105 ( 14.0%)       644 ( 86.0%)        749
# M8               107 ( 14.1%)       650 ( 85.9%)        757
# M9                62 (  8.5%)       667 ( 91.5%)        729
#-----------------------------------------------------------
#                17228 ( 15.3%)     95729 ( 84.7%)     112957 
#
#Total number of involved priority nets 95
#Maximum src to sink distance for priority net 152.0
#Average of max src_to_sink distance for priority net 56.2
#Average of ave src_to_sink distance for priority net 35.2
#Max overcon = 4 tracks.
#Total overcon = 0.07%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 61.54 (MB)
#Total memory = 2565.39 (MB)
#Peak memory = 2637.50 (MB)
#
#Finished global routing on Fri Aug  9 22:19:35 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2561.99 (MB), peak = 2637.50 (MB)
#Start Track Assignment.
#Done with 1705 horizontal wires in 5 hboxes and 1454 vertical wires in 5 hboxes.
#Done with 127 horizontal wires in 5 hboxes and 140 vertical wires in 5 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 439
#Total wire length = 305001 um.
#Total half perimeter of net bounding box = 273416 um.
#Total wire length on LAYER M1 = 1958 um.
#Total wire length on LAYER M2 = 67124 um.
#Total wire length on LAYER M3 = 96884 um.
#Total wire length on LAYER M4 = 67872 um.
#Total wire length on LAYER M5 = 37674 um.
#Total wire length on LAYER M6 = 14525 um.
#Total wire length on LAYER M7 = 2220 um.
#Total wire length on LAYER M8 = 546 um.
#Total wire length on LAYER M9 = 8321 um.
#Total wire length on LAYER M10 = 7876 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 112957
#Total number of multi-cut vias = 95729 ( 84.7%)
#Total number of single cut vias = 17228 ( 15.3%)
#Up-Via Summary (total 112957):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11842 ( 25.8%)     34066 ( 74.2%)      45908
# M2              3474 (  8.1%)     39267 ( 91.9%)      42741
# M3               978 (  6.9%)     13275 ( 93.1%)      14253
# M4               398 (  7.8%)      4675 ( 92.2%)       5073
# M5               157 (  8.3%)      1724 ( 91.7%)       1881
# M6               105 ( 12.1%)       761 ( 87.9%)        866
# M7               105 ( 14.0%)       644 ( 86.0%)        749
# M8               107 ( 14.1%)       650 ( 85.9%)        757
# M9                62 (  8.5%)       667 ( 91.5%)        729
#-----------------------------------------------------------
#                17228 ( 15.3%)     95729 ( 84.7%)     112957 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2561.63 (MB), peak = 2637.50 (MB)
#
#number of short segments in preferred routing layers
#	M2        M3        M4        M8        M9        M10       Total 
#	30        39        3         5         40        15        132       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:50
#Elapsed time = 00:00:49
#Increased memory = 151.57 (MB)
#Total memory = 2562.04 (MB)
#Peak memory = 2637.50 (MB)
#WARNING (NRDR-307) Turning off incremental shielding eco because too many nets will be routed.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.2% of the total area was rechecked for DRC, and 83.0% required routing.
#   number of violations = 172
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc   MinCut      Mar   Totals
#	M1           17        4        1        0        4        0        0       26
#	M2           20        8      107        1        0        2        2      140
#	M3            0        0        3        0        0        0        0        3
#	M4            0        0        0        0        0        1        0        1
#	M5            0        0        2        0        0        0        0        2
#	Totals       37       12      113        1        4        3        2      172
#3924 out of 15840 instances (24.8%) need to be verified(marked ipoed), dirty area = 25.9%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 172
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc   MinCut      Mar   Totals
#	M1           17        4        1        0        4        0        0       26
#	M2           20        8      107        1        0        2        2      140
#	M3            0        0        3        0        0        0        0        3
#	M4            0        0        0        0        0        1        0        1
#	M5            0        0        2        0        0        0        0        2
#	Totals       37       12      113        1        4        3        2      172
#cpu time = 00:02:11, elapsed time = 00:02:11, memory = 2564.36 (MB), peak = 2646.50 (MB)
#start 1st optimization iteration ...
#   number of violations = 69
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   MinCut   Totals
#	M1           17        2        1        1        0       21
#	M2            7        1       37        0        2       47
#	M3            0        0        0        0        0        0
#	M4            0        0        0        0        1        1
#	Totals       24        3       38        1        3       69
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2559.04 (MB), peak = 2646.50 (MB)
#start 2nd optimization iteration ...
#   number of violations = 68
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   MinCut   Totals
#	M1           17        2        1        1        0       21
#	M2            7        0       37        0        2       46
#	M3            0        0        0        0        0        0
#	M4            0        0        0        0        1        1
#	Totals       24        2       38        1        3       68
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2559.72 (MB), peak = 2646.50 (MB)
#start 3rd optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   MinCut   Totals
#	M1            0        0        0
#	M2            2        0        2
#	M3            0        0        0
#	M4            0        1        1
#	Totals        2        1        3
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2557.31 (MB), peak = 2646.50 (MB)
#start 4th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   MinCut   Totals
#	M1            0        0        0
#	M2            2        0        2
#	M3            0        0        0
#	M4            0        1        1
#	Totals        2        1        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2559.73 (MB), peak = 2646.50 (MB)
#start 5th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   MinCut   Totals
#	M1            0        0        0
#	M2            2        0        2
#	M3            0        0        0
#	M4            0        1        1
#	Totals        2        1        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2559.05 (MB), peak = 2646.50 (MB)
#start 6th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   MinCut   Totals
#	M1            0        0        0
#	M2            2        0        2
#	M3            0        0        0
#	M4            0        1        1
#	Totals        2        1        3
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2558.73 (MB), peak = 2646.50 (MB)
#start 7th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   MinCut   Totals
#	M1            0        0        0
#	M2            2        0        2
#	M3            0        0        0
#	M4            0        1        1
#	Totals        2        1        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2558.66 (MB), peak = 2646.50 (MB)
#start 8th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   MinCut   Totals
#	M1            0        0        0
#	M2            2        0        2
#	M3            0        0        0
#	M4            0        1        1
#	Totals        2        1        3
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2558.01 (MB), peak = 2646.50 (MB)
#start 9th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   MinCut   Totals
#	M1            0        0        0
#	M2            2        0        2
#	M3            0        0        0
#	M4            0        1        1
#	Totals        2        1        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2558.45 (MB), peak = 2646.50 (MB)
#start 10th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   MinCut   Totals
#	M1            0        0        0
#	M2            2        0        2
#	M3            0        0        0
#	M4            0        1        1
#	Totals        2        1        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2559.62 (MB), peak = 2646.50 (MB)
#start 11th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   MinCut   Totals
#	M1            0        0        0
#	M2            2        0        2
#	M3            0        0        0
#	M4            0        1        1
#	Totals        2        1        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2558.74 (MB), peak = 2646.50 (MB)
#start 12th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   MinCut   Totals
#	M1            0        0        0
#	M2            2        0        2
#	M3            0        0        0
#	M4            0        1        1
#	Totals        2        1        3
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2557.44 (MB), peak = 2646.50 (MB)
#start 13th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   MinCut   Totals
#	M1            0        0        0
#	M2            2        0        2
#	M3            0        0        0
#	M4            0        1        1
#	Totals        2        1        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2557.59 (MB), peak = 2646.50 (MB)
#start 14th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   MinCut   Totals
#	M1            0        0        0
#	M2            2        0        2
#	M3            0        0        0
#	M4            0        1        1
#	Totals        2        1        3
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2557.51 (MB), peak = 2646.50 (MB)
#start 15th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   MinCut   Totals
#	M1            0        0        0
#	M2            2        0        2
#	M3            0        0        0
#	M4            0        1        1
#	Totals        2        1        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2558.14 (MB), peak = 2646.50 (MB)
#start 16th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2558.33 (MB), peak = 2646.50 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 439
#Total wire length = 305903 um.
#Total half perimeter of net bounding box = 273416 um.
#Total wire length on LAYER M1 = 1817 um.
#Total wire length on LAYER M2 = 65592 um.
#Total wire length on LAYER M3 = 97228 um.
#Total wire length on LAYER M4 = 69379 um.
#Total wire length on LAYER M5 = 38479 um.
#Total wire length on LAYER M6 = 14607 um.
#Total wire length on LAYER M7 = 2217 um.
#Total wire length on LAYER M8 = 566 um.
#Total wire length on LAYER M9 = 8240 um.
#Total wire length on LAYER M10 = 7779 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 118471
#Total number of multi-cut vias = 81276 ( 68.6%)
#Total number of single cut vias = 37195 ( 31.4%)
#Up-Via Summary (total 118471):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             19120 ( 40.9%)     27636 ( 59.1%)      46756
# M2             12956 ( 28.0%)     33291 ( 72.0%)      46247
# M3              3444 ( 22.4%)     11956 ( 77.6%)      15400
# M4               984 ( 18.6%)      4308 ( 81.4%)       5292
# M5               287 ( 15.4%)      1578 ( 84.6%)       1865
# M6               161 ( 19.7%)       657 ( 80.3%)        818
# M7                12 (  1.7%)       687 ( 98.3%)        699
# M8               148 ( 21.1%)       553 ( 78.9%)        701
# M9                83 ( 12.0%)       610 ( 88.0%)        693
#-----------------------------------------------------------
#                37195 ( 31.4%)     81276 ( 68.6%)     118471 
#
#Total number of DRC violations = 1
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER M10 = 0
#Total number of violations on LAYER AP = 0
#Cpu time = 00:02:33
#Elapsed time = 00:02:33
#Increased memory = -3.66 (MB)
#Total memory = 2558.38 (MB)
#Peak memory = 2646.50 (MB)
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2553.84 (MB), peak = 2646.50 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 439
#Total wire length = 305903 um.
#Total half perimeter of net bounding box = 273416 um.
#Total wire length on LAYER M1 = 1817 um.
#Total wire length on LAYER M2 = 65592 um.
#Total wire length on LAYER M3 = 97228 um.
#Total wire length on LAYER M4 = 69379 um.
#Total wire length on LAYER M5 = 38479 um.
#Total wire length on LAYER M6 = 14607 um.
#Total wire length on LAYER M7 = 2217 um.
#Total wire length on LAYER M8 = 566 um.
#Total wire length on LAYER M9 = 8240 um.
#Total wire length on LAYER M10 = 7779 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 118471
#Total number of multi-cut vias = 81276 ( 68.6%)
#Total number of single cut vias = 37195 ( 31.4%)
#Up-Via Summary (total 118471):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             19120 ( 40.9%)     27636 ( 59.1%)      46756
# M2             12956 ( 28.0%)     33291 ( 72.0%)      46247
# M3              3444 ( 22.4%)     11956 ( 77.6%)      15400
# M4               984 ( 18.6%)      4308 ( 81.4%)       5292
# M5               287 ( 15.4%)      1578 ( 84.6%)       1865
# M6               161 ( 19.7%)       657 ( 80.3%)        818
# M7                12 (  1.7%)       687 ( 98.3%)        699
# M8               148 ( 21.1%)       553 ( 78.9%)        701
# M9                83 ( 12.0%)       610 ( 88.0%)        693
#-----------------------------------------------------------
#                37195 ( 31.4%)     81276 ( 68.6%)     118471 
#
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER M10 = 0
#Total number of violations on LAYER AP = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 439
#Total wire length = 305903 um.
#Total half perimeter of net bounding box = 273416 um.
#Total wire length on LAYER M1 = 1817 um.
#Total wire length on LAYER M2 = 65592 um.
#Total wire length on LAYER M3 = 97228 um.
#Total wire length on LAYER M4 = 69379 um.
#Total wire length on LAYER M5 = 38479 um.
#Total wire length on LAYER M6 = 14607 um.
#Total wire length on LAYER M7 = 2217 um.
#Total wire length on LAYER M8 = 566 um.
#Total wire length on LAYER M9 = 8240 um.
#Total wire length on LAYER M10 = 7779 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 118471
#Total number of multi-cut vias = 81276 ( 68.6%)
#Total number of single cut vias = 37195 ( 31.4%)
#Up-Via Summary (total 118471):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             19120 ( 40.9%)     27636 ( 59.1%)      46756
# M2             12956 ( 28.0%)     33291 ( 72.0%)      46247
# M3              3444 ( 22.4%)     11956 ( 77.6%)      15400
# M4               984 ( 18.6%)      4308 ( 81.4%)       5292
# M5               287 ( 15.4%)      1578 ( 84.6%)       1865
# M6               161 ( 19.7%)       657 ( 80.3%)        818
# M7                12 (  1.7%)       687 ( 98.3%)        699
# M8               148 ( 21.1%)       553 ( 78.9%)        701
# M9                83 ( 12.0%)       610 ( 88.0%)        693
#-----------------------------------------------------------
#                37195 ( 31.4%)     81276 ( 68.6%)     118471 
#
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER M10 = 0
#Total number of violations on LAYER AP = 0
#
#Analyzing shielding information. 
#  Total shield net = 130 (one-side = 0, hf = 0 ), 130 nets need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2553.56 (MB), peak = 2646.50 (MB)
#  Start shielding step 2 
#    Inner loop #1
#    Inner loop #2
#    Inner loop #3
#  Finished shielding step 2:   cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2553.66 (MB), peak = 2646.50 (MB)
#  Start shielding step 3
#    Start loop 1
#WARNING (NRDR-353) Added auto right way tracks near area ( 247.79950 50.46950 251.99950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 243.59950 50.46950 247.79950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 230.99950 50.46950 235.19950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 243.59950 75.66950 247.79950 79.86950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 16.79950 180.66950 20.99950 184.86950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 205.79950 50.46950 209.99950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 251.99950 105.06950 256.19950 109.26950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 88.19950 235.26950 92.39950 239.46950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 247.79950 105.06950 251.99950 109.26950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 92.39950 235.26950 96.59950 239.46950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 243.59950 105.06950 247.79950 109.26950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 239.39950 105.06950 243.59950 109.26950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 235.19950 105.06950 239.39950 109.26950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 33.59950 155.46950 37.79950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 37.79950 155.46950 41.99950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 272.99950 155.46950 277.19950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 247.79950 130.26950 251.99950 134.46950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 268.79950 155.46950 272.99950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 41.99950 155.46950 46.19950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 264.59950 155.46950 268.79950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (EMS-27) Message (NRDR-353) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#    Finished loop 1 cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2555.22 (MB), peak = 2646.50 (MB)
#  Finished shielding step 3: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2555.22 (MB), peak = 2646.50 (MB)
#  Start shielding step 4
#    Inner loop #1
#  Finished shielding step 4:   cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2555.22 (MB), peak = 2646.50 (MB)
#    cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2555.22 (MB), peak = 2646.50 (MB)
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 130
#Number of nets reported: 130
#Number of nets without shielding: 0
#Average ratio                   : 0.918
#
#Name   Average Length     Shield    Ratio
#   M1:           0.0        0.0     0.938
#   M2:           1.3        1.5     0.557
#   M3:          14.6       27.7     0.947
#   M4:          19.5       34.8     0.893
#   M5:           4.3        8.5     0.983
#   M6:           3.3        6.5     0.997
#-------------------------------------------------------------------------------
#Bottom shield layer (M1) and above: 
#Average (BotShieldLayer) ratio  : 0.918
#
#Name    Actual Length     Shield    Ratio
#   M1:           0.8        1.6     0.938
#   M2:         172.5      192.1     0.557
#   M3:        1901.6     3600.7     0.947
#   M4:        2533.4     4522.9     0.893
#   M5:         558.7     1098.9     0.983
#   M6:         426.2      850.1     0.997
#-------------------------------------------------------------------------------
#Preferred routing layer range: M2 - M4
#Average (PrefLayerOnly) ratio   : 0.902
#
#Name    Actual Length     Shield    Ratio
#   M2:         172.5      192.1     0.557
#   M3:        1901.6     3600.7     0.947
#   M4:        2533.4     4522.9     0.893
#-------------------------------------------------------------------------------
#Done Shielding:    cpu time = 00:00:22, elapsed time = 00:00:22, memory = 2555.22 (MB), peak = 2646.50 (MB)
#Start routing data preparation on Fri Aug  9 22:22:40 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.990.
#Voltage range [0.000 - 0.990] has 17415 nets.
#Voltage range [0.000 - 0.000] has 70 nets.
#Voltage range [0.990 - 0.990] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2555.13 (MB), peak = 2646.50 (MB)
#Set shielded net as skip routing for Post Route optimization.
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Aug  9 22:22:42 2024
#
#
#Start Post Route Wire Spread.
#Done with 1954 horizontal wires in 9 hboxes and 1470 vertical wires in 9 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 309
#Total wire length = 301101 um.
#Total half perimeter of net bounding box = 267960 um.
#Total wire length on LAYER M1 = 1816 um.
#Total wire length on LAYER M2 = 65587 um.
#Total wire length on LAYER M3 = 95709 um.
#Total wire length on LAYER M4 = 67004 um.
#Total wire length on LAYER M5 = 37984 um.
#Total wire length on LAYER M6 = 14182 um.
#Total wire length on LAYER M7 = 2217 um.
#Total wire length on LAYER M8 = 566 um.
#Total wire length on LAYER M9 = 8251 um.
#Total wire length on LAYER M10 = 7784 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 117274
#Total number of multi-cut vias = 81242 ( 69.3%)
#Total number of single cut vias = 36032 ( 30.7%)
#Up-Via Summary (total 117274):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             18799 ( 40.5%)     27602 ( 59.5%)      46401
# M2             12586 ( 27.4%)     33291 ( 72.6%)      45877
# M3              3099 ( 20.6%)     11956 ( 79.4%)      15055
# M4               897 ( 17.2%)      4308 ( 82.8%)       5205
# M5               247 ( 13.5%)      1578 ( 86.5%)       1825
# M6               161 ( 19.7%)       657 ( 80.3%)        818
# M7                12 (  1.7%)       687 ( 98.3%)        699
# M8               148 ( 21.1%)       553 ( 78.9%)        701
# M9                83 ( 12.0%)       610 ( 88.0%)        693
#-----------------------------------------------------------
#                36032 ( 30.7%)     81242 ( 69.3%)     117274 
#
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2555.04 (MB), peak = 2646.50 (MB)
#CELL_VIEW ibex_core,init has 1 DRC violations
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER M10 = 0
#Total number of violations on LAYER AP = 0
#Post Route wire spread is done.
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 130
#Number of nets reported: 130
#Number of nets without shielding: 0
#Average ratio                   : 0.918
#
#Name   Average Length     Shield    Ratio
#   M1:           0.0        0.0     0.938
#   M2:           1.3        1.5     0.557
#   M3:          14.6       27.7     0.947
#   M4:          19.5       34.8     0.893
#   M5:           4.3        8.5     0.983
#   M6:           3.3        6.5     0.997
#-------------------------------------------------------------------------------
#Bottom shield layer (M1) and above: 
#Average (BotShieldLayer) ratio  : 0.918
#
#Name    Actual Length     Shield    Ratio
#   M1:           0.8        1.6     0.938
#   M2:         172.5      192.1     0.557
#   M3:        1901.6     3600.7     0.947
#   M4:        2533.4     4522.9     0.893
#   M5:         558.7     1098.9     0.983
#   M6:         426.2      850.1     0.997
#-------------------------------------------------------------------------------
#Preferred routing layer range: M2 - M4
#Average (PrefLayerOnly) ratio   : 0.902
#
#Name    Actual Length     Shield    Ratio
#   M2:         172.5      192.1     0.557
#   M3:        1901.6     3600.7     0.947
#   M4:        2533.4     4522.9     0.893
#-------------------------------------------------------------------------------
#Total number of nets with non-default rule or having extra spacing = 439
#Total wire length = 306694 um.
#Total half perimeter of net bounding box = 273416 um.
#Total wire length on LAYER M1 = 1817 um.
#Total wire length on LAYER M2 = 65760 um.
#Total wire length on LAYER M3 = 97611 um.
#Total wire length on LAYER M4 = 69538 um.
#Total wire length on LAYER M5 = 38542 um.
#Total wire length on LAYER M6 = 14608 um.
#Total wire length on LAYER M7 = 2217 um.
#Total wire length on LAYER M8 = 566 um.
#Total wire length on LAYER M9 = 8251 um.
#Total wire length on LAYER M10 = 7784 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 118471
#Total number of multi-cut vias = 81276 ( 68.6%)
#Total number of single cut vias = 37195 ( 31.4%)
#Up-Via Summary (total 118471):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             19120 ( 40.9%)     27636 ( 59.1%)      46756
# M2             12956 ( 28.0%)     33291 ( 72.0%)      46247
# M3              3444 ( 22.4%)     11956 ( 77.6%)      15400
# M4               984 ( 18.6%)      4308 ( 81.4%)       5292
# M5               287 ( 15.4%)      1578 ( 84.6%)       1865
# M6               161 ( 19.7%)       657 ( 80.3%)        818
# M7                12 (  1.7%)       687 ( 98.3%)        699
# M8               148 ( 21.1%)       553 ( 78.9%)        701
# M9                83 ( 12.0%)       610 ( 88.0%)        693
#-----------------------------------------------------------
#                37195 ( 31.4%)     81276 ( 68.6%)     118471 
#
#detailRoute Statistics:
#Cpu time = 00:03:10
#Elapsed time = 00:03:10
#Increased memory = -7.00 (MB)
#Total memory = 2555.04 (MB)
#Peak memory = 2646.50 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:04:02
#Elapsed time = 00:04:02
#Increased memory = -8.64 (MB)
#Total memory = 2412.36 (MB)
#Peak memory = 2646.50 (MB)
#Number of warnings = 24
#Total number of warnings = 102
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Aug  9 22:22:49 2024
#
*** EcoRoute #1 [finish] (route_opt_design #1) : cpu/real = 0:04:02.4/0:04:02.3 (1.0), totSession cpu/real = 2:51:53.9/2:52:31.0 (1.0), mem = 2906.9M
**optDesign ... cpu = 0:12:12, real = 0:12:13, mem = 2412.1M, totSessionCpu=2:51:54 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #7 PostEcoSummary
Extraction called for design 'ibex_core' of instances=15840 and nets=17486 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ibex_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.125
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.85
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 0.85
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 11 - M11
      Thickness        : 1.45
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_1657_item0110.item.uni-bremen.de_s_ids108_AAEhLp/ibex_core_1657_o4z1RK.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2906.9M)
Extracted 10.0008% (CPU Time= 0:00:00.6  MEM= 2958.9M)
Extracted 20.0009% (CPU Time= 0:00:00.9  MEM= 2958.9M)
Extracted 30.0011% (CPU Time= 0:00:01.1  MEM= 2958.9M)
Extracted 40.0007% (CPU Time= 0:00:01.2  MEM= 2958.9M)
Extracted 50.0009% (CPU Time= 0:00:01.3  MEM= 2958.9M)
Extracted 60.001% (CPU Time= 0:00:01.6  MEM= 2958.9M)
Extracted 70.0006% (CPU Time= 0:00:01.9  MEM= 2958.9M)
Extracted 80.0008% (CPU Time= 0:00:02.1  MEM= 2958.9M)
Extracted 90.001% (CPU Time= 0:00:02.4  MEM= 2962.9M)
Extracted 100% (CPU Time= 0:00:02.9  MEM= 2962.9M)
Number of Extracted Resistors     : 311421
Number of Extracted Ground Cap.   : 305167
Number of Extracted Coupling Cap. : 590020
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2927.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.8  Real Time: 0:00:05.0  MEM: 2939.609M)
**optDesign ... cpu = 0:12:17, real = 0:12:18, mem = 2414.2M, totSessionCpu=2:51:59 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2907.15)
Initializing multi-corner resistance tables ...
Total number of fetched objects 16311
AAE_INFO-618: Total number of nets in the design is 17486,  93.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2934.44 CPU=0:00:09.1 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2934.44 CPU=0:00:09.9 REAL=0:00:10.0)

------------------------------------------------------ Timing Graph Summary #2 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5        PH8       PH10       PH11   PH16     PH17         View
 TGS1        2441     1e+02          1          0          0          1          1        -        -              -
 TGS2        1663        99          1          1          1          1          1        -        -              -
 TGS3       49037     1e+02          0        1.2          0        1.2        1.2        -    1e+02              -
 TGS6        2849        95       0.91      0.095          0          1          1        -        -              -
 TGS7       50292     1e+02      0.033        1.2      0.033        1.2        1.2        -        -              -
TGS12        1983     1e+02          1          0          0          1          1        -        -              -
TGS15           1     1e+02          0          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
 TGS2      cs_registers_i/\mcountinhibit_q_reg[0] /CDN (2)
 TGS3      \gen_regfile_ff.register_file_i /FE_OCPC2942_FE_OFN2618_rf_wdata_wb_ecc_15/I (2)
 TGS6      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
 TGS7      \gen_regfile_ff.register_file_i /FE_OCPC2942_FE_OFN2618_rf_wdata_wb_ecc_15/I (2)
TGS12      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
TGS15      core_clock_gate_i/en_latch_reg/D (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:SH, S1:1, S2:1, S3:0.050000, S3_1:0.050000, S13:0, S22:1, S23:1, 
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2942.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 2942.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2900.55)
Glitch Analysis: View ana_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View ana_wc -- Total Number of Nets Analyzed = 16311. 
Total number of fetched objects 16311
AAE_INFO-618: Total number of nets in the design is 17486,  14.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2941.7 CPU=0:00:03.5 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2941.7 CPU=0:00:03.6 REAL=0:00:03.0)

------------------------------------------------------ Timing Graph Summary #3 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1        2441     1e+02          1          0          1          1        -        -              -
 TGS2        1663        99          1          0          1          1        -        -              -
 TGS3       49037        99          0        1.9        1.2        1.2        -    1e+02              -
 TGS6        2849        86          1     0.0033          1          1        -        -              -
 TGS7       50292     1e+02      0.033        1.9        1.2        1.2        -        -              -
TGS12        1983     1e+02          1          0          1          1        -        -              -
TGS15           1     1e+02          0          1          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
 TGS2      cs_registers_i/\mcountinhibit_q_reg[0] /CDN (1)
 TGS3      cs_registers_i/FE_RC_2730_0/ZN (4)
 TGS6      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
 TGS7      cs_registers_i/FE_RC_2730_0/ZN (4)
TGS12      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
TGS15      core_clock_gate_i/en_latch_reg/D (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S2:1, S3:0.050000, S3_1:0.050000, S7:2, S11:1, S13:0, S22:1, S23:1, 
*** Done Building Timing Graph (cpu=0:00:19.6 real=0:00:20.0 totSessionCpu=2:52:18 mem=2949.7M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 ana_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.113  | -0.090  | -0.113  | -0.040  |
|           TNS (ns):| -24.919 | -21.440 | -3.041  | -0.437  |
|    Violating Paths:|   617   |   562   |   34    |   21    |
|          All Paths:|  2196   |  1923   |   64    |  1834   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.000%
------------------------------------------------------------------
**optDesign ... cpu = 0:12:38, real = 0:12:39, mem = 2410.5M, totSessionCpu=2:52:19 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #8 OptimizationRecovery
*** Timing NOT met, worst failing slack is -0.113
*** Check timing (0:00:00.0)
VT info 25.4532963122 14
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:12:38, real = 0:12:39, mem = 2410.6M, totSessionCpu=2:52:19 **
**INFO: Skipping setup slack recovery as it is disabled
**INFO: Skipping DRV degradation check as did not meet route_opt_design routeOptRecovery mode conditions
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2924.28M, totSessionCpu=2:52:20).
**optDesign ... cpu = 0:12:38, real = 0:12:39, mem = 2410.6M, totSessionCpu=2:52:20 **

Latch borrow mode reset to max_borrow

------------------------------------------------------ Timing Graph Summary #4 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1        2441     1e+02          1          0          1          1        -        -              -
 TGS2        1663        99          1          0          1          1        -        -              -
 TGS3       49037        99          0        1.9        1.2        1.2        -    1e+02              -
 TGS6        2849        86          1     0.0033          1          1        -        -              -
 TGS7       50292     1e+02      0.033        1.9        1.2        1.2        -        -              -
TGS12        1983     1e+02          1          0          1          1        -        -              -
TGS15           1     1e+02          0          1          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
 TGS2      cs_registers_i/\mcountinhibit_q_reg[0] /CDN (1)
 TGS3      cs_registers_i/FE_RC_2730_0/ZN (4)
 TGS6      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
 TGS7      cs_registers_i/FE_RC_2730_0/ZN (4)
TGS12      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
TGS15      core_clock_gate_i/en_latch_reg/D (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S2:1, S3:0.050000, S3_1:0.050000, S7:2, S13:0, S22:1, S23:1, 
**INFO: flowCheckPoint #9 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:12:41, real = 0:12:43, mem = 2408.4M, totSessionCpu=2:52:23 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2927.1)
Total number of fetched objects 16311
AAE_INFO-618: Total number of nets in the design is 17486,  93.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2942.52 CPU=0:00:08.9 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2942.52 CPU=0:00:09.4 REAL=0:00:10.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2950.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2950.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2892.64)
Glitch Analysis: View ana_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View ana_wc -- Total Number of Nets Analyzed = 16311. 
Total number of fetched objects 16311
AAE_INFO-618: Total number of nets in the design is 17486,  7.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2933.79 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2933.79 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:16.1 real=0:00:16.0 totSessionCpu=2:52:43 mem=2941.8M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 ana_wc 
Hold views included:
 ana_wc

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.113  | -0.090  | -0.113  | -0.040  |
|           TNS (ns):| -24.919 | -21.440 | -3.041  | -0.437  |
|    Violating Paths:|   617   |   562   |   34    |   21    |
|          All Paths:|  2196   |  1923   |   64    |  1834   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.151  | -0.044  |  0.169  | -1.151  |
|           TNS (ns):|-791.300 | -0.056  |  0.000  |-791.300 |
|    Violating Paths:|  1530   |    3    |    0    |  1530   |
|          All Paths:|  2096   |  1923   |   64    |  1734   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.000%
------------------------------------------------------------------
**optDesign ... cpu = 0:13:07, real = 0:13:11, mem = 2505.4M, totSessionCpu=2:52:49 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** route_opt_design #1 [finish] : cpu/real = 0:24:24.9/0:24:28.2 (1.0), totSession cpu/real = 2:52:48.9/2:53:28.9 (1.0), mem = 2956.4M
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 2956.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 7 Viols.

 Violation Summary By Layer and Type:

	         EOLSpc   MinCut   Totals
	M2            6        0        6
	M5            0        1        1
	Totals        6        1        7

 *** End Verify DRC (CPU: 0:00:10.8  ELAPSED TIME: 11.00  MEM: 256.1M) ***

<CMD> setFillerMode -corePrefix GFILL -core {GFILL2BWP12T40M1P GFILL3BWP12T40M1P GFILL4BWP12T40M1P GFILLBWP12T40M1P}
<CMD> addFiller
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 108 filler insts (cell GFILL4BWP12T40M1P / prefix GFILL).
*INFO:   Added 25 filler insts (cell GFILL3BWP12T40M1P / prefix GFILL).
*INFO:   Added 80 filler insts (cell GFILL2BWP12T40M1P / prefix GFILL).
*INFO:   Added 203 filler insts (cell GFILLBWP12T40M1P / prefix GFILL).
*INFO: Total 416 filler insts added - prefix GFILL (CPU: 0:00:00.8).
For 416 new insts, *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 4 filler insts (cell GFILL4BWP12T40M1P / prefix GFILL_incr).
*INFO:   Added 4 filler insts (cell GFILL3BWP12T40M1P / prefix GFILL_incr).
*INFO:   Added 44 filler insts (cell GFILL2BWP12T40M1P / prefix GFILL_incr).
*INFO:   Added 322 filler insts (cell GFILLBWP12T40M1P / prefix GFILL_incr).
*INFO: Total 374 filler insts added - prefix GFILL_incr (CPU: 0:00:00.0).
For 374 new insts, TechSite Violation:	322
Pre-route DRC Violation:	52
<CMD> ecoRoute -target
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     auto
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           18.4
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNABWP12T40M1P
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setDesignMode -process                                          40


globalDetailRoute -target

#Start globalDetailRoute on Fri Aug  9 22:23:59 2024
#
#WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=17486)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 1484 (skipped).
#Total number of routable nets = 16002.
#Total number of nets in the design = 17486.
#16002 routable nets have routed wires.
#522 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Fri Aug  9 22:24:01 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.990.
#Voltage range [0.000 - 0.990] has 17415 nets.
#Voltage range [0.000 - 0.000] has 70 nets.
#Voltage range [0.990 - 0.990] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M2           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M3           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M4           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M5           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M6           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M7           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M8           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M9           H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# M10          V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# AP           H   Track-Pitch = 5.00000    Line-2-Via Pitch = 5.00000
#Processed 790/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(790 insts marked dirty, reset pre-exisiting dirty flag on 790 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2495.90 (MB), peak = 2646.50 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 2544.34 (MB), peak = 2646.50 (MB)
#
#Finished routing data preparation on Fri Aug  9 22:24:26 2024
#
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = 53.17 (MB)
#Total memory = 2544.34 (MB)
#Peak memory = 2646.50 (MB)
#
#
#Start global routing on Fri Aug  9 22:24:26 2024
#
#
#Start global routing initialization on Fri Aug  9 22:24:26 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:26
#Elapsed time = 00:00:26
#Increased memory = 53.18 (MB)
#Total memory = 2544.34 (MB)
#Peak memory = 2646.50 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 49.4% of the total area was rechecked for DRC, and 0.0% required routing.
#   number of violations = 677
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinCut   Totals
#	M1          240       43      392        0      675
#	M2            0        0        0        0        0
#	M3            0        0        0        0        0
#	M4            0        0        0        1        1
#	M5            0        0        0        1        1
#	Totals      240       43      392        2      677
#790 out of 16630 instances (4.8%) need to be verified(marked ipoed), dirty area = 2.3%.
#6.0% of the total area is being checked for drcs
#6.0% of the total area was checked
#   number of violations = 677
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinCut   Totals
#	M1          240       43      392        0      675
#	M2            0        0        0        0        0
#	M3            0        0        0        0        0
#	M4            0        0        0        1        1
#	M5            0        0        0        1        1
#	Totals      240       43      392        2      677
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 2558.44 (MB), peak = 2647.52 (MB)
#start 1st optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinCut   Totals
#	M1            5        2        4        0       11
#	M2            1        0        0        0        1
#	M3            0        0        0        0        0
#	M4            0        0        0        1        1
#	M5            0        0        0        1        1
#	Totals        6        2        4        2       14
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2581.21 (MB), peak = 2654.05 (MB)
#start 2nd optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   MinCut   Totals
#	M1            0        2        0        2
#	M2            1        0        0        1
#	M3            0        0        0        0
#	M4            0        0        1        1
#	M5            0        0        1        1
#	Totals        1        2        2        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2578.29 (MB), peak = 2654.05 (MB)
#start 3rd optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	M5            1        1
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2579.20 (MB), peak = 2654.05 (MB)
#start 4th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	M5            1        1
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2579.20 (MB), peak = 2654.05 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 439
#Total wire length = 306666 um.
#Total half perimeter of net bounding box = 273416 um.
#Total wire length on LAYER M1 = 1645 um.
#Total wire length on LAYER M2 = 65728 um.
#Total wire length on LAYER M3 = 97749 um.
#Total wire length on LAYER M4 = 69566 um.
#Total wire length on LAYER M5 = 38548 um.
#Total wire length on LAYER M6 = 14609 um.
#Total wire length on LAYER M7 = 2217 um.
#Total wire length on LAYER M8 = 567 um.
#Total wire length on LAYER M9 = 8254 um.
#Total wire length on LAYER M10 = 7784 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 118724
#Total number of multi-cut vias = 80847 ( 68.1%)
#Total number of single cut vias = 37877 ( 31.9%)
#Up-Via Summary (total 118724):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             19382 ( 41.4%)     27386 ( 58.6%)      46768
# M2             13284 ( 28.6%)     33154 ( 71.4%)      46438
# M3              3505 ( 22.7%)     11930 ( 77.3%)      15435
# M4              1000 ( 18.9%)      4298 ( 81.1%)       5298
# M5               292 ( 15.6%)      1575 ( 84.4%)       1867
# M6               165 ( 20.1%)       655 ( 79.9%)        820
# M7                12 (  1.7%)       689 ( 98.3%)        701
# M8               152 ( 21.6%)       551 ( 78.4%)        703
# M9                85 ( 12.2%)       609 ( 87.8%)        694
#-----------------------------------------------------------
#                37877 ( 31.9%)     80847 ( 68.1%)     118724 
#
#Total number of DRC violations = 2
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 1
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER M10 = 0
#Total number of violations on LAYER AP = 0
#Cpu time = 00:00:29
#Elapsed time = 00:00:29
#Increased memory = 34.86 (MB)
#Total memory = 2579.20 (MB)
#Peak memory = 2654.05 (MB)
#Analyzing shielding information. 
#ECO shield region = 12.72% (per shield region), 14.04% (per design) 
#Total shield nets = 130, shielding-eco nets = 70, non-dirty nets = 60 no-shield-wire nets = 0 skip-routing nets = 0.
#  Total shield net = 130 (one-side = 0, hf = 0 ), 70 nets need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2579.20 (MB), peak = 2654.05 (MB)
#  Start shielding step 2 
#    Inner loop #1
#    Inner loop #2
#    Inner loop #3
#  Finished shielding step 2:   cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2579.20 (MB), peak = 2654.05 (MB)
#  Start shielding step 3
#    Start loop 1
#WARNING (NRDR-353) Added auto right way tracks near area ( 247.79950 50.46950 251.99950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 243.59950 50.46950 247.79950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 214.19950 50.46950 218.39950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 268.79950 155.46950 272.99950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 264.59950 155.46950 268.79950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 46.19950 155.46950 50.39950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 33.59950 155.46950 37.79950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 251.99950 180.66950 256.19950 184.86950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#    Finished loop 1 cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2580.22 (MB), peak = 2654.05 (MB)
#  Finished shielding step 3: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2580.22 (MB), peak = 2654.05 (MB)
#  Start shielding step 4
#    Inner loop #1
#  Finished shielding step 4:   cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2580.22 (MB), peak = 2654.05 (MB)
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2580.22 (MB), peak = 2654.05 (MB)
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 130
#Number of nets reported: 130
#Number of nets without shielding: 0
#Average ratio                   : 0.918
#
#Name   Average Length     Shield    Ratio
#   M1:           0.0        0.0     1.000
#   M2:           1.3        1.5     0.554
#   M3:          14.6       27.7     0.947
#   M4:          19.5       34.8     0.893
#   M5:           4.3        8.5     0.983
#   M6:           3.3        6.5     0.997
#-------------------------------------------------------------------------------
#Bottom shield layer (M1) and above: 
#Average (BotShieldLayer) ratio  : 0.918
#
#Name    Actual Length     Shield    Ratio
#   M1:           0.1        0.3     1.000
#   M2:         173.1      191.7     0.554
#   M3:        1901.6     3601.3     0.947
#   M4:        2533.4     4522.8     0.893
#   M5:         558.7     1098.9     0.983
#   M6:         426.2      850.1     0.997
#-------------------------------------------------------------------------------
#Preferred routing layer range: M2 - M4
#Average (PrefLayerOnly) ratio   : 0.902
#
#Name    Actual Length     Shield    Ratio
#   M2:         173.1      191.7     0.554
#   M3:        1901.6     3601.3     0.947
#   M4:        2533.4     4522.8     0.893
#-------------------------------------------------------------------------------
#Done Shielding:    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2580.26 (MB), peak = 2654.05 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:39
#Increased memory = 35.33 (MB)
#Total memory = 2579.67 (MB)
#Peak memory = 2654.05 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:01:07
#Elapsed time = 00:01:07
#Increased memory = -22.62 (MB)
#Total memory = 2479.44 (MB)
#Peak memory = 2654.05 (MB)
#Number of warnings = 10
#Total number of warnings = 113
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Aug  9 22:25:06 2024
#
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 2946.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 7 Viols.

 Violation Summary By Layer and Type:

	         EOLSpc   MinCut   Totals
	M2            6        0        6
	M5            0        1        1
	Totals        6        1        7

 *** End Verify DRC (CPU: 0:00:10.8  ELAPSED TIME: 10.00  MEM: 256.1M) ***

<CMD> verify_connectivity -no_antenna
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Aug  9 22:25:17 2024

Design Name: ibex_core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (300.0200, 274.9600)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 22:25:18 **** Processed 5000 nets.
**** 22:25:18 **** Processed 10000 nets.
**** 22:25:18 **** Processed 15000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Aug  9 22:25:19 2024
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.4  MEM: -0.859M)

<CMD> timeDesign -postRoute -numPaths 10 -outDir ./reports/design_ibex_core/Route -prefix Route
*** timeDesign #7 [begin] : totSession cpu/real = 2:54:20.5/2:55:00.6 (1.0), mem = 3202.9M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'ibex_core' of instances=16630 and nets=17486 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ibex_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.125
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.85
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 0.85
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 11 - M11
      Thickness        : 1.45
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_1657_item0110.item.uni-bremen.de_s_ids108_AAEhLp/ibex_core_1657_o4z1RK.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3202.9M)
Extracted 10.0012% (CPU Time= 0:00:00.6  MEM= 3250.9M)
Extracted 20.0012% (CPU Time= 0:00:00.9  MEM= 3250.9M)
Extracted 30.0012% (CPU Time= 0:00:01.1  MEM= 3250.9M)
Extracted 40.0012% (CPU Time= 0:00:01.2  MEM= 3250.9M)
Extracted 50.0012% (CPU Time= 0:00:01.3  MEM= 3250.9M)
Extracted 60.0012% (CPU Time= 0:00:01.6  MEM= 3250.9M)
Extracted 70.0012% (CPU Time= 0:00:01.8  MEM= 3250.9M)
Extracted 80.0012% (CPU Time= 0:00:02.1  MEM= 3250.9M)
Extracted 90.0012% (CPU Time= 0:00:02.4  MEM= 3250.9M)
Extracted 100% (CPU Time= 0:00:03.0  MEM= 3250.9M)
Number of Extracted Resistors     : 310616
Number of Extracted Ground Cap.   : 304241
Number of Extracted Coupling Cap. : 586684
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3218.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.9  Real Time: 0:00:05.0  MEM: 3218.863M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3216.86)
Initializing multi-corner resistance tables ...
Total number of fetched objects 16311
AAE_INFO-618: Total number of nets in the design is 17486,  93.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3196.46 CPU=0:00:09.0 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=3196.46 CPU=0:00:09.9 REAL=0:00:10.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3204.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 3204.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2923.57)
Glitch Analysis: View ana_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View ana_wc -- Total Number of Nets Analyzed = 16311. 
Total number of fetched objects 16311
AAE_INFO-618: Total number of nets in the design is 17486,  14.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2964.72 CPU=0:00:03.5 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2964.72 CPU=0:00:03.6 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:18.1 real=0:00:18.0 totSessionCpu=2:54:44 mem=2972.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 ana_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.112  | -0.090  | -0.112  | -0.039  |
|           TNS (ns):| -25.221 | -21.752 | -3.034  | -0.436  |
|    Violating Paths:|   622   |   567   |   34    |   21    |
|          All Paths:|  2196   |  1923   |   64    |  1834   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.000%
       (97.339% with Fillers)
------------------------------------------------------------------
Reported timing to dir ./reports/design_ibex_core/Route
Total CPU time: 27.18 sec
Total Real time: 29.0 sec
Total Memory Usage: 2940.726562 Mbytes
Reset AAE Options
*** timeDesign #7 [finish] : cpu/real = 0:00:27.2/0:00:29.7 (0.9), totSession cpu/real = 2:54:47.7/2:55:30.3 (1.0), mem = 2940.7M
<CMD> defOut -floorplan -placement -netlist -routing results/designs_ibex_core/Route/Route.def.gz
Writing DEF file 'results/designs_ibex_core/Route/Route.def.gz', current time is Fri Aug  9 22:25:49 2024 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
** NOTE: Created directory path 'results/designs_ibex_core/Route' for file 'results/designs_ibex_core/Route/Route.def.gz'.
DEF file 'results/designs_ibex_core/Route/Route.def.gz' is written, current time is Fri Aug  9 22:25:50 2024 ...
<CMD> timeDesign -postRoute -hold -numPaths 10 -outDir ./reports/design_ibex_core/Route -prefix Route
*** timeDesign #8 [begin] : totSession cpu/real = 2:54:48.4/2:55:31.5 (1.0), mem = 2940.7M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'ibex_core' of instances=16630 and nets=17486 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ibex_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.125
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.85
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 0.85
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 11 - M11
      Thickness        : 1.45
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_1657_item0110.item.uni-bremen.de_s_ids108_AAEhLp/ibex_core_1657_o4z1RK.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2940.7M)
Extracted 10.0012% (CPU Time= 0:00:00.6  MEM= 3000.8M)
Extracted 20.0012% (CPU Time= 0:00:00.8  MEM= 3000.8M)
Extracted 30.0012% (CPU Time= 0:00:01.1  MEM= 3000.8M)
Extracted 40.0012% (CPU Time= 0:00:01.2  MEM= 3000.8M)
Extracted 50.0012% (CPU Time= 0:00:01.3  MEM= 3000.8M)
Extracted 60.0012% (CPU Time= 0:00:01.5  MEM= 3000.8M)
Extracted 70.0012% (CPU Time= 0:00:01.8  MEM= 3000.8M)
Extracted 80.0012% (CPU Time= 0:00:02.1  MEM= 3000.8M)
Extracted 90.0012% (CPU Time= 0:00:02.4  MEM= 3004.8M)
Extracted 100% (CPU Time= 0:00:02.9  MEM= 3004.8M)
Number of Extracted Resistors     : 310616
Number of Extracted Ground Cap.   : 304241
Number of Extracted Coupling Cap. : 586684
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2981.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.8  Real Time: 0:00:05.0  MEM: 2985.477M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2932.29)
Initializing multi-corner resistance tables ...
Total number of fetched objects 16311
AAE_INFO-618: Total number of nets in the design is 17486,  93.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2959.58 CPU=0:00:09.2 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2959.58 CPU=0:00:10.0 REAL=0:00:10.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2967.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2967.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2922.7)
Glitch Analysis: View ana_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View ana_wc -- Total Number of Nets Analyzed = 16311. 
Total number of fetched objects 16311
AAE_INFO-618: Total number of nets in the design is 17486,  7.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2963.84 CPU=0:00:01.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2963.84 CPU=0:00:01.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:15.8 real=0:00:16.0 totSessionCpu=2:55:10 mem=2971.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 ana_wc 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.151  | -0.044  |  0.169  | -1.151  |
|           TNS (ns):|-790.975 | -0.056  |  0.000  |-790.975 |
|    Violating Paths:|  1530   |    3    |    0    |  1530   |
|          All Paths:|  2096   |  1923   |   64    |  1734   |
+--------------------+---------+---------+---------+---------+

Density: 95.000%
       (97.339% with Fillers)
------------------------------------------------------------------
Reported timing to dir ./reports/design_ibex_core/Route
Total CPU time: 23.02 sec
Total Real time: 23.0 sec
Total Memory Usage: 2893.109375 Mbytes
Reset AAE Options
*** timeDesign #8 [finish] : cpu/real = 0:00:23.0/0:00:23.5 (1.0), totSession cpu/real = 2:55:11.5/2:55:54.9 (1.0), mem = 2893.1M
<CMD> saveDesign ./results/design_ibex_core/Route/Route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=08/09 22:26:13, mem=2383.6M)
% Begin Save ccopt configuration ... (date=08/09 22:26:13, mem=2383.6M)
% End Save ccopt configuration ... (date=08/09 22:26:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=2384.1M, current mem=2384.1M)
% Begin Save netlist data ... (date=08/09 22:26:13, mem=2384.1M)
Writing Binary DB to ./results/design_ibex_core/Route/Route.enc.dat/ibex_core.v.bin in single-threaded mode...
% End Save netlist data ... (date=08/09 22:26:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=2384.1M, current mem=2384.1M)
Saving symbol-table file ...
Saving congestion map file ./results/design_ibex_core/Route/Route.enc.dat/ibex_core.route.congmap.gz ...
% Begin Save AAE data ... (date=08/09 22:26:14, mem=2384.4M)
Saving AAE Data ...
% End Save AAE data ... (date=08/09 22:26:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=2384.4M, current mem=2384.4M)
Saving scheduling_file.cts.1657 in ./results/design_ibex_core/Route/Route.enc.dat/scheduling_file.cts
Saving preference file ./results/design_ibex_core/Route/Route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=08/09 22:26:15, mem=2384.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=08/09 22:26:16, total cpu=0:00:00.1, real=0:00:01.0, peak res=2384.7M, current mem=2384.7M)
Saving PG file ./results/design_ibex_core/Route/Route.enc.dat/ibex_core.pg.gz, version#2, (Created by Innovus v21.35-s114_1 on Fri Aug  9 22:26:16 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2893.6M) ***
Saving Drc markers ...
... 383 markers are saved ...
... 9 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=08/09 22:26:16, mem=2384.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=08/09 22:26:16, total cpu=0:00:00.1, real=0:00:01.0, peak res=2384.7M, current mem=2384.7M)
% Begin Save routing data ... (date=08/09 22:26:17, mem=2384.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2893.6M) ***
% End Save routing data ... (date=08/09 22:26:17, total cpu=0:00:00.3, real=0:00:00.0, peak res=2384.8M, current mem=2384.8M)
Saving property file ./results/design_ibex_core/Route/Route.enc.dat/ibex_core.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2896.6M) ***
#Saving pin access data to file ./results/design_ibex_core/Route/Route.enc.dat/ibex_core.apa ...
#
% Begin Save power constraints data ... (date=08/09 22:26:20, mem=2384.8M)
% End Save power constraints data ... (date=08/09 22:26:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=2384.8M, current mem=2384.8M)
default_rc_corner
Generated self-contained design Route.enc.dat
#% End save design ... (date=08/09 22:26:21, total cpu=0:00:04.3, real=0:00:08.0, peak res=2385.0M, current mem=2385.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> optDesign -postRoute -setup -hold -outDir ./reports/design_ibex_core/routeopt -prefix optRouteSetupHold -expandedViews
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2385.0M, totSessionCpu=2:55:16 **
*** optDesign #1 [begin] : totSession cpu/real = 2:55:15.9/2:56:02.9 (1.0), mem = 2893.7M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 2:55:15.9/2:56:02.9 (1.0), mem = 2893.7M
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     auto
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           18.4
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNABWP12T40M1P
setNanoRouteMode -routeFillerInstPrefix                         GFILL
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeReInsertFillerCellList                   {GFILL2BWP12T40M1P GFILL3BWP12T40M1P GFILL4BWP12T40M1P GFILLBWP12T40M1P}
setNanoRouteMode -routeReInsertFillerCellListFromFile           false
setNanoRouteMode -routeSiEffort                                 high
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setDesignMode -process                                          40
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { ana_wc }
setOptMode -activeSetupViews                                    { ana_wc }
setOptMode -autoHoldViews                                       { ana_wc}
setOptMode -autoSetupViews                                      { ana_wc}
setOptMode -autoTDGRSetupViews                                  { ana_wc}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -expTATEnhancementV3                                 true
setOptMode -fixDrc                                              true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setOptMode -usefulSkewCCOpt                                     extreme
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_cong_effort                          high
setPlaceMode -place_global_place_io_pins                        true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 1 clock instance placement location
info: this clock instance will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2435.1M, totSessionCpu=2:55:20 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2933.2M, init mem=2933.2M)
TechSite Violation:	322
*info: Placed = 16630          (Fixed = 221)
*info: Unplaced = 0           
Placement Density:97.34%(64036/65787)
Placement Density (including fixed std cells):97.34%(64036/65787)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.6, real=0:00:01.0; mem=2933.2M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:05.3/0:00:05.3 (1.0), totSession cpu/real = 2:55:21.3/2:56:08.2 (1.0), mem = 2933.2M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #10 InitialSummary
Extraction called for design 'ibex_core' of instances=16630 and nets=17486 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ibex_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.125
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.85
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 0.85
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 11 - M11
      Thickness        : 1.45
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_1657_item0110.item.uni-bremen.de_s_ids108_AAEhLp/ibex_core_1657_o4z1RK.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2933.2M)
Extracted 10.0012% (CPU Time= 0:00:00.6  MEM= 2985.3M)
Extracted 20.0012% (CPU Time= 0:00:00.8  MEM= 2985.3M)
Extracted 30.0012% (CPU Time= 0:00:01.0  MEM= 2985.3M)
Extracted 40.0012% (CPU Time= 0:00:01.1  MEM= 2985.3M)
Extracted 50.0012% (CPU Time= 0:00:01.2  MEM= 2985.3M)
Extracted 60.0012% (CPU Time= 0:00:01.4  MEM= 2985.3M)
Extracted 70.0012% (CPU Time= 0:00:01.7  MEM= 2985.3M)
Extracted 80.0012% (CPU Time= 0:00:02.0  MEM= 2985.3M)
Extracted 90.0012% (CPU Time= 0:00:02.2  MEM= 2989.3M)
Extracted 100% (CPU Time= 0:00:02.8  MEM= 2989.3M)
Number of Extracted Resistors     : 310616
Number of Extracted Ground Cap.   : 304241
Number of Extracted Coupling Cap. : 586684
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2958.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.5  Real Time: 0:00:05.0  MEM: 2961.977M)
Initializing multi-corner resistance tables ...
Deleted 124 physical insts (cell GFILL2BWP12T40M1P / prefix GFILL).
Deleted 29 physical insts (cell GFILL3BWP12T40M1P / prefix GFILL).
Deleted 112 physical insts (cell GFILL4BWP12T40M1P / prefix GFILL).
Deleted 525 physical insts (cell GFILLBWP12T40M1P / prefix GFILL).
Total physical insts deleted = 790.
*** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 2:55:26.1/2:56:13.3 (1.0), mem = 2990.6M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2988.59)
Glitch Analysis: View ana_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View ana_wc -- Total Number of Nets Analyzed = 16311. 
Total number of fetched objects 16311
End delay calculation. (MEM=3024 CPU=0:00:05.0 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=3024 CPU=0:00:05.6 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:07.3 real=0:00:07.0 totSessionCpu=2:55:35 mem=3032.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:08.4 real=0:00:09.0 totSessionCpu=2:55:35 mem=3032.0M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3019.54)
Total number of fetched objects 16311
AAE_INFO-618: Total number of nets in the design is 17486,  93.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3015.88 CPU=0:00:08.9 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=3015.88 CPU=0:00:09.4 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3023.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 3023.9M)

Executing IPO callback for view pruning ..

Active setup views:
 ana_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2976.27)
Glitch Analysis: View ana_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View ana_wc -- Total Number of Nets Analyzed = 16311. 
Total number of fetched objects 16311
AAE_INFO-618: Total number of nets in the design is 17486,  14.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2986.15 CPU=0:00:03.5 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2986.15 CPU=0:00:03.5 REAL=0:00:03.0)

------------------------------------------------------ Timing Graph Summary #5 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1        2441     1e+02          1          0          1          1        -        -              -
 TGS2        1663        99          1          0          1          1        -        -              -
 TGS3       49037        99          0        2.1        1.2        1.2        -    1e+02              -
 TGS6        2849        86          1     0.0033          1          1        -        -              -
 TGS7       50292     1e+02      0.033          2        1.2        1.2        -        -              -
TGS12        1983     1e+02          1          0          1          1        -        -              -
TGS15           1     1e+02          0          1          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
 TGS2      cs_registers_i/\mcountinhibit_q_reg[0] /CDN (1)
 TGS3      ex_block_i/FE_RC_525_0/S (15)
 TGS6      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
 TGS7      ex_block_i/FE_RC_525_0/S (15)
TGS12      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
TGS15      core_clock_gate_i/en_latch_reg/D (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S2:1, S3:0.020000, S3_1:0.020000, S4:1, S7:2, S13:0, S22:1, S23:1, 
*** Done Building Timing Graph (cpu=0:00:22.6 real=0:00:23.0 totSessionCpu=2:55:59 mem=3010.2M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 ana_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.112  | -0.090  | -0.112  | -0.039  |
|           TNS (ns):| -25.221 | -21.752 | -3.034  | -0.436  |
|    Violating Paths:|   622   |   567   |   34    |   21    |
|          All Paths:|  2196   |  1923   |   64    |  1834   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.000%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:34.2/0:00:34.2 (1.0), totSession cpu/real = 2:56:00.4/2:56:47.5 (1.0), mem = 3029.2M
**optDesign ... cpu = 0:00:44, real = 0:00:45, mem = 2516.0M, totSessionCpu=2:56:00 **
OPTC: m3 20.0 50.0
Setting latch borrow mode to budget during optimization.

------------------------------------------------------ Timing Graph Summary #6 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1        2441     1e+02          1          0          1          1        -        -              -
 TGS2        1663        99          1          0          1          1        -        -              -
 TGS3       49037        99          0        1.9        1.2        1.2        -    1e+02              -
 TGS6        2849        86          1     0.0033          1          1        -        -              -
 TGS7       50292     1e+02      0.033        1.9        1.2        1.2        -        -              -
TGS12        1983     1e+02          1          0          1          1        -        -              -
TGS15           1     1e+02          0          1          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
 TGS2      cs_registers_i/\mcountinhibit_q_reg[0] /CDN (1)
 TGS3      cs_registers_i/FE_RC_2730_0/ZN (4)
 TGS6      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
 TGS7      cs_registers_i/FE_RC_2730_0/ZN (4)
TGS12      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
TGS15      core_clock_gate_i/en_latch_reg/D (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S2:1, S3:0.050000, S3_1:0.050000, S7:2, S11:1, S13:0, S22:1, S23:1, 
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #11 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #1) : totSession cpu/real = 2:56:02.7/2:56:49.8 (1.0), mem = 2978.2M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       261 (unrouted=0, trialRouted=0, noStatus=0, routed=261, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 17225 (unrouted=1484, trialRouted=0, noStatus=0, routed=15741, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1484, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 260 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cannot_merge_reason is set for at least one object
        ccopt_merge_clock_gates is set for at least one object
        ccopt_merge_clock_logic is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        inverter_cells is set for at least one object
        original_names is set for at least one object
        primary_delay_corner: default (default: )
        route_type is set for at least one object
        source_latency is set for at least one object
        target_insertion_delay is set for at least one object
        target_insertion_delay_wire is set for at least one object
        target_max_trans is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
        update_io_latency: 0 (default: true)
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        approximate_balance_buffer_output_of_leaf_drivers_that_meet_skew_target: 1 (default: false)
        clock_nets_detailed_routed: 1 (default: false)
        cluster_when_starting_skewing: 1 (default: false)
        cts_clustering_enable_source_group_partitioning: 0 (default: true)
        cts_manage_local_overskew: 1 (default: false)
        cts_reduce_clock_tree_power_after_constraint_analysis: 1 (default: false)
        cts_report_warning_for_added_slew_fix_buffering: 1 (default: false)
        cts_skip_reclustering_to_reduce_power: 1 (default: false)
        cts_skip_reducing_total_underdelay: 0 (default: true)
        force_design_routing_status: 1 (default: auto)
        mini_not_full_band_size_factor: 0 (default: 100)
        pro_enable_post_commit_delay_update: 1 (default: false)
        r2r_iterations: 5 (default: 1)
        useful_skew_implement_move_sinks_up_into_windows: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk_i:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        ccopt_merge_clock_gates: false (default: true)
        ccopt_merge_clock_logic: false (default: true)
        cell_density: 1 (default: 0.75)
        route_type (leaf): leaf_rule (default: default)
        route_type (top): top_rule (default: default)
        route_type (trunk): trunk_rule (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     {BUFFD24BWP12T40M1P BUFFD20BWP12T40M1P BUFFXD16BWP12T40M1P BUFFD16BWP12T40M1P BUFFXD12BWP12T40M1P BUFFD12BWP12T40M1P BUFFXD8BWP12T40M1P BUFFD8BWP12T40M1P BUFFXD6BWP12T40M1P BUFFD6BWP12T40M1P BUFFXD4BWP12T40M1P BUFFD3BWP12T40M1P BUFFXD2BWP12T40M1P BUFFXD1BWP12T40M1P BUFFXD0BWP12T40M1P}
      Inverters:   {INVD32BWP12T40M1P INVD24BWP12T40M1P INVD21BWP12T40M1P INVD20BWP12T40M1P INVD18BWP12T40M1P INVD16BWP12T40M1P INVD15BWP12T40M1P INVD12BWP12T40M1P INVD9BWP12T40M1P INVD8BWP12T40M1P INVD6BWP12T40M1P INVD4BWP12T40M1P INVD3BWP12T40M1P INVD2BWP12T40M1P INVD1BWP12T40M1P}
      Clock gates: CKLNQD16BWP12T40M1P CKLNQOPTMAD16BWP12T40M1P CKLNQD12BWP12T40M1P CKLNQD8BWP12T40M1P CKLNQOPTMAD8BWP12T40M1P CKLNQD6BWP12T40M1P CKLNQD4BWP12T40M1P CKLNQOPTMAD4BWP12T40M1P CKLNQD3BWP12T40M1P CKLNQD2BWP12T40M1P CKLNQOPTMAD2BWP12T40M1P CKLNQD1BWP12T40M1P CKLNQOPTMAD1BWP12T40M1P 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 65776.032um^2
    Top Routing info:
      Route-type name: top_rule; Top/bottom preferred layer name: M4/M2; 
      Non-default rule name: default_2x_space; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: trunk_rule; Top/bottom preferred layer name: M4/M2; 
      Non-default rule name: default_2x_space; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: leaf_rule; Top/bottom preferred layer name: M4/M2; 
      Non-default rule name: default_2x_space; Unshielded; Mask Constraint: 0; Source: route_type.
    For timing_corner default:both, late and power domain auto-default:
      Slew time target (leaf):    0.150ns
      Slew time target (trunk):   0.150ns
      Slew time target (top):     0.150ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.080ns
      Buffer max distance: 624.403um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:BUFFXD16BWP12T40M1P, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=554.778um, saturatedSlew=0.134ns, speed=3708.409um per ns, cellArea=14.414um^2 per 1000um}
      Inverter  : {lib_cell:INVD16BWP12T40M1P, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=347.899um, saturatedSlew=0.091ns, speed=4337.899um per ns, cellArea=15.549um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQOPTMAD16BWP12T40M1P, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=610.581um, saturatedSlew=0.150ns, speed=3140.849um per ns, cellArea=21.572um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree clk_i has 1 cts_max_fanout violation.
    Clock tree balancer configuration for skew_group clk_i/mysdc:
      Sources:                     pin clk_i
      Total number of sinks:       1920
      Delay constrained sinks:     1919
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner default:both.late:
      Skew target:                 0.150ns
    
    Clock Tree Violations Report
    ============================
    
    The clock tree has violations that CCOpt may not be able to correct due to the design settings.
    A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
    Consider reviewing your design and relaunching CCOpt.
    
    
    Max Fanout Violations
    ---------------------
    
    Node the root driver for clock_tree clk_i at (300.020,128.520), in power domain auto-default, which drives a net clk_i which is user don't touch, has 35 fanout.
    
    
    
    Primary reporting skew groups are:
    skew_group clk_i/mysdc with 1920 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=196, i=0, icg=63, dcg=1, l=0, total=260
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=321.754um^2, i=0.000um^2, icg=511.795um^2, dcg=10.584um^2, l=0.000um^2, total=844.133um^2
      hp wire lengths  : top=0.000um, trunk=5397.140um, leaf=7319.270um, total=12716.410um
    Clock DAG library cell distribution initial state {count}:
       Bufs: BUFFD24BWP12T40M1P: 1 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 3 BUFFXD8BWP12T40M1P: 3 BUFFD6BWP12T40M1P: 6 BUFFXD4BWP12T40M1P: 13 BUFFD4BWP12T40M1P: 2 BUFFXD3BWP12T40M1P: 2 BUFFD3BWP12T40M1P: 54 BUFFXD2BWP12T40M1P: 45 BUFFXD1BWP12T40M1P: 28 BUFFD1BWP12T40M1P: 1 BUFFXD0BWP12T40M1P: 37 
       ICGs: CKLNQD16BWP12T40M1P: 24 CKLNQOPTMAD16BWP12T40M1P: 1 CKLNQD12BWP12T40M1P: 5 CKLNQD4BWP12T40M1P: 3 CKLNQOPTMAD4BWP12T40M1P: 1 CKLNQOPTMAD2BWP12T40M1P: 3 CKLNQD1BWP12T40M1P: 26 
       DCGs: AN2XD16BWP12T40M1P: 1 
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ---------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ---------------------------------------------------------------------------
       0          0        254     [min=3, max=203, avg=48, sd=28, total=12254]
       0          1          4     [min=7, max=196, avg=79, sd=81, total=317]
       0          2          1     [min=349, max=349, avg=349, sd=0, total=349]
       1          1          2     [min=3, max=142, avg=73, sd=98, total=145]
    ---------------------------------------------------------------------------
    
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.
    
    Ideal and dont_touch net fanout counts:
    
    -----------------------------------------------------------
    Min fanout    Max fanout    Number of ideal/dont_touch nets
    -----------------------------------------------------------
          1            10                      0
         11           100                      1
        101          1000                      0
       1001         10000                      0
      10001           +                        0
    -----------------------------------------------------------
    
    Top ideal and dont_touch nets by fanout:
    
    ---------------------
    Net name    Fanout ()
    ---------------------
    clk_i          35
    ---------------------
    
    
    No dont_touch hnets found in the clock tree
    
    Total number of dont_touch hpins in the clock network: 33
      Large numbers of dont_touch hpins may damage runtime and QoR.
      Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
    
    Summary of reasons for dont_touch hpins in the clock network:
    
    ----------------------------
    Reason                 Count
    ----------------------------
    hnet_set_dont_touch     33
    ----------------------------
    
    Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
    
    Summary of dont_touch hpins in the clock network representing physical hierarchy:
    
    ---------------------
    Type            Count
    ---------------------
    ilm               0
    partition         0
    power_domain      0
    fence             0
    none             33
    ---------------------
    Total            33
    ---------------------
    
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:08.0 real=0:00:08.0)
    CCOpt configuration status: all checks passed.
    CCOpt has not previously been run
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
**WARN: (IMPCCOPT-2226):	Cannot find clock skew data from any previous calls to 'ccopt_design' or 'ccopt_design -cts'.
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats PRO initial state:
    cell counts      : b=196, i=0, icg=63, dcg=1, l=0, total=260
    sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
    misc counts      : r=1, pp=33
    cell areas       : b=321.754um^2, i=0.000um^2, icg=511.795um^2, dcg=10.584um^2, l=0.000um^2, total=844.133um^2
    cell capacitance : b=0.199pF, i=0.000pF, icg=0.154pF, dcg=0.007pF, l=0.000pF, total=0.360pF
    sink capacitance : total=1.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.552pF, leaf=1.601pF, total=2.153pF
    wire lengths     : top=0.000um, trunk=5593.195um, leaf=15980.300um, total=21573.495um
    hp wire lengths  : top=0.000um, trunk=5397.140um, leaf=7319.270um, total=12716.410um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=5, worst=[0.010ns, 0.008ns, 0.002ns, 0.000ns, 0.000ns]} avg=0.004ns sd=0.005ns sum=0.021ns
    Fanout               : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Capacitance          : {count=1, worst=[0.130pF]} avg=0.130pF sd=0.000pF sum=0.130pF
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.150ns count=130 avg=0.073ns sd=0.042ns min=0.019ns max=0.160ns {80 <= 0.090ns, 25 <= 0.120ns, 10 <= 0.135ns, 10 <= 0.142ns, 4 <= 0.150ns} {0 <= 0.158ns, 1 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
    Leaf  : target=0.150ns count=131 avg=0.115ns sd=0.029ns min=0.018ns max=0.158ns {20 <= 0.090ns, 42 <= 0.120ns, 41 <= 0.135ns, 12 <= 0.142ns, 12 <= 0.150ns} {3 <= 0.158ns, 1 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD24BWP12T40M1P: 1 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 3 BUFFXD8BWP12T40M1P: 3 BUFFD6BWP12T40M1P: 6 BUFFXD4BWP12T40M1P: 13 BUFFD4BWP12T40M1P: 2 BUFFXD3BWP12T40M1P: 2 BUFFD3BWP12T40M1P: 54 BUFFXD2BWP12T40M1P: 45 BUFFXD1BWP12T40M1P: 28 BUFFD1BWP12T40M1P: 1 BUFFXD0BWP12T40M1P: 37 
     ICGs: CKLNQD16BWP12T40M1P: 24 CKLNQOPTMAD16BWP12T40M1P: 1 CKLNQD12BWP12T40M1P: 5 CKLNQD4BWP12T40M1P: 3 CKLNQOPTMAD4BWP12T40M1P: 1 CKLNQOPTMAD2BWP12T40M1P: 3 CKLNQD1BWP12T40M1P: 26 
     DCGs: AN2XD16BWP12T40M1P: 1 
  Primary reporting skew groups PRO initial state:
    skew_group clk_i/mysdc: insertion delay [min=0.455, max=1.013, avg=0.927, sd=0.052], skew [0.558 vs 0.150*], 95.6% {0.864, 1.013} (wid=0.478 ws=0.058) (gid=0.564 gs=0.564)
  Skew group summary PRO initial state:
    skew_group clk_i/mysdc: insertion delay [min=0.455, max=1.013, avg=0.927, sd=0.052], skew [0.558 vs 0.150*], 95.6% {0.864, 1.013} (wid=0.478 ws=0.058) (gid=0.564 gs=0.564)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 261, tested: 261, violation detected: 6, violation ignored (due to small violation): 0, cannot run: 1, attempted: 5, unsuccessful: 0, sized: 1
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
    ------------------------------------------------------------------------------------------------------------------------------
    top                0                    0                    0            0                    0                    0
    trunk              1 [20.0%]            1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
    leaf               4 [80.0%]            0                    0            0                    0 (0.0%)             4 (100.0%)
    ------------------------------------------------------------------------------------------------------------------------------
    Total              5 [100.0%]           1 (20.0%)            0            0                    1 (20.0%)            4 (80.0%)
    ------------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.470um^2 (0.056%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=196, i=0, icg=63, dcg=1, l=0, total=260
      sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
      misc counts      : r=1, pp=33
      cell areas       : b=322.224um^2, i=0.000um^2, icg=511.795um^2, dcg=10.584um^2, l=0.000um^2, total=844.603um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.154pF, dcg=0.007pF, l=0.000pF, total=0.360pF
      sink capacitance : total=1.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.552pF, leaf=1.601pF, total=2.153pF
      wire lengths     : top=0.000um, trunk=5593.195um, leaf=15980.300um, total=21573.495um
      hp wire lengths  : top=0.000um, trunk=5397.140um, leaf=7319.270um, total=12716.410um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Remaining Transition : {count=4, worst=[0.008ns, 0.002ns, 0.000ns, 0.000ns]} avg=0.003ns sd=0.004ns sum=0.011ns
      Fanout               : {count=1, worst=[15]} avg=15 sd=0 sum=15
      Capacitance          : {count=1, worst=[0.130pF]} avg=0.130pF sd=0.000pF sum=0.130pF
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.150ns count=130 avg=0.072ns sd=0.041ns min=0.019ns max=0.148ns {81 <= 0.090ns, 25 <= 0.120ns, 10 <= 0.135ns, 10 <= 0.142ns, 4 <= 0.150ns}
      Leaf  : target=0.150ns count=131 avg=0.115ns sd=0.029ns min=0.018ns max=0.158ns {20 <= 0.090ns, 42 <= 0.120ns, 41 <= 0.135ns, 12 <= 0.142ns, 12 <= 0.150ns} {3 <= 0.158ns, 1 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: BUFFD24BWP12T40M1P: 1 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 3 BUFFXD8BWP12T40M1P: 3 BUFFD6BWP12T40M1P: 6 BUFFXD4BWP12T40M1P: 13 BUFFD4BWP12T40M1P: 2 BUFFXD3BWP12T40M1P: 2 BUFFD3BWP12T40M1P: 54 BUFFXD2BWP12T40M1P: 46 BUFFXD1BWP12T40M1P: 27 BUFFD1BWP12T40M1P: 1 BUFFXD0BWP12T40M1P: 37 
       ICGs: CKLNQD16BWP12T40M1P: 24 CKLNQOPTMAD16BWP12T40M1P: 1 CKLNQD12BWP12T40M1P: 5 CKLNQD4BWP12T40M1P: 3 CKLNQOPTMAD4BWP12T40M1P: 1 CKLNQOPTMAD2BWP12T40M1P: 3 CKLNQD1BWP12T40M1P: 26 
       DCGs: AN2XD16BWP12T40M1P: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group clk_i/mysdc: insertion delay [min=0.455, max=1.013], skew [0.558 vs 0.150*]
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk_i/mysdc: insertion delay [min=0.455, max=1.013], skew [0.558 vs 0.150*]
    Legalizer API calls during this step: 62 succeeded with high effort: 62 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats PRO final:
    cell counts      : b=196, i=0, icg=63, dcg=1, l=0, total=260
    sink counts      : regular=1919, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1919
    misc counts      : r=1, pp=33
    cell areas       : b=322.224um^2, i=0.000um^2, icg=511.795um^2, dcg=10.584um^2, l=0.000um^2, total=844.603um^2
    cell capacitance : b=0.199pF, i=0.000pF, icg=0.154pF, dcg=0.007pF, l=0.000pF, total=0.360pF
    sink capacitance : total=1.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.552pF, leaf=1.601pF, total=2.153pF
    wire lengths     : top=0.000um, trunk=5593.195um, leaf=15980.300um, total=21573.495um
    hp wire lengths  : top=0.000um, trunk=5397.140um, leaf=7319.270um, total=12716.410um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=4, worst=[0.008ns, 0.002ns, 0.000ns, 0.000ns]} avg=0.003ns sd=0.004ns sum=0.011ns
    Fanout               : {count=1, worst=[15]} avg=15 sd=0 sum=15
    Capacitance          : {count=1, worst=[0.130pF]} avg=0.130pF sd=0.000pF sum=0.130pF
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.150ns count=130 avg=0.072ns sd=0.041ns min=0.019ns max=0.148ns {81 <= 0.090ns, 25 <= 0.120ns, 10 <= 0.135ns, 10 <= 0.142ns, 4 <= 0.150ns}
    Leaf  : target=0.150ns count=131 avg=0.115ns sd=0.029ns min=0.018ns max=0.158ns {20 <= 0.090ns, 42 <= 0.120ns, 41 <= 0.135ns, 12 <= 0.142ns, 12 <= 0.150ns} {3 <= 0.158ns, 1 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD24BWP12T40M1P: 1 BUFFXD16BWP12T40M1P: 1 BUFFXD12BWP12T40M1P: 3 BUFFXD8BWP12T40M1P: 3 BUFFD6BWP12T40M1P: 6 BUFFXD4BWP12T40M1P: 13 BUFFD4BWP12T40M1P: 2 BUFFXD3BWP12T40M1P: 2 BUFFD3BWP12T40M1P: 54 BUFFXD2BWP12T40M1P: 46 BUFFXD1BWP12T40M1P: 27 BUFFD1BWP12T40M1P: 1 BUFFXD0BWP12T40M1P: 37 
     ICGs: CKLNQD16BWP12T40M1P: 24 CKLNQOPTMAD16BWP12T40M1P: 1 CKLNQD12BWP12T40M1P: 5 CKLNQD4BWP12T40M1P: 3 CKLNQOPTMAD4BWP12T40M1P: 1 CKLNQOPTMAD2BWP12T40M1P: 3 CKLNQD1BWP12T40M1P: 26 
     DCGs: AN2XD16BWP12T40M1P: 1 
  Primary reporting skew groups PRO final:
    skew_group clk_i/mysdc: insertion delay [min=0.455, max=1.013, avg=0.926, sd=0.053], skew [0.558 vs 0.150*], 93.9% {0.864, 1.013} (wid=0.478 ws=0.058) (gid=0.564 gs=0.564)
  Skew group summary PRO final:
    skew_group clk_i/mysdc: insertion delay [min=0.455, max=1.013, avg=0.926, sd=0.053], skew [0.558 vs 0.150*], 93.9% {0.864, 1.013} (wid=0.478 ws=0.058) (gid=0.564 gs=0.564)
PRO done.
Net route status summary:
  Clock:       261 (unrouted=0, trialRouted=0, noStatus=0, routed=261, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 17225 (unrouted=1484, trialRouted=0, noStatus=0, routed=15741, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1484, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:09.6 real=0:00:09.6)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
*** ClockDrv #1 [finish] (optDesign #1) : cpu/real = 0:00:09.7/0:00:09.7 (1.0), totSession cpu/real = 2:56:12.4/2:56:59.5 (1.0), mem = 2981.9M
**INFO: Start fixing DRV (Mem = 2973.92M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 2:56:13.2/2:57:00.3 (1.0), mem = 2973.9M
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 261 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.15|   -27.08|       0|       0|       0| 95.00%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.15|   -27.08|       0|       0|       0| 95.00%| 0:00:00.0|  3201.2M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    prLA    |    CLK     |       Rule       |
+-----------+------------+------------+------------+------------------+
| M8 (z=8)  |          0 |          5 |          0 | default          |
| M9 (z=9)  |         78 |          0 |          0 | default          |
+-----------+------------+------------+------------+------------------+
| M2 (z=2)  |          0 |          0 |        261 | default_2x_space |
+-----------+------------+------------+------------+------------------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:02.0 mem=3201.2M) ***

*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:05.2/0:00:05.2 (1.0), totSession cpu/real = 2:56:18.4/2:57:05.5 (1.0), mem = 3095.1M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:02, real = 0:01:03, mem = 2627.2M, totSessionCpu=2:56:18 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 3095.11M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.10min mem=3095.1M)
------------------------------------------------------------------

Setup views included:
 ana_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.149  | -0.149  | -0.112  | -0.040  |
|           TNS (ns):| -27.077 | -23.605 | -3.034  | -0.437  |
|    Violating Paths:|   632   |   577   |   34    |   21    |
|          All Paths:|  2196   |  1923   |   64    |  1834   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.001%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:04, real = 0:01:04, mem = 2629.1M, totSessionCpu=2:56:19 **
*** Timing NOT met, worst failing slack is -0.149
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 261 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 2:56:19.9/2:57:07.0 (1.0), mem = 3133.4M
*info: 2 don't touch nets excluded
*info: 261 clock nets excluded
*info: 1159 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.149 TNS Slack -27.076 Density 95.00
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.040| -0.437|
|reg2cgate |-0.113| -3.034|
|reg2reg   |-0.149|-23.605|
|HEPG      |-0.149|-26.639|
|All Paths |-0.149|-27.076|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.149|   -0.149| -26.639|  -27.076|   95.00%|   0:00:01.0| 3152.5M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[791]/D |
|  -0.137|   -0.137| -25.733|  -26.697|   95.01%|   0:00:12.0| 3230.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[798]/D |
|  -0.140|   -0.140| -24.250|  -25.268|   94.95%|   0:00:09.0| 3230.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.140|   -0.140| -24.076|  -25.220|   94.95%|   0:00:01.0| 3230.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.145|   -0.145| -24.050|  -25.220|   94.96%|   0:00:01.0| 3230.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.140|   -0.140| -23.908|  -25.050|   94.94%|   0:00:04.0| 3238.3M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST19/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.135|   -0.135| -22.980|  -23.681|   94.97%|   0:00:16.0| 3215.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[798]/D |
|  -0.130|   -0.130| -22.621|  -23.281|   94.98%|   0:00:03.0| 3217.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[798]/D |
|  -0.129|   -0.129| -20.921|  -21.587|   95.00%|   0:00:06.0| 3236.4M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[798]/D |
|  -0.129|   -0.129| -20.246|  -20.911|   95.01%|   0:00:04.0| 3236.4M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[798]/D |
|  -0.128|   -0.128| -20.863|  -21.536|   95.04%|   0:00:35.0| 3274.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[798]/D |
|  -0.128|   -0.128| -20.619|  -21.298|   95.06%|   0:00:08.0| 3274.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[798]/D |
|  -0.128|   -0.128| -20.643|  -21.323|   95.09%|   0:00:04.0| 3274.6M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[798]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 2 insts
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.123|   -0.123| -19.856|  -20.536|   95.09%|   0:00:08.0| 3238.6M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.118|   -0.118| -25.188|  -25.841|   95.08%|   0:00:09.0| 3240.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.116|   -0.116| -25.157|  -25.809|   95.06%|   0:00:01.0| 3240.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.116|   -0.116| -25.132|  -25.652|   95.07%|   0:00:01.0| 3240.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.116|   -0.116| -22.803|  -23.326|   95.07%|   0:00:09.0| 3259.2M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.117|   -0.117| -22.916|  -23.439|   95.08%|   0:00:03.0| 3259.2M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 0 insts
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.113|   -0.113| -22.922|  -23.445|   95.08%|   0:00:05.0| 3240.2M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.111|   -0.111| -22.836|  -23.261|   95.08%|   0:00:06.0| 3240.2M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.110|   -0.110| -23.396|  -23.789|   95.09%|   0:00:05.0| 3240.2M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.110|   -0.110| -23.431|  -23.826|   95.11%|   0:00:02.0| 3240.2M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:13 real=0:02:13 mem=3240.2M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.097|   -0.110| -20.467|  -23.826|   95.11%|   0:00:00.0| 3240.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[669]/D |
|  -0.088|   -0.110| -19.002|  -22.361|   95.12%|   0:00:07.0| 3259.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[798]/D |
|  -0.080|   -0.110| -16.591|  -19.949|   95.11%|   0:00:03.0| 3259.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[798]/D |
|  -0.079|   -0.110| -15.551|  -18.909|   95.12%|   0:00:16.0| 3259.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[798]/D |
|  -0.079|   -0.110| -15.149|  -18.508|   95.12%|   0:00:05.0| 3259.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[798]/D |
|  -0.079|   -0.110| -14.796|  -18.154|   95.18%|   0:00:50.0| 3278.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[798]/D |
|  -0.079|   -0.110| -14.866|  -18.224|   95.20%|   0:00:08.0| 3278.3M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[798]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:30 real=0:01:29 mem=3278.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.038|   -0.110|  -0.394|  -18.224|   95.20%|   0:00:01.0| 3278.3M|    ana_wc|  default| instr_addr_o[30]                                   |
|  -0.037|   -0.110|  -0.380|  -18.184|   95.23%|   0:00:28.0| 3278.3M|    ana_wc|  default| instr_addr_o[18]                                   |
|  -0.037|   -0.110|  -0.380|  -18.184|   95.23%|   0:00:00.0| 3278.3M|    ana_wc|  default| instr_addr_o[18]                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:28.2 real=0:00:29.0 mem=3278.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:10 real=0:04:11 mem=3278.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.037| -0.380|
|reg2cgate |-0.110| -2.937|
|reg2reg   |-0.079|-14.866|
|HEPG      |-0.110|-17.803|
|All Paths |-0.110|-18.184|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.110 TNS Slack -18.184 Density 95.23
Update Timing Windows (Threshold 0.018) ...
Re Calculate Delays on 79 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.037| -0.380|
|reg2cgate |-0.110| -2.937|
|reg2reg   |-0.079|-14.867|
|HEPG      |-0.110|-17.804|
|All Paths |-0.110|-18.184|
+----------+------+-------+

Bottom Preferred Layer:
+-----------+------------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    prLA    |    CLK     |       Rule       |
+-----------+------------+------------+------------+------------------+
| M8 (z=8)  |          0 |          5 |          0 | default          |
| M9 (z=9)  |         80 |          0 |          0 | default          |
+-----------+------------+------------+------------+------------------+
| M2 (z=2)  |          0 |          0 |        263 | default_2x_space |
+-----------+------------+------------+------------+------------------+
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:04:13 real=0:04:12 mem=3278.3M) ***
*** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:04:17.2/0:04:16.9 (1.0), totSession cpu/real = 3:00:37.1/3:01:23.9 (1.0), mem = 3132.2M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:00:37 mem=3132.2M) ***
Move report: Detail placement moves 68 insts, mean move: 3.81 um, max move: 10.64 um 
	Max move on inst (gen_regfile_ff.register_file_i/g25853): (282.24, 75.46) --> (274.96, 78.82)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3137.4MB
Summary Report:
Instances move: 68 (out of 15607 movable)
Instances flipped: 0
Mean displacement: 3.81 um
Max displacement: 10.64 um (Instance: gen_regfile_ff.register_file_i/g25853) (282.24, 75.46) -> (274.96, 78.82)
	Length: 4 sites, height: 1 rows, site name: core12T, cell type: CKND2D1BWP12T40M1P
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3137.4MB
*** Finished refinePlace (3:00:38 mem=3137.4M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 263 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 3:00:38.5/3:01:25.4 (1.0), mem = 3132.4M
*info: 2 don't touch nets excluded
*info: 263 clock nets excluded
*info: 1159 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.110 TNS Slack -18.184 Density 95.23
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.037| -0.380|
|reg2cgate |-0.110| -2.937|
|reg2reg   |-0.079|-14.867|
|HEPG      |-0.110|-17.804|
|All Paths |-0.110|-18.184|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.110|   -0.110| -17.804|  -18.184|   95.23%|   0:00:00.0| 3191.7M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
|  -0.110|   -0.110| -17.804|  -18.184|   95.23%|   0:00:06.0| 3216.8M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[346]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 0 insts
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.110|   -0.110| -18.166|  -18.540|   95.23%|   0:00:13.0| 3239.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[637]/D |
|  -0.110|   -0.110| -18.017|  -18.390|   95.23%|   0:00:15.0| 3239.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[669]/D |
|  -0.110|   -0.110| -18.010|  -18.383|   95.23%|   0:00:00.0| 3239.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[638]/D |
|  -0.110|   -0.110| -18.005|  -18.378|   95.23%|   0:00:03.0| 3239.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[86]/D  |
|  -0.110|   -0.110| -18.005|  -18.378|   95.23%|   0:00:00.0| 3239.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[86]/D  |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.110|   -0.110| -18.005|  -18.378|   95.23%|   0:00:07.0| 3240.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[86]/D  |
|  -0.110|   -0.110| -17.993|  -18.366|   95.24%|   0:00:07.0| 3240.9M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[86]/D  |
|  -0.110|   -0.110| -17.993|  -18.366|   95.24%|   0:00:00.0| 3240.9M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:24.8 real=0:00:25.0 mem=3240.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.037|   -0.110|  -0.373|  -18.366|   95.24%|   0:00:00.0| 3240.9M|    ana_wc|  default| instr_addr_o[18]                                   |
|  -0.037|   -0.110|  -0.373|  -18.366|   95.24%|   0:00:01.0| 3240.9M|    ana_wc|  default| instr_addr_o[18]                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=3240.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:25.7 real=0:00:26.0 mem=3240.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.037| -0.373|
|reg2cgate |-0.110| -2.937|
|reg2reg   |-0.099|-15.056|
|HEPG      |-0.110|-17.993|
|All Paths |-0.110|-18.366|
+----------+------+-------+

Update Timing Windows (Threshold 0.018) ...
Re Calculate Delays on 8 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.037| -0.373|
|reg2cgate |-0.110| -2.937|
|reg2reg   |-0.099|-15.056|
|HEPG      |-0.110|-17.993|
|All Paths |-0.110|-18.366|
+----------+------+-------+

Bottom Preferred Layer:
+-----------+------------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    prLA    |    CLK     |       Rule       |
+-----------+------------+------------+------------+------------------+
| M8 (z=8)  |          0 |          5 |          0 | default          |
| M9 (z=9)  |         80 |          0 |          0 | default          |
+-----------+------------+------------+------------+------------------+
| M2 (z=2)  |          0 |          0 |        263 | default_2x_space |
+-----------+------------+------------+------------+------------------+
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:27.7 real=0:00:28.0 mem=3240.9M) ***
*** TnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:31.5/0:00:31.5 (1.0), totSession cpu/real = 3:01:10.0/3:01:56.8 (1.0), mem = 3134.9M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in TNS mode
**INFO: flowCheckPoint #12 OptimizationHold
**ERROR: (IMPOPT-310):	Design density (95.23%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=3:01:13 mem=3136.9M ***
*** BuildHoldData #2 [begin] (optDesign #1) : totSession cpu/real = 3:01:12.7/3:01:59.5 (1.0), mem = 3136.9M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3131.66)
Total number of fetched objects 16295
AAE_INFO-618: Total number of nets in the design is 17470,  93.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3130.34 CPU=0:00:08.7 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=3130.34 CPU=0:00:09.3 REAL=0:00:10.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3138.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 3138.3M)

Executing IPO callback for view pruning ..

Active hold views:
 ana_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3105.73)
Glitch Analysis: View ana_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View ana_wc -- Total Number of Nets Analyzed = 16295. 
Total number of fetched objects 16295
AAE_INFO-618: Total number of nets in the design is 17470,  7.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3115.69 CPU=0:00:01.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3115.69 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:16.1 real=0:00:16.0 totSessionCpu=3:01:31 mem=3123.7M)
Done building cte hold timing graph (fixHold) cpu=0:00:18.1 real=0:00:18.0 totSessionCpu=3:01:31 mem=3123.7M ***
Done building hold timer [25896 node(s), 28715 edge(s), 1 view(s)] (fixHold) cpu=0:00:20.3 real=0:00:20.0 totSessionCpu=3:01:33 mem=3139.0M ***
OPTC: m3 20.0 50.0
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:21.3 real=0:00:21.0 totSessionCpu=3:01:34 mem=3178.5M ***
OPTC: m3 50.0 50.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 39.2 ps, libStdDelay = 18.4 ps, minBufSize = 3763200 (4.0)
*Info: worst delay setup view: ana_wc

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 ana_wc
Hold views included:
 ana_wc

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.110  | -0.099  | -0.110  | -0.037  |
|           TNS (ns):| -18.367 | -15.057 | -2.937  | -0.373  |
|    Violating Paths:|   547   |   496   |   34    |   17    |
|          All Paths:|  2196   |  1923   |   64    |  1834   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.153  | -0.045  |  0.169  | -1.153  |
|           TNS (ns):|-786.767 | -0.060  |  0.000  |-786.767 |
|    Violating Paths:|  1529   |    5    |    0    |  1529   |
|          All Paths:|  2096   |  1923   |   64    |  1734   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.235%
------------------------------------------------------------------
**optDesign ... cpu = 0:06:24, real = 0:06:24, mem = 2700.9M, totSessionCpu=3:01:40 **
*** BuildHoldData #2 [finish] (optDesign #1) : cpu/real = 0:00:27.4/0:00:27.5 (1.0), totSession cpu/real = 3:01:40.1/3:02:27.0 (1.0), mem = 3176.6M
*** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 3:01:40.1/3:02:27.0 (1.0), mem = 3176.6M
*info: Run optDesign holdfix with 1 thread.
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 263 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:27.9 real=0:00:28.0 totSessionCpu=3:01:41 mem=3233.8M density=95.235% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
|   0|  -1.153|  -786.77|    1529|          0|       0(     0)|   95.23%|   0:00:00.0|  3243.8M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
|   0|  -1.153|  -786.77|    1529|          0|       0(     0)|   95.23%|   0:00:00.0|  3243.8M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1971 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------


*** Finished Core Fixing (fixHold) cpu=0:00:29.4 real=0:00:29.0 totSessionCpu=3:01:42 mem=3243.8M density=95.235% ***


*** Finish Post Route Hold Fixing (cpu=0:00:29.4 real=0:00:29.0 totSessionCpu=3:01:42 mem=3243.8M density=95.235%) ***
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 3:01:42.2/3:02:29.1 (1.0), mem = 3176.8M
**INFO: flowCheckPoint #13 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:06:27, real = 0:06:27, mem = 2692.3M, totSessionCpu=3:01:42 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=3175.91M, totSessionCpu=3:01:45).
**optDesign ... cpu = 0:06:29, real = 0:06:29, mem = 2700.9M, totSessionCpu=3:01:45 **

**INFO: total 0 insts, 0 nets marked don't touch
Running post route harden opt
Begin: GigaOpt harden opt
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 263 clock nets excluded from IPO operation.
*** HardenOpt #1 [begin] (optDesign #1) : totSession cpu/real = 3:01:45.4/3:02:32.3 (1.0), mem = 3214.1M
*info: 2 don't touch nets excluded
*info: 263 clock nets excluded
*info: 1159 no-driver nets excluded.
Active Path Group: reg2cgate  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.110|   -0.110|  -2.937|  -18.366|   95.23%|   0:00:00.0| 3233.1M|    ana_wc|reg2cgate| gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/R |
|        |         |        |         |         |            |        |          |         | C_CGIC_INST/E                                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=3236.2M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.099|   -0.110| -15.056|  -18.366|   95.23%|   0:00:00.0| 3236.2M|    ana_wc|  reg2reg| gen_regfile_ff.register_file_i/rf_reg_q_reg[637]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=3238.0M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=3238.0M) ***
Bottom Preferred Layer:
+-----------+------------+------------+------------+------------------+
|   Layer   |   OPT_LA   |    prLA    |    CLK     |       Rule       |
+-----------+------------+------------+------------+------------------+
| M8 (z=8)  |          0 |          5 |          0 | default          |
| M9 (z=9)  |         80 |          0 |          0 | default          |
+-----------+------------+------------+------------+------------------+
| M2 (z=2)  |          0 |          0 |        263 | default_2x_space |
+-----------+------------+------------+------------+------------------+
Via Pillar Rule:
    None
*** HardenOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 3:01:48.9/3:02:35.8 (1.0), mem = 3175.9M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt harden opt
**INFO: total 0 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:01:49 mem=3175.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3178.0MB
Summary Report:
Instances move: 0 (out of 15608 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3178.0MB
*** Finished refinePlace (3:01:50 mem=3178.0M) ***
Default Rule : ""
Non Default Rules : "default_2x_space"
Worst Slack : -0.110 ns

Start Layer Assignment ...
WNS(-0.110ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 44 cadidates out of 17470.
Total Assign Layers on 2 Nets (cpu 0:00:01.4).
GigaOpt: setting up router preferences
GigaOpt: 11 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 516 (3.0%)

Set Prefer Layer Routing Effort ...
Total Net(17468) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules : "default_2x_space"
Worst Slack : -0.110 ns

Start Layer Assignment ...
WNS(-0.110ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 42 cadidates out of 17470.
Total Assign Layers on 0 Nets (cpu 0:00:01.4).
GigaOpt: setting up router preferences
GigaOpt: 1 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 516 (3.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 ana_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.110  | -0.099  | -0.110  | -0.037  |
|           TNS (ns):| -18.367 | -15.057 | -2.937  | -0.373  |
|    Violating Paths:|   547   |   496   |   34    |   17    |
|          All Paths:|  2196   |  1923   |   64    |  1834   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.235%
------------------------------------------------------------------
**optDesign ... cpu = 0:06:38, real = 0:06:38, mem = 2594.1M, totSessionCpu=3:01:54 **
**INFO: flowCheckPoint #14 GlobalDetailRoute
*INFO: Total 359 filler insts restored.
For 359 new insts, *INFO: Adding fillers to top-module.
*INFO:   Added 100 filler insts (cell GFILL4BWP12T40M1P / prefix GFILL).
*INFO:   Added 21 filler insts (cell GFILL3BWP12T40M1P / prefix GFILL).
*INFO:   Added 76 filler insts (cell GFILL2BWP12T40M1P / prefix GFILL).
*INFO:   Added 242 filler insts (cell GFILLBWP12T40M1P / prefix GFILL).
*INFO: Total 439 filler insts added - prefix GFILL (CPU: 0:00:00.7).
For 80 new insts, *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 2 filler insts (cell GFILL4BWP12T40M1P / prefix GFILL_incr).
*INFO:   Added 3 filler insts (cell GFILL3BWP12T40M1P / prefix GFILL_incr).
*INFO:   Added 14 filler insts (cell GFILL2BWP12T40M1P / prefix GFILL_incr).
*INFO:   Added 44 filler insts (cell GFILLBWP12T40M1P / prefix GFILL_incr).
*INFO: Total 63 filler insts added - prefix GFILL_incr (CPU: 0:00:00.0).
For 63 new insts, -routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 154
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 154
*** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 3:01:55.1/3:02:42.0 (1.0), mem = 3055.2M

globalDetailRoute

#Start globalDetailRoute on Fri Aug  9 22:33:00 2024
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=2 (total=17470)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 1484 (skipped).
#Total number of routable nets = 15986.
#Total number of nets in the design = 17470.
#1635 routable nets do not have any wires.
#14351 routable nets have routed wires.
#1635 nets will be global routed.
#138 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#398 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Fri Aug  9 22:33:02 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.990.
#Voltage range [0.000 - 0.990] has 17399 nets.
#Voltage range [0.000 - 0.000] has 70 nets.
#Voltage range [0.990 - 0.990] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M2           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M3           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M4           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M5           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M6           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M7           H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M8           V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# M9           H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# M10          V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# AP           H   Track-Pitch = 5.00000    Line-2-Via Pitch = 5.00000
#Processed 1634/0 dirty instances, 677/78 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(914 insts marked dirty, reset pre-exisiting dirty flag on 972 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2578.59 (MB), peak = 2763.69 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:28, elapsed time = 00:00:28, memory = 2631.22 (MB), peak = 2763.69 (MB)
#
#Connectivity extraction summary:
#2 routed nets are extracted.
#    2 (0.01%) extracted nets are partially routed.
#15982 routed net(s) are imported.
#2 (0.01%) nets are without wires.
#1484 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 17470.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Aug  9 22:33:29 2024
#
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = 57.14 (MB)
#Total memory = 2631.22 (MB)
#Peak memory = 2763.69 (MB)
#
#
#Start global routing on Fri Aug  9 22:33:29 2024
#
#
#Start global routing initialization on Fri Aug  9 22:33:29 2024
#
#WARNING (NRGR-269) Net rst_ni has fanout > 1000, this may cause long routing runtime.
#WARNING (NRGR-270) There are 1 nets with fanout > 1000. Please consider reducing the fanouts for these nets for faster routing runtime.
#Number of eco nets is 1633
#
#Start global routing data preparation on Fri Aug  9 22:33:29 2024
#
#Start routing resource analysis on Fri Aug  9 22:33:29 2024
#
#Routing resource analysis is done on Fri Aug  9 22:33:30 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         338        1625       18733    78.89%
#  M2             V         988        1155       18733     8.63%
#  M3             H        1151         812       18733     0.25%
#  M4             V        1478         665       18733     3.62%
#  M5             H        1498         465       18733     5.24%
#  M6             V        1825         318       18733     5.01%
#  M7             H        1950          13       18733     0.00%
#  M8             V        2119          24       18733     0.00%
#  M9             H         305          22       18733     0.03%
#  M10            V         336          21       18733     0.00%
#  AP             H          54           0       18733    58.78%
#  --------------------------------------------------------------
#  Total                  12045      23.80%      206063    14.58%
#
#  322 nets (1.84%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Aug  9 22:33:30 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2635.75 (MB), peak = 2763.69 (MB)
#
#
#Global routing initialization is done on Fri Aug  9 22:33:30 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2640.75 (MB), peak = 2763.69 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2657.81 (MB), peak = 2763.69 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2657.46 (MB), peak = 2763.69 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2657.46 (MB), peak = 2763.69 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1484 (skipped).
#Total number of routable nets = 15986.
#Total number of nets in the design = 17470.
#
#15986 routable nets have routed wires.
#138 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#398 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#---------------------------------------------------------------------------------------------------------------
#             Rules   Pref Extra Space   Shielding   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
#---------------------------------------------------------------------------------------------------------------
#           Default                 85           0           37                37              0            1497  
#  default_2x_space                  0           6           10                 0             10               0  
#---------------------------------------------------------------------------------------------------------------
#             Total                 85           6           47                37             10            1497  
#---------------------------------------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------------------------------------------------------------
#             Rules   Pref Extra Space   Shielding   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
#---------------------------------------------------------------------------------------------------------------
#           Default                190           0           83                83              0           15450  
#  default_2x_space                  0         132          131                 0            131               0  
#---------------------------------------------------------------------------------------------------------------
#             Total                190         132          214                83            131           15450  
#---------------------------------------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M1            5(0.07%)      0(0.00%)      0(0.00%)   (0.07%)
#  M2           21(0.11%)      6(0.03%)      3(0.02%)   (0.16%)
#  M3            2(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M9            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M10           0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  AP            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     28(0.02%)      6(0.00%)      3(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 453
#Total wire length = 307364 um.
#Total half perimeter of net bounding box = 274072 um.
#Total wire length on LAYER M1 = 1608 um.
#Total wire length on LAYER M2 = 65997 um.
#Total wire length on LAYER M3 = 98082 um.
#Total wire length on LAYER M4 = 69635 um.
#Total wire length on LAYER M5 = 38556 um.
#Total wire length on LAYER M6 = 14616 um.
#Total wire length on LAYER M7 = 2217 um.
#Total wire length on LAYER M8 = 562 um.
#Total wire length on LAYER M9 = 8280 um.
#Total wire length on LAYER M10 = 7812 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 118707
#Total number of multi-cut vias = 80146 ( 67.5%)
#Total number of single cut vias = 38561 ( 32.5%)
#Up-Via Summary (total 118707):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             19610 ( 42.1%)     26998 ( 57.9%)      46608
# M2             13590 ( 29.2%)     32896 ( 70.8%)      46486
# M3              3562 ( 23.0%)     11911 ( 77.0%)      15473
# M4              1024 ( 19.3%)      4291 ( 80.7%)       5315
# M5               309 ( 16.5%)      1568 ( 83.5%)       1877
# M6               177 ( 21.4%)       649 ( 78.6%)        826
# M7                28 (  4.0%)       679 ( 96.0%)        707
# M8               164 ( 23.1%)       545 ( 76.9%)        709
# M9                97 ( 13.7%)       609 ( 86.3%)        706
#-----------------------------------------------------------
#                38561 ( 32.5%)     80146 ( 67.5%)     118707 
#
#Total number of involved priority nets 16
#Maximum src to sink distance for priority net 110.9
#Average of max src_to_sink distance for priority net 60.0
#Average of ave src_to_sink distance for priority net 37.9
#Max overcon = 4 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.02%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 26.37 (MB)
#Total memory = 2657.59 (MB)
#Peak memory = 2763.69 (MB)
#
#Finished global routing on Fri Aug  9 22:33:32 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2654.10 (MB), peak = 2763.69 (MB)
#Start Track Assignment.
#Done with 326 horizontal wires in 5 hboxes and 305 vertical wires in 5 hboxes.
#Done with 23 horizontal wires in 5 hboxes and 25 vertical wires in 5 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 453
#Total wire length = 307401 um.
#Total half perimeter of net bounding box = 274072 um.
#Total wire length on LAYER M1 = 1608 um.
#Total wire length on LAYER M2 = 66035 um.
#Total wire length on LAYER M3 = 98090 um.
#Total wire length on LAYER M4 = 69632 um.
#Total wire length on LAYER M5 = 38555 um.
#Total wire length on LAYER M6 = 14615 um.
#Total wire length on LAYER M7 = 2217 um.
#Total wire length on LAYER M8 = 562 um.
#Total wire length on LAYER M9 = 8278 um.
#Total wire length on LAYER M10 = 7809 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 118707
#Total number of multi-cut vias = 80146 ( 67.5%)
#Total number of single cut vias = 38561 ( 32.5%)
#Up-Via Summary (total 118707):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             19610 ( 42.1%)     26998 ( 57.9%)      46608
# M2             13590 ( 29.2%)     32896 ( 70.8%)      46486
# M3              3562 ( 23.0%)     11911 ( 77.0%)      15473
# M4              1024 ( 19.3%)      4291 ( 80.7%)       5315
# M5               309 ( 16.5%)      1568 ( 83.5%)       1877
# M6               177 ( 21.4%)       649 ( 78.6%)        826
# M7                28 (  4.0%)       679 ( 96.0%)        707
# M8               164 ( 23.1%)       545 ( 76.9%)        709
# M9                97 ( 13.7%)       609 ( 86.3%)        706
#-----------------------------------------------------------
#                38561 ( 32.5%)     80146 ( 67.5%)     118707 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2669.05 (MB), peak = 2763.69 (MB)
#
#number of short segments in preferred routing layers
#	M2        M3        M4        M9        M10       Total 
#	3         3         1         3         4         14        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:33
#Elapsed time = 00:00:33
#Increased memory = 95.37 (MB)
#Total memory = 2669.46 (MB)
#Peak memory = 2763.69 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 11.6% of the total area was rechecked for DRC, and 58.1% required routing.
#   number of violations = 52
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   MinCut      Mar   Totals
#	M1            9        1        5        2        0        0       17
#	M2            2        3       26        0        0        1       32
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        0        1        0        1
#	M5            0        0        0        0        2        0        2
#	Totals       11        4       31        2        3        1       52
#914 out of 16326 instances (5.6%) need to be verified(marked ipoed), dirty area = 5.2%.
#0.3% of the total area is being checked for drcs
#0.3% of the total area was checked
#   number of violations = 52
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   MinCut      Mar   Totals
#	M1            9        1        5        2        0        0       17
#	M2            2        3       26        0        0        1       32
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        0        1        0        1
#	M5            0        0        0        0        2        0        2
#	Totals       11        4       31        2        3        1       52
#cpu time = 00:01:07, elapsed time = 00:01:07, memory = 2669.52 (MB), peak = 2763.69 (MB)
#start 1st optimization iteration ...
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinCut   Totals
#	M1            7        1        1        0        9
#	M2            1        0        8        0        9
#	M3            0        0        0        0        0
#	M4            0        0        0        1        1
#	Totals        8        1        9        1       19
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2670.57 (MB), peak = 2763.69 (MB)
#start 2nd optimization iteration ...
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinCut   Totals
#	M1            7        1        1        0        9
#	M2            1        0        8        0        9
#	M3            0        0        0        0        0
#	M4            0        0        0        1        1
#	Totals        8        1        9        1       19
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2668.57 (MB), peak = 2763.69 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2669.53 (MB), peak = 2763.69 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2670.00 (MB), peak = 2763.69 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2670.89 (MB), peak = 2763.69 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2669.95 (MB), peak = 2763.69 (MB)
#start 7th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2670.65 (MB), peak = 2763.69 (MB)
#start 8th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2670.63 (MB), peak = 2763.69 (MB)
#start 9th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2670.75 (MB), peak = 2763.69 (MB)
#start 10th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2670.48 (MB), peak = 2763.69 (MB)
#start 11th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2671.23 (MB), peak = 2763.69 (MB)
#start 12th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2671.21 (MB), peak = 2763.69 (MB)
#start 13th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2671.19 (MB), peak = 2763.69 (MB)
#start 14th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2669.27 (MB), peak = 2763.69 (MB)
#start 15th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2671.16 (MB), peak = 2763.69 (MB)
#start 16th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2670.61 (MB), peak = 2763.69 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 453
#Total wire length = 307593 um.
#Total half perimeter of net bounding box = 274072 um.
#Total wire length on LAYER M1 = 1617 um.
#Total wire length on LAYER M2 = 65784 um.
#Total wire length on LAYER M3 = 98273 um.
#Total wire length on LAYER M4 = 69845 um.
#Total wire length on LAYER M5 = 38584 um.
#Total wire length on LAYER M6 = 14624 um.
#Total wire length on LAYER M7 = 2217 um.
#Total wire length on LAYER M8 = 570 um.
#Total wire length on LAYER M9 = 8276 um.
#Total wire length on LAYER M10 = 7804 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 119456
#Total number of multi-cut vias = 78501 ( 65.7%)
#Total number of single cut vias = 40955 ( 34.3%)
#Up-Via Summary (total 119456):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             20483 ( 43.8%)     26277 ( 56.2%)      46760
# M2             14760 ( 31.4%)     32211 ( 68.6%)      46971
# M3              3835 ( 24.6%)     11756 ( 75.4%)      15591
# M4              1069 ( 20.1%)      4251 ( 79.9%)       5320
# M5               329 ( 17.5%)      1549 ( 82.5%)       1878
# M6               190 ( 23.1%)       634 ( 76.9%)        824
# M7                13 (  1.8%)       692 ( 98.2%)        705
# M8               175 ( 24.8%)       532 ( 75.2%)        707
# M9               101 ( 14.4%)       599 ( 85.6%)        700
#-----------------------------------------------------------
#                40955 ( 34.3%)     78501 ( 65.7%)     119456 
#
#Total number of DRC violations = 1
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER M10 = 0
#Total number of violations on LAYER AP = 0
#Cpu time = 00:01:16
#Elapsed time = 00:01:16
#Increased memory = 1.16 (MB)
#Total memory = 2670.61 (MB)
#Peak memory = 2763.69 (MB)
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2666.19 (MB), peak = 2763.69 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 453
#Total wire length = 307593 um.
#Total half perimeter of net bounding box = 274072 um.
#Total wire length on LAYER M1 = 1617 um.
#Total wire length on LAYER M2 = 65784 um.
#Total wire length on LAYER M3 = 98273 um.
#Total wire length on LAYER M4 = 69845 um.
#Total wire length on LAYER M5 = 38584 um.
#Total wire length on LAYER M6 = 14624 um.
#Total wire length on LAYER M7 = 2217 um.
#Total wire length on LAYER M8 = 570 um.
#Total wire length on LAYER M9 = 8276 um.
#Total wire length on LAYER M10 = 7804 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 119456
#Total number of multi-cut vias = 78501 ( 65.7%)
#Total number of single cut vias = 40955 ( 34.3%)
#Up-Via Summary (total 119456):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             20483 ( 43.8%)     26277 ( 56.2%)      46760
# M2             14760 ( 31.4%)     32211 ( 68.6%)      46971
# M3              3835 ( 24.6%)     11756 ( 75.4%)      15591
# M4              1069 ( 20.1%)      4251 ( 79.9%)       5320
# M5               329 ( 17.5%)      1549 ( 82.5%)       1878
# M6               190 ( 23.1%)       634 ( 76.9%)        824
# M7                13 (  1.8%)       692 ( 98.2%)        705
# M8               175 ( 24.8%)       532 ( 75.2%)        707
# M9               101 ( 14.4%)       599 ( 85.6%)        700
#-----------------------------------------------------------
#                40955 ( 34.3%)     78501 ( 65.7%)     119456 
#
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER M10 = 0
#Total number of violations on LAYER AP = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 453
#Total wire length = 307593 um.
#Total half perimeter of net bounding box = 274072 um.
#Total wire length on LAYER M1 = 1617 um.
#Total wire length on LAYER M2 = 65784 um.
#Total wire length on LAYER M3 = 98273 um.
#Total wire length on LAYER M4 = 69845 um.
#Total wire length on LAYER M5 = 38584 um.
#Total wire length on LAYER M6 = 14624 um.
#Total wire length on LAYER M7 = 2217 um.
#Total wire length on LAYER M8 = 570 um.
#Total wire length on LAYER M9 = 8276 um.
#Total wire length on LAYER M10 = 7804 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 119456
#Total number of multi-cut vias = 78501 ( 65.7%)
#Total number of single cut vias = 40955 ( 34.3%)
#Up-Via Summary (total 119456):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             20483 ( 43.8%)     26277 ( 56.2%)      46760
# M2             14760 ( 31.4%)     32211 ( 68.6%)      46971
# M3              3835 ( 24.6%)     11756 ( 75.4%)      15591
# M4              1069 ( 20.1%)      4251 ( 79.9%)       5320
# M5               329 ( 17.5%)      1549 ( 82.5%)       1878
# M6               190 ( 23.1%)       634 ( 76.9%)        824
# M7                13 (  1.8%)       692 ( 98.2%)        705
# M8               175 ( 24.8%)       532 ( 75.2%)        707
# M9               101 ( 14.4%)       599 ( 85.6%)        700
#-----------------------------------------------------------
#                40955 ( 34.3%)     78501 ( 65.7%)     119456 
#
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER M10 = 0
#Total number of violations on LAYER AP = 0
#
#Analyzing shielding information. 
#ECO shield region = 84.18% (per shield region), 70.87% (per design) 
#Total shield nets = 132, shielding-eco nets = 122, non-dirty nets = 8 no-shield-wire nets = 2 skip-routing nets = 0.
#  Total shield net = 132 (one-side = 0, hf = 0 ), 122 nets need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2666.09 (MB), peak = 2763.69 (MB)
#  Start shielding step 2 
#    Inner loop #1
#    Inner loop #2
#    Inner loop #3
#  Finished shielding step 2:   cpu time = 00:00:12, elapsed time = 00:00:12, memory = 2666.22 (MB), peak = 2763.69 (MB)
#  Start shielding step 3
#    Start loop 1
#WARNING (NRDR-353) Added auto right way tracks near area ( 247.79950 50.46950 251.99950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 243.59950 50.46950 247.79950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 230.99950 50.46950 235.19950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 243.59950 75.66950 247.79950 79.86950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 205.79950 50.46950 209.99950 54.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 88.19950 235.26950 92.39950 239.46950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 92.39950 235.26950 96.59950 239.46950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 239.39950 105.06950 243.59950 109.26950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 235.19950 105.06950 239.39950 109.26950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 33.59950 155.46950 37.79950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 37.79950 155.46950 41.99950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 272.99950 155.46950 277.19950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 247.79950 130.26950 251.99950 134.46950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 268.79950 155.46950 272.99950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 41.99950 155.46950 46.19950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 264.59950 155.46950 268.79950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 239.39950 130.26950 243.59950 134.46950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 75.59950 180.66950 79.79950 184.86950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 260.39950 155.46950 264.59950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (NRDR-353) Added auto right way tracks near area ( 256.19950 155.46950 260.39950 159.66950 ). Use add_tracks in Innovus or define tracks in the DEF file for this region.
#WARNING (EMS-27) Message (NRDR-353) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#    Finished loop 1 cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2668.51 (MB), peak = 2763.69 (MB)
#  Finished shielding step 3: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2668.51 (MB), peak = 2763.69 (MB)
#  Start shielding step 4
#    Inner loop #1
#  Finished shielding step 4:   cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2668.51 (MB), peak = 2763.69 (MB)
#    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2668.51 (MB), peak = 2763.69 (MB)
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 132
#Number of nets reported: 130
#Number of nets without shielding: 0
#Average ratio                   : 0.917
#
#Name   Average Length     Shield    Ratio
#   M1:           0.0        0.0     1.000
#   M2:           1.3        1.5     0.547
#   M3:          14.6       27.7     0.947
#   M4:          19.5       34.8     0.893
#   M5:           4.3        8.5     0.983
#   M6:           3.3        6.5     0.997
#-------------------------------------------------------------------------------
#Bottom shield layer (M1) and above: 
#Average (BotShieldLayer) ratio  : 0.917
#
#Name    Actual Length     Shield    Ratio
#   M1:           0.1        0.3     1.000
#   M2:         173.2      189.5     0.547
#   M3:        1898.8     3596.0     0.947
#   M4:        2533.4     4523.2     0.893
#   M5:         558.7     1098.9     0.983
#   M6:         426.2      850.1     0.997
#-------------------------------------------------------------------------------
#Preferred routing layer range: M2 - M4
#Average (PrefLayerOnly) ratio   : 0.902
#
#Name    Actual Length     Shield    Ratio
#   M2:         173.2      189.5     0.547
#   M3:        1898.8     3596.0     0.947
#   M4:        2533.4     4523.2     0.893
#-------------------------------------------------------------------------------
#Done Shielding:    cpu time = 00:00:22, elapsed time = 00:00:22, memory = 2668.51 (MB), peak = 2763.69 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:45
#Elapsed time = 00:01:45
#Increased memory = -1.02 (MB)
#Total memory = 2668.43 (MB)
#Peak memory = 2763.69 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:02:21
#Elapsed time = 00:02:21
#Increased memory = -26.69 (MB)
#Total memory = 2564.38 (MB)
#Peak memory = 2763.69 (MB)
#Number of warnings = 23
#Total number of warnings = 140
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Aug  9 22:35:21 2024
#
*** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:02:21.0/0:02:20.9 (1.0), totSession cpu/real = 3:04:16.1/3:05:03.0 (1.0), mem = 3036.9M
**optDesign ... cpu = 0:09:00, real = 0:09:00, mem = 2564.1M, totSessionCpu=3:04:16 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #15 PostEcoSummary
Extraction called for design 'ibex_core' of instances=16326 and nets=17470 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ibex_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.125
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.85
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 0.85
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 11 - M11
      Thickness        : 1.45
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_1657_item0110.item.uni-bremen.de_s_ids108_AAEhLp/ibex_core_1657_o4z1RK.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3036.9M)
Extracted 10.0006% (CPU Time= 0:00:00.6  MEM= 3088.9M)
Extracted 20.0007% (CPU Time= 0:00:00.8  MEM= 3088.9M)
Extracted 30.0008% (CPU Time= 0:00:01.0  MEM= 3088.9M)
Extracted 40.0008% (CPU Time= 0:00:01.2  MEM= 3088.9M)
Extracted 50.0009% (CPU Time= 0:00:01.3  MEM= 3088.9M)
Extracted 60.0009% (CPU Time= 0:00:01.5  MEM= 3088.9M)
Extracted 70.001% (CPU Time= 0:00:01.8  MEM= 3088.9M)
Extracted 80.001% (CPU Time= 0:00:02.0  MEM= 3088.9M)
Extracted 90.0011% (CPU Time= 0:00:02.3  MEM= 3092.9M)
Extracted 100% (CPU Time= 0:00:02.9  MEM= 3092.9M)
Number of Extracted Resistors     : 311437
Number of Extracted Ground Cap.   : 304804
Number of Extracted Coupling Cap. : 588840
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3061.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.6  Real Time: 0:00:05.0  MEM: 3069.652M)
**optDesign ... cpu = 0:09:05, real = 0:09:05, mem = 2567.7M, totSessionCpu=3:04:21 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3049.19)
Initializing multi-corner resistance tables ...
Total number of fetched objects 16295
AAE_INFO-618: Total number of nets in the design is 17470,  93.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3066.94 CPU=0:00:10.0 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=3066.94 CPU=0:00:10.9 REAL=0:00:10.0)

------------------------------------------------------ Timing Graph Summary #6 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5        PH8       PH10       PH11   PH16     PH17         View
 TGS1        2445     1e+02          1          0          0          1          1        -        -              -
 TGS2        1663        99          1          1          1          1          1        -        -              -
 TGS3       49001     1e+02          0        1.2          0        1.2        1.2        -    1e+02              -
 TGS6        2853        95       0.91      0.095          0          1          1        -        -              -
 TGS7       50256     1e+02      0.033        1.2      0.033        1.2        1.2        -        -              -
TGS12        1983     1e+02          1          0          0          1          1        -        -              -
TGS15           1     1e+02          0          1          0          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
 TGS2      cs_registers_i/\mcountinhibit_q_reg[0] /CDN (2)
 TGS3      \gen_regfile_ff.register_file_i /FE_OCPC2942_FE_OFN2618_rf_wdata_wb_ecc_15/I (2)
 TGS6      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
 TGS7      \gen_regfile_ff.register_file_i /FE_OCPC2942_FE_OFN2618_rf_wdata_wb_ecc_15/I (2)
TGS12      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
TGS15      core_clock_gate_i/en_latch_reg/D (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:SH, S1:1, S2:1, S3:0.050000, S3_1:0.050000, S13:0, S22:1, S23:1, 
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3074.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 3074.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2998.06)
Glitch Analysis: View ana_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View ana_wc -- Total Number of Nets Analyzed = 16295. 
Total number of fetched objects 16295
AAE_INFO-618: Total number of nets in the design is 17470,  15.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3041.22 CPU=0:00:04.0 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3041.22 CPU=0:00:04.0 REAL=0:00:04.0)

------------------------------------------------------ Timing Graph Summary #7 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1        2445     1e+02          1          0          1          1        -        -              -
 TGS2        1663        99          1          0          1          1        -        -              -
 TGS3       49001        99          0        1.9        1.2        1.2        -    1e+02              -
 TGS6        2853        86          1     0.0033          1          1        -        -              -
 TGS7       50256     1e+02      0.033        1.9        1.2        1.2        -        -              -
TGS12        1983     1e+02          1          0          1          1        -        -              -
TGS15           1     1e+02          0          1          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
 TGS2      cs_registers_i/\mcountinhibit_q_reg[0] /CDN (1)
 TGS3      cs_registers_i/FE_RC_2730_0/ZN (4)
 TGS6      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
 TGS7      cs_registers_i/FE_RC_2730_0/ZN (4)
TGS12      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
TGS15      core_clock_gate_i/en_latch_reg/D (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S2:1, S3:0.050000, S3_1:0.050000, S7:2, S11:1, S13:0, S22:1, S23:1, 
*** Done Building Timing Graph (cpu=0:00:21.2 real=0:00:21.0 totSessionCpu=3:04:42 mem=3049.2M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 ana_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.112  | -0.105  | -0.112  | -0.037  |
|           TNS (ns):| -21.119 | -17.705 | -3.007  | -0.407  |
|    Violating Paths:|   576   |   520   |   34    |   22    |
|          All Paths:|  2196   |  1923   |   64    |  1834   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.235%
       (96.926% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:09:27, real = 0:09:27, mem = 2524.0M, totSessionCpu=3:04:43 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #16 OptimizationRecovery
*** Timing NOT met, worst failing slack is -0.112
*** Check timing (0:00:00.0)
VT info 25.4532963122 14
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:09:27, real = 0:09:27, mem = 2524.0M, totSessionCpu=3:04:43 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=3025.22M, totSessionCpu=3:04:44).
**optDesign ... cpu = 0:09:28, real = 0:09:28, mem = 2524.0M, totSessionCpu=3:04:44 **

Latch borrow mode reset to max_borrow

------------------------------------------------------ Timing Graph Summary #8 --------------------------------------------------------
 TGS:         PH1       PH2        PH3        PH5       PH10       PH11   PH16     PH17         View
 TGS1        2445     1e+02          1          0          1          1        -        -              -
 TGS2        1663        99          1          0          1          1        -        -              -
 TGS3       49001        99          0        1.9        1.2        1.2        -    1e+02              -
 TGS6        2853        86          1     0.0033          1          1        -        -              -
 TGS7       50256     1e+02      0.033        1.9        1.2        1.2        -        -              -
TGS12        1983     1e+02          1          0          1          1        -        -              -
TGS15           1     1e+02          0          1          1          1        -        -              -
---------------------------------------------------------------------------------------------------------------------------------------
 TGS1      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
 TGS2      cs_registers_i/\mcountinhibit_q_reg[0] /CDN (1)
 TGS3      cs_registers_i/FE_RC_2730_0/ZN (4)
 TGS6      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
 TGS7      cs_registers_i/FE_RC_2730_0/ZN (4)
TGS12      \gen_regfile_ff.register_file_i /\rf_reg_q_reg[665] /CP (1)
TGS15      core_clock_gate_i/en_latch_reg/D (1)
---------------------------------------------------------------------------------------------------------------------------------------
HangType: 0
HangType: 1
HangType: 2
HangType: 3
HangType: 4
Hang Scc Info
type:0    0
type:1    0
type:2    0
TGS Settings- S0:S, S1:1, S2:1, S3:0.050000, S3_1:0.050000, S7:2, S13:0, S22:1, S23:1, 
**INFO: flowCheckPoint #17 FinalSummary
Reported timing to dir ./reports/design_ibex_core/routeopt
**optDesign ... cpu = 0:09:31, real = 0:09:31, mem = 2521.6M, totSessionCpu=3:04:47 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3028.03)
Total number of fetched objects 16295
AAE_INFO-618: Total number of nets in the design is 17470,  93.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3043.45 CPU=0:00:09.0 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=3043.45 CPU=0:00:09.7 REAL=0:00:10.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3051.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 3051.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2992.57)
Glitch Analysis: View ana_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View ana_wc -- Total Number of Nets Analyzed = 16295. 
Total number of fetched objects 16295
AAE_INFO-618: Total number of nets in the design is 17470,  7.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3035.73 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3035.73 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:17.1 real=0:00:17.0 totSessionCpu=3:05:07 mem=3043.7M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 ana_wc 
Hold views included:
 ana_wc

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.112  | -0.105  | -0.112  | -0.037  |
|           TNS (ns):| -21.119 | -17.705 | -3.007  | -0.407  |
|    Violating Paths:|   576   |   520   |   34    |   22    |
|          All Paths:|  2196   |  1923   |   64    |  1834   |
+--------------------+---------+---------+---------+---------+
|ana_wc              | -0.112  | -0.105  | -0.112  | -0.037  |
|                    | -21.119 | -17.705 | -3.007  | -0.407  |
|                    |   576   |   520   |   34    |   22    |
|                    |  2196   |  1923   |   64    |  1834   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.152  | -0.045  |  0.169  | -1.152  |
|           TNS (ns):|-786.930 | -0.060  |  0.000  |-786.930 |
|    Violating Paths:|  1529   |    4    |    0    |  1529   |
|          All Paths:|  2096   |  1923   |   64    |  1734   |
+--------------------+---------+---------+---------+---------+
|ana_wc              | -1.152  | -0.045  |  0.169  | -1.152  |
|                    |-786.930 | -0.060  |  0.000  |-786.930 |
|                    |  1529   |    4    |    0    |  1529   |
|                    |  2096   |  1923   |   64    |  1734   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.235%
       (96.926% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:09:57, real = 0:10:00, mem = 2616.1M, totSessionCpu=3:05:13 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:09:57.4/0:10:00.2 (1.0), totSession cpu/real = 3:05:13.3/3:06:03.1 (1.0), mem = 3060.4M
<CMD> saveDesign ./results/design_ibex_core/routeopt/routeopt.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=08/09 22:36:21, mem=2612.4M)
% Begin Save ccopt configuration ... (date=08/09 22:36:21, mem=2612.4M)
% End Save ccopt configuration ... (date=08/09 22:36:21, total cpu=0:00:00.1, real=0:00:01.0, peak res=2612.9M, current mem=2612.9M)
% Begin Save netlist data ... (date=08/09 22:36:22, mem=2612.9M)
Writing Binary DB to ./results/design_ibex_core/routeopt/routeopt.enc.dat/ibex_core.v.bin in single-threaded mode...
% End Save netlist data ... (date=08/09 22:36:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=2612.9M, current mem=2612.9M)
Saving symbol-table file ...
Saving congestion map file ./results/design_ibex_core/routeopt/routeopt.enc.dat/ibex_core.route.congmap.gz ...
% Begin Save AAE data ... (date=08/09 22:36:23, mem=2613.2M)
Saving AAE Data ...
% End Save AAE data ... (date=08/09 22:36:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=2613.2M, current mem=2613.2M)
Saving scheduling_file.cts.1657 in ./results/design_ibex_core/routeopt/routeopt.enc.dat/scheduling_file.cts
Saving preference file ./results/design_ibex_core/routeopt/routeopt.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=08/09 22:36:23, mem=2613.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=08/09 22:36:24, total cpu=0:00:00.1, real=0:00:01.0, peak res=2613.3M, current mem=2613.3M)
Saving PG file ./results/design_ibex_core/routeopt/routeopt.enc.dat/ibex_core.pg.gz, version#2, (Created by Innovus v21.35-s114_1 on Fri Aug  9 22:36:24 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3060.9M) ***
Saving Drc markers ...
... 1 markers are saved ...
... 1 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=08/09 22:36:25, mem=2613.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=08/09 22:36:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=2613.3M, current mem=2613.3M)
% Begin Save routing data ... (date=08/09 22:36:25, mem=2613.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=3060.9M) ***
% End Save routing data ... (date=08/09 22:36:25, total cpu=0:00:00.3, real=0:00:00.0, peak res=2613.4M, current mem=2613.4M)
Saving property file ./results/design_ibex_core/routeopt/routeopt.enc.dat/ibex_core.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=3063.9M) ***
#Saving pin access data to file ./results/design_ibex_core/routeopt/routeopt.enc.dat/ibex_core.apa ...
#
% Begin Save power constraints data ... (date=08/09 22:36:29, mem=2613.4M)
% End Save power constraints data ... (date=08/09 22:36:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=2613.4M, current mem=2613.4M)
default_rc_corner
Generated self-contained design routeopt.enc.dat
#% End save design ... (date=08/09 22:36:29, total cpu=0:00:04.6, real=0:00:08.0, peak res=2613.9M, current mem=2613.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 3060.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 6 Viols.

 Violation Summary By Layer and Type:

	         EOLSpc   MinCut   Totals
	M2            5        0        5
	M5            0        1        1
	Totals        5        1        6

 *** End Verify DRC (CPU: 0:00:11.5  ELAPSED TIME: 12.00  MEM: 256.1M) ***

<CMD> verify_connectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Aug  9 22:36:41 2024

Design Name: ibex_core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (300.0200, 274.9600)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 22:36:41 **** Processed 5000 nets.
**** 22:36:42 **** Processed 10000 nets.
**** 22:36:42 **** Processed 15000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Aug  9 22:36:42 2024
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.5  MEM: 0.000M)

<CMD> timeDesign -postRoute -numPaths 10 -outDir ./reports/design_ibex_core/routeopt -prefix routeopt
*** timeDesign #9 [begin] : totSession cpu/real = 3:05:31.1/3:06:24.3 (1.0), mem = 3317.0M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'ibex_core' of instances=16326 and nets=17470 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ibex_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.125
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.85
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 0.85
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 11 - M11
      Thickness        : 1.45
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_1657_item0110.item.uni-bremen.de_s_ids108_AAEhLp/ibex_core_1657_o4z1RK.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3325.0M)
Extracted 10.0006% (CPU Time= 0:00:00.6  MEM= 3373.0M)
Extracted 20.0007% (CPU Time= 0:00:00.8  MEM= 3373.0M)
Extracted 30.0008% (CPU Time= 0:00:01.0  MEM= 3373.0M)
Extracted 40.0008% (CPU Time= 0:00:01.1  MEM= 3373.0M)
Extracted 50.0009% (CPU Time= 0:00:01.2  MEM= 3373.0M)
Extracted 60.0009% (CPU Time= 0:00:01.5  MEM= 3373.0M)
Extracted 70.001% (CPU Time= 0:00:01.8  MEM= 3373.0M)
Extracted 80.001% (CPU Time= 0:00:02.0  MEM= 3373.0M)
Extracted 90.0011% (CPU Time= 0:00:02.3  MEM= 3373.0M)
Extracted 100% (CPU Time= 0:00:02.8  MEM= 3373.0M)
Number of Extracted Resistors     : 311437
Number of Extracted Ground Cap.   : 304804
Number of Extracted Coupling Cap. : 588840
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3349.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.7  Real Time: 0:00:04.0  MEM: 3349.008M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3329.28)
Initializing multi-corner resistance tables ...
Total number of fetched objects 16295
AAE_INFO-618: Total number of nets in the design is 17470,  93.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3308.88 CPU=0:00:09.9 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=3308.88 CPU=0:00:10.7 REAL=0:00:11.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3316.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 3316.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3014.99)
Glitch Analysis: View ana_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View ana_wc -- Total Number of Nets Analyzed = 16295. 
Total number of fetched objects 16295
AAE_INFO-618: Total number of nets in the design is 17470,  15.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3058.23 CPU=0:00:03.9 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3058.23 CPU=0:00:03.9 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:19.3 real=0:00:19.0 totSessionCpu=3:05:55 mem=3066.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 ana_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.112  | -0.105  | -0.112  | -0.037  |
|           TNS (ns):| -21.119 | -17.705 | -3.007  | -0.407  |
|    Violating Paths:|   576   |   520   |   34    |   22    |
|          All Paths:|  2196   |  1923   |   64    |  1834   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.235%
       (96.926% with Fillers)
------------------------------------------------------------------
Reported timing to dir ./reports/design_ibex_core/routeopt
Total CPU time: 28.29 sec
Total Real time: 31.0 sec
Total Memory Usage: 3033.8125 Mbytes
Reset AAE Options
*** timeDesign #9 [finish] : cpu/real = 0:00:28.3/0:00:31.1 (0.9), totSession cpu/real = 3:05:59.4/3:06:55.4 (1.0), mem = 3033.8M
<CMD> defOut -floorplan -placement -netlist -routing results/design_ibex_core/routeopt/routeopt.def.gz
Writing DEF file 'results/design_ibex_core/routeopt/routeopt.def.gz', current time is Fri Aug  9 22:37:14 2024 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'results/design_ibex_core/routeopt/routeopt.def.gz' is written, current time is Fri Aug  9 22:37:15 2024 ...
<CMD> timeDesign -postRoute -hold -numPaths 10 -outDir ./reports/design_ibex_core/routeopt -prefix routeopt
*** timeDesign #10 [begin] : totSession cpu/real = 3:06:00.1/3:06:56.5 (1.0), mem = 3033.8M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'ibex_core' of instances=16326 and nets=17470 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ibex_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.125
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.85
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 0.85
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 11 - M11
      Thickness        : 1.45
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_1657_item0110.item.uni-bremen.de_s_ids108_AAEhLp/ibex_core_1657_o4z1RK.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3033.8M)
Extracted 10.0006% (CPU Time= 0:00:00.7  MEM= 3093.8M)
Extracted 20.0007% (CPU Time= 0:00:00.9  MEM= 3093.8M)
Extracted 30.0008% (CPU Time= 0:00:01.1  MEM= 3093.8M)
Extracted 40.0008% (CPU Time= 0:00:01.3  MEM= 3093.8M)
Extracted 50.0009% (CPU Time= 0:00:01.4  MEM= 3093.8M)
Extracted 60.0009% (CPU Time= 0:00:01.6  MEM= 3093.8M)
Extracted 70.001% (CPU Time= 0:00:01.9  MEM= 3093.8M)
Extracted 80.001% (CPU Time= 0:00:02.2  MEM= 3093.8M)
Extracted 90.0011% (CPU Time= 0:00:02.5  MEM= 3097.8M)
Extracted 100% (CPU Time= 0:00:03.1  MEM= 3097.8M)
Number of Extracted Resistors     : 311437
Number of Extracted Ground Cap.   : 304804
Number of Extracted Coupling Cap. : 588840
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3074.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.9  Real Time: 0:00:06.0  MEM: 3078.562M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3025.38)
Initializing multi-corner resistance tables ...
Total number of fetched objects 16295
AAE_INFO-618: Total number of nets in the design is 17470,  93.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3052.66 CPU=0:00:10.0 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=3052.66 CPU=0:00:10.9 REAL=0:00:10.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3060.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 3060.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3014.78)
Glitch Analysis: View ana_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View ana_wc -- Total Number of Nets Analyzed = 16295. 
Total number of fetched objects 16295
AAE_INFO-618: Total number of nets in the design is 17470,  7.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3058.95 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3058.95 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:16.9 real=0:00:17.0 totSessionCpu=3:06:23 mem=3066.9M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 ana_wc 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.152  | -0.045  |  0.169  | -1.152  |
|           TNS (ns):|-786.930 | -0.060  |  0.000  |-786.930 |
|    Violating Paths:|  1529   |    4    |    0    |  1529   |
|          All Paths:|  2096   |  1923   |   64    |  1734   |
+--------------------+---------+---------+---------+---------+

Density: 95.235%
       (96.926% with Fillers)
------------------------------------------------------------------
Reported timing to dir ./reports/design_ibex_core/routeopt
Total CPU time: 24.28 sec
Total Real time: 25.0 sec
Total Memory Usage: 2989.210938 Mbytes
Reset AAE Options
*** timeDesign #10 [finish] : cpu/real = 0:00:24.3/0:00:25.2 (1.0), totSession cpu/real = 3:06:24.4/3:07:21.7 (1.0), mem = 2989.2M
<CMD> write_lef_abstract ./results/dummy_ni.lef -stripePin -noCutObs -PGPinLayers M3 -specifyTopLayer M3
<CMD> set_analysis_view -setup {ana_wc} -hold {ana_wc}
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2776):	The via resistance between layers M0 and M1 is not defined in the capacitance table file. The via resistance of 44 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6.7 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6.7 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 6.7 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 6.7 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 6.7 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 6.7 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 6.7 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.27 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M9 and M10 is not defined in the capacitance table file. The via resistance of 0.27 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M10 and M11 is not defined in the capacitance table file. The via resistance of 0.064 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.308 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.278 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.278 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.278 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.278 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.278 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.278 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.278 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.022 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.022 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M11 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: ana_wc
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
Initializing multi-corner resistance tables ...
Reading timing constraints file '/tmp/innovus_temp_1657_item0110.item.uni-bremen.de_s_ids108_AAEhLp/.mmmcabYpLC/modes/mysdc/mysdc.sdc' ...
Current (total cpu=3:06:26, real=3:07:28, peak res=2763.7M, current mem=2429.5M)
ibex_core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2442.6M, current mem=2442.6M)
Current (total cpu=3:06:26, real=3:07:29, peak res=2763.7M, current mem=2442.6M)
Reading latency file '/tmp/innovus_temp_1657_item0110.item.uni-bremen.de_s_ids108_AAEhLp/.mmmcabYpLC/views/ana_wc/latency.sdc' ...
Total number of combinational cells: 1079
Total number of sequential cells: 543
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1BWP12T40M1P BUFFD0BWP12T40M1P BUFFD12BWP12T40M1P BUFFD16BWP12T40M1P BUFFXD0BWP12T40M1P BUFFD2BWP12T40M1P BUFFD3BWP12T40M1P BUFFD4BWP12T40M1P BUFFD6BWP12T40M1P BUFFD8BWP12T40M1P BUFFXD12BWP12T40M1P BUFFXD16BWP12T40M1P CKBD0BWP12T40M1P BUFFXD1BWP12T40M1P BUFFXD2BWP12T40M1P BUFFXD3BWP12T40M1P BUFFXD4BWP12T40M1P BUFFXD6BWP12T40M1P BUFFXD8BWP12T40M1P CKBD12BWP12T40M1P CKBD16BWP12T40M1P CKBD1BWP12T40M1P CKBD2BWP12T40M1P CKBD3BWP12T40M1P CKBD4BWP12T40M1P CKBD6BWP12T40M1P CKBD8BWP12T40M1P DCCKBD12BWP12T40M1P DCCKBD16BWP12T40M1P DCCKBD4BWP12T40M1P DCCKBD8BWP12T40M1P DEL025D1BWP12T40M1P DEL075D1BWP12T40M1P DEL050D1BWP12T40M1P
Total number of usable buffers: 34
List of unusable buffers: BUFFD20BWP12T40M1P BUFFD24BWP12T40M1P CKBD20BWP12T40M1P CKBD24BWP12T40M1P CKBD32BWP12T40M1P DCCKBD20BWP12T40M1P GBUFFD1BWP12T40M1P GBUFFD3BWP12T40M1P GBUFFD2BWP12T40M1P GBUFFD4BWP12T40M1P GBUFFD8BWP12T40M1P
Total number of unusable buffers: 11
List of usable inverters: CKND0BWP12T40M1P CKND12BWP12T40M1P CKND16BWP12T40M1P CKND1BWP12T40M1P CKND2BWP12T40M1P CKND3BWP12T40M1P CKND4BWP12T40M1P CKND6BWP12T40M1P CKND8BWP12T40M1P DCCKND12BWP12T40M1P DCCKND16BWP12T40M1P DCCKND4BWP12T40M1P DCCKND8BWP12T40M1P INVD0BWP12T40M1P INVD12BWP12T40M1P INVD15BWP12T40M1P INVD16BWP12T40M1P INVD18BWP12T40M1P INVD1BWP12T40M1P INVD1P75BWP12T40M1P INVD1P25BWP12T40M1P INVD2BWP12T40M1P INVD2P3BWP12T40M1P INVD3BWP12T40M1P INVD4BWP12T40M1P INVD6BWP12T40M1P INVD8BWP12T40M1P INVD9BWP12T40M1P INVOPTSAD12BWP12T40M1P INVOPTSAD16BWP12T40M1P INVOPTSAD18BWP12T40M1P INVOPTSAD6BWP12T40M1P INVOPTSAD8BWP12T40M1P
Total number of usable inverters: 33
List of unusable inverters: CKND20BWP12T40M1P CKND24BWP12T40M1P CKND32BWP12T40M1P DCCKND20BWP12T40M1P GINVD2BWP12T40M1P GINVD1BWP12T40M1P GINVD4BWP12T40M1P GINVD3BWP12T40M1P GINVD8BWP12T40M1P INVD20BWP12T40M1P INVD21BWP12T40M1P INVD24BWP12T40M1P INVD32BWP12T40M1P INVOPTSAD20BWP12T40M1P INVOPTSAD24BWP12T40M1P
Total number of unusable inverters: 15
List of identified usable delay cells: DEL125D1BWP12T40M1P DEL100D1BWP12T40M1P DEL150D1BWP12T40M1P DEL175D1BWP12T40M1P DEL1D1BWP12T40M1P DEL1P5D1BWP12T40M1P DEL200D1BWP12T40M1P DEL250D1BWP12T40M1P DEL225D1BWP12T40M1P DEL2D1BWP12T40M1P DEL500D1BWP12T40M1P
Total number of identified usable delay cells: 11
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> do_extract_model results/dummy_ni.lib -view ana_wc
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE DB initialization (MEM=3041.21 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ibex_core
# Design Mode: 40nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3060.27)
Total number of fetched objects 16295
AAE_INFO-618: Total number of nets in the design is 17470,  93.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3154.33 CPU=0:00:09.5 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=3098.63 CPU=0:00:10.3 REAL=0:00:11.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3106.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 3106.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3022.63)
Glitch Analysis: View ana_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View ana_wc -- Total Number of Nets Analyzed = 16295. 
Total number of fetched objects 16295
AAE_INFO-618: Total number of nets in the design is 17470,  19.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3063.78 CPU=0:00:04.9 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=3063.78 CPU=0:00:04.9 REAL=0:00:05.0)
Ending "input_glitch_extraction" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2571.0M, current mem=2555.4M)
TAMODEL Cpu User Time =  228.9 sec
TAMODEL Memory Usage  =   49.6 MB
<CMD> zoomBox -25.02500 -59.87500 246.80000 184.06100
<CMD> zoomBox -25.02500 -84.26850 246.80000 159.66750
<CMD> zoomBox -25.02500 -181.84250 246.80000 62.09350
<CMD> zoomBox -10.35550 -162.87850 220.69600 44.46750
<CMD> zoomBox 2.11350 -146.75850 198.50750 29.48550
<CMD> fit
<CMD> uiSetTool copy
<CMD> zoomBox -18.50800 16.49750 318.52750 318.95350
<CMD> zoomBox -18.50800 76.98850 318.52750 379.44450
<CMD> zoomBox -18.50800 137.47950 318.52750 439.93550
<CMD> zoomBox -18.50800 258.46150 318.52750 560.91750
<CMD> zoomBox -18.50800 107.23400 318.52750 409.69000
<CMD> zoomBox -18.50800 76.98850 318.52750 379.44450
<CMD> zoomBox -18.50800 46.74300 318.52750 349.19900
<CMD> zoomBox -18.50800 -43.99350 318.52750 258.46250
<CMD> zoomBox -18.50800 -104.48450 318.52750 197.97150
<CMD> zoomOut
<CMD> zoomIn
<CMD> fit
<CMD> fit
<CMD> selectWire 1.9800 267.3800 298.0400 271.5800 5 VSS
<CMD> deselectAll

*** Memory Usage v#1 (Current mem = 3311.367M, initial mem = 476.043M) ***
*** Message Summary: 174 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=3:14:50, real=3:38:11, mem=3311.4M) ---
