# -*- csr3 -*-
# You must run "csr3 rtl" after editing this file!
---
name: FPA
registers:
  - name: FPA_FPF0_MARKS
    title: FPA's Queue 0 Free Page FIFO Read Write Marks
    address: 0x1180028000000
    bus: RSL
    description: |
      "The high and low watermark register that determines when we write and read free pages from
      L2C
      for Queue 0. The value of FPF_RD and FPF_WR should have at least a 33 difference. Recommend
      value
      is FPF_RD == (FPA_FPF#_SIZE[FPF_SIZ] * .25) and FPF_WR == (FPA_FPF#_SIZE[FPF_SIZ] * .75)"
    fields:
      - name: --
        bits: 63..24
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FPF_WR
        bits: 23..12
        access: R/W
        reset: 0xc4
        typical: 0x0
        description: |
          When the number of free-page-pointers in a
          queue exceeds this value the FPA will write
          32-page-pointers of that queue to DRAM.
          The MAX value for this field should be
          FPA_FPF0_SIZE[FPF_SIZ]-2.

      - name: FPF_RD
        bits: 11..0
        access: R/W
        reset: 0x40
        typical: 0x0
        description: |
          When the number of free-page-pointers in a
          queue drops below this value and there are
          free-page-pointers in DRAM, the FPA will
          read one page (32 pointers) from DRAM.
          This maximum value for this field should be
          FPA_FPF0_SIZE[FPF_SIZ]-34. The min number
          for this would be 16.


  - name: FPA_FPF1_MARKS
    title: FPA's Queue 1 Free Page FIFO Read Write Marks
    address: 0x1180028000008
    bus: RSL
    description: |
      "The high and low watermark register that determines when we write and read free pages from
      L2C
      for Queue 1. The value of FPF_RD and FPF_WR should have at least a 33 difference. Recommend
      value
      is FPF_RD == (FPA_FPF#_SIZE[FPF_SIZ] * .25) and FPF_WR == (FPA_FPF#_SIZE[FPF_SIZ] * .75)"
    fields:
      - name: --
        bits: 63..22
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FPF_WR
        bits: 21..11
        access: R/W
        reset: 0xc4
        typical: 0x0
        description: |
          When the number of free-page-pointers in a
          queue exceeds this value the FPA will write
          32-page-pointers of that queue to DRAM.
          The MAX value for this field should be
          FPA_FPF1_SIZE[FPF_SIZ]-2.

      - name: FPF_RD
        bits: 10..0
        access: R/W
        reset: 0x40
        typical: 0x0
        description: |
          When the number of free-page-pointers in a
          queue drops below this value and there are
          free-page-pointers in DRAM, the FPA will
          read one page (32 pointers) from DRAM.
          This maximum value for this field should be
          FPA_FPF1_SIZE[FPF_SIZ]-34. The min number
          for this would be 16.


  - name: FPA_FPF2_MARKS
    title: FPA's Queue 2 Free Page FIFO Read Write Marks
    address: 0x1180028000010
    bus: RSL
    description: |
      "The high and low watermark register that determines when we write and read free pages from
      L2C
      for Queue 2. The value of FPF_RD and FPF_WR should have at least a 33 difference. Recommend
      value
      is FPF_RD == (FPA_FPF#_SIZE[FPF_SIZ] * .25) and FPF_WR == (FPA_FPF#_SIZE[FPF_SIZ] * .75)"
    fields:
      - name: --
        bits: 63..22
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FPF_WR
        bits: 21..11
        access: R/W
        reset: 0xc4
        typical: 0x0
        description: |
          When the number of free-page-pointers in a
          queue exceeds this value the FPA will write
          32-page-pointers of that queue to DRAM.
          The MAX value for this field should be
          FPA_FPF2_SIZE[FPF_SIZ]-2.

      - name: FPF_RD
        bits: 10..0
        access: R/W
        reset: 0x40
        typical: 0x0
        description: |
          When the number of free-page-pointers in a
          queue drops below this value and there are
          free-page-pointers in DRAM, the FPA will
          read one page (32 pointers) from DRAM.
          This maximum value for this field should be
          FPA_FPF2_SIZE[FPF_SIZ]-34. The min number
          for this would be 16.


  - name: FPA_FPF3_MARKS
    title: FPA's Queue 3 Free Page FIFO Read Write Marks
    address: 0x1180028000018
    bus: RSL
    description: |
      "The high and low watermark register that determines when we write and read free pages from
      L2C
      for Queue 3. The value of FPF_RD and FPF_WR should have at least a 33 difference. Recommend
      value
      is FPF_RD == (FPA_FPF#_SIZE[FPF_SIZ] * .25) and FPF_WR == (FPA_FPF#_SIZE[FPF_SIZ] * .75)"
    fields:
      - name: --
        bits: 63..22
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FPF_WR
        bits: 21..11
        access: R/W
        reset: 0xc4
        typical: 0x0
        description: |
          When the number of free-page-pointers in a
          queue exceeds this value the FPA will write
          32-page-pointers of that queue to DRAM.
          The MAX value for this field should be
          FPA_FPF3_SIZE[FPF_SIZ]-2.

      - name: FPF_RD
        bits: 10..0
        access: R/W
        reset: 0x40
        typical: 0x0
        description: |
          When the number of free-page-pointers in a
          queue drops below this value and there are
          free-page-pointers in DRAM, the FPA will
          read one page (32 pointers) from DRAM.
          This maximum value for this field should be
          FPA_FPF3_SIZE[FPF_SIZ]-34. The min number
          for this would be 16.


  - name: FPA_FPF4_MARKS
    title: FPA's Queue 4 Free Page FIFO Read Write Marks
    address: 0x1180028000020
    bus: RSL
    description: |
      "The high and low watermark register that determines when we write and read free pages from
      L2C
      for Queue 4. The value of FPF_RD and FPF_WR should have at least a 33 difference. Recommend
      value
      is FPF_RD == (FPA_FPF#_SIZE[FPF_SIZ] * .25) and FPF_WR == (FPA_FPF#_SIZE[FPF_SIZ] * .75)"
    fields:
      - name: --
        bits: 63..22
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FPF_WR
        bits: 21..11
        access: R/W
        reset: 0xc4
        typical: 0x0
        description: |
          When the number of free-page-pointers in a
          queue exceeds this value the FPA will write
          32-page-pointers of that queue to DRAM.
          The MAX value for this field should be
          FPA_FPF4_SIZE[FPF_SIZ]-2.

      - name: FPF_RD
        bits: 10..0
        access: R/W
        reset: 0x40
        typical: 0x0
        description: |
          When the number of free-page-pointers in a
          queue drops below this value and there are
          free-page-pointers in DRAM, the FPA will
          read one page (32 pointers) from DRAM.
          This maximum value for this field should be
          FPA_FPF4_SIZE[FPF_SIZ]-34. The min number
          for this would be 16.


  - name: FPA_FPF5_MARKS
    title: FPA's Queue 5 Free Page FIFO Read Write Marks
    address: 0x1180028000028
    bus: RSL
    description: |
      "The high and low watermark register that determines when we write and read free pages from
      L2C
      for Queue 5. The value of FPF_RD and FPF_WR should have at least a 33 difference. Recommend
      value
      is FPF_RD == (FPA_FPF#_SIZE[FPF_SIZ] * .25) and FPF_WR == (FPA_FPF#_SIZE[FPF_SIZ] * .75)"
    fields:
      - name: --
        bits: 63..22
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FPF_WR
        bits: 21..11
        access: R/W
        reset: 0xc4
        typical: 0x0
        description: |
          When the number of free-page-pointers in a
          queue exceeds this value the FPA will write
          32-page-pointers of that queue to DRAM.
          The MAX value for this field should be
          FPA_FPF5_SIZE[FPF_SIZ]-2.

      - name: FPF_RD
        bits: 10..0
        access: R/W
        reset: 0x40
        typical: 0x0
        description: |
          When the number of free-page-pointers in a
          queue drops below this value and there are
          free-page-pointers in DRAM, the FPA will
          read one page (32 pointers) from DRAM.
          This maximum value for this field should be
          FPA_FPF5_SIZE[FPF_SIZ]-34. The min number
          for this would be 16.


  - name: FPA_FPF6_MARKS
    title: FPA's Queue 6 Free Page FIFO Read Write Marks
    address: 0x1180028000030
    bus: RSL
    description: |
      "The high and low watermark register that determines when we write and read free pages from
      L2C
      for Queue 6. The value of FPF_RD and FPF_WR should have at least a 33 difference. Recommend
      value
      is FPF_RD == (FPA_FPF#_SIZE[FPF_SIZ] * .25) and FPF_WR == (FPA_FPF#_SIZE[FPF_SIZ] * .75)"
    fields:
      - name: --
        bits: 63..22
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FPF_WR
        bits: 21..11
        access: R/W
        reset: 0xc4
        typical: 0x0
        description: |
          When the number of free-page-pointers in a
          queue exceeds this value the FPA will write
          32-page-pointers of that queue to DRAM.
          The MAX value for this field should be
          FPA_FPF6_SIZE[FPF_SIZ]-2.

      - name: FPF_RD
        bits: 10..0
        access: R/W
        reset: 0x40
        typical: 0x0
        description: |
          When the number of free-page-pointers in a
          queue drops below this value and there are
          free-page-pointers in DRAM, the FPA will
          read one page (32 pointers) from DRAM.
          This maximum value for this field should be
          FPA_FPF6_SIZE[FPF_SIZ]-34. The min number
          for this would be 16.


  - name: FPA_FPF7_MARKS
    title: FPA's Queue 7 Free Page FIFO Read Write Marks
    address: 0x1180028000038
    bus: RSL
    description: |
      "The high and low watermark register that determines when we write and read free pages from
      L2C
      for Queue 7. The value of FPF_RD and FPF_WR should have at least a 33 difference. Recommend
      value
      is FPF_RD == (FPA_FPF#_SIZE[FPF_SIZ] * .25) and FPF_WR == (FPA_FPF#_SIZE[FPF_SIZ] * .75)"
    fields:
      - name: --
        bits: 63..22
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FPF_WR
        bits: 21..11
        access: R/W
        reset: 0xc4
        typical: 0x0
        description: |
          When the number of free-page-pointers in a
          queue exceeds this value the FPA will write
          32-page-pointers of that queue to DRAM.
          The MAX value for this field should be
          FPA_FPF7_SIZE[FPF_SIZ]-2.

      - name: FPF_RD
        bits: 10..0
        access: R/W
        reset: 0x40
        typical: 0x0
        description: |
          When the number of free-page-pointers in a
          queue drops below this value and there are
          free-page-pointers in DRAM, the FPA will
          read one page (32 pointers) from DRAM.
          This maximum value for this field should be
          FPA_FPF7_SIZE[FPF_SIZ]-34. The min number
          for this would be 16.


  - name: FPA_INT_SUM
    title: FPA's Interrupt Summary Register
    address: 0x1180028000040
    bus: RSL
    description: Contains the different interrupt summary bits of the FPA.
    fields:
      - name: --
        bits: 63..50
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PADDR_E
        bits: 49
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a pointer address does not fall in the
          address range for a pool specified by
          FPA_POOL@_START_ADDR and FPA_POOL@_END_ADDR.

      - name: --
        bits: 48..44
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FREE7
        bits: 43
        access: R/W1C/H
        reset: 0
        typical: 0
        description: When a pointer for POOL7 is freed bit is set.

      - name: FREE6
        bits: 42
        access: R/W1C/H
        reset: 0
        typical: 0
        description: When a pointer for POOL6 is freed bit is set.

      - name: FREE5
        bits: 41
        access: R/W1C/H
        reset: 0
        typical: 0
        description: When a pointer for POOL5 is freed bit is set.

      - name: FREE4
        bits: 40
        access: R/W1C/H
        reset: 0
        typical: 0
        description: When a pointer for POOL4 is freed bit is set.

      - name: FREE3
        bits: 39
        access: R/W1C/H
        reset: 0
        typical: 0
        description: When a pointer for POOL3 is freed bit is set.

      - name: FREE2
        bits: 38
        access: R/W1C/H
        reset: 0
        typical: 0
        description: When a pointer for POOL2 is freed bit is set.

      - name: FREE1
        bits: 37
        access: R/W1C/H
        reset: 0
        typical: 0
        description: When a pointer for POOL1 is freed bit is set.

      - name: FREE0
        bits: 36
        access: R/W1C/H
        reset: 0
        typical: 0
        description: When a pointer for POOL0 is freed bit is set.

      - name: POOL7TH
        bits: 35
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when FPA_QUE7_AVAILABLE is equal to
          FPA_POOL7_THRESHOLD[THRESH] and a pointer is
          allocated or de-allocated.

      - name: POOL6TH
        bits: 34
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when FPA_QUE6_AVAILABLE is equal to
          FPA_POOL6_THRESHOLD[THRESH] and a pointer is
          allocated or de-allocated.

      - name: POOL5TH
        bits: 33
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when FPA_QUE5_AVAILABLE is equal to
          FPA_POOL5_THRESHOLD[THRESH] and a pointer is
          allocated or de-allocated.

      - name: POOL4TH
        bits: 32
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when FPA_QUE4_AVAILABLE is equal to
          FPA_POOL4_THRESHOLD[THRESH] and a pointer is
          allocated or de-allocated.

      - name: POOL3TH
        bits: 31
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when FPA_QUE3_AVAILABLE is equal to
          FPA_POOL3_THRESHOLD[THRESH] and a pointer is
          allocated or de-allocated.

      - name: POOL2TH
        bits: 30
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when FPA_QUE2_AVAILABLE is equal to
          FPA_POOL2_THRESHOLD[THRESH] and a pointer is
          allocated or de-allocated.

      - name: POOL1TH
        bits: 29
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when FPA_QUE1_AVAILABLE is equal to
          FPA_POOL1_THRESHOLD[THRESH] and a pointer is
          allocated or de-allocated.

      - name: POOL0TH
        bits: 28
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when FPA_QUE0_AVAILABLE is equal to
          FPA_POOL`_THRESHOLD[THRESH] and a pointer is
          allocated or de-allocated.

      - name: Q7_PERR
        bits: 27
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 pointer read from the stack in
          the L2C does not have the FPA owner ship bit set.

      - name: Q7_COFF
        bits: 26
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 stack end tag is present and
          the count available is greater than than pointers
          present in the FPA.

      - name: Q7_UND
        bits: 25
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 page count available goes
          negative.

      - name: Q6_PERR
        bits: 24
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 pointer read from the stack in
          the L2C does not have the FPA owner ship bit set.

      - name: Q6_COFF
        bits: 23
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 stack end tag is present and
          the count available is greater than than pointers
          present in the FPA.

      - name: Q6_UND
        bits: 22
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 page count available goes
          negative.

      - name: Q5_PERR
        bits: 21
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 pointer read from the stack in
          the L2C does not have the FPA owner ship bit set.

      - name: Q5_COFF
        bits: 20
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 stack end tag is present and
          the count available is greater than than pointers
          present in the FPA.

      - name: Q5_UND
        bits: 19
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 page count available goes
          negative.

      - name: Q4_PERR
        bits: 18
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 pointer read from the stack in
          the L2C does not have the FPA owner ship bit set.

      - name: Q4_COFF
        bits: 17
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 stack end tag is present and
          the count available is greater than than pointers
          present in the FPA.

      - name: Q4_UND
        bits: 16
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 page count available goes
          negative.

      - name: Q3_PERR
        bits: 15
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 pointer read from the stack in
          the L2C does not have the FPA owner ship bit set.

      - name: Q3_COFF
        bits: 14
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 stack end tag is present and
          the count available is greater than than pointers
          present in the FPA.

      - name: Q3_UND
        bits: 13
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 page count available goes
          negative.

      - name: Q2_PERR
        bits: 12
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 pointer read from the stack in
          the L2C does not have the FPA owner ship bit set.

      - name: Q2_COFF
        bits: 11
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 stack end tag is present and
          the count available is greater than than pointers
          present in the FPA.

      - name: Q2_UND
        bits: 10
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 page count available goes
          negative.

      - name: Q1_PERR
        bits: 9
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 pointer read from the stack in
          the L2C does not have the FPA owner ship bit set.

      - name: Q1_COFF
        bits: 8
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 stack end tag is present and
          the count available is greater than pointers
          present in the FPA.

      - name: Q1_UND
        bits: 7
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 page count available goes
          negative.

      - name: Q0_PERR
        bits: 6
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 pointer read from the stack in
          the L2C does not have the FPA owner ship bit set.

      - name: Q0_COFF
        bits: 5
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 stack end tag is present and
          the count available is greater than pointers
          present in the FPA.

      - name: Q0_UND
        bits: 4
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Set when a Queue0 page count available goes
          negative.

      - name: FED1_DBE
        bits: 3
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Set when a Double Bit Error is detected in FPF1.

      - name: FED1_SBE
        bits: 2
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Set when a Single Bit Error is detected in FPF1.

      - name: FED0_DBE
        bits: 1
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Set when a Double Bit Error is detected in FPF0.

      - name: FED0_SBE
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Set when a Single Bit Error is detected in FPF0.


  - name: FPA_INT_ENB
    title: FPA's Interrupt Enable
    address: 0x1180028000048
    bus: RSL
    description: The FPA's interrupt enable register.
    fields:
      - name: --
        bits: 63..50
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PADDR_E
        bits: 49
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 49 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: RES_44
        bits: 48..44
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: FREE7
        bits: 43
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 43 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: FREE6
        bits: 42
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 42 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: FREE5
        bits: 41
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 41 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: FREE4
        bits: 40
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 40 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: FREE3
        bits: 39
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 39 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: FREE2
        bits: 38
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 38 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: FREE1
        bits: 37
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 37 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: FREE0
        bits: 36
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 36 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: POOL7TH
        bits: 35
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 35 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: POOL6TH
        bits: 34
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 34 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: POOL5TH
        bits: 33
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 33 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: POOL4TH
        bits: 32
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 32 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: POOL3TH
        bits: 31
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 31 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: POOL2TH
        bits: 30
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 30 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: POOL1TH
        bits: 29
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 29 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: POOL0TH
        bits: 28
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 28 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q7_PERR
        bits: 27
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 27 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q7_COFF
        bits: 26
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 26 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q7_UND
        bits: 25
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 25 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q6_PERR
        bits: 24
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 24 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q6_COFF
        bits: 23
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 23 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q6_UND
        bits: 22
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 22 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q5_PERR
        bits: 21
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 21 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q5_COFF
        bits: 20
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 20 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q5_UND
        bits: 19
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 19 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q4_PERR
        bits: 18
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 18 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q4_COFF
        bits: 17
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 17 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q4_UND
        bits: 16
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 16 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q3_PERR
        bits: 15
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 15 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q3_COFF
        bits: 14
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 14 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q3_UND
        bits: 13
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 13 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q2_PERR
        bits: 12
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 12 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q2_COFF
        bits: 11
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 11 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q2_UND
        bits: 10
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 10 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q1_PERR
        bits: 9
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 9 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q1_COFF
        bits: 8
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 8 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q1_UND
        bits: 7
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 7 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q0_PERR
        bits: 6
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 6 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q0_COFF
        bits: 5
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 5 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: Q0_UND
        bits: 4
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 4 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: FED1_DBE
        bits: 3
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 3 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: FED1_SBE
        bits: 2
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 2 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: FED0_DBE
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 1 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.

      - name: FED0_SBE
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 0 of the FPA_INT_SUM
          register is asserted the FPA will assert an
          interrupt.


  - name: FPA_CTL_STATUS
    title: FPA's Control/Status Register
    address: 0x1180028000050
    bus: RSL
    description: The FPA's interrupt enable register.
    fields:
      - name: --
        bits: 63..21
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FREE_EN
        bits: 20
        access: R/W
        reset: 0
        typical: 0
        description: Enables the setting of the INT_SUM_[FREE*] bits.

      - name: RET_OFF
        bits: 19
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set NCB devices returning pointer will be
          stalled.

      - name: REQ_OFF
        bits: 18
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set NCB devices requesting pointers will be
          stalled.

      - name: RESET
        bits: 17
        access: R/W
        reset: 0
        typical: 0
        description: When set causes a reset of the FPA with the

      - name: USE_LDT
        bits: 16
        access: R/W
        reset: 0
        typical: 0
        description: |
          When clear '0' the FPA will use LDT to load
          pointers from the L2C.

      - name: USE_STT
        bits: 15
        access: R/W
        reset: 0
        typical: 0
        description: |
          When clear '0' the FPA will use STT to store
          pointers to the L2C.

      - name: ENB
        bits: 14
        access: R/W
        reset: 0
        typical: 0
        description: |
          Must be set to 1 AFTER writing all config registers
          and 10 cycles have past. If any of the config
          register are written after writing this bit the
          FPA may begin to operate incorrectly.

      - name: MEM1_ERR
        bits: 13..7
        access: R/W
        reset: 0x0
        typical: 0x0
        description: |
          Causes a flip of the ECC bit associated 38:32
          respective to bit 6:0 of this field, for FPF
          FIFO 1.

      - name: MEM0_ERR
        bits: 6..0
        access: R/W
        reset: 0x0
        typical: 0x0
        description: |
          Causes a flip of the ECC bit associated 38:32
          respective to bit 6:0 of this field, for FPF
          FIFO 0.


  - name: FPA_FPF0_SIZE
    title: FPA's Queue 0 Free Page FIFO Size
    address: 0x1180028000058
    bus: RSL
    description: |
      "The number of page pointers that will be kept local to the FPA for this Queue. FPA Queues are
      assigned in order from Queue 0 to Queue 7, though only Queue 0 through Queue x can be used.
      The sum of the 8 (0-7) FPA_FPF#_SIZE registers must be limited to 2048."
    fields:
      - name: --
        bits: 63..12
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FPF_SIZ
        bits: 11..0
        access: R/W/H
        reset: 0x100
        typical: 0x0
        description: |
          "The number of entries assigned in the FPA FIFO
          (used to hold page-pointers) for this Queue.
          The value of this register must divisable by 2,
          and the FPA will ignore bit [0] of this register.
          The total of the FPF_SIZ field of the 8 (0-7)
          FPA_FPF#_SIZE registers must not exceed 2048.
          After writing this field the FPA will need 10
          core clock cycles to be ready for operation. The
          assignment of location in the FPA FIFO must
          start with Queue 0, then 1, 2, etc.
          The number of useable entries will be FPF_SIZ-2."


  - name: FPA_FPF(1..7)_SIZE
    address: 0x1180028000058 + a*0x8
    bus: RSL
    description: |
      "FPA_FPF@_SIZE = FPA's Queue 1-7 Free Page FIFO Size
      The number of page pointers that will be kept local to the FPA for this Queue. FPA Queues are
      assigned in order from Queue 0 to Queue 7, though only Queue 0 through Queue x can be used.
      The sum of the 8 (0-7) FPA_FPF#_SIZE registers must be limited to 2048."
    attributes:
      exempt_natural_alignment: "a"
    fields:
      - name: --
        bits: 63..11
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FPF_SIZ
        bits: 10..0
        access: R/W/H
        reset: 0x100
        typical: 0x0
        description: |
          "The number of entries assigned in the FPA FIFO
          (used to hold page-pointers) for this Queue.
          The value of this register must divisable by 2,
          and the FPA will ignore bit [0] of this register.
          The total of the FPF_SIZ field of the 8 (0-7)
          FPA_FPF#_SIZE registers must not exceed 2048.
          After writing this field the FPA will need 10
          core clock cycles to be ready for operation. The
          assignment of location in the FPA FIFO must
          start with Queue 0, then 1, 2, etc.
          The number of useable entries will be FPF_SIZ-2."


  - name: FPA_QUE(0..7)_AVAILABLE
    address: 0x1180028000098 + a*0x8
    bus: RSL
    description: |
      FPA_QUE@_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register
      The number of page pointers that are available in the FPA and local DRAM.
    attributes:
      exempt_natural_alignment: "a"
    fields:
      - name: --
        bits: 63..29
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: QUE_SIZ
        bits: 28..0
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: The number of free pages available in this Queue.


  - name: FPA_BIST_STATUS
    title: BIST Status of FPA Memories
    address: 0x11800280000E8
    bus: RSL
    description: The result of the BIST run on the FPA memories.
    fields:
      - name: --
        bits: 63..5
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FRD
        bits: 4
        access: RO
        reset: 0
        typical: 0
        description: fpa_frd  memory bist status.

      - name: FPF0
        bits: 3
        access: RO
        reset: 0
        typical: 0
        description: fpa_fpf0 memory bist status.

      - name: FPF1
        bits: 2
        access: RO
        reset: 0
        typical: 0
        description: fpa_fpf1 memory bist status.

      - name: FFR
        bits: 1
        access: RO
        reset: 0
        typical: 0
        description: fpa_ffr  memory bist status.

      - name: FDR
        bits: 0
        access: RO
        reset: 0
        typical: 0
        description: fpa_fdr  memory bist status.


  - name: FPA_QUE0_PAGE_INDEX
    title: FPA's Queue0 Page Index
    address: 0x11800280000F0
    bus: RSL
    description: |
      The present index page for queue 0 of the FPA.
      This number reflects the number of pages of pointers that have been written to memory
      for this queue.
    fields:
      - name: --
        bits: 63..25
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PG_NUM
        bits: 24..0
        access: RO/H
        reset: 0x0
        typical: --
        description: Page number.


  - name: FPA_QUE1_PAGE_INDEX
    title: FPA's Queue1 Page Index
    address: 0x11800280000F8
    bus: RSL
    description: |
      The present index page for queue 1 of the FPA.
      This number reflects the number of pages of pointers that have been written to memory
      for this queue.
    fields:
      - name: --
        bits: 63..25
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PG_NUM
        bits: 24..0
        access: RO/H
        reset: 0x0
        typical: --
        description: Page number.


  - name: FPA_QUE2_PAGE_INDEX
    title: FPA's Queue2 Page Index
    address: 0x1180028000100
    bus: RSL
    description: |
      The present index page for queue 2 of the FPA.
      This number reflects the number of pages of pointers that have been written to memory
      for this queue.
    fields:
      - name: --
        bits: 63..25
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PG_NUM
        bits: 24..0
        access: RO/H
        reset: 0x0
        typical: --
        description: Page number.


  - name: FPA_QUE3_PAGE_INDEX
    title: FPA's Queue3 Page Index
    address: 0x1180028000108
    bus: RSL
    description: |
      The present index page for queue 3 of the FPA.
      This number reflects the number of pages of pointers that have been written to memory
      for this queue.
    fields:
      - name: --
        bits: 63..25
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PG_NUM
        bits: 24..0
        access: RO/H
        reset: 0x0
        typical: --
        description: Page number.


  - name: FPA_QUE4_PAGE_INDEX
    title: FPA's Queue4 Page Index
    address: 0x1180028000110
    bus: RSL
    description: |
      The present index page for queue 4 of the FPA.
      This number reflects the number of pages of pointers that have been written to memory
      for this queue.
    fields:
      - name: --
        bits: 63..25
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PG_NUM
        bits: 24..0
        access: RO/H
        reset: 0x0
        typical: --
        description: Page number.


  - name: FPA_QUE5_PAGE_INDEX
    title: FPA's Queue5 Page Index
    address: 0x1180028000118
    bus: RSL
    description: |
      The present index page for queue 5 of the FPA.
      This number reflects the number of pages of pointers that have been written to memory
      for this queue.
    fields:
      - name: --
        bits: 63..25
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PG_NUM
        bits: 24..0
        access: RO/H
        reset: 0x0
        typical: --
        description: Page number.


  - name: FPA_QUE6_PAGE_INDEX
    title: FPA's Queue6 Page Index
    address: 0x1180028000120
    bus: RSL
    description: |
      The present index page for queue 6 of the FPA.
      This number reflects the number of pages of pointers that have been written to memory
      for this queue.
    fields:
      - name: --
        bits: 63..25
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PG_NUM
        bits: 24..0
        access: RO/H
        reset: 0x0
        typical: --
        description: Page number.


  - name: FPA_QUE7_PAGE_INDEX
    title: FPA's Queue7 Page Index
    address: 0x1180028000128
    bus: RSL
    description: |
      The present index page for queue 7 of the FPA.
      This number reflects the number of pages of pointers that have been written to memory
      for this queue.
    fields:
      - name: --
        bits: 63..25
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PG_NUM
        bits: 24..0
        access: RO/H
        reset: 0x0
        typical: --
        description: Page number.


  - name: FPA_QUE_EXP
    title: "FPA's Queue# Expected Page Index"
    address: 0x1180028000130
    bus: RSL
    description: |
      "When a INT_SUM[PERR#] occurs this will be latched with the expected value.
      This is latched on the first error and will not latch again unitl all errors are cleared."
    fields:
      - name: --
        bits: 63..32
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: --
        bits: 31..29
        access: RO/H
        reset: 0x0
        typical: 0x7
        description: Resered.

      - name: EXP_QUE
        bits: 28..26
        access: RO/H
        reset: 0x0
        typical: --
        description: Expected fpa-queue-number read from memory.

      - name: EXP_INDX
        bits: 25..0
        access: RO/H
        reset: 0x0
        typical: --
        description: Expected page number read from memory.


  - name: FPA_QUE_ACT
    title: "FPA's Queue# Actual Page Index"
    address: 0x1180028000138
    bus: RSL
    description: |
      "When a INT_SUM[PERR#] occurs this will be latched with the value read from L2C.
      This is latched on the first error and will not latch again unitl all errors are cleared."
    fields:
      - name: --
        bits: 63..32
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: --
        bits: 31..29
        access: RO/H
        reset: 0x0
        typical: 0x7
        description: Resered.

      - name: ACT_QUE
        bits: 28..26
        access: RO/H
        reset: 0x0
        typical: --
        description: FPA-queue-number read from memory.

      - name: ACT_INDX
        bits: 25..0
        access: RO/H
        reset: 0x0
        typical: --
        description: Page number read from memory.


  - name: FPA_POOL(0..7)_THRESHOLD
    address: 0x1180028000140 + a*0x8
    bus: RSL
    description: |
      FPA_POOL@_THRESHOLD = FPA's Pool 0-7 Threshold
      When the value of FPA_QUE@_AVAILABLE is equal to FPA_POOL@_THRESHOLD[THRESH] when a pointer is
      allocated
      or deallocated, set interrupt FPA_INT_SUM[POOL@TH].
    fields:
      - name: --
        bits: 63..29
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: THRESH
        bits: 28..0
        access: R/W/H
        reset: 0x1fffffff
        typical: 0x0
        description: The Threshold.


  - name: FPA_POOL(0..7)_START_ADDR
    address: 0x1180028000258 + a*0x8
    bus: RSL
    description: |
      FPA_POOL@_START_ADDR = FPA's Pool-@ Starting Addres
      Pointers sent to this pool must be equal to or greater than this address.
    attributes:
      exempt_natural_alignment: "a"
    fields:
      - name: --
        bits: 63..33
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: ADDR
        bits: 32..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Address<39:7>.


  - name: FPA_POOL(0..7)_END_ADDR
    address: 0x1180028000358 + a*0x8
    bus: RSL
    description: |
      FPA_POOL@_END_ADDR = FPA's Pool-@ Ending Addres
      Pointers sent to this pool must be equal to or less than this address.
    attributes:
      exempt_natural_alignment: "a"
    fields:
      - name: --
        bits: 63..33
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: ADDR
        bits: 32..0
        access: R/W
        reset: 0x1ffffffff
        typical: --
        description: |
          Address<39:7>.


  - name: FPA_ADDR_RANGE_ERROR
    title: FPA's Pool Address Range Error Information
    address: 0x1180028000458
    bus: RSL
    description: |
      When an address is sent to a pool that does not fall in the start and end address spcified by
      FPA_POOL@_START_ADDR and FPA_POOL@_END_ADDR the information related to the failure is captured
      here.
      In addition FPA_INT_SUM[PADDR_E] will be set and this register will not be updated again till
      FPA_INT_SUM[PADDR_E] is cleared.
    fields:
      - name: --
        bits: 63..38
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: POOL
        bits: 37..33
        access: RO/H
        reset: 0x0
        typical: --
        description: Pool address sent to.

      - name: ADDR
        bits: 32..0
        access: RO/H
        reset: 0x0
        typical: --
        description: Failing address.


  - name: FPA_PACKET_THRESHOLD
    title: FPA's Packet Threshold
    address: 0x1180028000460
    bus: RSL
    description: |
      When the value of FPA_QUE0_AVAILABLE[QUE_SIZ] is Less than the value of this register a low
      pool count signal is sent to the
      PCIe packet instruction engine (to make it stop reading instructions) and to the Packet-
      Arbiter informing it to not give grants
      to packets MAC with the exception of the PCIe MAC.
    fields:
      - name: --
        bits: 63..32
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: THRESH
        bits: 31..0
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: Packet Threshold.


  - name: FPA_WQE_THRESHOLD
    title: FPA's WQE Threshold
    address: 0x1180028000468
    bus: RSL
    description: |
      "When the value of FPA_QUE#_AVAILABLE[QUE_SIZ] (# is determined by the value of
      IPD_WQE_FPA_QUEUE) is Less than the value of this
      register a low pool count signal is sent to the PCIe packet instruction engine (to make it
      stop reading instructions) and to the
      Packet-Arbiter informing it to not give grants to packets MAC with the exception of the PCIe
      MAC."
    fields:
      - name: --
        bits: 63..32
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: THRESH
        bits: 31..0
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: WQE Threshold.



