#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 17 10:47:39 2023
# Process ID: 24660
# Current directory: E:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.runs/uart_bmpg_synth_1
# Command line: vivado.exe -log uart_bmpg.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_bmpg.tcl
# Log file: E:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.runs/uart_bmpg_synth_1/uart_bmpg.vds
# Journal file: E:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.runs/uart_bmpg_synth_1\vivado.jou
#-----------------------------------------------------------
source uart_bmpg.tcl -notrace
Command: synth_design -top uart_bmpg -part xc7a100tfgg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
CRITICAL WARNING: [filemgmt 20-1741] File 'uart_bmpg.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* uart_bmpg (e:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/ip/uart_bmpg/uart_bmpg.v)
* uart_bmpg (e:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/ip/uart_bmpg/synth/uart_bmpg.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 53548 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module uart_bmpg [e:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/ip/uart_bmpg/synth/uart_bmpg.v:56]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 352.254 ; gain = 112.930
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart_bmpg' [e:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/ip/uart_bmpg/synth/uart_bmpg.v:56]
INFO: [Synth 8-638] synthesizing module 'upg' [e:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/ip/uart_bmpg/upg.v:23]
ERROR: [Synth 8-316] illegal module recursion detected [e:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/ip/uart_bmpg/upg.v:37]
ERROR: [Synth 8-285] failed synthesizing module 'upg' [e:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/ip/uart_bmpg/upg.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'uart_bmpg' [e:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/ip/uart_bmpg/synth/uart_bmpg.v:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 382.652 ; gain = 143.328
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 0 Warnings, 2 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed May 17 10:47:51 2023...
