// -------------------------------------------------------------
// 
// File Name: F:\FileFolder\DVB\dvbs2_tx_new\hdlsrc\dvbs2hdlTransmitter\DVB_S2_HDL_Transmitter_tc.v
// Created: 2024-01-10 13:49:57
// 
// Generated by MATLAB 23.2, HDL Coder 23.2, and Simulink 23.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: DVB_S2_HDL_Transmitter_tc
// Source Path: DVB_S2_HDL_Transmitter_tc
// Hierarchy Level: 1
// 
// Master clock enable input: clk_enable
// 
// enb         : identical to clk_enable
// enb_1_1_1   : identical to clk_enable
// enb_1_2_0   : 2x slower than clk with last phase
// enb_1_2_1   : 2x slower than clk with phase 1
// enb_1_8_0   : 8x slower than clk with last phase
// enb_1_8_1   : 8x slower than clk with phase 1
// enb_1_16_0  : 16x slower than clk with last phase
// enb_1_16_1  : 16x slower than clk with phase 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module DVB_S2_HDL_Transmitter_tc
          (clk,
           reset,
           clk_enable,
           enb,
           enb_1_1_1,
           enb_1_2_0,
           enb_1_2_1,
           enb_1_8_0,
           enb_1_8_1,
           enb_1_16_0,
           enb_1_16_1);


  input   clk;
  input   reset;
  input   clk_enable;
  output  enb;
  output  enb_1_1_1;
  output  enb_1_2_0;
  output  enb_1_2_1;
  output  enb_1_8_0;
  output  enb_1_8_1;
  output  enb_1_16_0;
  output  enb_1_16_1;


  reg  count2;  // ufix1
  wire comp_0_tmp;
  wire phase_0_tmp;
  reg  phase_0;
  wire enb_1_2_0_1;
  wire comp_1_tmp;
  wire phase_1_tmp;
  reg  phase_1;
  wire enb_1_2_1_1;
  reg [2:0] count8;  // ufix3
  wire comp_0_tmp_1;
  wire phase_0_tmp_1;
  reg  phase_0_1;
  wire enb_1_8_0_1;
  wire comp_1_tmp_1;
  wire phase_1_tmp_1;
  reg  phase_1_1;
  wire enb_1_8_1_1;
  reg [3:0] count16;  // ufix4
  wire comp_0_tmp_2;
  wire phase_0_tmp_2;
  reg  phase_0_2;
  wire enb_1_16_0_1;
  wire comp_1_tmp_2;
  wire phase_1_tmp_2;
  reg  phase_1_2;
  wire enb_1_16_1_1;


  assign enb = clk_enable;

  assign enb_1_1_1 = clk_enable;

  // Count limited, Unsigned Counter
  //  initial value   = 1
  //  step value      = 1
  //  count to value  = 1
  always @(posedge clk or posedge reset)
    begin : counter_2_process
      if (reset == 1'b1) begin
        count2 <= 1'b1;
      end
      else begin
        if (clk_enable) begin
          count2 <=  ~ count2;
        end
      end
    end



  assign comp_0_tmp = count2 == 1'b1;



  assign phase_0_tmp = comp_0_tmp & clk_enable;



  always @(posedge clk or posedge reset)
    begin : phase_delay_process
      if (reset == 1'b1) begin
        phase_0 <= 1'b0;
      end
      else begin
        if (clk_enable) begin
          phase_0 <= phase_0_tmp;
        end
      end
    end



  assign enb_1_2_0_1 = phase_0 & clk_enable;



  assign enb_1_2_0 = enb_1_2_0_1;

  assign comp_1_tmp = count2 == 1'b0;



  assign phase_1_tmp = comp_1_tmp & clk_enable;



  always @(posedge clk or posedge reset)
    begin : phase_delay_1_process
      if (reset == 1'b1) begin
        phase_1 <= 1'b1;
      end
      else begin
        if (clk_enable) begin
          phase_1 <= phase_1_tmp;
        end
      end
    end



  assign enb_1_2_1_1 = phase_1 & clk_enable;



  assign enb_1_2_1 = enb_1_2_1_1;

  // Count limited, Unsigned Counter
  //  initial value   = 1
  //  step value      = 1
  //  count to value  = 7
  always @(posedge clk or posedge reset)
    begin : counter_8_process
      if (reset == 1'b1) begin
        count8 <= 3'b001;
      end
      else begin
        if (clk_enable) begin
          count8 <= count8 + 3'b001;
        end
      end
    end



  assign comp_0_tmp_1 = count8 == 3'b111;



  assign phase_0_tmp_1 = comp_0_tmp_1 & clk_enable;



  always @(posedge clk or posedge reset)
    begin : phase_delay_2_process
      if (reset == 1'b1) begin
        phase_0_1 <= 1'b0;
      end
      else begin
        if (clk_enable) begin
          phase_0_1 <= phase_0_tmp_1;
        end
      end
    end



  assign enb_1_8_0_1 = phase_0_1 & clk_enable;



  assign enb_1_8_0 = enb_1_8_0_1;

  assign comp_1_tmp_1 = count8 == 3'b000;



  assign phase_1_tmp_1 = comp_1_tmp_1 & clk_enable;



  always @(posedge clk or posedge reset)
    begin : phase_delay_3_process
      if (reset == 1'b1) begin
        phase_1_1 <= 1'b1;
      end
      else begin
        if (clk_enable) begin
          phase_1_1 <= phase_1_tmp_1;
        end
      end
    end



  assign enb_1_8_1_1 = phase_1_1 & clk_enable;



  assign enb_1_8_1 = enb_1_8_1_1;

  // Count limited, Unsigned Counter
  //  initial value   = 1
  //  step value      = 1
  //  count to value  = 15
  always @(posedge clk or posedge reset)
    begin : counter_16_process
      if (reset == 1'b1) begin
        count16 <= 4'b0001;
      end
      else begin
        if (clk_enable) begin
          count16 <= count16 + 4'b0001;
        end
      end
    end



  assign comp_0_tmp_2 = count16 == 4'b1111;



  assign phase_0_tmp_2 = comp_0_tmp_2 & clk_enable;



  always @(posedge clk or posedge reset)
    begin : phase_delay_4_process
      if (reset == 1'b1) begin
        phase_0_2 <= 1'b0;
      end
      else begin
        if (clk_enable) begin
          phase_0_2 <= phase_0_tmp_2;
        end
      end
    end



  assign enb_1_16_0_1 = phase_0_2 & clk_enable;



  assign enb_1_16_0 = enb_1_16_0_1;

  assign comp_1_tmp_2 = count16 == 4'b0000;



  assign phase_1_tmp_2 = comp_1_tmp_2 & clk_enable;



  always @(posedge clk or posedge reset)
    begin : phase_delay_5_process
      if (reset == 1'b1) begin
        phase_1_2 <= 1'b1;
      end
      else begin
        if (clk_enable) begin
          phase_1_2 <= phase_1_tmp_2;
        end
      end
    end



  assign enb_1_16_1_1 = phase_1_2 & clk_enable;



  assign enb_1_16_1 = enb_1_16_1_1;

endmodule  // DVB_S2_HDL_Transmitter_tc

