Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Sun Oct 25 00:06:21 2020
| Host         : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
| Design       : top
| Device       : xczu28drffvg1517-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  |  8923 |     0 |    425280 |  2.10 |
|   LUT as Logic             |  8315 |     0 |    425280 |  1.96 |
|   LUT as Memory            |   608 |     0 |    213600 |  0.28 |
|     LUT as Distributed RAM |    96 |     0 |           |       |
|     LUT as Shift Register  |   512 |     0 |           |       |
| CLB Registers              | 14857 |     4 |    850560 |  1.75 |
|   Register as Flip Flop    | 14857 |     4 |    850560 |  1.75 |
|   Register as Latch        |     0 |     0 |    850560 |  0.00 |
| CARRY8                     |   190 |     0 |     53160 |  0.36 |
| F7 Muxes                   |   122 |     0 |    212640 |  0.06 |
| F8 Muxes                   |     0 |     0 |    106320 |  0.00 |
| F9 Muxes                   |     0 |     0 |     53160 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 141   |          Yes |           - |          Set |
| 2365  |          Yes |           - |        Reset |
| 676   |          Yes |         Set |            - |
| 11675 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  144 |     0 |      1080 | 13.33 |
|   RAMB36/FIFO*    |  144 |     0 |      1080 | 13.33 |
|     RAMB36E2 only |  144 |       |           |       |
|   RAMB18          |    0 |     0 |      2160 |  0.00 |
| URAM              |    0 |     0 |        80 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      4272 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    6 |     0 |       347 |  1.73 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    9 |     0 |       696 |  1.29 |
|   BUFGCE             |    5 |     0 |       216 |  2.31 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    4 |     0 |       312 |  1.28 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |         8 | 12.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         2 |  0.00 |
| FE              |    0 |     0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    2 |     0 |        16 | 12.50 |
| GTYE4_COMMON    |    1 |     0 |         4 | 25.00 |
| HSADC           |    0 |     0 |         4 |  0.00 |
| HSDAC           |    0 |     0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |         2 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 11675 |            Register |
| LUT6          |  3569 |                 CLB |
| FDCE          |  2365 |            Register |
| LUT5          |  1750 |                 CLB |
| LUT2          |  1466 |                 CLB |
| LUT3          |  1281 |                 CLB |
| LUT4          |  1258 |                 CLB |
| FDSE          |   676 |            Register |
| LUT1          |   597 |                 CLB |
| SRL16E        |   512 |                 CLB |
| CARRY8        |   190 |                 CLB |
| RAMD32        |   144 |                 CLB |
| RAMB36E2      |   144 |           Block Ram |
| FDPE          |   141 |            Register |
| MUXF7         |   122 |                 CLB |
| RAMS32        |    48 |                 CLB |
| BUFGCE        |     5 |               Clock |
| OBUF          |     4 |                 I/O |
| BUFG_GT_SYNC  |     4 |               Clock |
| BUFG_GT       |     4 |               Clock |
| GTYE4_CHANNEL |     2 |            Advanced |
| MMCME4_ADV    |     1 |               Clock |
| IBUFDS_GTE4   |     1 |                 I/O |
| IBUFCTRL      |     1 |              Others |
| GTYE4_COMMON  |     1 |            Advanced |
| DIFFINBUF     |     1 |                 I/O |
+---------------+-------+---------------------+


9. Black Boxes
--------------

+-----------------------------------------------+------+
|                    Ref Name                   | Used |
+-----------------------------------------------+------+
| zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i2 |    5 |
| zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i1 |    4 |
| tx_fifo_ext                                   |    4 |
| cpu_buffer                                    |    4 |
| zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i0 |    3 |
| tx_packet_fifo                                |    2 |
| tx_packet_ctrl_fifo                           |    2 |
| rx_packet_fifo_bram                           |    2 |
| rx_packet_ctrl_fifo                           |    2 |
| arp_cache                                     |    2 |
| zcu111_zynq_ultra_ps_e_0_0                    |    1 |
| zcu111_xbar_0                                 |    1 |
| zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i5 |    1 |
| zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i4 |    1 |
| zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i3 |    1 |
| zcu111_proc_sys_reset_0_0                     |    1 |
| zcu111_axi_protocol_convert_2_0               |    1 |
| zcu111_axi_protocol_convert_1_0               |    1 |
| zcu111_auto_ds_1                              |    1 |
| zcu111_auto_ds_0                              |    1 |
+-----------------------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


