

================================================================
== Vitis HLS Report for 'fir_filter'
================================================================
* Date:           Sat Sep 27 19:03:48 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        filter
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.860 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      285|      285|  2.850 us|  2.850 us|  286|  286|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_loc29 = alloca i64 1"   --->   Operation 6 'alloca' 'p_loc29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_loc28 = alloca i64 1"   --->   Operation 7 'alloca' 'p_loc28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_loc27 = alloca i64 1"   --->   Operation 8 'alloca' 'p_loc27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_loc26 = alloca i64 1"   --->   Operation 9 'alloca' 'p_loc26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_loc25 = alloca i64 1"   --->   Operation 10 'alloca' 'p_loc25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_loc24 = alloca i64 1"   --->   Operation 11 'alloca' 'p_loc24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_loc23 = alloca i64 1"   --->   Operation 12 'alloca' 'p_loc23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_loc22 = alloca i64 1"   --->   Operation 13 'alloca' 'p_loc22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_loc21 = alloca i64 1"   --->   Operation 14 'alloca' 'p_loc21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_loc20 = alloca i64 1"   --->   Operation 15 'alloca' 'p_loc20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_loc19 = alloca i64 1"   --->   Operation 16 'alloca' 'p_loc19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_loc18 = alloca i64 1"   --->   Operation 17 'alloca' 'p_loc18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_loc17 = alloca i64 1"   --->   Operation 18 'alloca' 'p_loc17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_loc16 = alloca i64 1"   --->   Operation 19 'alloca' 'p_loc16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 20 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fir_filter_Pipeline_VITIS_LOOP_13_1, i32 %shift_reg_0, i32 %shift_reg_1, i32 %shift_reg_2, i32 %shift_reg_3, i32 %shift_reg_4, i32 %shift_reg_5, i32 %shift_reg_6, i32 %shift_reg_7, i32 %shift_reg_8, i32 %shift_reg_9, i32 %shift_reg_10, i32 %shift_reg_11, i32 %shift_reg_12, i32 %shift_reg_13, i32 %shift_reg_14"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 22 [1/2] (5.08ns)   --->   "%call_ln0 = call void @fir_filter_Pipeline_VITIS_LOOP_13_1, i32 %shift_reg_0, i32 %shift_reg_1, i32 %shift_reg_2, i32 %shift_reg_3, i32 %shift_reg_4, i32 %shift_reg_5, i32 %shift_reg_6, i32 %shift_reg_7, i32 %shift_reg_8, i32 %shift_reg_9, i32 %shift_reg_10, i32 %shift_reg_11, i32 %shift_reg_12, i32 %shift_reg_13, i32 %shift_reg_14"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.61>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%shift_reg_14_load = load i32 %shift_reg_14" [filter.cpp:22]   --->   Operation 23 'load' 'shift_reg_14_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%shift_reg_13_load = load i32 %shift_reg_13" [filter.cpp:22]   --->   Operation 24 'load' 'shift_reg_13_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%shift_reg_12_load = load i32 %shift_reg_12" [filter.cpp:22]   --->   Operation 25 'load' 'shift_reg_12_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shift_reg_11_load = load i32 %shift_reg_11" [filter.cpp:22]   --->   Operation 26 'load' 'shift_reg_11_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%shift_reg_10_load = load i32 %shift_reg_10" [filter.cpp:22]   --->   Operation 27 'load' 'shift_reg_10_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%shift_reg_9_load = load i32 %shift_reg_9" [filter.cpp:22]   --->   Operation 28 'load' 'shift_reg_9_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shift_reg_8_load = load i32 %shift_reg_8" [filter.cpp:22]   --->   Operation 29 'load' 'shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%shift_reg_7_load = load i32 %shift_reg_7" [filter.cpp:22]   --->   Operation 30 'load' 'shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shift_reg_6_load = load i32 %shift_reg_6" [filter.cpp:22]   --->   Operation 31 'load' 'shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shift_reg_5_load = load i32 %shift_reg_5" [filter.cpp:22]   --->   Operation 32 'load' 'shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shift_reg_4_load = load i32 %shift_reg_4" [filter.cpp:22]   --->   Operation 33 'load' 'shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shift_reg_3_load = load i32 %shift_reg_3" [filter.cpp:22]   --->   Operation 34 'load' 'shift_reg_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%shift_reg_2_load = load i32 %shift_reg_2" [filter.cpp:22]   --->   Operation 35 'load' 'shift_reg_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%shift_reg_1_load = load i32 %shift_reg_1" [filter.cpp:22]   --->   Operation 36 'load' 'shift_reg_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%shift_reg_0_load = load i32 %shift_reg_0" [filter.cpp:25]   --->   Operation 37 'load' 'shift_reg_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.61ns)   --->   "%call_ln25 = call void @fir_filter_Pipeline_VITIS_LOOP_18_2, i32 %shift_reg_0_load, i32 %shift_reg_1_load, i32 %shift_reg_2_load, i32 %shift_reg_3_load, i32 %shift_reg_4_load, i32 %shift_reg_5_load, i32 %shift_reg_6_load, i32 %shift_reg_7_load, i32 %shift_reg_8_load, i32 %shift_reg_9_load, i32 %shift_reg_10_load, i32 %shift_reg_11_load, i32 %shift_reg_12_load, i32 %shift_reg_13_load, i32 %shift_reg_14_load, i32 %in_r, i32 %out_r, i32 %p_loc, i32 %p_loc16, i32 %p_loc17, i32 %p_loc18, i32 %p_loc19, i32 %p_loc20, i32 %p_loc21, i32 %p_loc22, i32 %p_loc23, i32 %p_loc24, i32 %p_loc25, i32 %p_loc26, i32 %p_loc27, i32 %p_loc28, i32 %p_loc29" [filter.cpp:25]   --->   Operation 38 'call' 'call_ln25' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln25 = call void @fir_filter_Pipeline_VITIS_LOOP_18_2, i32 %shift_reg_0_load, i32 %shift_reg_1_load, i32 %shift_reg_2_load, i32 %shift_reg_3_load, i32 %shift_reg_4_load, i32 %shift_reg_5_load, i32 %shift_reg_6_load, i32 %shift_reg_7_load, i32 %shift_reg_8_load, i32 %shift_reg_9_load, i32 %shift_reg_10_load, i32 %shift_reg_11_load, i32 %shift_reg_12_load, i32 %shift_reg_13_load, i32 %shift_reg_14_load, i32 %in_r, i32 %out_r, i32 %p_loc, i32 %p_loc16, i32 %p_loc17, i32 %p_loc18, i32 %p_loc19, i32 %p_loc20, i32 %p_loc21, i32 %p_loc22, i32 %p_loc23, i32 %p_loc24, i32 %p_loc25, i32 %p_loc26, i32 %p_loc27, i32 %p_loc28, i32 %p_loc29" [filter.cpp:25]   --->   Operation 39 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [filter.cpp:10]   --->   Operation 40 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 45 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%p_loc16_load = load i32 %p_loc16"   --->   Operation 46 'load' 'p_loc16_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%p_loc17_load = load i32 %p_loc17"   --->   Operation 47 'load' 'p_loc17_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%p_loc18_load = load i32 %p_loc18"   --->   Operation 48 'load' 'p_loc18_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%p_loc19_load = load i32 %p_loc19"   --->   Operation 49 'load' 'p_loc19_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%p_loc20_load = load i32 %p_loc20"   --->   Operation 50 'load' 'p_loc20_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%p_loc21_load = load i32 %p_loc21"   --->   Operation 51 'load' 'p_loc21_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%p_loc22_load = load i32 %p_loc22"   --->   Operation 52 'load' 'p_loc22_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%p_loc23_load = load i32 %p_loc23"   --->   Operation 53 'load' 'p_loc23_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_loc24_load = load i32 %p_loc24"   --->   Operation 54 'load' 'p_loc24_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%p_loc25_load = load i32 %p_loc25"   --->   Operation 55 'load' 'p_loc25_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%p_loc26_load = load i32 %p_loc26"   --->   Operation 56 'load' 'p_loc26_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%p_loc27_load = load i32 %p_loc27"   --->   Operation 57 'load' 'p_loc27_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_loc28_load = load i32 %p_loc28"   --->   Operation 58 'load' 'p_loc28_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%p_loc29_load = load i32 %p_loc29"   --->   Operation 59 'load' 'p_loc29_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc29_load, i32 %shift_reg_14" [filter.cpp:22]   --->   Operation 60 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc28_load, i32 %shift_reg_13" [filter.cpp:22]   --->   Operation 61 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc27_load, i32 %shift_reg_12" [filter.cpp:22]   --->   Operation 62 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc26_load, i32 %shift_reg_11" [filter.cpp:22]   --->   Operation 63 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc25_load, i32 %shift_reg_10" [filter.cpp:22]   --->   Operation 64 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc24_load, i32 %shift_reg_9" [filter.cpp:22]   --->   Operation 65 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc23_load, i32 %shift_reg_8" [filter.cpp:22]   --->   Operation 66 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc22_load, i32 %shift_reg_7" [filter.cpp:22]   --->   Operation 67 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc21_load, i32 %shift_reg_6" [filter.cpp:22]   --->   Operation 68 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc20_load, i32 %shift_reg_5" [filter.cpp:22]   --->   Operation 69 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc19_load, i32 %shift_reg_4" [filter.cpp:22]   --->   Operation 70 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc18_load, i32 %shift_reg_3" [filter.cpp:22]   --->   Operation 71 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc17_load, i32 %shift_reg_2" [filter.cpp:22]   --->   Operation 72 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc16_load, i32 %shift_reg_1" [filter.cpp:22]   --->   Operation 73 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %p_loc_load, i32 %shift_reg_0" [filter.cpp:25]   --->   Operation 74 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [filter.cpp:36]   --->   Operation 75 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 5.082ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'fir_filter_Pipeline_VITIS_LOOP_13_1' [38]  (5.082 ns)

 <State 3>: 1.610ns
The critical path consists of the following:
	'load' operation 32 bit ('shift_reg_14_load', filter.cpp:22) on static variable 'shift_reg_14' [39]  (0.000 ns)
	'call' operation 0 bit ('call_ln25', filter.cpp:25) to 'fir_filter_Pipeline_VITIS_LOOP_18_2' [54]  (1.610 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
