module Clock8346(clk_in1, clk_out1, locked)
;
  input clk_in1; 
  output clk_out1; 
  output locked; 
endmodule