{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521465186380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521465186380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 19 14:13:06 2018 " "Processing started: Mon Mar 19 14:13:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521465186380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521465186380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcesadorMulticicle -c ProcesadorMulticicle " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcesadorMulticicle -c ProcesadorMulticicle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521465186380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1521465186572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidad_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_control-Structure " "Found design unit 1: unidad_control-Structure" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521465186938 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521465186938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521465186938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "regfile.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/regfile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521465186940 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521465186940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521465186940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Structure " "Found design unit 1: proc-Structure" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521465186942 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521465186942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521465186942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-Structure " "Found design unit 1: multi-Structure" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/multi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521465186943 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/multi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521465186943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521465186943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structure " "Found design unit 1: datapath-Structure" {  } { { "datapath.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/datapath.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521465186945 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521465186945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521465186945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_l-Structure " "Found design unit 1: control_l-Structure" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521465186947 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_l " "Found entity 1: control_l" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521465186947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521465186947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "alu.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521465186949 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521465186949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521465186949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proc " "Elaborating entity \"proc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1521465187005 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addr_m proc.vhd(8) " "VHDL Signal Declaration warning at proc.vhd(8): used implicit default value for signal \"addr_m\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1521465187028 "|proc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_wr proc.vhd(9) " "VHDL Signal Declaration warning at proc.vhd(9): used implicit default value for signal \"data_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1521465187029 "|proc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wr_m proc.vhd(10) " "VHDL Signal Declaration warning at proc.vhd(10): used implicit default value for signal \"wr_m\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1521465187029 "|proc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "word_byte proc.vhd(11) " "VHDL Signal Declaration warning at proc.vhd(11): used implicit default value for signal \"word_byte\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1521465187029 "|proc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bus_datard_m proc.vhd(58) " "VHDL Signal Declaration warning at proc.vhd(58): used implicit default value for signal \"bus_datard_m\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1521465187029 "|proc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bus_in_d proc.vhd(60) " "VHDL Signal Declaration warning at proc.vhd(60): used implicit default value for signal \"bus_in_d\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1521465187029 "|proc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_wr_m proc.vhd(62) " "Verilog HDL or VHDL warning at proc.vhd(62): object \"bus_wr_m\" assigned a value but never read" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1521465187029 "|proc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_word_byte proc.vhd(63) " "Verilog HDL or VHDL warning at proc.vhd(63): object \"bus_word_byte\" assigned a value but never read" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1521465187029 "|proc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_addr_m proc.vhd(65) " "Verilog HDL or VHDL warning at proc.vhd(65): object \"bus_addr_m\" assigned a value but never read" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1521465187029 "|proc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_data_wr proc.vhd(66) " "Verilog HDL or VHDL warning at proc.vhd(66): object \"bus_data_wr\" assigned a value but never read" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1521465187029 "|proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_control unidad_control:unidad_control0 " "Elaborating entity \"unidad_control\" for hierarchy \"unidad_control:unidad_control0\"" {  } { { "proc.vhd" "unidad_control0" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521465187314 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "multi_ldpc unidad_control.vhd(63) " "Verilog HDL or VHDL warning at unidad_control.vhd(63): object \"multi_ldpc\" assigned a value but never read" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1521465187316 "|proc|unidad_control:unidad_control0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_l unidad_control:unidad_control0\|control_l:control_l0 " "Elaborating entity \"control_l\" for hierarchy \"unidad_control:unidad_control0\|control_l:control_l0\"" {  } { { "unidad_control.vhd" "control_l0" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521465187386 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] control_l.vhd(61) " "Inferred latch for \"op\[0\]\" at control_l.vhd(61)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521465187393 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] control_l.vhd(61) " "Inferred latch for \"op\[1\]\" at control_l.vhd(61)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521465187393 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[0\] control_l.vhd(54) " "Inferred latch for \"immed\[0\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521465187393 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[1\] control_l.vhd(54) " "Inferred latch for \"immed\[1\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521465187393 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[2\] control_l.vhd(54) " "Inferred latch for \"immed\[2\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521465187394 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[3\] control_l.vhd(54) " "Inferred latch for \"immed\[3\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521465187394 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[4\] control_l.vhd(54) " "Inferred latch for \"immed\[4\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521465187394 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[5\] control_l.vhd(54) " "Inferred latch for \"immed\[5\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521465187394 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[6\] control_l.vhd(54) " "Inferred latch for \"immed\[6\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521465187394 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[7\] control_l.vhd(54) " "Inferred latch for \"immed\[7\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521465187394 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[8\] control_l.vhd(54) " "Inferred latch for \"immed\[8\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521465187394 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[9\] control_l.vhd(54) " "Inferred latch for \"immed\[9\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521465187394 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[10\] control_l.vhd(54) " "Inferred latch for \"immed\[10\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521465187394 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[11\] control_l.vhd(54) " "Inferred latch for \"immed\[11\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521465187394 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[12\] control_l.vhd(54) " "Inferred latch for \"immed\[12\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521465187395 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[13\] control_l.vhd(54) " "Inferred latch for \"immed\[13\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521465187395 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[14\] control_l.vhd(54) " "Inferred latch for \"immed\[14\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521465187395 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[15\] control_l.vhd(54) " "Inferred latch for \"immed\[15\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521465187395 "|unidad_control|control_l:control_l0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi unidad_control:unidad_control0\|multi:multi0 " "Elaborating entity \"multi\" for hierarchy \"unidad_control:unidad_control0\|multi:multi0\"" {  } { { "unidad_control.vhd" "multi0" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521465187398 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ldpc_l multi.vhd(78) " "VHDL Process Statement warning at multi.vhd(78): signal \"ldpc_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/multi.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1521465187416 "|proc|unidad_control:unidad_control0|multi:multi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrd_l multi.vhd(79) " "VHDL Process Statement warning at multi.vhd(79): signal \"wrd_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/multi.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1521465187417 "|proc|unidad_control:unidad_control0|multi:multi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_m_l multi.vhd(80) " "VHDL Process Statement warning at multi.vhd(80): signal \"wr_m_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/multi.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1521465187417 "|proc|unidad_control:unidad_control0|multi:multi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_b multi.vhd(81) " "VHDL Process Statement warning at multi.vhd(81): signal \"w_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/multi.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1521465187417 "|proc|unidad_control:unidad_control0|multi:multi0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath0\"" {  } { { "proc.vhd" "datapath0" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521465187442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:datapath0\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"datapath:datapath0\|alu:alu0\"" {  } { { "datapath.vhd" "alu0" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/datapath.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521465187445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:datapath0\|regfile:regfile0 " "Elaborating entity \"regfile\" for hierarchy \"datapath:datapath0\|regfile:regfile0\"" {  } { { "datapath.vhd" "regfile0" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/datapath.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521465187449 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrd regfile.vhd(26) " "VHDL Process Statement warning at regfile.vhd(26): signal \"wrd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/regfile.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1521465187466 "|proc|datapath:datapath0|regfile:regfile0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "addr_m\[0\] GND " "Pin \"addr_m\[0\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|addr_m[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_m\[1\] GND " "Pin \"addr_m\[1\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|addr_m[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_m\[2\] GND " "Pin \"addr_m\[2\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|addr_m[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_m\[3\] GND " "Pin \"addr_m\[3\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|addr_m[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_m\[4\] GND " "Pin \"addr_m\[4\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|addr_m[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_m\[5\] GND " "Pin \"addr_m\[5\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|addr_m[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_m\[6\] GND " "Pin \"addr_m\[6\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|addr_m[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_m\[7\] GND " "Pin \"addr_m\[7\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|addr_m[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_m\[8\] GND " "Pin \"addr_m\[8\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|addr_m[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_m\[9\] GND " "Pin \"addr_m\[9\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|addr_m[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_m\[10\] GND " "Pin \"addr_m\[10\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|addr_m[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_m\[11\] GND " "Pin \"addr_m\[11\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|addr_m[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_m\[12\] GND " "Pin \"addr_m\[12\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|addr_m[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_m\[13\] GND " "Pin \"addr_m\[13\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|addr_m[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_m\[14\] GND " "Pin \"addr_m\[14\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|addr_m[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_m\[15\] GND " "Pin \"addr_m\[15\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|addr_m[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wr\[0\] GND " "Pin \"data_wr\[0\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|data_wr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wr\[1\] GND " "Pin \"data_wr\[1\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|data_wr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wr\[2\] GND " "Pin \"data_wr\[2\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|data_wr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wr\[3\] GND " "Pin \"data_wr\[3\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|data_wr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wr\[4\] GND " "Pin \"data_wr\[4\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|data_wr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wr\[5\] GND " "Pin \"data_wr\[5\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|data_wr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wr\[6\] GND " "Pin \"data_wr\[6\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|data_wr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wr\[7\] GND " "Pin \"data_wr\[7\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|data_wr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wr\[8\] GND " "Pin \"data_wr\[8\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|data_wr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wr\[9\] GND " "Pin \"data_wr\[9\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|data_wr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wr\[10\] GND " "Pin \"data_wr\[10\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|data_wr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wr\[11\] GND " "Pin \"data_wr\[11\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|data_wr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wr\[12\] GND " "Pin \"data_wr\[12\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|data_wr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wr\[13\] GND " "Pin \"data_wr\[13\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|data_wr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wr\[14\] GND " "Pin \"data_wr\[14\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|data_wr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wr\[15\] GND " "Pin \"data_wr\[15\]\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|data_wr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr_m GND " "Pin \"wr_m\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|wr_m"} { "Warning" "WMLS_MLS_STUCK_PIN" "word_byte GND " "Pin \"word_byte\" is stuck at GND" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521465188475 "|proc|word_byte"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1521465188475 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1521465188644 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1521465189353 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521465189353 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datard_m\[0\] " "No output dependent on input pin \"datard_m\[0\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521465190059 "|proc|datard_m[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datard_m\[1\] " "No output dependent on input pin \"datard_m\[1\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521465190059 "|proc|datard_m[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datard_m\[2\] " "No output dependent on input pin \"datard_m\[2\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521465190059 "|proc|datard_m[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datard_m\[3\] " "No output dependent on input pin \"datard_m\[3\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521465190059 "|proc|datard_m[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datard_m\[4\] " "No output dependent on input pin \"datard_m\[4\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521465190059 "|proc|datard_m[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datard_m\[5\] " "No output dependent on input pin \"datard_m\[5\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521465190059 "|proc|datard_m[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datard_m\[6\] " "No output dependent on input pin \"datard_m\[6\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521465190059 "|proc|datard_m[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datard_m\[7\] " "No output dependent on input pin \"datard_m\[7\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521465190059 "|proc|datard_m[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datard_m\[8\] " "No output dependent on input pin \"datard_m\[8\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521465190059 "|proc|datard_m[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datard_m\[9\] " "No output dependent on input pin \"datard_m\[9\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521465190059 "|proc|datard_m[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datard_m\[10\] " "No output dependent on input pin \"datard_m\[10\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521465190059 "|proc|datard_m[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datard_m\[11\] " "No output dependent on input pin \"datard_m\[11\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521465190059 "|proc|datard_m[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datard_m\[12\] " "No output dependent on input pin \"datard_m\[12\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521465190059 "|proc|datard_m[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datard_m\[13\] " "No output dependent on input pin \"datard_m\[13\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521465190059 "|proc|datard_m[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datard_m\[14\] " "No output dependent on input pin \"datard_m\[14\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521465190059 "|proc|datard_m[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datard_m\[15\] " "No output dependent on input pin \"datard_m\[15\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521465190059 "|proc|datard_m[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "boot " "No output dependent on input pin \"boot\"" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521465190059 "|proc|boot"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521465190059 "|proc|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1521465190059 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1521465190067 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1521465190067 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1521465190067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521465190097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 19 14:13:10 2018 " "Processing ended: Mon Mar 19 14:13:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521465190097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521465190097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521465190097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521465190097 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521465191102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521465191102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 19 14:13:10 2018 " "Processing started: Mon Mar 19 14:13:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521465191102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1521465191102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProcesadorMulticicle -c ProcesadorMulticicle " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProcesadorMulticicle -c ProcesadorMulticicle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1521465191102 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1521465191155 ""}
{ "Info" "0" "" "Project  = ProcesadorMulticicle" {  } {  } 0 0 "Project  = ProcesadorMulticicle" 0 0 "Fitter" 0 0 1521465191173 ""}
{ "Info" "0" "" "Revision = ProcesadorMulticicle" {  } {  } 0 0 "Revision = ProcesadorMulticicle" 0 0 "Fitter" 0 0 1521465191173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1521465191346 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProcesadorMulticicle EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"ProcesadorMulticicle\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1521465191369 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521465191414 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521465191414 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1521465192471 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1521465192651 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521465193518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521465193518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521465193518 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1521465193518 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521465193606 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521465193606 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521465193606 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1521465193606 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "52 52 " "No exact pin location assignment(s) for 52 pins of 52 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datard_m\[0\] " "Pin datard_m\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datard_m[0] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datard_m[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datard_m\[1\] " "Pin datard_m\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datard_m[1] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datard_m[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datard_m\[2\] " "Pin datard_m\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datard_m[2] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datard_m[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datard_m\[3\] " "Pin datard_m\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datard_m[3] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datard_m[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datard_m\[4\] " "Pin datard_m\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datard_m[4] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datard_m[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datard_m\[5\] " "Pin datard_m\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datard_m[5] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datard_m[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datard_m\[6\] " "Pin datard_m\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datard_m[6] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datard_m[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datard_m\[7\] " "Pin datard_m\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datard_m[7] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datard_m[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datard_m\[8\] " "Pin datard_m\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datard_m[8] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datard_m[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datard_m\[9\] " "Pin datard_m\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datard_m[9] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datard_m[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datard_m\[10\] " "Pin datard_m\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datard_m[10] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datard_m[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datard_m\[11\] " "Pin datard_m\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datard_m[11] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datard_m[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datard_m\[12\] " "Pin datard_m\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datard_m[12] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datard_m[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datard_m\[13\] " "Pin datard_m\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datard_m[13] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datard_m[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datard_m\[14\] " "Pin datard_m\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datard_m[14] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datard_m[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datard_m\[15\] " "Pin datard_m\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datard_m[15] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datard_m[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_m\[0\] " "Pin addr_m\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_m[0] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_m[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_m\[1\] " "Pin addr_m\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_m[1] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_m[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_m\[2\] " "Pin addr_m\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_m[2] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_m[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_m\[3\] " "Pin addr_m\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_m[3] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_m[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_m\[4\] " "Pin addr_m\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_m[4] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_m[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_m\[5\] " "Pin addr_m\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_m[5] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_m[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_m\[6\] " "Pin addr_m\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_m[6] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_m[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_m\[7\] " "Pin addr_m\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_m[7] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_m[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_m\[8\] " "Pin addr_m\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_m[8] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_m[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_m\[9\] " "Pin addr_m\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_m[9] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_m[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_m\[10\] " "Pin addr_m\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_m[10] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_m[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_m\[11\] " "Pin addr_m\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_m[11] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_m[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_m\[12\] " "Pin addr_m\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_m[12] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_m[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_m\[13\] " "Pin addr_m\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_m[13] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_m[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_m\[14\] " "Pin addr_m\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_m[14] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_m[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_m\[15\] " "Pin addr_m\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_m[15] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_m[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[0\] " "Pin data_wr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wr[0] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[1\] " "Pin data_wr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wr[1] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[2\] " "Pin data_wr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wr[2] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[3\] " "Pin data_wr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wr[3] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[4\] " "Pin data_wr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wr[4] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[5\] " "Pin data_wr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wr[5] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[6\] " "Pin data_wr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wr[6] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[7\] " "Pin data_wr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wr[7] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[8\] " "Pin data_wr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wr[8] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[9\] " "Pin data_wr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wr[9] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[10\] " "Pin data_wr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wr[10] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[11\] " "Pin data_wr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wr[11] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[12\] " "Pin data_wr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wr[12] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[13\] " "Pin data_wr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wr[13] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[14\] " "Pin data_wr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wr[14] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[15\] " "Pin data_wr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wr[15] } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_m " "Pin wr_m not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wr_m } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_byte " "Pin word_byte not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { word_byte } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { word_byte } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "boot " "Pin boot not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { boot } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { boot } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521465193970 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1521465193970 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProcesadorMulticicle.sdc " "Synopsys Design Constraints File file not found: 'ProcesadorMulticicle.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1521465194530 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1521465194533 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1521465194536 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1521465194536 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1521465194542 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1521465194588 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521465194588 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521465194588 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521465194589 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521465194589 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1521465194597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1521465194597 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1521465194597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1521465194597 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1521465194597 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1521465194597 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "52 unused 3.3V 18 34 0 " "Number of I/O pins in group: 52 (unused VREF, 3.3V VCCIO, 18 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1521465194599 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1521465194599 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1521465194599 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521465194600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521465194600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521465194600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521465194600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521465194600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521465194600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521465194600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521465194600 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1521465194600 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1521465194600 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521465194623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1521465195419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521465195623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1521465195664 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1521465195813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521465195813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1521465195858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1521465196143 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1521465196143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521465196202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1521465196204 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1521465196204 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1521465196204 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1521465196246 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521465196248 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "34 " "Found 34 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_m\[0\] 0 " "Pin \"addr_m\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_m\[1\] 0 " "Pin \"addr_m\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_m\[2\] 0 " "Pin \"addr_m\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_m\[3\] 0 " "Pin \"addr_m\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_m\[4\] 0 " "Pin \"addr_m\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_m\[5\] 0 " "Pin \"addr_m\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_m\[6\] 0 " "Pin \"addr_m\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_m\[7\] 0 " "Pin \"addr_m\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_m\[8\] 0 " "Pin \"addr_m\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_m\[9\] 0 " "Pin \"addr_m\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_m\[10\] 0 " "Pin \"addr_m\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_m\[11\] 0 " "Pin \"addr_m\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_m\[12\] 0 " "Pin \"addr_m\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_m\[13\] 0 " "Pin \"addr_m\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_m\[14\] 0 " "Pin \"addr_m\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_m\[15\] 0 " "Pin \"addr_m\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wr\[0\] 0 " "Pin \"data_wr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wr\[1\] 0 " "Pin \"data_wr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wr\[2\] 0 " "Pin \"data_wr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wr\[3\] 0 " "Pin \"data_wr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wr\[4\] 0 " "Pin \"data_wr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wr\[5\] 0 " "Pin \"data_wr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wr\[6\] 0 " "Pin \"data_wr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wr\[7\] 0 " "Pin \"data_wr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wr\[8\] 0 " "Pin \"data_wr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wr\[9\] 0 " "Pin \"data_wr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wr\[10\] 0 " "Pin \"data_wr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wr\[11\] 0 " "Pin \"data_wr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wr\[12\] 0 " "Pin \"data_wr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wr\[13\] 0 " "Pin \"data_wr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wr\[14\] 0 " "Pin \"data_wr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wr\[15\] 0 " "Pin \"data_wr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr_m 0 " "Pin \"wr_m\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_byte 0 " "Pin \"word_byte\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521465196250 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1521465196250 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521465196334 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521465196340 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521465196386 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521465196578 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1521465196641 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/output_files/ProcesadorMulticicle.fit.smsg " "Generated suppressed messages file C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/output_files/ProcesadorMulticicle.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1521465196774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "997 " "Peak virtual memory: 997 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521465196962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 19 14:13:16 2018 " "Processing ended: Mon Mar 19 14:13:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521465196962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521465196962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521465196962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1521465196962 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1521465198577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521465198577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 19 14:13:18 2018 " "Processing started: Mon Mar 19 14:13:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521465198577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1521465198577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProcesadorMulticicle -c ProcesadorMulticicle " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ProcesadorMulticicle -c ProcesadorMulticicle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1521465198577 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1521465199456 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1521465199485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521465199903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 19 14:13:19 2018 " "Processing ended: Mon Mar 19 14:13:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521465199903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521465199903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521465199903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1521465199903 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1521465200523 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1521465200874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521465200875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 19 14:13:20 2018 " "Processing started: Mon Mar 19 14:13:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521465200875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521465200875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProcesadorMulticicle -c ProcesadorMulticicle " "Command: quartus_sta ProcesadorMulticicle -c ProcesadorMulticicle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521465200875 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1521465200925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1521465201047 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1521465201075 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1521465201076 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProcesadorMulticicle.sdc " "Synopsys Design Constraints File file not found: 'ProcesadorMulticicle.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1521465201131 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1521465201132 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1521465201132 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1521465201132 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1521465201133 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1521465201152 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1521465201160 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521465201161 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521465201164 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521465201166 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521465201168 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521465201170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521465201170 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1521465201181 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1521465201186 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1521465201190 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1521465201190 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1521465201191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521465201192 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521465201194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521465201195 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521465201196 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521465201197 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1521465201201 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1521465201225 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1521465201225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "417 " "Peak virtual memory: 417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521465201243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 19 14:13:21 2018 " "Processing ended: Mon Mar 19 14:13:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521465201243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521465201243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521465201243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521465201243 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 79 s " "Quartus II Full Compilation was successful. 0 errors, 79 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521465201821 ""}
