-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity CNN is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    InModel_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    InModel_ce0 : OUT STD_LOGIC;
    InModel_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    OutModel : OUT STD_LOGIC_VECTOR (15 downto 0);
    OutModel_ap_vld : OUT STD_LOGIC;
    Weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    Weights_ce0 : OUT STD_LOGIC;
    Weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Weights_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    Weights_ce1 : OUT STD_LOGIC;
    Weights_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of CNN is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "CNN_CNN,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.754000,HLS_SYN_LAT=504806,HLS_SYN_TPT=none,HLS_SYN_MEM=49,HLS_SYN_DSP=0,HLS_SYN_FF=15036,HLS_SYN_LUT=21426,HLS_VERSION=2025_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (81 downto 0) := "0000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (81 downto 0) := "0000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (81 downto 0) := "0000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (81 downto 0) := "0000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (81 downto 0) := "0000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (81 downto 0) := "0000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (81 downto 0) := "0001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (81 downto 0) := "0010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (81 downto 0) := "0100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (81 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv64_10 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv64_11 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010001";
    constant ap_const_lv64_12 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010010";
    constant ap_const_lv64_13 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010011";
    constant ap_const_lv64_14 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010100";
    constant ap_const_lv64_15 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010101";
    constant ap_const_lv64_16 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010110";
    constant ap_const_lv64_17 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010111";
    constant ap_const_lv64_18 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011000";
    constant ap_const_lv64_19 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011001";
    constant ap_const_lv64_1A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011010";
    constant ap_const_lv64_1B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011011";
    constant ap_const_lv64_1C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011100";
    constant ap_const_lv64_1D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011101";
    constant ap_const_lv64_1E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011110";
    constant ap_const_lv64_1F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011111";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv12_9EC : STD_LOGIC_VECTOR (11 downto 0) := "100111101100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv13_13FC : STD_LOGIC_VECTOR (12 downto 0) := "1001111111100";
    constant ap_const_lv14_281C : STD_LOGIC_VECTOR (13 downto 0) := "10100000011100";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal reg_1197 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal n_2_reg_1602 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal empty_214_fu_1253_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_214_reg_1611 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_cast_cast_fu_1278_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast_cast_reg_1633 : STD_LOGIC_VECTOR (4 downto 0);
    signal Weights_load_1_reg_1639 : STD_LOGIC_VECTOR (15 downto 0);
    signal Weights_load_2_reg_1654 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal Weights_load_3_reg_1659 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_216_fu_1345_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_216_reg_1674 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal Weights_load_4_reg_1679 : STD_LOGIC_VECTOR (15 downto 0);
    signal Weights_load_5_reg_1684 : STD_LOGIC_VECTOR (15 downto 0);
    signal n_4_reg_1689 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal p_cast105_fu_1410_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_cast105_reg_1710 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal n_6_reg_1715 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal p_cast121_fu_1475_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_cast121_reg_1738 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal add_ln173_fu_1500_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln173_reg_1743 : STD_LOGIC_VECTOR (10 downto 0);
    signal n_7_reg_1748 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal p_cast125_fu_1560_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_cast125_reg_1763 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal add_ln199_fu_1578_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln199_reg_1768 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal input_Dense_load_reg_1783 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal input_Dense_load_1_reg_1788 : STD_LOGIC_VECTOR (11 downto 0);
    signal input_Dense_load_2_reg_1803 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal input_Dense_load_3_reg_1808 : STD_LOGIC_VECTOR (11 downto 0);
    signal input_Dense_load_4_reg_1823 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal input_Dense_load_5_reg_1828 : STD_LOGIC_VECTOR (11 downto 0);
    signal input_Dense_load_6_reg_1843 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal input_Dense_load_7_reg_1848 : STD_LOGIC_VECTOR (11 downto 0);
    signal input_Dense_load_8_reg_1863 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal input_Dense_load_9_reg_1868 : STD_LOGIC_VECTOR (11 downto 0);
    signal input_Dense_load_10_reg_1883 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal input_Dense_load_11_reg_1888 : STD_LOGIC_VECTOR (11 downto 0);
    signal input_Dense_load_12_reg_1903 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal input_Dense_load_13_reg_1908 : STD_LOGIC_VECTOR (11 downto 0);
    signal input_Dense_load_14_reg_1923 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal input_Dense_load_15_reg_1928 : STD_LOGIC_VECTOR (11 downto 0);
    signal input_Dense_load_16_reg_1943 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal input_Dense_load_17_reg_1948 : STD_LOGIC_VECTOR (11 downto 0);
    signal input_Dense_load_18_reg_1963 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal input_Dense_load_19_reg_1968 : STD_LOGIC_VECTOR (11 downto 0);
    signal input_Dense_load_20_reg_1983 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal input_Dense_load_21_reg_1988 : STD_LOGIC_VECTOR (11 downto 0);
    signal input_Dense_load_22_reg_2003 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal input_Dense_load_23_reg_2008 : STD_LOGIC_VECTOR (11 downto 0);
    signal input_Dense_load_24_reg_2023 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal input_Dense_load_25_reg_2028 : STD_LOGIC_VECTOR (11 downto 0);
    signal input_Dense_load_26_reg_2043 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal input_Dense_load_27_reg_2048 : STD_LOGIC_VECTOR (11 downto 0);
    signal input_Dense_load_28_reg_2063 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal input_Dense_load_29_reg_2068 : STD_LOGIC_VECTOR (11 downto 0);
    signal input_Dense_load_30_reg_2083 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal input_Dense_load_31_reg_2088 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal input_Dense_1_load_reg_2103 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal input_Dense_1_load_1_reg_2108 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_Dense_1_load_2_reg_2123 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal input_Dense_1_load_3_reg_2128 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_Dense_1_load_4_reg_2143 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal input_Dense_1_load_5_reg_2148 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_Dense_1_load_6_reg_2163 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal input_Dense_1_load_7_reg_2168 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_Dense_1_load_8_reg_2183 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal input_Dense_1_load_9_reg_2188 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_Dense_1_load_10_reg_2203 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal input_Dense_1_load_11_reg_2208 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_Dense_1_load_12_reg_2223 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal input_Dense_1_load_13_reg_2228 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_Dense_1_load_14_reg_2243 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal input_Dense_1_load_15_reg_2248 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_Dense_1_load_16_reg_2263 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal input_Dense_1_load_17_reg_2268 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_Dense_1_load_18_reg_2283 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal input_Dense_1_load_19_reg_2288 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal maxindex_reg_2298 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal out_Dense_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_Dense_ce0 : STD_LOGIC;
    signal out_Dense_we0 : STD_LOGIC;
    signal out_Dense_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal OutPadConv0_ce0 : STD_LOGIC;
    signal OutPadConv0_we0 : STD_LOGIC;
    signal OutPadConv0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv0_ce1 : STD_LOGIC;
    signal OutPadConv0_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv0_ce2 : STD_LOGIC;
    signal OutPadConv0_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv0_ce3 : STD_LOGIC;
    signal OutPadConv0_q3 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv0_ce4 : STD_LOGIC;
    signal OutPadConv0_q4 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal OutConv0_ce0 : STD_LOGIC;
    signal OutConv0_we0 : STD_LOGIC;
    signal OutConv0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal OutPadConv1_ce0 : STD_LOGIC;
    signal OutPadConv1_we0 : STD_LOGIC;
    signal OutPadConv1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv1_ce1 : STD_LOGIC;
    signal OutPadConv1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv1_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal OutPadConv1_1_ce0 : STD_LOGIC;
    signal OutPadConv1_1_we0 : STD_LOGIC;
    signal OutPadConv1_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv1_1_ce1 : STD_LOGIC;
    signal OutPadConv1_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv1_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal OutPadConv1_2_ce0 : STD_LOGIC;
    signal OutPadConv1_2_we0 : STD_LOGIC;
    signal OutPadConv1_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv1_2_ce1 : STD_LOGIC;
    signal OutPadConv1_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal OutConv1_ce0 : STD_LOGIC;
    signal OutConv1_we0 : STD_LOGIC;
    signal OutConv1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv1_ce1 : STD_LOGIC;
    signal OutConv1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal OutPool0_ce0 : STD_LOGIC;
    signal OutPool0_we0 : STD_LOGIC;
    signal OutPool0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal OutPadConv2_ce0 : STD_LOGIC;
    signal OutPadConv2_we0 : STD_LOGIC;
    signal OutPadConv2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv2_ce1 : STD_LOGIC;
    signal OutPadConv2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv2_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal OutPadConv2_1_ce0 : STD_LOGIC;
    signal OutPadConv2_1_we0 : STD_LOGIC;
    signal OutPadConv2_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv2_1_ce1 : STD_LOGIC;
    signal OutPadConv2_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal OutConv2_ce0 : STD_LOGIC;
    signal OutConv2_we0 : STD_LOGIC;
    signal OutConv2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal OutPadConv3_ce0 : STD_LOGIC;
    signal OutPadConv3_we0 : STD_LOGIC;
    signal OutPadConv3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv3_ce1 : STD_LOGIC;
    signal OutPadConv3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv3_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal OutPadConv3_1_ce0 : STD_LOGIC;
    signal OutPadConv3_1_we0 : STD_LOGIC;
    signal OutPadConv3_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv3_1_ce1 : STD_LOGIC;
    signal OutPadConv3_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv3_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal OutPadConv3_2_ce0 : STD_LOGIC;
    signal OutPadConv3_2_we0 : STD_LOGIC;
    signal OutPadConv3_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv3_2_ce1 : STD_LOGIC;
    signal OutPadConv3_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal OutConv3_ce0 : STD_LOGIC;
    signal OutConv3_we0 : STD_LOGIC;
    signal OutConv3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv3_ce1 : STD_LOGIC;
    signal OutConv3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal OutPool1_ce0 : STD_LOGIC;
    signal OutPool1_we0 : STD_LOGIC;
    signal OutPool1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal OutPadConv4_ce0 : STD_LOGIC;
    signal OutPadConv4_we0 : STD_LOGIC;
    signal OutPadConv4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv4_ce1 : STD_LOGIC;
    signal OutPadConv4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv4_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal OutPadConv4_1_ce0 : STD_LOGIC;
    signal OutPadConv4_1_we0 : STD_LOGIC;
    signal OutPadConv4_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv4_1_ce1 : STD_LOGIC;
    signal OutPadConv4_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv4_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal OutPadConv4_2_ce0 : STD_LOGIC;
    signal OutPadConv4_2_we0 : STD_LOGIC;
    signal OutPadConv4_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv4_2_ce1 : STD_LOGIC;
    signal OutPadConv4_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal OutConv4_ce0 : STD_LOGIC;
    signal OutConv4_we0 : STD_LOGIC;
    signal OutConv4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal OutPadConv5_ce0 : STD_LOGIC;
    signal OutPadConv5_we0 : STD_LOGIC;
    signal OutPadConv5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal OutConv5_ce0 : STD_LOGIC;
    signal OutConv5_we0 : STD_LOGIC;
    signal OutConv5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv5_ce1 : STD_LOGIC;
    signal OutConv5_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal OutPool2_ce0 : STD_LOGIC;
    signal OutPool2_we0 : STD_LOGIC;
    signal OutPool2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal OutPadConv6_ce0 : STD_LOGIC;
    signal OutPadConv6_we0 : STD_LOGIC;
    signal OutPadConv6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal OutConv6_ce0 : STD_LOGIC;
    signal OutConv6_we0 : STD_LOGIC;
    signal OutConv6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal OutPadConv7_ce0 : STD_LOGIC;
    signal OutPadConv7_we0 : STD_LOGIC;
    signal OutPadConv7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal OutConv7_ce0 : STD_LOGIC;
    signal OutConv7_we0 : STD_LOGIC;
    signal OutConv7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv7_ce1 : STD_LOGIC;
    signal OutConv7_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal OutPool3_ce0 : STD_LOGIC;
    signal OutPool3_we0 : STD_LOGIC;
    signal OutPool3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_ce1 : STD_LOGIC;
    signal OutPool3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal OutPool3_1_ce0 : STD_LOGIC;
    signal OutPool3_1_we0 : STD_LOGIC;
    signal OutPool3_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_1_ce1 : STD_LOGIC;
    signal OutPool3_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal OutPool3_2_ce0 : STD_LOGIC;
    signal OutPool3_2_we0 : STD_LOGIC;
    signal OutPool3_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_2_ce1 : STD_LOGIC;
    signal OutPool3_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal OutPool3_3_ce0 : STD_LOGIC;
    signal OutPool3_3_we0 : STD_LOGIC;
    signal OutPool3_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_3_ce1 : STD_LOGIC;
    signal OutPool3_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal OutPool3_4_ce0 : STD_LOGIC;
    signal OutPool3_4_we0 : STD_LOGIC;
    signal OutPool3_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_4_ce1 : STD_LOGIC;
    signal OutPool3_4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal OutPool3_5_ce0 : STD_LOGIC;
    signal OutPool3_5_we0 : STD_LOGIC;
    signal OutPool3_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_5_ce1 : STD_LOGIC;
    signal OutPool3_5_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal OutPool3_6_ce0 : STD_LOGIC;
    signal OutPool3_6_we0 : STD_LOGIC;
    signal OutPool3_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_6_ce1 : STD_LOGIC;
    signal OutPool3_6_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal OutPool3_7_ce0 : STD_LOGIC;
    signal OutPool3_7_we0 : STD_LOGIC;
    signal OutPool3_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_7_ce1 : STD_LOGIC;
    signal OutPool3_7_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal OutPool3_8_ce0 : STD_LOGIC;
    signal OutPool3_8_we0 : STD_LOGIC;
    signal OutPool3_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_8_ce1 : STD_LOGIC;
    signal OutPool3_8_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal OutPool3_9_ce0 : STD_LOGIC;
    signal OutPool3_9_we0 : STD_LOGIC;
    signal OutPool3_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_9_ce1 : STD_LOGIC;
    signal OutPool3_9_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutGlobalAverPool1D_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal OutGlobalAverPool1D_ce0 : STD_LOGIC;
    signal OutGlobalAverPool1D_we0 : STD_LOGIC;
    signal OutGlobalAverPool1D_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal OutGlobalAverPool1D_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal OutDense0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal OutDense0_ce0 : STD_LOGIC;
    signal OutDense0_we0 : STD_LOGIC;
    signal OutDense0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutDense0_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_OutPadConv0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_OutPadConv0_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_OutPadConv0_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_OutPadConv0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_InModel_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_InModel_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_2_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_2_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_1_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutConv0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutConv0_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_0_fu_941_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_0_fu_941_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_0_fu_941_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_0_fu_941_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_ce2 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_address3 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_ce3 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_address4 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_ce4 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutConv0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutConv0_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutConv0_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutConv0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_Weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_Weights_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_Weights_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_Weights_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_1_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_2_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_2_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutConv1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutConv1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutConv1_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutConv1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutConv1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutConv1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutConv1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutConv1_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutPool0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutPool0_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutPool0_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutPool0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_1_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPool0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPool0_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_Weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_Weights_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_Weights_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_Weights_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_1_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutConv2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutConv2_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutConv2_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutConv2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_2_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_2_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_1_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutConv2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutConv2_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_Weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_Weights_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_Weights_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_Weights_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_1_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_2_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_2_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutConv3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutConv3_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutConv3_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutConv3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutConv3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutConv3_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutConv3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutConv3_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutPool1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutPool1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutPool1_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutPool1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_2_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_2_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_1_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPool1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPool1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_Weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_Weights_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_Weights_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_Weights_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_1_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_2_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_2_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutConv4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutConv4_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutConv4_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutConv4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutPadConv5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutPadConv5_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutPadConv5_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutPadConv5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutConv4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutConv4_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutConv5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutConv5_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutConv5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutConv5_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutPool2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutPool2_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutPool2_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutPool2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_Weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_Weights_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutPadConv5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutPadConv5_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutConv5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutConv5_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutConv5_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutConv5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPadConv6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPadConv6_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPadConv6_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPadConv6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPool2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPool2_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutPadConv7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutPadConv7_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutPadConv7_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutPadConv7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutConv6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutConv6_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_Weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_Weights_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutPadConv6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutPadConv6_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutConv6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutConv6_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutConv6_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutConv6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_9_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_9_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_8_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_8_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_7_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_7_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_6_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_6_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_5_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_5_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_4_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_4_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_3_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_3_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_2_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_2_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_1_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutConv7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutConv7_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutConv7_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutConv7_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_Weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_Weights_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutPadConv7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutPadConv7_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutConv7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutConv7_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutConv7_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutConv7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_1_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_2_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_2_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_3_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_3_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_3_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_4_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_4_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_4_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_5_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_5_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_5_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_6_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_6_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_6_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_7_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_7_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_7_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_8_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_8_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_8_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_9_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_9_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_9_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutGlobalAverPool1D_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutGlobalAverPool1D_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutGlobalAverPool1D_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutGlobalAverPool1D_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_Weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_Weights_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_Weights_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_Weights_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_OutDense0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_OutDense0_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_OutDense0_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_OutDense0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_Weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_Weights_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_Weights_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_Weights_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_out_Dense_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_out_Dense_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_out_Dense_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_out_Dense_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_detect_fu_1190_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_detect_fu_1190_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_detect_fu_1190_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_detect_fu_1190_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_detect_fu_1190_out_Dense_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_CNN_Pipeline_loop_detect_fu_1190_out_Dense_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_detect_fu_1190_conv_i_i_i127_i_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_detect_fu_1190_conv_i_i_i127_i_out_ap_vld : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln15_fu_1218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_ap_0_fu_941_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln145_fu_1355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln171_fu_1420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln197_fu_1510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal grp_CNN_Pipeline_loop_detect_fu_1190_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal arrayidx3_sum_cast_fu_1263_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast129_fu_1248_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast130_fu_1287_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast131_fu_1298_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast132_fu_1308_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast133_fu_1318_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arrayidx37_sum_cast_fu_1377_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arrayidx45_sum_cast_fu_1442_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arrayidx51_sum_cast_fu_1532_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal n_1_fu_214 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal add_ln15_fu_1224_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal n_fu_378 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln145_fu_1361_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal n_3_fu_382 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal add_ln171_fu_1426_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal n_5_fu_386 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal add_ln197_fu_1516_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal Weights_ce1_local : STD_LOGIC;
    signal Weights_address1_local : STD_LOGIC_VECTOR (13 downto 0);
    signal Weights_ce0_local : STD_LOGIC;
    signal Weights_address0_local : STD_LOGIC_VECTOR (13 downto 0);
    signal OutGlobalAverPool1D_ce1_local : STD_LOGIC;
    signal OutGlobalAverPool1D_address1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal OutGlobalAverPool1D_ce0_local : STD_LOGIC;
    signal OutGlobalAverPool1D_address0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal OutDense0_ce1_local : STD_LOGIC;
    signal OutDense0_address1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal OutDense0_ce0_local : STD_LOGIC;
    signal OutDense0_address0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal out_Dense_ce0_local : STD_LOGIC;
    signal p_shl_fu_1234_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln15_fu_1230_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_fu_1242_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal arrayidx3_sum_fu_1257_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_217_fu_1281_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_218_fu_1292_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_219_fu_1303_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_220_fu_1313_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_215_fu_1323_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_1334_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_fu_1326_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl562_fu_1341_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln145_fu_1367_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal arrayidx37_sum_fu_1371_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_212_fu_1399_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl3_fu_1392_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl560_fu_1406_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_fu_1432_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal arrayidx45_sum_fu_1436_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_213_fu_1464_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl4_fu_1457_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl558_fu_1471_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_214_fu_1489_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl5_fu_1482_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln173_fu_1496_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln197_fu_1522_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal arrayidx51_sum_fu_1526_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_215_fu_1549_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl6_fu_1542_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl554_fu_1556_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_216_fu_1567_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln199_fu_1574_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (81 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component CNN_CNN_Pipeline_loop_for_channel_pad_0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutPadConv0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv0_ce0 : OUT STD_LOGIC;
        OutPadConv0_we0 : OUT STD_LOGIC;
        OutPadConv0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        InModel_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        InModel_ce0 : OUT STD_LOGIC;
        InModel_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutPadConv1_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv1_2_ce0 : OUT STD_LOGIC;
        OutPadConv1_2_we0 : OUT STD_LOGIC;
        OutPadConv1_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv1_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv1_1_ce0 : OUT STD_LOGIC;
        OutPadConv1_1_we0 : OUT STD_LOGIC;
        OutPadConv1_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv1_ce0 : OUT STD_LOGIC;
        OutPadConv1_we0 : OUT STD_LOGIC;
        OutPadConv1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutConv0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv0_ce0 : OUT STD_LOGIC;
        OutConv0_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_ap_0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutPadConv0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv0_ce0 : OUT STD_LOGIC;
        OutPadConv0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv0_ce1 : OUT STD_LOGIC;
        OutPadConv0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv0_address2 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv0_ce2 : OUT STD_LOGIC;
        OutPadConv0_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv0_address3 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv0_ce3 : OUT STD_LOGIC;
        OutPadConv0_q3 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv0_address4 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv0_ce4 : OUT STD_LOGIC;
        OutPadConv0_q4 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln23_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln23_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln23_6 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln23_8 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln23_9 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i16_i86_i : IN STD_LOGIC_VECTOR (15 downto 0);
        p_cast41_cast : IN STD_LOGIC_VECTOR (9 downto 0);
        OutConv0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv0_ce0 : OUT STD_LOGIC;
        OutConv0_we0 : OUT STD_LOGIC;
        OutConv0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Weights_load : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce0 : OUT STD_LOGIC;
        Weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Weights_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce1 : OUT STD_LOGIC;
        Weights_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv1_ce0 : OUT STD_LOGIC;
        OutPadConv1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv1_ce1 : OUT STD_LOGIC;
        OutPadConv1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv1_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv1_1_ce0 : OUT STD_LOGIC;
        OutPadConv1_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv1_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv1_1_ce1 : OUT STD_LOGIC;
        OutPadConv1_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv1_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv1_2_ce0 : OUT STD_LOGIC;
        OutPadConv1_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv1_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv1_2_ce1 : OUT STD_LOGIC;
        OutPadConv1_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutConv1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv1_ce0 : OUT STD_LOGIC;
        OutConv1_we0 : OUT STD_LOGIC;
        OutConv1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutConv1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv1_ce0 : OUT STD_LOGIC;
        OutConv1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutConv1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv1_ce1 : OUT STD_LOGIC;
        OutConv1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        OutPool0_ce0 : OUT STD_LOGIC;
        OutPool0_we0 : OUT STD_LOGIC;
        OutPool0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutPadConv2_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv2_1_ce0 : OUT STD_LOGIC;
        OutPadConv2_1_we0 : OUT STD_LOGIC;
        OutPadConv2_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv2_ce0 : OUT STD_LOGIC;
        OutPadConv2_we0 : OUT STD_LOGIC;
        OutPadConv2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        OutPool0_ce0 : OUT STD_LOGIC;
        OutPool0_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce0 : OUT STD_LOGIC;
        Weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Weights_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce1 : OUT STD_LOGIC;
        Weights_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv2_ce0 : OUT STD_LOGIC;
        OutPadConv2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv2_ce1 : OUT STD_LOGIC;
        OutPadConv2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv2_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv2_1_ce0 : OUT STD_LOGIC;
        OutPadConv2_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv2_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv2_1_ce1 : OUT STD_LOGIC;
        OutPadConv2_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutConv2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv2_ce0 : OUT STD_LOGIC;
        OutConv2_we0 : OUT STD_LOGIC;
        OutConv2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutPadConv3_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv3_2_ce0 : OUT STD_LOGIC;
        OutPadConv3_2_we0 : OUT STD_LOGIC;
        OutPadConv3_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv3_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv3_1_ce0 : OUT STD_LOGIC;
        OutPadConv3_1_we0 : OUT STD_LOGIC;
        OutPadConv3_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv3_ce0 : OUT STD_LOGIC;
        OutPadConv3_we0 : OUT STD_LOGIC;
        OutPadConv3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutConv2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv2_ce0 : OUT STD_LOGIC;
        OutConv2_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce0 : OUT STD_LOGIC;
        Weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Weights_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce1 : OUT STD_LOGIC;
        Weights_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv3_ce0 : OUT STD_LOGIC;
        OutPadConv3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv3_ce1 : OUT STD_LOGIC;
        OutPadConv3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv3_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv3_1_ce0 : OUT STD_LOGIC;
        OutPadConv3_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv3_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv3_1_ce1 : OUT STD_LOGIC;
        OutPadConv3_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv3_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv3_2_ce0 : OUT STD_LOGIC;
        OutPadConv3_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv3_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv3_2_ce1 : OUT STD_LOGIC;
        OutPadConv3_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutConv3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv3_ce0 : OUT STD_LOGIC;
        OutConv3_we0 : OUT STD_LOGIC;
        OutConv3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutConv3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv3_ce0 : OUT STD_LOGIC;
        OutConv3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutConv3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv3_ce1 : OUT STD_LOGIC;
        OutConv3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        OutPool1_ce0 : OUT STD_LOGIC;
        OutPool1_we0 : OUT STD_LOGIC;
        OutPool1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutPadConv4_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OutPadConv4_2_ce0 : OUT STD_LOGIC;
        OutPadConv4_2_we0 : OUT STD_LOGIC;
        OutPadConv4_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv4_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OutPadConv4_1_ce0 : OUT STD_LOGIC;
        OutPadConv4_1_we0 : OUT STD_LOGIC;
        OutPadConv4_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OutPadConv4_ce0 : OUT STD_LOGIC;
        OutPadConv4_we0 : OUT STD_LOGIC;
        OutPadConv4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        OutPool1_ce0 : OUT STD_LOGIC;
        OutPool1_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce0 : OUT STD_LOGIC;
        Weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Weights_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce1 : OUT STD_LOGIC;
        Weights_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OutPadConv4_ce0 : OUT STD_LOGIC;
        OutPadConv4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OutPadConv4_ce1 : OUT STD_LOGIC;
        OutPadConv4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv4_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OutPadConv4_1_ce0 : OUT STD_LOGIC;
        OutPadConv4_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv4_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OutPadConv4_1_ce1 : OUT STD_LOGIC;
        OutPadConv4_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv4_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OutPadConv4_2_ce0 : OUT STD_LOGIC;
        OutPadConv4_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv4_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OutPadConv4_2_ce1 : OUT STD_LOGIC;
        OutPadConv4_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutConv4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv4_ce0 : OUT STD_LOGIC;
        OutConv4_we0 : OUT STD_LOGIC;
        OutConv4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutPadConv5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutPadConv5_ce0 : OUT STD_LOGIC;
        OutPadConv5_we0 : OUT STD_LOGIC;
        OutPadConv5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutConv4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv4_ce0 : OUT STD_LOGIC;
        OutConv4_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutConv5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv5_ce0 : OUT STD_LOGIC;
        OutConv5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutConv5_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv5_ce1 : OUT STD_LOGIC;
        OutConv5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        OutPool2_ce0 : OUT STD_LOGIC;
        OutPool2_we0 : OUT STD_LOGIC;
        OutPool2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_cast105 : IN STD_LOGIC_VECTOR (10 downto 0);
        Weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce0 : OUT STD_LOGIC;
        Weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutPadConv5_ce0 : OUT STD_LOGIC;
        OutPadConv5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i16_i86_i291 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutConv5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv5_ce0 : OUT STD_LOGIC;
        OutConv5_we0 : OUT STD_LOGIC;
        OutConv5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Weights_load_130 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutPadConv6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        OutPadConv6_ce0 : OUT STD_LOGIC;
        OutPadConv6_we0 : OUT STD_LOGIC;
        OutPadConv6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        OutPool2_ce0 : OUT STD_LOGIC;
        OutPool2_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutPadConv7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutPadConv7_ce0 : OUT STD_LOGIC;
        OutPadConv7_we0 : OUT STD_LOGIC;
        OutPadConv7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutConv6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv6_ce0 : OUT STD_LOGIC;
        OutConv6_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_cast121 : IN STD_LOGIC_VECTOR (11 downto 0);
        Weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce0 : OUT STD_LOGIC;
        Weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        OutPadConv6_ce0 : OUT STD_LOGIC;
        OutPadConv6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i16_i86_i373 : IN STD_LOGIC_VECTOR (15 downto 0);
        mul_ln173 : IN STD_LOGIC_VECTOR (10 downto 0);
        OutConv6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv6_ce0 : OUT STD_LOGIC;
        OutConv6_we0 : OUT STD_LOGIC;
        OutConv6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Weights_load_131 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutPool3_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_9_ce0 : OUT STD_LOGIC;
        OutPool3_9_we0 : OUT STD_LOGIC;
        OutPool3_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_8_ce0 : OUT STD_LOGIC;
        OutPool3_8_we0 : OUT STD_LOGIC;
        OutPool3_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_7_ce0 : OUT STD_LOGIC;
        OutPool3_7_we0 : OUT STD_LOGIC;
        OutPool3_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_6_ce0 : OUT STD_LOGIC;
        OutPool3_6_we0 : OUT STD_LOGIC;
        OutPool3_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_5_ce0 : OUT STD_LOGIC;
        OutPool3_5_we0 : OUT STD_LOGIC;
        OutPool3_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_4_ce0 : OUT STD_LOGIC;
        OutPool3_4_we0 : OUT STD_LOGIC;
        OutPool3_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_3_ce0 : OUT STD_LOGIC;
        OutPool3_3_we0 : OUT STD_LOGIC;
        OutPool3_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_2_ce0 : OUT STD_LOGIC;
        OutPool3_2_we0 : OUT STD_LOGIC;
        OutPool3_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_1_ce0 : OUT STD_LOGIC;
        OutPool3_1_we0 : OUT STD_LOGIC;
        OutPool3_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_ce0 : OUT STD_LOGIC;
        OutPool3_we0 : OUT STD_LOGIC;
        OutPool3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutConv7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv7_ce0 : OUT STD_LOGIC;
        OutConv7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutConv7_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv7_ce1 : OUT STD_LOGIC;
        OutConv7_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_cast125 : IN STD_LOGIC_VECTOR (12 downto 0);
        Weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce0 : OUT STD_LOGIC;
        Weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutPadConv7_ce0 : OUT STD_LOGIC;
        OutPadConv7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i16_i86_i437 : IN STD_LOGIC_VECTOR (15 downto 0);
        mul_ln199 : IN STD_LOGIC_VECTOR (10 downto 0);
        OutConv7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv7_ce0 : OUT STD_LOGIC;
        OutConv7_we0 : OUT STD_LOGIC;
        OutConv7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Weights_load_133 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_VITIS_LOOP_93_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutPool3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_ce0 : OUT STD_LOGIC;
        OutPool3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_ce1 : OUT STD_LOGIC;
        OutPool3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_1_ce0 : OUT STD_LOGIC;
        OutPool3_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_1_ce1 : OUT STD_LOGIC;
        OutPool3_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_2_ce0 : OUT STD_LOGIC;
        OutPool3_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_2_ce1 : OUT STD_LOGIC;
        OutPool3_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_3_ce0 : OUT STD_LOGIC;
        OutPool3_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_3_ce1 : OUT STD_LOGIC;
        OutPool3_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_4_ce0 : OUT STD_LOGIC;
        OutPool3_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_4_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_4_ce1 : OUT STD_LOGIC;
        OutPool3_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_5_ce0 : OUT STD_LOGIC;
        OutPool3_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_5_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_5_ce1 : OUT STD_LOGIC;
        OutPool3_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_6_ce0 : OUT STD_LOGIC;
        OutPool3_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_6_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_6_ce1 : OUT STD_LOGIC;
        OutPool3_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_7_ce0 : OUT STD_LOGIC;
        OutPool3_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_7_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_7_ce1 : OUT STD_LOGIC;
        OutPool3_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_8_ce0 : OUT STD_LOGIC;
        OutPool3_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_8_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_8_ce1 : OUT STD_LOGIC;
        OutPool3_8_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_9_ce0 : OUT STD_LOGIC;
        OutPool3_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_9_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_9_ce1 : OUT STD_LOGIC;
        OutPool3_9_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutGlobalAverPool1D_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        OutGlobalAverPool1D_ce0 : OUT STD_LOGIC;
        OutGlobalAverPool1D_we0 : OUT STD_LOGIC;
        OutGlobalAverPool1D_d0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_a_Dense_0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce0 : OUT STD_LOGIC;
        Weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Weights_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce1 : OUT STD_LOGIC;
        Weights_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln9 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_1 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_2 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_3 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_4 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_5 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_6 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_7 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_8 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_9 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_10 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_11 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_12 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_13 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_14 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_15 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_16 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_17 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_18 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_19 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_20 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_21 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_22 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_23 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_24 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_25 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_26 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_27 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_28 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_29 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_30 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_31 : IN STD_LOGIC_VECTOR (11 downto 0);
        OutDense0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        OutDense0_ce0 : OUT STD_LOGIC;
        OutDense0_we0 : OUT STD_LOGIC;
        OutDense0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_a_Dense_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce0 : OUT STD_LOGIC;
        Weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Weights_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce1 : OUT STD_LOGIC;
        Weights_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_6 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_8 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_10 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_12 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_14 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_16 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_18 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_20 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_22 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_24 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_26 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_28 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_30 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_32 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_34 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_36 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_38 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_39 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_Dense_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_Dense_ce0 : OUT STD_LOGIC;
        out_Dense_we0 : OUT STD_LOGIC;
        out_Dense_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_detect IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        maxindex : IN STD_LOGIC_VECTOR (15 downto 0);
        out_Dense_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_Dense_ce0 : OUT STD_LOGIC;
        out_Dense_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_i127_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_i127_i_out_ap_vld : OUT STD_LOGIC );
    end component;


    component CNN_out_Dense_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address3 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address4 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutConv0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutConv1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutPool0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutPadConv5_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutPadConv6_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutPadConv7_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutPool3_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component CNN_OutDense0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    out_Dense_U : component CNN_out_Dense_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_Dense_address0,
        ce0 => out_Dense_ce0,
        we0 => out_Dense_we0,
        d0 => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_out_Dense_d0,
        q0 => out_Dense_q0);

    OutPadConv0_U : component CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv0_address0,
        ce0 => OutPadConv0_ce0,
        we0 => OutPadConv0_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_OutPadConv0_d0,
        q0 => OutPadConv0_q0,
        address1 => grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_address1,
        ce1 => OutPadConv0_ce1,
        q1 => OutPadConv0_q1,
        address2 => grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_address2,
        ce2 => OutPadConv0_ce2,
        q2 => OutPadConv0_q2,
        address3 => grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_address3,
        ce3 => OutPadConv0_ce3,
        q3 => OutPadConv0_q3,
        address4 => grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_address4,
        ce4 => OutPadConv0_ce4,
        q4 => OutPadConv0_q4);

    OutConv0_U : component CNN_OutConv0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutConv0_address0,
        ce0 => OutConv0_ce0,
        we0 => OutConv0_we0,
        d0 => grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutConv0_d0,
        q0 => OutConv0_q0);

    OutPadConv1_U : component CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 432,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv1_address0,
        ce0 => OutPadConv1_ce0,
        we0 => OutPadConv1_we0,
        d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_d0,
        q0 => OutPadConv1_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_address1,
        ce1 => OutPadConv1_ce1,
        q1 => OutPadConv1_q1);

    OutPadConv1_1_U : component CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 432,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv1_1_address0,
        ce0 => OutPadConv1_1_ce0,
        we0 => OutPadConv1_1_we0,
        d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_1_d0,
        q0 => OutPadConv1_1_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_1_address1,
        ce1 => OutPadConv1_1_ce1,
        q1 => OutPadConv1_1_q1);

    OutPadConv1_2_U : component CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 432,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv1_2_address0,
        ce0 => OutPadConv1_2_ce0,
        we0 => OutPadConv1_2_we0,
        d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_2_d0,
        q0 => OutPadConv1_2_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_2_address1,
        ce1 => OutPadConv1_2_ce1,
        q1 => OutPadConv1_2_q1);

    OutConv1_U : component CNN_OutConv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutConv1_address0,
        ce0 => OutConv1_ce0,
        we0 => OutConv1_we0,
        d0 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutConv1_d0,
        q0 => OutConv1_q0,
        address1 => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutConv1_address1,
        ce1 => OutConv1_ce1,
        q1 => OutConv1_q1);

    OutPool0_U : component CNN_OutPool0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool0_address0,
        ce0 => OutPool0_ce0,
        we0 => OutPool0_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutPool0_d0,
        q0 => OutPool0_q0);

    OutPadConv2_U : component CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 328,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv2_address0,
        ce0 => OutPadConv2_ce0,
        we0 => OutPadConv2_we0,
        d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_d0,
        q0 => OutPadConv2_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_address1,
        ce1 => OutPadConv2_ce1,
        q1 => OutPadConv2_q1);

    OutPadConv2_1_U : component CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 328,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv2_1_address0,
        ce0 => OutPadConv2_1_ce0,
        we0 => OutPadConv2_1_we0,
        d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_1_d0,
        q0 => OutPadConv2_1_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_1_address1,
        ce1 => OutPadConv2_1_ce1,
        q1 => OutPadConv2_1_q1);

    OutConv2_U : component CNN_OutConv0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutConv2_address0,
        ce0 => OutConv2_ce0,
        we0 => OutConv2_we0,
        d0 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutConv2_d0,
        q0 => OutConv2_q0);

    OutPadConv3_U : component CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 438,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv3_address0,
        ce0 => OutPadConv3_ce0,
        we0 => OutPadConv3_we0,
        d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_d0,
        q0 => OutPadConv3_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_address1,
        ce1 => OutPadConv3_ce1,
        q1 => OutPadConv3_q1);

    OutPadConv3_1_U : component CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 438,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv3_1_address0,
        ce0 => OutPadConv3_1_ce0,
        we0 => OutPadConv3_1_we0,
        d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_1_d0,
        q0 => OutPadConv3_1_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_1_address1,
        ce1 => OutPadConv3_1_ce1,
        q1 => OutPadConv3_1_q1);

    OutPadConv3_2_U : component CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 438,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv3_2_address0,
        ce0 => OutPadConv3_2_ce0,
        we0 => OutPadConv3_2_we0,
        d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_2_d0,
        q0 => OutPadConv3_2_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_2_address1,
        ce1 => OutPadConv3_2_ce1,
        q1 => OutPadConv3_2_q1);

    OutConv3_U : component CNN_OutConv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutConv3_address0,
        ce0 => OutConv3_ce0,
        we0 => OutConv3_we0,
        d0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutConv3_d0,
        q0 => OutConv3_q0,
        address1 => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutConv3_address1,
        ce1 => OutConv3_ce1,
        q1 => OutConv3_q1);

    OutPool1_U : component CNN_OutPool0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool1_address0,
        ce0 => OutPool1_ce0,
        we0 => OutPool1_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutPool1_d0,
        q0 => OutPool1_q0);

    OutPadConv4_U : component CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 224,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv4_address0,
        ce0 => OutPadConv4_ce0,
        we0 => OutPadConv4_we0,
        d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_d0,
        q0 => OutPadConv4_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_address1,
        ce1 => OutPadConv4_ce1,
        q1 => OutPadConv4_q1);

    OutPadConv4_1_U : component CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 224,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv4_1_address0,
        ce0 => OutPadConv4_1_ce0,
        we0 => OutPadConv4_1_we0,
        d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_1_d0,
        q0 => OutPadConv4_1_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_1_address1,
        ce1 => OutPadConv4_1_ce1,
        q1 => OutPadConv4_1_q1);

    OutPadConv4_2_U : component CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 224,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv4_2_address0,
        ce0 => OutPadConv4_2_ce0,
        we0 => OutPadConv4_2_we0,
        d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_2_d0,
        q0 => OutPadConv4_2_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_2_address1,
        ce1 => OutPadConv4_2_ce1,
        q1 => OutPadConv4_2_q1);

    OutConv4_U : component CNN_OutConv0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutConv4_address0,
        ce0 => OutConv4_ce0,
        we0 => OutConv4_we0,
        d0 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutConv4_d0,
        q0 => OutConv4_q0);

    OutPadConv5_U : component CNN_OutPadConv5_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1344,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv5_address0,
        ce0 => OutPadConv5_ce0,
        we0 => OutPadConv5_we0,
        d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutPadConv5_d0,
        q0 => OutPadConv5_q0);

    OutConv5_U : component CNN_OutConv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutConv5_address0,
        ce0 => OutConv5_ce0,
        we0 => OutConv5_we0,
        d0 => grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutConv5_d0,
        q0 => OutConv5_q0,
        address1 => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutConv5_address1,
        ce1 => OutConv5_ce1,
        q1 => OutConv5_q1);

    OutPool2_U : component CNN_OutPool0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool2_address0,
        ce0 => OutPool2_ce0,
        we0 => OutPool2_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutPool2_d0,
        q0 => OutPool2_q0);

    OutPadConv6_U : component CNN_OutPadConv6_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 704,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv6_address0,
        ce0 => OutPadConv6_ce0,
        we0 => OutPadConv6_we0,
        d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPadConv6_d0,
        q0 => OutPadConv6_q0);

    OutConv6_U : component CNN_OutConv0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutConv6_address0,
        ce0 => OutConv6_ce0,
        we0 => OutConv6_we0,
        d0 => grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutConv6_d0,
        q0 => OutConv6_q0);

    OutPadConv7_U : component CNN_OutPadConv7_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1408,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv7_address0,
        ce0 => OutPadConv7_ce0,
        we0 => OutPadConv7_we0,
        d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutPadConv7_d0,
        q0 => OutPadConv7_q0);

    OutConv7_U : component CNN_OutConv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutConv7_address0,
        ce0 => OutConv7_ce0,
        we0 => OutConv7_we0,
        d0 => grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutConv7_d0,
        q0 => OutConv7_q0,
        address1 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutConv7_address1,
        ce1 => OutConv7_ce1,
        q1 => OutConv7_q1);

    OutPool3_U : component CNN_OutPool3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool3_address0,
        ce0 => OutPool3_ce0,
        we0 => OutPool3_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_d0,
        q0 => OutPool3_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_address1,
        ce1 => OutPool3_ce1,
        q1 => OutPool3_q1);

    OutPool3_1_U : component CNN_OutPool3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool3_1_address0,
        ce0 => OutPool3_1_ce0,
        we0 => OutPool3_1_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_1_d0,
        q0 => OutPool3_1_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_1_address1,
        ce1 => OutPool3_1_ce1,
        q1 => OutPool3_1_q1);

    OutPool3_2_U : component CNN_OutPool3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool3_2_address0,
        ce0 => OutPool3_2_ce0,
        we0 => OutPool3_2_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_2_d0,
        q0 => OutPool3_2_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_2_address1,
        ce1 => OutPool3_2_ce1,
        q1 => OutPool3_2_q1);

    OutPool3_3_U : component CNN_OutPool3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool3_3_address0,
        ce0 => OutPool3_3_ce0,
        we0 => OutPool3_3_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_3_d0,
        q0 => OutPool3_3_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_3_address1,
        ce1 => OutPool3_3_ce1,
        q1 => OutPool3_3_q1);

    OutPool3_4_U : component CNN_OutPool3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool3_4_address0,
        ce0 => OutPool3_4_ce0,
        we0 => OutPool3_4_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_4_d0,
        q0 => OutPool3_4_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_4_address1,
        ce1 => OutPool3_4_ce1,
        q1 => OutPool3_4_q1);

    OutPool3_5_U : component CNN_OutPool3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool3_5_address0,
        ce0 => OutPool3_5_ce0,
        we0 => OutPool3_5_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_5_d0,
        q0 => OutPool3_5_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_5_address1,
        ce1 => OutPool3_5_ce1,
        q1 => OutPool3_5_q1);

    OutPool3_6_U : component CNN_OutPool3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool3_6_address0,
        ce0 => OutPool3_6_ce0,
        we0 => OutPool3_6_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_6_d0,
        q0 => OutPool3_6_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_6_address1,
        ce1 => OutPool3_6_ce1,
        q1 => OutPool3_6_q1);

    OutPool3_7_U : component CNN_OutPool3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool3_7_address0,
        ce0 => OutPool3_7_ce0,
        we0 => OutPool3_7_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_7_d0,
        q0 => OutPool3_7_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_7_address1,
        ce1 => OutPool3_7_ce1,
        q1 => OutPool3_7_q1);

    OutPool3_8_U : component CNN_OutPool3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool3_8_address0,
        ce0 => OutPool3_8_ce0,
        we0 => OutPool3_8_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_8_d0,
        q0 => OutPool3_8_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_8_address1,
        ce1 => OutPool3_8_ce1,
        q1 => OutPool3_8_q1);

    OutPool3_9_U : component CNN_OutPool3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool3_9_address0,
        ce0 => OutPool3_9_ce0,
        we0 => OutPool3_9_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_9_d0,
        q0 => OutPool3_9_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_9_address1,
        ce1 => OutPool3_9_ce1,
        q1 => OutPool3_9_q1);

    OutGlobalAverPool1D_U : component CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutGlobalAverPool1D_address0,
        ce0 => OutGlobalAverPool1D_ce0,
        we0 => OutGlobalAverPool1D_we0,
        d0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutGlobalAverPool1D_d0,
        q0 => OutGlobalAverPool1D_q0,
        address1 => OutGlobalAverPool1D_address1_local,
        ce1 => OutGlobalAverPool1D_ce1_local,
        q1 => OutGlobalAverPool1D_q1);

    OutDense0_U : component CNN_OutDense0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutDense0_address0,
        ce0 => OutDense0_ce0,
        we0 => OutDense0_we0,
        d0 => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_OutDense0_d0,
        q0 => OutDense0_q0,
        address1 => OutDense0_address1_local,
        ce1 => OutDense0_ce1_local,
        q1 => OutDense0_q1);

    grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925 : component CNN_CNN_Pipeline_loop_for_channel_pad_0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_ap_ready,
        OutPadConv0_address0 => grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_OutPadConv0_address0,
        OutPadConv0_ce0 => grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_OutPadConv0_ce0,
        OutPadConv0_we0 => grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_OutPadConv0_we0,
        OutPadConv0_d0 => grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_OutPadConv0_d0,
        InModel_address0 => grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_InModel_address0,
        InModel_ce0 => grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_InModel_ce0,
        InModel_q0 => InModel_q0);

    grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933 : component CNN_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_ap_ready,
        OutPadConv1_2_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_2_address0,
        OutPadConv1_2_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_2_ce0,
        OutPadConv1_2_we0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_2_we0,
        OutPadConv1_2_d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_2_d0,
        OutPadConv1_1_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_1_address0,
        OutPadConv1_1_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_1_ce0,
        OutPadConv1_1_we0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_1_we0,
        OutPadConv1_1_d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_1_d0,
        OutPadConv1_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_address0,
        OutPadConv1_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_ce0,
        OutPadConv1_we0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_we0,
        OutPadConv1_d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_d0,
        OutConv0_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutConv0_address0,
        OutConv0_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutConv0_ce0,
        OutConv0_q0 => OutConv0_q0);

    grp_CNN_Pipeline_loop_for_ap_0_fu_941 : component CNN_CNN_Pipeline_loop_for_ap_0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_ap_0_fu_941_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_ap_0_fu_941_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_ap_0_fu_941_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_ap_0_fu_941_ap_ready,
        OutPadConv0_address0 => grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_address0,
        OutPadConv0_ce0 => grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_ce0,
        OutPadConv0_q0 => OutPadConv0_q0,
        OutPadConv0_address1 => grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_address1,
        OutPadConv0_ce1 => grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_ce1,
        OutPadConv0_q1 => OutPadConv0_q1,
        OutPadConv0_address2 => grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_address2,
        OutPadConv0_ce2 => grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_ce2,
        OutPadConv0_q2 => OutPadConv0_q2,
        OutPadConv0_address3 => grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_address3,
        OutPadConv0_ce3 => grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_ce3,
        OutPadConv0_q3 => OutPadConv0_q3,
        OutPadConv0_address4 => grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_address4,
        OutPadConv0_ce4 => grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_ce4,
        OutPadConv0_q4 => OutPadConv0_q4,
        sext_ln23_2 => Weights_load_1_reg_1639,
        sext_ln23_4 => Weights_load_2_reg_1654,
        sext_ln23_6 => Weights_load_3_reg_1659,
        sext_ln23_8 => Weights_load_4_reg_1679,
        sext_ln23_9 => Weights_load_5_reg_1684,
        conv_i_i16_i86_i => reg_1197,
        p_cast41_cast => empty_216_reg_1674,
        OutConv0_address0 => grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutConv0_address0,
        OutConv0_ce0 => grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutConv0_ce0,
        OutConv0_we0 => grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutConv0_we0,
        OutConv0_d0 => grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutConv0_d0,
        Weights_load => reg_1197);

    grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957 : component CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_ap_start,
        ap_done => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_ap_done,
        ap_idle => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_ap_idle,
        ap_ready => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_ap_ready,
        Weights_address0 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_Weights_address0,
        Weights_ce0 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_Weights_ce0,
        Weights_q0 => Weights_q0,
        Weights_address1 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_Weights_address1,
        Weights_ce1 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_Weights_ce1,
        Weights_q1 => Weights_q1,
        OutPadConv1_address0 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_address0,
        OutPadConv1_ce0 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_ce0,
        OutPadConv1_q0 => OutPadConv1_q0,
        OutPadConv1_address1 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_address1,
        OutPadConv1_ce1 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_ce1,
        OutPadConv1_q1 => OutPadConv1_q1,
        OutPadConv1_1_address0 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_1_address0,
        OutPadConv1_1_ce0 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_1_ce0,
        OutPadConv1_1_q0 => OutPadConv1_1_q0,
        OutPadConv1_1_address1 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_1_address1,
        OutPadConv1_1_ce1 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_1_ce1,
        OutPadConv1_1_q1 => OutPadConv1_1_q1,
        OutPadConv1_2_address0 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_2_address0,
        OutPadConv1_2_ce0 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_2_ce0,
        OutPadConv1_2_q0 => OutPadConv1_2_q0,
        OutPadConv1_2_address1 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_2_address1,
        OutPadConv1_2_ce1 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_2_ce1,
        OutPadConv1_2_q1 => OutPadConv1_2_q1,
        OutConv1_address0 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutConv1_address0,
        OutConv1_ce0 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutConv1_ce0,
        OutConv1_we0 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutConv1_we0,
        OutConv1_d0 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutConv1_d0);

    grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967 : component CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_ap_ready,
        OutConv1_address0 => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutConv1_address0,
        OutConv1_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutConv1_ce0,
        OutConv1_q0 => OutConv1_q0,
        OutConv1_address1 => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutConv1_address1,
        OutConv1_ce1 => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutConv1_ce1,
        OutConv1_q1 => OutConv1_q1,
        OutPool0_address0 => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutPool0_address0,
        OutPool0_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutPool0_ce0,
        OutPool0_we0 => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutPool0_we0,
        OutPool0_d0 => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutPool0_d0);

    grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973 : component CNN_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_ap_ready,
        OutPadConv2_1_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_1_address0,
        OutPadConv2_1_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_1_ce0,
        OutPadConv2_1_we0 => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_1_we0,
        OutPadConv2_1_d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_1_d0,
        OutPadConv2_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_address0,
        OutPadConv2_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_ce0,
        OutPadConv2_we0 => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_we0,
        OutPadConv2_d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_d0,
        OutPool0_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPool0_address0,
        OutPool0_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPool0_ce0,
        OutPool0_q0 => OutPool0_q0);

    grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980 : component CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_ap_start,
        ap_done => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_ap_done,
        ap_idle => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_ap_idle,
        ap_ready => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_ap_ready,
        Weights_address0 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_Weights_address0,
        Weights_ce0 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_Weights_ce0,
        Weights_q0 => Weights_q0,
        Weights_address1 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_Weights_address1,
        Weights_ce1 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_Weights_ce1,
        Weights_q1 => Weights_q1,
        OutPadConv2_address0 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_address0,
        OutPadConv2_ce0 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_ce0,
        OutPadConv2_q0 => OutPadConv2_q0,
        OutPadConv2_address1 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_address1,
        OutPadConv2_ce1 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_ce1,
        OutPadConv2_q1 => OutPadConv2_q1,
        OutPadConv2_1_address0 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_1_address0,
        OutPadConv2_1_ce0 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_1_ce0,
        OutPadConv2_1_q0 => OutPadConv2_1_q0,
        OutPadConv2_1_address1 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_1_address1,
        OutPadConv2_1_ce1 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_1_ce1,
        OutPadConv2_1_q1 => OutPadConv2_1_q1,
        OutConv2_address0 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutConv2_address0,
        OutConv2_ce0 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutConv2_ce0,
        OutConv2_we0 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutConv2_we0,
        OutConv2_d0 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutConv2_d0);

    grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989 : component CNN_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_ap_ready,
        OutPadConv3_2_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_2_address0,
        OutPadConv3_2_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_2_ce0,
        OutPadConv3_2_we0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_2_we0,
        OutPadConv3_2_d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_2_d0,
        OutPadConv3_1_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_1_address0,
        OutPadConv3_1_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_1_ce0,
        OutPadConv3_1_we0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_1_we0,
        OutPadConv3_1_d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_1_d0,
        OutPadConv3_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_address0,
        OutPadConv3_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_ce0,
        OutPadConv3_we0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_we0,
        OutPadConv3_d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_d0,
        OutConv2_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutConv2_address0,
        OutConv2_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutConv2_ce0,
        OutConv2_q0 => OutConv2_q0);

    grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997 : component CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_ap_start,
        ap_done => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_ap_done,
        ap_idle => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_ap_idle,
        ap_ready => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_ap_ready,
        Weights_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_Weights_address0,
        Weights_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_Weights_ce0,
        Weights_q0 => Weights_q0,
        Weights_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_Weights_address1,
        Weights_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_Weights_ce1,
        Weights_q1 => Weights_q1,
        OutPadConv3_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_address0,
        OutPadConv3_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_ce0,
        OutPadConv3_q0 => OutPadConv3_q0,
        OutPadConv3_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_address1,
        OutPadConv3_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_ce1,
        OutPadConv3_q1 => OutPadConv3_q1,
        OutPadConv3_1_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_1_address0,
        OutPadConv3_1_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_1_ce0,
        OutPadConv3_1_q0 => OutPadConv3_1_q0,
        OutPadConv3_1_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_1_address1,
        OutPadConv3_1_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_1_ce1,
        OutPadConv3_1_q1 => OutPadConv3_1_q1,
        OutPadConv3_2_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_2_address0,
        OutPadConv3_2_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_2_ce0,
        OutPadConv3_2_q0 => OutPadConv3_2_q0,
        OutPadConv3_2_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_2_address1,
        OutPadConv3_2_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_2_ce1,
        OutPadConv3_2_q1 => OutPadConv3_2_q1,
        OutConv3_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutConv3_address0,
        OutConv3_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutConv3_ce0,
        OutConv3_we0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutConv3_we0,
        OutConv3_d0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutConv3_d0);

    grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007 : component CNN_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_ap_ready,
        OutConv3_address0 => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutConv3_address0,
        OutConv3_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutConv3_ce0,
        OutConv3_q0 => OutConv3_q0,
        OutConv3_address1 => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutConv3_address1,
        OutConv3_ce1 => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutConv3_ce1,
        OutConv3_q1 => OutConv3_q1,
        OutPool1_address0 => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutPool1_address0,
        OutPool1_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutPool1_ce0,
        OutPool1_we0 => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutPool1_we0,
        OutPool1_d0 => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutPool1_d0);

    grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013 : component CNN_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_ap_ready,
        OutPadConv4_2_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_2_address0,
        OutPadConv4_2_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_2_ce0,
        OutPadConv4_2_we0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_2_we0,
        OutPadConv4_2_d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_2_d0,
        OutPadConv4_1_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_1_address0,
        OutPadConv4_1_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_1_ce0,
        OutPadConv4_1_we0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_1_we0,
        OutPadConv4_1_d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_1_d0,
        OutPadConv4_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_address0,
        OutPadConv4_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_ce0,
        OutPadConv4_we0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_we0,
        OutPadConv4_d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_d0,
        OutPool1_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPool1_address0,
        OutPool1_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPool1_ce0,
        OutPool1_q0 => OutPool1_q0);

    grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021 : component CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_ap_start,
        ap_done => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_ap_done,
        ap_idle => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_ap_idle,
        ap_ready => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_ap_ready,
        Weights_address0 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_Weights_address0,
        Weights_ce0 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_Weights_ce0,
        Weights_q0 => Weights_q0,
        Weights_address1 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_Weights_address1,
        Weights_ce1 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_Weights_ce1,
        Weights_q1 => Weights_q1,
        OutPadConv4_address0 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_address0,
        OutPadConv4_ce0 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_ce0,
        OutPadConv4_q0 => OutPadConv4_q0,
        OutPadConv4_address1 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_address1,
        OutPadConv4_ce1 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_ce1,
        OutPadConv4_q1 => OutPadConv4_q1,
        OutPadConv4_1_address0 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_1_address0,
        OutPadConv4_1_ce0 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_1_ce0,
        OutPadConv4_1_q0 => OutPadConv4_1_q0,
        OutPadConv4_1_address1 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_1_address1,
        OutPadConv4_1_ce1 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_1_ce1,
        OutPadConv4_1_q1 => OutPadConv4_1_q1,
        OutPadConv4_2_address0 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_2_address0,
        OutPadConv4_2_ce0 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_2_ce0,
        OutPadConv4_2_q0 => OutPadConv4_2_q0,
        OutPadConv4_2_address1 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_2_address1,
        OutPadConv4_2_ce1 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_2_ce1,
        OutPadConv4_2_q1 => OutPadConv4_2_q1,
        OutConv4_address0 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutConv4_address0,
        OutConv4_ce0 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutConv4_ce0,
        OutConv4_we0 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutConv4_we0,
        OutConv4_d0 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutConv4_d0);

    grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031 : component CNN_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_ap_ready,
        OutPadConv5_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutPadConv5_address0,
        OutPadConv5_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutPadConv5_ce0,
        OutPadConv5_we0 => grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutPadConv5_we0,
        OutPadConv5_d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutPadConv5_d0,
        OutConv4_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutConv4_address0,
        OutConv4_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutConv4_ce0,
        OutConv4_q0 => OutConv4_q0);

    grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037 : component CNN_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_ap_ready,
        OutConv5_address0 => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutConv5_address0,
        OutConv5_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutConv5_ce0,
        OutConv5_q0 => OutConv5_q0,
        OutConv5_address1 => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutConv5_address1,
        OutConv5_ce1 => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutConv5_ce1,
        OutConv5_q1 => OutConv5_q1,
        OutPool2_address0 => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutPool2_address0,
        OutPool2_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutPool2_ce0,
        OutPool2_we0 => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutPool2_we0,
        OutPool2_d0 => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutPool2_d0);

    grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043 : component CNN_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_ap_ready,
        p_cast105 => p_cast105_reg_1710,
        Weights_address0 => grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_Weights_address0,
        Weights_ce0 => grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_Weights_ce0,
        Weights_q0 => Weights_q0,
        OutPadConv5_address0 => grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutPadConv5_address0,
        OutPadConv5_ce0 => grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutPadConv5_ce0,
        OutPadConv5_q0 => OutPadConv5_q0,
        conv_i_i16_i86_i291 => reg_1197,
        OutConv5_address0 => grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutConv5_address0,
        OutConv5_ce0 => grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutConv5_ce0,
        OutConv5_we0 => grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutConv5_we0,
        OutConv5_d0 => grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutConv5_d0,
        Weights_load_130 => reg_1197);

    grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054 : component CNN_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_ap_ready,
        OutPadConv6_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPadConv6_address0,
        OutPadConv6_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPadConv6_ce0,
        OutPadConv6_we0 => grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPadConv6_we0,
        OutPadConv6_d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPadConv6_d0,
        OutPool2_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPool2_address0,
        OutPool2_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPool2_ce0,
        OutPool2_q0 => OutPool2_q0);

    grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060 : component CNN_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_ap_ready,
        OutPadConv7_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutPadConv7_address0,
        OutPadConv7_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutPadConv7_ce0,
        OutPadConv7_we0 => grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutPadConv7_we0,
        OutPadConv7_d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutPadConv7_d0,
        OutConv6_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutConv6_address0,
        OutConv6_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutConv6_ce0,
        OutConv6_q0 => OutConv6_q0);

    grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066 : component CNN_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_ap_ready,
        p_cast121 => p_cast121_reg_1738,
        Weights_address0 => grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_Weights_address0,
        Weights_ce0 => grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_Weights_ce0,
        Weights_q0 => Weights_q0,
        OutPadConv6_address0 => grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutPadConv6_address0,
        OutPadConv6_ce0 => grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutPadConv6_ce0,
        OutPadConv6_q0 => OutPadConv6_q0,
        conv_i_i16_i86_i373 => reg_1197,
        mul_ln173 => add_ln173_reg_1743,
        OutConv6_address0 => grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutConv6_address0,
        OutConv6_ce0 => grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutConv6_ce0,
        OutConv6_we0 => grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutConv6_we0,
        OutConv6_d0 => grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutConv6_d0,
        Weights_load_131 => reg_1197);

    grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078 : component CNN_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_ap_ready,
        OutPool3_9_address0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_9_address0,
        OutPool3_9_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_9_ce0,
        OutPool3_9_we0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_9_we0,
        OutPool3_9_d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_9_d0,
        OutPool3_8_address0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_8_address0,
        OutPool3_8_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_8_ce0,
        OutPool3_8_we0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_8_we0,
        OutPool3_8_d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_8_d0,
        OutPool3_7_address0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_7_address0,
        OutPool3_7_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_7_ce0,
        OutPool3_7_we0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_7_we0,
        OutPool3_7_d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_7_d0,
        OutPool3_6_address0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_6_address0,
        OutPool3_6_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_6_ce0,
        OutPool3_6_we0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_6_we0,
        OutPool3_6_d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_6_d0,
        OutPool3_5_address0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_5_address0,
        OutPool3_5_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_5_ce0,
        OutPool3_5_we0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_5_we0,
        OutPool3_5_d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_5_d0,
        OutPool3_4_address0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_4_address0,
        OutPool3_4_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_4_ce0,
        OutPool3_4_we0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_4_we0,
        OutPool3_4_d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_4_d0,
        OutPool3_3_address0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_3_address0,
        OutPool3_3_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_3_ce0,
        OutPool3_3_we0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_3_we0,
        OutPool3_3_d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_3_d0,
        OutPool3_2_address0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_2_address0,
        OutPool3_2_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_2_ce0,
        OutPool3_2_we0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_2_we0,
        OutPool3_2_d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_2_d0,
        OutPool3_1_address0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_1_address0,
        OutPool3_1_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_1_ce0,
        OutPool3_1_we0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_1_we0,
        OutPool3_1_d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_1_d0,
        OutPool3_address0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_address0,
        OutPool3_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_ce0,
        OutPool3_we0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_we0,
        OutPool3_d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_d0,
        OutConv7_address0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutConv7_address0,
        OutConv7_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutConv7_ce0,
        OutConv7_q0 => OutConv7_q0,
        OutConv7_address1 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutConv7_address1,
        OutConv7_ce1 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutConv7_ce1,
        OutConv7_q1 => OutConv7_q1);

    grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093 : component CNN_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_ap_ready,
        p_cast125 => p_cast125_reg_1763,
        Weights_address0 => grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_Weights_address0,
        Weights_ce0 => grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_Weights_ce0,
        Weights_q0 => Weights_q0,
        OutPadConv7_address0 => grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutPadConv7_address0,
        OutPadConv7_ce0 => grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutPadConv7_ce0,
        OutPadConv7_q0 => OutPadConv7_q0,
        conv_i_i16_i86_i437 => reg_1197,
        mul_ln199 => add_ln199_reg_1768,
        OutConv7_address0 => grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutConv7_address0,
        OutConv7_ce0 => grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutConv7_ce0,
        OutConv7_we0 => grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutConv7_we0,
        OutConv7_d0 => grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutConv7_d0,
        Weights_load_133 => reg_1197);

    grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105 : component CNN_CNN_Pipeline_VITIS_LOOP_93_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_ap_start,
        ap_done => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_ap_done,
        ap_idle => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_ap_idle,
        ap_ready => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_ap_ready,
        OutPool3_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_address0,
        OutPool3_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_ce0,
        OutPool3_q0 => OutPool3_q0,
        OutPool3_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_address1,
        OutPool3_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_ce1,
        OutPool3_q1 => OutPool3_q1,
        OutPool3_1_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_1_address0,
        OutPool3_1_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_1_ce0,
        OutPool3_1_q0 => OutPool3_1_q0,
        OutPool3_1_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_1_address1,
        OutPool3_1_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_1_ce1,
        OutPool3_1_q1 => OutPool3_1_q1,
        OutPool3_2_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_2_address0,
        OutPool3_2_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_2_ce0,
        OutPool3_2_q0 => OutPool3_2_q0,
        OutPool3_2_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_2_address1,
        OutPool3_2_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_2_ce1,
        OutPool3_2_q1 => OutPool3_2_q1,
        OutPool3_3_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_3_address0,
        OutPool3_3_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_3_ce0,
        OutPool3_3_q0 => OutPool3_3_q0,
        OutPool3_3_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_3_address1,
        OutPool3_3_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_3_ce1,
        OutPool3_3_q1 => OutPool3_3_q1,
        OutPool3_4_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_4_address0,
        OutPool3_4_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_4_ce0,
        OutPool3_4_q0 => OutPool3_4_q0,
        OutPool3_4_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_4_address1,
        OutPool3_4_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_4_ce1,
        OutPool3_4_q1 => OutPool3_4_q1,
        OutPool3_5_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_5_address0,
        OutPool3_5_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_5_ce0,
        OutPool3_5_q0 => OutPool3_5_q0,
        OutPool3_5_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_5_address1,
        OutPool3_5_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_5_ce1,
        OutPool3_5_q1 => OutPool3_5_q1,
        OutPool3_6_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_6_address0,
        OutPool3_6_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_6_ce0,
        OutPool3_6_q0 => OutPool3_6_q0,
        OutPool3_6_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_6_address1,
        OutPool3_6_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_6_ce1,
        OutPool3_6_q1 => OutPool3_6_q1,
        OutPool3_7_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_7_address0,
        OutPool3_7_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_7_ce0,
        OutPool3_7_q0 => OutPool3_7_q0,
        OutPool3_7_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_7_address1,
        OutPool3_7_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_7_ce1,
        OutPool3_7_q1 => OutPool3_7_q1,
        OutPool3_8_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_8_address0,
        OutPool3_8_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_8_ce0,
        OutPool3_8_q0 => OutPool3_8_q0,
        OutPool3_8_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_8_address1,
        OutPool3_8_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_8_ce1,
        OutPool3_8_q1 => OutPool3_8_q1,
        OutPool3_9_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_9_address0,
        OutPool3_9_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_9_ce0,
        OutPool3_9_q0 => OutPool3_9_q0,
        OutPool3_9_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_9_address1,
        OutPool3_9_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_9_ce1,
        OutPool3_9_q1 => OutPool3_9_q1,
        OutGlobalAverPool1D_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutGlobalAverPool1D_address0,
        OutGlobalAverPool1D_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutGlobalAverPool1D_ce0,
        OutGlobalAverPool1D_we0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutGlobalAverPool1D_we0,
        OutGlobalAverPool1D_d0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutGlobalAverPool1D_d0);

    grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120 : component CNN_CNN_Pipeline_loop_for_a_Dense_0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_ap_ready,
        Weights_address0 => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_Weights_address0,
        Weights_ce0 => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_Weights_ce0,
        Weights_q0 => Weights_q0,
        Weights_address1 => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_Weights_address1,
        Weights_ce1 => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_Weights_ce1,
        Weights_q1 => Weights_q1,
        sext_ln9 => input_Dense_load_reg_1783,
        sext_ln9_1 => input_Dense_load_1_reg_1788,
        sext_ln9_2 => input_Dense_load_2_reg_1803,
        sext_ln9_3 => input_Dense_load_3_reg_1808,
        sext_ln9_4 => input_Dense_load_4_reg_1823,
        sext_ln9_5 => input_Dense_load_5_reg_1828,
        sext_ln9_6 => input_Dense_load_6_reg_1843,
        sext_ln9_7 => input_Dense_load_7_reg_1848,
        sext_ln9_8 => input_Dense_load_8_reg_1863,
        sext_ln9_9 => input_Dense_load_9_reg_1868,
        sext_ln9_10 => input_Dense_load_10_reg_1883,
        sext_ln9_11 => input_Dense_load_11_reg_1888,
        sext_ln9_12 => input_Dense_load_12_reg_1903,
        sext_ln9_13 => input_Dense_load_13_reg_1908,
        sext_ln9_14 => input_Dense_load_14_reg_1923,
        sext_ln9_15 => input_Dense_load_15_reg_1928,
        sext_ln9_16 => input_Dense_load_16_reg_1943,
        sext_ln9_17 => input_Dense_load_17_reg_1948,
        sext_ln9_18 => input_Dense_load_18_reg_1963,
        sext_ln9_19 => input_Dense_load_19_reg_1968,
        sext_ln9_20 => input_Dense_load_20_reg_1983,
        sext_ln9_21 => input_Dense_load_21_reg_1988,
        sext_ln9_22 => input_Dense_load_22_reg_2003,
        sext_ln9_23 => input_Dense_load_23_reg_2008,
        sext_ln9_24 => input_Dense_load_24_reg_2023,
        sext_ln9_25 => input_Dense_load_25_reg_2028,
        sext_ln9_26 => input_Dense_load_26_reg_2043,
        sext_ln9_27 => input_Dense_load_27_reg_2048,
        sext_ln9_28 => input_Dense_load_28_reg_2063,
        sext_ln9_29 => input_Dense_load_29_reg_2068,
        sext_ln9_30 => input_Dense_load_30_reg_2083,
        sext_ln9_31 => input_Dense_load_31_reg_2088,
        OutDense0_address0 => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_OutDense0_address0,
        OutDense0_ce0 => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_OutDense0_ce0,
        OutDense0_we0 => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_OutDense0_we0,
        OutDense0_d0 => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_OutDense0_d0);

    grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161 : component CNN_CNN_Pipeline_loop_for_a_Dense_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_ap_ready,
        Weights_address0 => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_Weights_address0,
        Weights_ce0 => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_Weights_ce0,
        Weights_q0 => Weights_q0,
        Weights_address1 => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_Weights_address1,
        Weights_ce1 => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_Weights_ce1,
        Weights_q1 => Weights_q1,
        sext_ln21_2 => input_Dense_1_load_reg_2103,
        sext_ln21_4 => input_Dense_1_load_1_reg_2108,
        sext_ln21_6 => input_Dense_1_load_2_reg_2123,
        sext_ln21_8 => input_Dense_1_load_3_reg_2128,
        sext_ln21_10 => input_Dense_1_load_4_reg_2143,
        sext_ln21_12 => input_Dense_1_load_5_reg_2148,
        sext_ln21_14 => input_Dense_1_load_6_reg_2163,
        sext_ln21_16 => input_Dense_1_load_7_reg_2168,
        sext_ln21_18 => input_Dense_1_load_8_reg_2183,
        sext_ln21_20 => input_Dense_1_load_9_reg_2188,
        sext_ln21_22 => input_Dense_1_load_10_reg_2203,
        sext_ln21_24 => input_Dense_1_load_11_reg_2208,
        sext_ln21_26 => input_Dense_1_load_12_reg_2223,
        sext_ln21_28 => input_Dense_1_load_13_reg_2228,
        sext_ln21_30 => input_Dense_1_load_14_reg_2243,
        sext_ln21_32 => input_Dense_1_load_15_reg_2248,
        sext_ln21_34 => input_Dense_1_load_16_reg_2263,
        sext_ln21_36 => input_Dense_1_load_17_reg_2268,
        sext_ln21_38 => input_Dense_1_load_18_reg_2283,
        sext_ln21_39 => input_Dense_1_load_19_reg_2288,
        out_Dense_address0 => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_out_Dense_address0,
        out_Dense_ce0 => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_out_Dense_ce0,
        out_Dense_we0 => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_out_Dense_we0,
        out_Dense_d0 => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_out_Dense_d0);

    grp_CNN_Pipeline_loop_detect_fu_1190 : component CNN_CNN_Pipeline_loop_detect
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_detect_fu_1190_ap_start,
        ap_done => grp_CNN_Pipeline_loop_detect_fu_1190_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_detect_fu_1190_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_detect_fu_1190_ap_ready,
        maxindex => maxindex_reg_2298,
        out_Dense_address0 => grp_CNN_Pipeline_loop_detect_fu_1190_out_Dense_address0,
        out_Dense_ce0 => grp_CNN_Pipeline_loop_detect_fu_1190_out_Dense_ce0,
        out_Dense_q0 => out_Dense_q0,
        conv_i_i_i127_i_out => grp_CNN_Pipeline_loop_detect_fu_1190_conv_i_i_i127_i_out,
        conv_i_i_i127_i_out_ap_vld => grp_CNN_Pipeline_loop_detect_fu_1190_conv_i_i_i127_i_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_detect_fu_1190_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_detect_fu_1190_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
                    grp_CNN_Pipeline_loop_detect_fu_1190_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_detect_fu_1190_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_detect_fu_1190_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln15_fu_1218_p2 = ap_const_lv1_1))) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln171_fu_1420_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
                    grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
                    grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_ap_0_fu_941_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_ap_0_fu_941_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_CNN_Pipeline_loop_for_ap_0_fu_941_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_ap_0_fu_941_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_ap_0_fu_941_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                    grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
                    grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
                    grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln145_fu_1355_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then 
                    grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln197_fu_1510_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
                    grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    n_1_fu_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                n_1_fu_214 <= ap_const_lv3_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln15_fu_1218_p2 = ap_const_lv1_0))) then 
                n_1_fu_214 <= add_ln15_fu_1224_p2;
            end if; 
        end if;
    end process;

    n_3_fu_382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln145_fu_1355_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then 
                n_3_fu_382 <= ap_const_lv6_0;
            elsif (((icmp_ln171_fu_1420_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
                n_3_fu_382 <= add_ln171_fu_1426_p2;
            end if; 
        end if;
    end process;

    n_5_fu_386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln171_fu_1420_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
                n_5_fu_386 <= ap_const_lv6_0;
            elsif (((icmp_ln197_fu_1510_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
                n_5_fu_386 <= add_ln197_fu_1516_p2;
            end if; 
        end if;
    end process;

    n_fu_378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln15_fu_1218_p2 = ap_const_lv1_1))) then 
                n_fu_378 <= ap_const_lv5_0;
            elsif (((icmp_ln145_fu_1355_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state29))) then 
                n_fu_378 <= add_ln145_fu_1361_p2;
            end if; 
        end if;
    end process;

    reg_1197_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state30))) then 
                reg_1197 <= Weights_q0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                reg_1197 <= Weights_q1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                Weights_load_1_reg_1639 <= Weights_q0;
                    p_cast_cast_reg_1633(3 downto 0) <= p_cast_cast_fu_1278_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                Weights_load_2_reg_1654 <= Weights_q1;
                Weights_load_3_reg_1659 <= Weights_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                Weights_load_4_reg_1679 <= Weights_q1;
                Weights_load_5_reg_1684 <= Weights_q0;
                    empty_216_reg_1674(9 downto 6) <= empty_216_fu_1345_p2(9 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                    add_ln173_reg_1743(10 downto 3) <= add_ln173_fu_1500_p2(10 downto 3);
                    p_cast121_reg_1738(11 downto 4) <= p_cast121_fu_1475_p2(11 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state43)) then
                    add_ln199_reg_1768(10 downto 3) <= add_ln199_fu_1578_p2(10 downto 3);
                    p_cast125_reg_1763(12 downto 5) <= p_cast125_fu_1560_p2(12 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                empty_214_reg_1611 <= empty_214_fu_1253_p1;
                n_2_reg_1602 <= n_1_fu_214;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state72)) then
                input_Dense_1_load_10_reg_2203 <= OutDense0_q1;
                input_Dense_1_load_11_reg_2208 <= OutDense0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state73)) then
                input_Dense_1_load_12_reg_2223 <= OutDense0_q1;
                input_Dense_1_load_13_reg_2228 <= OutDense0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state74)) then
                input_Dense_1_load_14_reg_2243 <= OutDense0_q1;
                input_Dense_1_load_15_reg_2248 <= OutDense0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state75)) then
                input_Dense_1_load_16_reg_2263 <= OutDense0_q1;
                input_Dense_1_load_17_reg_2268 <= OutDense0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state76)) then
                input_Dense_1_load_18_reg_2283 <= OutDense0_q1;
                input_Dense_1_load_19_reg_2288 <= OutDense0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state67)) then
                input_Dense_1_load_1_reg_2108 <= OutDense0_q0;
                input_Dense_1_load_reg_2103 <= OutDense0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state68)) then
                input_Dense_1_load_2_reg_2123 <= OutDense0_q1;
                input_Dense_1_load_3_reg_2128 <= OutDense0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state69)) then
                input_Dense_1_load_4_reg_2143 <= OutDense0_q1;
                input_Dense_1_load_5_reg_2148 <= OutDense0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state70)) then
                input_Dense_1_load_6_reg_2163 <= OutDense0_q1;
                input_Dense_1_load_7_reg_2168 <= OutDense0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state71)) then
                input_Dense_1_load_8_reg_2183 <= OutDense0_q1;
                input_Dense_1_load_9_reg_2188 <= OutDense0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then
                input_Dense_load_10_reg_1883 <= OutGlobalAverPool1D_q1;
                input_Dense_load_11_reg_1888 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then
                input_Dense_load_12_reg_1903 <= OutGlobalAverPool1D_q1;
                input_Dense_load_13_reg_1908 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then
                input_Dense_load_14_reg_1923 <= OutGlobalAverPool1D_q1;
                input_Dense_load_15_reg_1928 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state57)) then
                input_Dense_load_16_reg_1943 <= OutGlobalAverPool1D_q1;
                input_Dense_load_17_reg_1948 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state58)) then
                input_Dense_load_18_reg_1963 <= OutGlobalAverPool1D_q1;
                input_Dense_load_19_reg_1968 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then
                input_Dense_load_1_reg_1788 <= OutGlobalAverPool1D_q0;
                input_Dense_load_reg_1783 <= OutGlobalAverPool1D_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state59)) then
                input_Dense_load_20_reg_1983 <= OutGlobalAverPool1D_q1;
                input_Dense_load_21_reg_1988 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state60)) then
                input_Dense_load_22_reg_2003 <= OutGlobalAverPool1D_q1;
                input_Dense_load_23_reg_2008 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state61)) then
                input_Dense_load_24_reg_2023 <= OutGlobalAverPool1D_q1;
                input_Dense_load_25_reg_2028 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state62)) then
                input_Dense_load_26_reg_2043 <= OutGlobalAverPool1D_q1;
                input_Dense_load_27_reg_2048 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state63)) then
                input_Dense_load_28_reg_2063 <= OutGlobalAverPool1D_q1;
                input_Dense_load_29_reg_2068 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state50)) then
                input_Dense_load_2_reg_1803 <= OutGlobalAverPool1D_q1;
                input_Dense_load_3_reg_1808 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state64)) then
                input_Dense_load_30_reg_2083 <= OutGlobalAverPool1D_q1;
                input_Dense_load_31_reg_2088 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state51)) then
                input_Dense_load_4_reg_1823 <= OutGlobalAverPool1D_q1;
                input_Dense_load_5_reg_1828 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state52)) then
                input_Dense_load_6_reg_1843 <= OutGlobalAverPool1D_q1;
                input_Dense_load_7_reg_1848 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then
                input_Dense_load_8_reg_1863 <= OutGlobalAverPool1D_q1;
                input_Dense_load_9_reg_1868 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state79)) then
                maxindex_reg_2298 <= out_Dense_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                n_4_reg_1689 <= n_fu_378;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                n_6_reg_1715 <= n_3_fu_382;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then
                n_7_reg_1748 <= n_5_fu_386;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                    p_cast105_reg_1710(10 downto 4) <= p_cast105_fu_1410_p2(10 downto 4);
            end if;
        end if;
    end process;
    p_cast_cast_reg_1633(4) <= '0';
    empty_216_reg_1674(5 downto 0) <= "000000";
    p_cast105_reg_1710(3 downto 0) <= "0000";
    p_cast121_reg_1738(3 downto 0) <= "0000";
    add_ln173_reg_1743(2 downto 0) <= "000";
    p_cast125_reg_1763(4 downto 0) <= "00000";
    add_ln199_reg_1768(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state29, ap_CS_fsm_state36, ap_CS_fsm_state41, grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_ap_done, grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_ap_done, grp_CNN_Pipeline_loop_for_ap_0_fu_941_ap_done, grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_ap_done, grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_ap_done, grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_ap_done, grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_ap_done, grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_ap_done, grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_ap_done, grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_ap_done, grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_ap_done, grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_ap_done, grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_ap_done, grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_ap_done, grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_ap_done, grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_ap_done, grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_ap_done, grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_ap_done, grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_ap_done, grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_ap_done, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_ap_done, grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_ap_done, grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_ap_done, grp_CNN_Pipeline_loop_detect_fu_1190_ap_done, ap_CS_fsm_state2, icmp_ln15_fu_1218_p2, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, icmp_ln145_fu_1355_p2, ap_CS_fsm_state33, ap_CS_fsm_state32, ap_CS_fsm_state35, icmp_ln171_fu_1420_p2, ap_CS_fsm_state40, ap_CS_fsm_state39, icmp_ln197_fu_1510_p2, ap_CS_fsm_state45, ap_CS_fsm_state44, ap_CS_fsm_state47, ap_CS_fsm_state65, ap_CS_fsm_state77, ap_CS_fsm_state81)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln15_fu_1218_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_CNN_Pipeline_loop_for_ap_0_fu_941_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state18) and (grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state22) and (grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state24) and (grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state26) and (grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state28) and (grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                if (((icmp_ln145_fu_1355_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state32) and (grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state33) and (grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state35) and (grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                if (((icmp_ln171_fu_1420_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state39) and (grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state40 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state40) and (grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state41 => 
                if (((icmp_ln197_fu_1510_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state44) and (grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state44;
                end if;
            when ap_ST_fsm_state45 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state45) and (grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state46;
                else
                    ap_NS_fsm <= ap_ST_fsm_state45;
                end if;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state47) and (grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state65) and (grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state66;
                else
                    ap_NS_fsm <= ap_ST_fsm_state65;
                end if;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state77) and (grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state78;
                else
                    ap_NS_fsm <= ap_ST_fsm_state77;
                end if;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                ap_NS_fsm <= ap_ST_fsm_state80;
            when ap_ST_fsm_state80 => 
                ap_NS_fsm <= ap_ST_fsm_state81;
            when ap_ST_fsm_state81 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state81) and (grp_CNN_Pipeline_loop_detect_fu_1190_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state82;
                else
                    ap_NS_fsm <= ap_ST_fsm_state81;
                end if;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    InModel_address0 <= grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_InModel_address0;
    InModel_ce0 <= grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_InModel_ce0;

    OutConv0_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutConv0_address0, grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutConv0_address0, ap_CS_fsm_state8, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            OutConv0_address0 <= grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutConv0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            OutConv0_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutConv0_address0;
        else 
            OutConv0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    OutConv0_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutConv0_ce0, grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutConv0_ce0, ap_CS_fsm_state8, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            OutConv0_ce0 <= grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutConv0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            OutConv0_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutConv0_ce0;
        else 
            OutConv0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv0_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutConv0_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            OutConv0_we0 <= grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutConv0_we0;
        else 
            OutConv0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv1_address0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutConv1_address0, grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutConv1_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            OutConv1_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutConv1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            OutConv1_address0 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutConv1_address0;
        else 
            OutConv1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    OutConv1_ce0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutConv1_ce0, grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutConv1_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            OutConv1_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutConv1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            OutConv1_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutConv1_ce0;
        else 
            OutConv1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv1_ce1_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutConv1_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            OutConv1_ce1 <= grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutConv1_ce1;
        else 
            OutConv1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv1_we0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutConv1_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            OutConv1_we0 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutConv1_we0;
        else 
            OutConv1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv2_address0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutConv2_address0, grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutConv2_address0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            OutConv2_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutConv2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            OutConv2_address0 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutConv2_address0;
        else 
            OutConv2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    OutConv2_ce0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutConv2_ce0, grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutConv2_ce0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            OutConv2_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutConv2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            OutConv2_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutConv2_ce0;
        else 
            OutConv2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv2_we0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutConv2_we0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            OutConv2_we0 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutConv2_we0;
        else 
            OutConv2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv3_address0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutConv3_address0, grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutConv3_address0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            OutConv3_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutConv3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            OutConv3_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutConv3_address0;
        else 
            OutConv3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    OutConv3_ce0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutConv3_ce0, grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutConv3_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            OutConv3_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutConv3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            OutConv3_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutConv3_ce0;
        else 
            OutConv3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv3_ce1_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutConv3_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            OutConv3_ce1 <= grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutConv3_ce1;
        else 
            OutConv3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv3_we0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutConv3_we0, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            OutConv3_we0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutConv3_we0;
        else 
            OutConv3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv4_address0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutConv4_address0, grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutConv4_address0, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            OutConv4_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutConv4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            OutConv4_address0 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutConv4_address0;
        else 
            OutConv4_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    OutConv4_ce0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutConv4_ce0, grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutConv4_ce0, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            OutConv4_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutConv4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            OutConv4_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutConv4_ce0;
        else 
            OutConv4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv4_we0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutConv4_we0, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            OutConv4_we0 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutConv4_we0;
        else 
            OutConv4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv5_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutConv5_address0, grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutConv5_address0, ap_CS_fsm_state33, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            OutConv5_address0 <= grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutConv5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            OutConv5_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutConv5_address0;
        else 
            OutConv5_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    OutConv5_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutConv5_ce0, grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutConv5_ce0, ap_CS_fsm_state33, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            OutConv5_ce0 <= grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutConv5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            OutConv5_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutConv5_ce0;
        else 
            OutConv5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv5_ce1_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutConv5_ce1, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            OutConv5_ce1 <= grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutConv5_ce1;
        else 
            OutConv5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv5_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutConv5_we0, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            OutConv5_we0 <= grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutConv5_we0;
        else 
            OutConv5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv6_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutConv6_address0, grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutConv6_address0, ap_CS_fsm_state40, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            OutConv6_address0 <= grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutConv6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutConv6_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutConv6_address0;
        else 
            OutConv6_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    OutConv6_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutConv6_ce0, grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutConv6_ce0, ap_CS_fsm_state40, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            OutConv6_ce0 <= grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutConv6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutConv6_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutConv6_ce0;
        else 
            OutConv6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv6_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutConv6_we0, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            OutConv6_we0 <= grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutConv6_we0;
        else 
            OutConv6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv7_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutConv7_address0, grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutConv7_address0, ap_CS_fsm_state45, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            OutConv7_address0 <= grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutConv7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutConv7_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutConv7_address0;
        else 
            OutConv7_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    OutConv7_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutConv7_ce0, grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutConv7_ce0, ap_CS_fsm_state45, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            OutConv7_ce0 <= grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutConv7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutConv7_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutConv7_ce0;
        else 
            OutConv7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv7_ce1_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutConv7_ce1, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutConv7_ce1 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutConv7_ce1;
        else 
            OutConv7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv7_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutConv7_we0, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            OutConv7_we0 <= grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutConv7_we0;
        else 
            OutConv7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutDense0_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_OutDense0_address0, ap_CS_fsm_state65, OutDense0_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            OutDense0_address0 <= grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_OutDense0_address0;
        else 
            OutDense0_address0 <= OutDense0_address0_local;
        end if; 
    end process;


    OutDense0_address0_local_assign_proc : process(ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state70, ap_CS_fsm_state71, ap_CS_fsm_state72, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            OutDense0_address0_local <= ap_const_lv64_13(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            OutDense0_address0_local <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            OutDense0_address0_local <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            OutDense0_address0_local <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            OutDense0_address0_local <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            OutDense0_address0_local <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            OutDense0_address0_local <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            OutDense0_address0_local <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            OutDense0_address0_local <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            OutDense0_address0_local <= ap_const_lv64_1(5 - 1 downto 0);
        else 
            OutDense0_address0_local <= "XXXXX";
        end if; 
    end process;


    OutDense0_address1_local_assign_proc : process(ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state70, ap_CS_fsm_state71, ap_CS_fsm_state72, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            OutDense0_address1_local <= ap_const_lv64_12(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            OutDense0_address1_local <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            OutDense0_address1_local <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            OutDense0_address1_local <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            OutDense0_address1_local <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            OutDense0_address1_local <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            OutDense0_address1_local <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            OutDense0_address1_local <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            OutDense0_address1_local <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            OutDense0_address1_local <= ap_const_lv64_0(5 - 1 downto 0);
        else 
            OutDense0_address1_local <= "XXXXX";
        end if; 
    end process;


    OutDense0_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_OutDense0_ce0, ap_CS_fsm_state65, OutDense0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            OutDense0_ce0 <= grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_OutDense0_ce0;
        else 
            OutDense0_ce0 <= OutDense0_ce0_local;
        end if; 
    end process;


    OutDense0_ce0_local_assign_proc : process(ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state70, ap_CS_fsm_state71, ap_CS_fsm_state72, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state75)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state74) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state66))) then 
            OutDense0_ce0_local <= ap_const_logic_1;
        else 
            OutDense0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    OutDense0_ce1_local_assign_proc : process(ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state70, ap_CS_fsm_state71, ap_CS_fsm_state72, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state75)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state74) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state66))) then 
            OutDense0_ce1_local <= ap_const_logic_1;
        else 
            OutDense0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    OutDense0_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_OutDense0_we0, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            OutDense0_we0 <= grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_OutDense0_we0;
        else 
            OutDense0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutGlobalAverPool1D_address0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutGlobalAverPool1D_address0, ap_CS_fsm_state47, OutGlobalAverPool1D_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutGlobalAverPool1D_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutGlobalAverPool1D_address0;
        else 
            OutGlobalAverPool1D_address0 <= OutGlobalAverPool1D_address0_local;
        end if; 
    end process;


    OutGlobalAverPool1D_address0_local_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            OutGlobalAverPool1D_address0_local <= ap_const_lv64_1F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            OutGlobalAverPool1D_address0_local <= ap_const_lv64_1D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            OutGlobalAverPool1D_address0_local <= ap_const_lv64_1B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            OutGlobalAverPool1D_address0_local <= ap_const_lv64_19(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            OutGlobalAverPool1D_address0_local <= ap_const_lv64_17(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            OutGlobalAverPool1D_address0_local <= ap_const_lv64_15(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            OutGlobalAverPool1D_address0_local <= ap_const_lv64_13(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            OutGlobalAverPool1D_address0_local <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            OutGlobalAverPool1D_address0_local <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            OutGlobalAverPool1D_address0_local <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            OutGlobalAverPool1D_address0_local <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            OutGlobalAverPool1D_address0_local <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            OutGlobalAverPool1D_address0_local <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            OutGlobalAverPool1D_address0_local <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            OutGlobalAverPool1D_address0_local <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            OutGlobalAverPool1D_address0_local <= ap_const_lv64_1(5 - 1 downto 0);
        else 
            OutGlobalAverPool1D_address0_local <= "XXXXX";
        end if; 
    end process;


    OutGlobalAverPool1D_address1_local_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            OutGlobalAverPool1D_address1_local <= ap_const_lv64_1E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            OutGlobalAverPool1D_address1_local <= ap_const_lv64_1C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            OutGlobalAverPool1D_address1_local <= ap_const_lv64_1A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            OutGlobalAverPool1D_address1_local <= ap_const_lv64_18(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            OutGlobalAverPool1D_address1_local <= ap_const_lv64_16(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            OutGlobalAverPool1D_address1_local <= ap_const_lv64_14(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            OutGlobalAverPool1D_address1_local <= ap_const_lv64_12(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            OutGlobalAverPool1D_address1_local <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            OutGlobalAverPool1D_address1_local <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            OutGlobalAverPool1D_address1_local <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            OutGlobalAverPool1D_address1_local <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            OutGlobalAverPool1D_address1_local <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            OutGlobalAverPool1D_address1_local <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            OutGlobalAverPool1D_address1_local <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            OutGlobalAverPool1D_address1_local <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            OutGlobalAverPool1D_address1_local <= ap_const_lv64_0(5 - 1 downto 0);
        else 
            OutGlobalAverPool1D_address1_local <= "XXXXX";
        end if; 
    end process;


    OutGlobalAverPool1D_ce0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutGlobalAverPool1D_ce0, ap_CS_fsm_state47, OutGlobalAverPool1D_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutGlobalAverPool1D_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutGlobalAverPool1D_ce0;
        else 
            OutGlobalAverPool1D_ce0 <= OutGlobalAverPool1D_ce0_local;
        end if; 
    end process;


    OutGlobalAverPool1D_ce0_local_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            OutGlobalAverPool1D_ce0_local <= ap_const_logic_1;
        else 
            OutGlobalAverPool1D_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    OutGlobalAverPool1D_ce1_local_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            OutGlobalAverPool1D_ce1_local <= ap_const_logic_1;
        else 
            OutGlobalAverPool1D_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    OutGlobalAverPool1D_we0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutGlobalAverPool1D_we0, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutGlobalAverPool1D_we0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutGlobalAverPool1D_we0;
        else 
            OutGlobalAverPool1D_we0 <= ap_const_logic_0;
        end if; 
    end process;

    OutModel <= grp_CNN_Pipeline_loop_detect_fu_1190_conv_i_i_i127_i_out;

    OutModel_ap_vld_assign_proc : process(ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            OutModel_ap_vld <= ap_const_logic_1;
        else 
            OutModel_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv0_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_OutPadConv0_address0, grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_address0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            OutPadConv0_address0 <= grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            OutPadConv0_address0 <= grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_OutPadConv0_address0;
        else 
            OutPadConv0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    OutPadConv0_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_OutPadConv0_ce0, grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            OutPadConv0_ce0 <= grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            OutPadConv0_ce0 <= grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_OutPadConv0_ce0;
        else 
            OutPadConv0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv0_ce1_assign_proc : process(grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            OutPadConv0_ce1 <= grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_ce1;
        else 
            OutPadConv0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv0_ce2_assign_proc : process(grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_ce2, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            OutPadConv0_ce2 <= grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_ce2;
        else 
            OutPadConv0_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv0_ce3_assign_proc : process(grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_ce3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            OutPadConv0_ce3 <= grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_ce3;
        else 
            OutPadConv0_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv0_ce4_assign_proc : process(grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_ce4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            OutPadConv0_ce4 <= grp_CNN_Pipeline_loop_for_ap_0_fu_941_OutPadConv0_ce4;
        else 
            OutPadConv0_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv0_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_OutPadConv0_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            OutPadConv0_we0 <= grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_OutPadConv0_we0;
        else 
            OutPadConv0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv1_1_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_1_address0, grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_1_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            OutPadConv1_1_address0 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            OutPadConv1_1_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_1_address0;
        else 
            OutPadConv1_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    OutPadConv1_1_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_1_ce0, grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_1_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            OutPadConv1_1_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            OutPadConv1_1_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_1_ce0;
        else 
            OutPadConv1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv1_1_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_1_ce1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            OutPadConv1_1_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_1_ce1;
        else 
            OutPadConv1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv1_1_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_1_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            OutPadConv1_1_we0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_1_we0;
        else 
            OutPadConv1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv1_2_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_2_address0, grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_2_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            OutPadConv1_2_address0 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            OutPadConv1_2_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_2_address0;
        else 
            OutPadConv1_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    OutPadConv1_2_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_2_ce0, grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_2_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            OutPadConv1_2_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            OutPadConv1_2_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_2_ce0;
        else 
            OutPadConv1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv1_2_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_2_ce1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            OutPadConv1_2_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_2_ce1;
        else 
            OutPadConv1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv1_2_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_2_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            OutPadConv1_2_we0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_2_we0;
        else 
            OutPadConv1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv1_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_address0, grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            OutPadConv1_address0 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            OutPadConv1_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_address0;
        else 
            OutPadConv1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    OutPadConv1_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_ce0, grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            OutPadConv1_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            OutPadConv1_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_ce0;
        else 
            OutPadConv1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv1_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_ce1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            OutPadConv1_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_OutPadConv1_ce1;
        else 
            OutPadConv1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv1_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            OutPadConv1_we0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_OutPadConv1_we0;
        else 
            OutPadConv1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv2_1_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_1_address0, grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_1_address0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            OutPadConv2_1_address0 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            OutPadConv2_1_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_1_address0;
        else 
            OutPadConv2_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    OutPadConv2_1_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_1_ce0, grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_1_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            OutPadConv2_1_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            OutPadConv2_1_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_1_ce0;
        else 
            OutPadConv2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv2_1_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_1_ce1, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            OutPadConv2_1_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_1_ce1;
        else 
            OutPadConv2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv2_1_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_1_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            OutPadConv2_1_we0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_1_we0;
        else 
            OutPadConv2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv2_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_address0, grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_address0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            OutPadConv2_address0 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            OutPadConv2_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_address0;
        else 
            OutPadConv2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    OutPadConv2_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_ce0, grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            OutPadConv2_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            OutPadConv2_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_ce0;
        else 
            OutPadConv2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv2_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_ce1, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            OutPadConv2_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_OutPadConv2_ce1;
        else 
            OutPadConv2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv2_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            OutPadConv2_we0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPadConv2_we0;
        else 
            OutPadConv2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv3_1_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_1_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_1_address0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            OutPadConv3_1_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            OutPadConv3_1_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_1_address0;
        else 
            OutPadConv3_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    OutPadConv3_1_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_1_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_1_ce0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            OutPadConv3_1_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            OutPadConv3_1_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_1_ce0;
        else 
            OutPadConv3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv3_1_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_1_ce1, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            OutPadConv3_1_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_1_ce1;
        else 
            OutPadConv3_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv3_1_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_1_we0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            OutPadConv3_1_we0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_1_we0;
        else 
            OutPadConv3_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv3_2_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_2_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_2_address0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            OutPadConv3_2_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            OutPadConv3_2_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_2_address0;
        else 
            OutPadConv3_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    OutPadConv3_2_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_2_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_2_ce0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            OutPadConv3_2_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            OutPadConv3_2_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_2_ce0;
        else 
            OutPadConv3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv3_2_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_2_ce1, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            OutPadConv3_2_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_2_ce1;
        else 
            OutPadConv3_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv3_2_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_2_we0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            OutPadConv3_2_we0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_2_we0;
        else 
            OutPadConv3_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv3_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_address0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            OutPadConv3_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            OutPadConv3_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_address0;
        else 
            OutPadConv3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    OutPadConv3_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_ce0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            OutPadConv3_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            OutPadConv3_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_ce0;
        else 
            OutPadConv3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv3_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_ce1, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            OutPadConv3_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_OutPadConv3_ce1;
        else 
            OutPadConv3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv3_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_we0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            OutPadConv3_we0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_OutPadConv3_we0;
        else 
            OutPadConv3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv4_1_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_1_address0, grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_1_address0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            OutPadConv4_1_address0 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            OutPadConv4_1_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_1_address0;
        else 
            OutPadConv4_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    OutPadConv4_1_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_1_ce0, grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_1_ce0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            OutPadConv4_1_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            OutPadConv4_1_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_1_ce0;
        else 
            OutPadConv4_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv4_1_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_1_ce1, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            OutPadConv4_1_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_1_ce1;
        else 
            OutPadConv4_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv4_1_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_1_we0, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            OutPadConv4_1_we0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_1_we0;
        else 
            OutPadConv4_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv4_2_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_2_address0, grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_2_address0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            OutPadConv4_2_address0 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            OutPadConv4_2_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_2_address0;
        else 
            OutPadConv4_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    OutPadConv4_2_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_2_ce0, grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_2_ce0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            OutPadConv4_2_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            OutPadConv4_2_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_2_ce0;
        else 
            OutPadConv4_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv4_2_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_2_ce1, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            OutPadConv4_2_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_2_ce1;
        else 
            OutPadConv4_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv4_2_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_2_we0, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            OutPadConv4_2_we0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_2_we0;
        else 
            OutPadConv4_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv4_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_address0, grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_address0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            OutPadConv4_address0 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            OutPadConv4_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_address0;
        else 
            OutPadConv4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    OutPadConv4_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_ce0, grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_ce0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            OutPadConv4_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            OutPadConv4_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_ce0;
        else 
            OutPadConv4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv4_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_ce1, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            OutPadConv4_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_OutPadConv4_ce1;
        else 
            OutPadConv4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv4_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_we0, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            OutPadConv4_we0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPadConv4_we0;
        else 
            OutPadConv4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv5_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutPadConv5_address0, grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutPadConv5_address0, ap_CS_fsm_state28, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            OutPadConv5_address0 <= grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutPadConv5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            OutPadConv5_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutPadConv5_address0;
        else 
            OutPadConv5_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    OutPadConv5_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutPadConv5_ce0, grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutPadConv5_ce0, ap_CS_fsm_state28, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            OutPadConv5_ce0 <= grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_OutPadConv5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            OutPadConv5_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutPadConv5_ce0;
        else 
            OutPadConv5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv5_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutPadConv5_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            OutPadConv5_we0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_OutPadConv5_we0;
        else 
            OutPadConv5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv6_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPadConv6_address0, grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutPadConv6_address0, ap_CS_fsm_state35, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            OutPadConv6_address0 <= grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutPadConv6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            OutPadConv6_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPadConv6_address0;
        else 
            OutPadConv6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    OutPadConv6_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPadConv6_ce0, grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutPadConv6_ce0, ap_CS_fsm_state35, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            OutPadConv6_ce0 <= grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_OutPadConv6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            OutPadConv6_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPadConv6_ce0;
        else 
            OutPadConv6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv6_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPadConv6_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            OutPadConv6_we0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPadConv6_we0;
        else 
            OutPadConv6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv7_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutPadConv7_address0, grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutPadConv7_address0, ap_CS_fsm_state40, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            OutPadConv7_address0 <= grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutPadConv7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPadConv7_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutPadConv7_address0;
        else 
            OutPadConv7_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    OutPadConv7_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutPadConv7_ce0, grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutPadConv7_ce0, ap_CS_fsm_state40, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            OutPadConv7_ce0 <= grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_OutPadConv7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPadConv7_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutPadConv7_ce0;
        else 
            OutPadConv7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv7_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutPadConv7_we0, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPadConv7_we0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_OutPadConv7_we0;
        else 
            OutPadConv7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool0_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutPool0_address0, grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPool0_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            OutPool0_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPool0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            OutPool0_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutPool0_address0;
        else 
            OutPool0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    OutPool0_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutPool0_ce0, grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPool0_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            OutPool0_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_OutPool0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            OutPool0_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutPool0_ce0;
        else 
            OutPool0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool0_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutPool0_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            OutPool0_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_OutPool0_we0;
        else 
            OutPool0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool1_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutPool1_address0, grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPool1_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            OutPool1_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPool1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            OutPool1_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutPool1_address0;
        else 
            OutPool1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    OutPool1_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutPool1_ce0, grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPool1_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            OutPool1_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_OutPool1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            OutPool1_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutPool1_ce0;
        else 
            OutPool1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool1_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutPool1_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            OutPool1_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_OutPool1_we0;
        else 
            OutPool1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool2_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutPool2_address0, grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPool2_address0, ap_CS_fsm_state33, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            OutPool2_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPool2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            OutPool2_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutPool2_address0;
        else 
            OutPool2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    OutPool2_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutPool2_ce0, grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPool2_ce0, ap_CS_fsm_state33, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            OutPool2_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_OutPool2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            OutPool2_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutPool2_ce0;
        else 
            OutPool2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool2_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutPool2_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            OutPool2_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_OutPool2_we0;
        else 
            OutPool2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_1_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_1_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_1_address0, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_1_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_1_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_1_address0;
        else 
            OutPool3_1_address0 <= "XXXXXX";
        end if; 
    end process;


    OutPool3_1_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_1_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_1_ce0, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_1_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_1_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_1_ce0;
        else 
            OutPool3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_1_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_1_ce1, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_1_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_1_ce1;
        else 
            OutPool3_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_1_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_1_we0, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_1_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_1_we0;
        else 
            OutPool3_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_2_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_2_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_2_address0, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_2_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_2_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_2_address0;
        else 
            OutPool3_2_address0 <= "XXXXXX";
        end if; 
    end process;


    OutPool3_2_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_2_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_2_ce0, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_2_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_2_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_2_ce0;
        else 
            OutPool3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_2_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_2_ce1, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_2_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_2_ce1;
        else 
            OutPool3_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_2_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_2_we0, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_2_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_2_we0;
        else 
            OutPool3_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_3_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_3_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_3_address0, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_3_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_3_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_3_address0;
        else 
            OutPool3_3_address0 <= "XXXXXX";
        end if; 
    end process;


    OutPool3_3_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_3_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_3_ce0, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_3_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_3_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_3_ce0;
        else 
            OutPool3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_3_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_3_ce1, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_3_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_3_ce1;
        else 
            OutPool3_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_3_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_3_we0, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_3_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_3_we0;
        else 
            OutPool3_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_4_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_4_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_4_address0, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_4_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_4_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_4_address0;
        else 
            OutPool3_4_address0 <= "XXXXXX";
        end if; 
    end process;


    OutPool3_4_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_4_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_4_ce0, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_4_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_4_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_4_ce0;
        else 
            OutPool3_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_4_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_4_ce1, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_4_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_4_ce1;
        else 
            OutPool3_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_4_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_4_we0, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_4_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_4_we0;
        else 
            OutPool3_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_5_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_5_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_5_address0, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_5_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_5_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_5_address0;
        else 
            OutPool3_5_address0 <= "XXXXXX";
        end if; 
    end process;


    OutPool3_5_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_5_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_5_ce0, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_5_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_5_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_5_ce0;
        else 
            OutPool3_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_5_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_5_ce1, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_5_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_5_ce1;
        else 
            OutPool3_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_5_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_5_we0, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_5_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_5_we0;
        else 
            OutPool3_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_6_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_6_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_6_address0, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_6_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_6_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_6_address0;
        else 
            OutPool3_6_address0 <= "XXXXXX";
        end if; 
    end process;


    OutPool3_6_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_6_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_6_ce0, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_6_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_6_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_6_ce0;
        else 
            OutPool3_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_6_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_6_ce1, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_6_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_6_ce1;
        else 
            OutPool3_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_6_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_6_we0, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_6_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_6_we0;
        else 
            OutPool3_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_7_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_7_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_7_address0, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_7_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_7_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_7_address0;
        else 
            OutPool3_7_address0 <= "XXXXXX";
        end if; 
    end process;


    OutPool3_7_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_7_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_7_ce0, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_7_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_7_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_7_ce0;
        else 
            OutPool3_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_7_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_7_ce1, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_7_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_7_ce1;
        else 
            OutPool3_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_7_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_7_we0, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_7_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_7_we0;
        else 
            OutPool3_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_8_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_8_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_8_address0, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_8_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_8_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_8_address0;
        else 
            OutPool3_8_address0 <= "XXXXXX";
        end if; 
    end process;


    OutPool3_8_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_8_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_8_ce0, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_8_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_8_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_8_ce0;
        else 
            OutPool3_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_8_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_8_ce1, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_8_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_8_ce1;
        else 
            OutPool3_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_8_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_8_we0, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_8_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_8_we0;
        else 
            OutPool3_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_9_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_9_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_9_address0, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_9_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_9_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_9_address0;
        else 
            OutPool3_9_address0 <= "XXXXXX";
        end if; 
    end process;


    OutPool3_9_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_9_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_9_ce0, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_9_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_9_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_9_ce0;
        else 
            OutPool3_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_9_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_9_ce1, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_9_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_9_ce1;
        else 
            OutPool3_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_9_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_9_we0, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_9_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_9_we0;
        else 
            OutPool3_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_address0, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_address0;
        else 
            OutPool3_address0 <= "XXXXXX";
        end if; 
    end process;


    OutPool3_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_ce0, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_ce0;
        else 
            OutPool3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_ce1, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutPool3_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_OutPool3_ce1;
        else 
            OutPool3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_we0, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutPool3_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_OutPool3_we0;
        else 
            OutPool3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Weights_address0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_Weights_address0, grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_Weights_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_Weights_address0, grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_Weights_address0, grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_Weights_address0, grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_Weights_address0, grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_Weights_address0, grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_Weights_address0, grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_Weights_address0, ap_CS_fsm_state10, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state32, ap_CS_fsm_state39, ap_CS_fsm_state44, ap_CS_fsm_state65, ap_CS_fsm_state77, Weights_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            Weights_address0 <= grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_Weights_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            Weights_address0 <= grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_Weights_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            Weights_address0 <= grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_Weights_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            Weights_address0 <= grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_Weights_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            Weights_address0 <= grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_Weights_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            Weights_address0 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_Weights_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Weights_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_Weights_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Weights_address0 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_Weights_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Weights_address0 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_Weights_address0;
        else 
            Weights_address0 <= Weights_address0_local;
        end if; 
    end process;


    Weights_address0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state29, ap_CS_fsm_state41, p_cast129_fu_1248_p1, p_cast131_fu_1298_p1, p_cast133_fu_1318_p1, arrayidx37_sum_cast_fu_1377_p1, arrayidx51_sum_cast_fu_1532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            Weights_address0_local <= arrayidx51_sum_cast_fu_1532_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            Weights_address0_local <= arrayidx37_sum_cast_fu_1377_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Weights_address0_local <= p_cast133_fu_1318_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Weights_address0_local <= p_cast131_fu_1298_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Weights_address0_local <= p_cast129_fu_1248_p1(14 - 1 downto 0);
        else 
            Weights_address0_local <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    Weights_address1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_Weights_address1, grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_Weights_address1, grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_Weights_address1, grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_Weights_address1, grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_Weights_address1, grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_Weights_address1, ap_CS_fsm_state10, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state65, ap_CS_fsm_state77, Weights_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            Weights_address1 <= grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_Weights_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            Weights_address1 <= grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_Weights_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            Weights_address1 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_Weights_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Weights_address1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_Weights_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Weights_address1 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_Weights_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Weights_address1 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_Weights_address1;
        else 
            Weights_address1 <= Weights_address1_local;
        end if; 
    end process;


    Weights_address1_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state36, arrayidx3_sum_cast_fu_1263_p1, p_cast130_fu_1287_p1, p_cast132_fu_1308_p1, arrayidx45_sum_cast_fu_1442_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            Weights_address1_local <= arrayidx45_sum_cast_fu_1442_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Weights_address1_local <= p_cast132_fu_1308_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Weights_address1_local <= p_cast130_fu_1287_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Weights_address1_local <= arrayidx3_sum_cast_fu_1263_p1(14 - 1 downto 0);
        else 
            Weights_address1_local <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    Weights_ce0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_Weights_ce0, grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_Weights_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_Weights_ce0, grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_Weights_ce0, grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_Weights_ce0, grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_Weights_ce0, grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_Weights_ce0, grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_Weights_ce0, grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_Weights_ce0, ap_CS_fsm_state10, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state32, ap_CS_fsm_state39, ap_CS_fsm_state44, ap_CS_fsm_state65, ap_CS_fsm_state77, Weights_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            Weights_ce0 <= grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_Weights_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            Weights_ce0 <= grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_Weights_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            Weights_ce0 <= grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_Weights_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            Weights_ce0 <= grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_Weights_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            Weights_ce0 <= grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_Weights_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            Weights_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_Weights_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Weights_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_Weights_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Weights_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_Weights_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Weights_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_Weights_ce0;
        else 
            Weights_ce0 <= Weights_ce0_local;
        end if; 
    end process;


    Weights_ce0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state29, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            Weights_ce0_local <= ap_const_logic_1;
        else 
            Weights_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    Weights_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_Weights_ce1, grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_Weights_ce1, grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_Weights_ce1, grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_Weights_ce1, grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_Weights_ce1, grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_Weights_ce1, ap_CS_fsm_state10, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state65, ap_CS_fsm_state77, Weights_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            Weights_ce1 <= grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_Weights_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            Weights_ce1 <= grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_Weights_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            Weights_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_Weights_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Weights_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_Weights_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Weights_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_Weights_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Weights_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_Weights_ce1;
        else 
            Weights_ce1 <= Weights_ce1_local;
        end if; 
    end process;


    Weights_ce1_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state36)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            Weights_ce1_local <= ap_const_logic_1;
        else 
            Weights_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln145_fu_1361_p2 <= std_logic_vector(unsigned(n_fu_378) + unsigned(ap_const_lv5_1));
    add_ln15_fu_1224_p2 <= std_logic_vector(unsigned(n_1_fu_214) + unsigned(ap_const_lv3_1));
    add_ln171_fu_1426_p2 <= std_logic_vector(unsigned(n_3_fu_382) + unsigned(ap_const_lv6_1));
    add_ln173_fu_1500_p2 <= std_logic_vector(unsigned(p_shl5_fu_1482_p3) + unsigned(zext_ln173_fu_1496_p1));
    add_ln197_fu_1516_p2 <= std_logic_vector(unsigned(n_5_fu_386) + unsigned(ap_const_lv6_1));
    add_ln199_fu_1578_p2 <= std_logic_vector(unsigned(tmp_215_fu_1549_p3) + unsigned(zext_ln199_fu_1574_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state79 <= ap_CS_fsm(78);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state80 <= ap_CS_fsm(79);
    ap_CS_fsm_state81 <= ap_CS_fsm(80);
    ap_CS_fsm_state82 <= ap_CS_fsm(81);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_ap_done)
    begin
        if ((grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_ap_done)
    begin
        if ((grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_ap_done)
    begin
        if ((grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_ap_done)
    begin
        if ((grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state27_blk <= ap_const_logic_0;

    ap_ST_fsm_state28_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;

    ap_ST_fsm_state32_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state33_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state34_blk <= ap_const_logic_0;

    ap_ST_fsm_state35_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state35_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state35_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;

    ap_ST_fsm_state39_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state39_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state39_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state40_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state40_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state40_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;

    ap_ST_fsm_state44_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state44_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state44_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state45_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state45_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state45_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state46_blk <= ap_const_logic_0;

    ap_ST_fsm_state47_blk_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_ap_done)
    begin
        if ((grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state47_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state47_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;

    ap_ST_fsm_state65_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state65_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state65_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;
    ap_ST_fsm_state74_blk <= ap_const_logic_0;
    ap_ST_fsm_state75_blk <= ap_const_logic_0;
    ap_ST_fsm_state76_blk <= ap_const_logic_0;

    ap_ST_fsm_state77_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state77_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state77_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state78_blk <= ap_const_logic_0;
    ap_ST_fsm_state79_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_ap_0_fu_941_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_ap_0_fu_941_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state80_blk <= ap_const_logic_0;

    ap_ST_fsm_state81_blk_assign_proc : process(grp_CNN_Pipeline_loop_detect_fu_1190_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_detect_fu_1190_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state81_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state81_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state82_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    arrayidx37_sum_cast_fu_1377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayidx37_sum_fu_1371_p2),64));
    arrayidx37_sum_fu_1371_p2 <= std_logic_vector(unsigned(zext_ln145_fu_1367_p1) + unsigned(ap_const_lv12_9EC));
    arrayidx3_sum_cast_fu_1263_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayidx3_sum_fu_1257_p2),64));
    arrayidx3_sum_fu_1257_p2 <= std_logic_vector(unsigned(zext_ln15_fu_1230_p1) + unsigned(ap_const_lv5_14));
    arrayidx45_sum_cast_fu_1442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayidx45_sum_fu_1436_p2),64));
    arrayidx45_sum_fu_1436_p2 <= std_logic_vector(unsigned(zext_ln171_fu_1432_p1) + unsigned(ap_const_lv13_13FC));
    arrayidx51_sum_cast_fu_1532_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayidx51_sum_fu_1526_p2),64));
    arrayidx51_sum_fu_1526_p2 <= std_logic_vector(unsigned(zext_ln197_fu_1522_p1) + unsigned(ap_const_lv14_281C));
    empty_214_fu_1253_p1 <= empty_fu_1242_p2(4 - 1 downto 0);
    empty_215_fu_1323_p1 <= n_2_reg_1602(2 - 1 downto 0);
    empty_216_fu_1345_p2 <= std_logic_vector(unsigned(p_shl2_fu_1326_p3) + unsigned(p_shl562_fu_1341_p1));
    empty_217_fu_1281_p2 <= std_logic_vector(unsigned(p_cast_cast_fu_1278_p1) + unsigned(ap_const_lv5_1));
    empty_218_fu_1292_p2 <= std_logic_vector(unsigned(p_cast_cast_fu_1278_p1) + unsigned(ap_const_lv5_2));
    empty_219_fu_1303_p2 <= std_logic_vector(unsigned(p_cast_cast_reg_1633) + unsigned(ap_const_lv5_3));
    empty_220_fu_1313_p2 <= std_logic_vector(unsigned(p_cast_cast_reg_1633) + unsigned(ap_const_lv5_4));
    empty_fu_1242_p2 <= std_logic_vector(unsigned(p_shl_fu_1234_p3) + unsigned(zext_ln15_fu_1230_p1));
    grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_ap_start <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021_ap_start_reg;
    grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_ap_start <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957_ap_start_reg;
    grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_ap_start <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980_ap_start_reg;
    grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_ap_start <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105_ap_start_reg;
    grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_ap_start <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997_ap_start_reg;
    grp_CNN_Pipeline_loop_detect_fu_1190_ap_start <= grp_CNN_Pipeline_loop_detect_fu_1190_ap_start_reg;
    grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_ap_start <= grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933_ap_start_reg;
    grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_ap_start <= grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973_ap_start_reg;
    grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_ap_start <= grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989_ap_start_reg;
    grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_ap_start <= grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013_ap_start_reg;
    grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_ap_start <= grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031_ap_start_reg;
    grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_ap_start <= grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054_ap_start_reg;
    grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_ap_start <= grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060_ap_start_reg;
    grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_ap_start <= grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120_ap_start_reg;
    grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_ap_start <= grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_ap_start_reg;
    grp_CNN_Pipeline_loop_for_ap_0_fu_941_ap_start <= grp_CNN_Pipeline_loop_for_ap_0_fu_941_ap_start_reg;
    grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_ap_start <= grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043_ap_start_reg;
    grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_ap_start <= grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066_ap_start_reg;
    grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_ap_start <= grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093_ap_start_reg;
    grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_ap_start <= grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925_ap_start_reg;
    grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_ap_start <= grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967_ap_start_reg;
    grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_ap_start <= grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007_ap_start_reg;
    grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_ap_start <= grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037_ap_start_reg;
    grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_ap_start <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078_ap_start_reg;
    icmp_ln145_fu_1355_p2 <= "1" when (n_fu_378 = ap_const_lv5_10) else "0";
    icmp_ln15_fu_1218_p2 <= "1" when (n_1_fu_214 = ap_const_lv3_4) else "0";
    icmp_ln171_fu_1420_p2 <= "1" when (n_3_fu_382 = ap_const_lv6_20) else "0";
    icmp_ln197_fu_1510_p2 <= "1" when (n_5_fu_386 = ap_const_lv6_20) else "0";

    out_Dense_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_out_Dense_address0, grp_CNN_Pipeline_loop_detect_fu_1190_out_Dense_address0, ap_CS_fsm_state77, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            out_Dense_address0 <= grp_CNN_Pipeline_loop_detect_fu_1190_out_Dense_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            out_Dense_address0 <= grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_out_Dense_address0;
        else 
            out_Dense_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        end if; 
    end process;


    out_Dense_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_out_Dense_ce0, grp_CNN_Pipeline_loop_detect_fu_1190_out_Dense_ce0, ap_CS_fsm_state77, ap_CS_fsm_state81, out_Dense_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            out_Dense_ce0 <= grp_CNN_Pipeline_loop_detect_fu_1190_out_Dense_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            out_Dense_ce0 <= grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_out_Dense_ce0;
        else 
            out_Dense_ce0 <= out_Dense_ce0_local;
        end if; 
    end process;


    out_Dense_ce0_local_assign_proc : process(ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            out_Dense_ce0_local <= ap_const_logic_1;
        else 
            out_Dense_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    out_Dense_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_out_Dense_we0, ap_CS_fsm_state77)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            out_Dense_we0 <= grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161_out_Dense_we0;
        else 
            out_Dense_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_cast105_fu_1410_p2 <= std_logic_vector(unsigned(p_shl3_fu_1392_p3) + unsigned(p_shl560_fu_1406_p1));
    p_cast121_fu_1475_p2 <= std_logic_vector(unsigned(p_shl4_fu_1457_p3) + unsigned(p_shl558_fu_1471_p1));
    p_cast125_fu_1560_p2 <= std_logic_vector(unsigned(p_shl6_fu_1542_p3) + unsigned(p_shl554_fu_1556_p1));
    p_cast129_fu_1248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_1242_p2),64));
    p_cast130_fu_1287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_217_fu_1281_p2),64));
    p_cast131_fu_1298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_218_fu_1292_p2),64));
    p_cast132_fu_1308_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_219_fu_1303_p2),64));
    p_cast133_fu_1318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_220_fu_1313_p2),64));
    p_cast_cast_fu_1278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_214_reg_1611),5));
    p_shl2_fu_1326_p3 <= (empty_215_fu_1323_p1 & ap_const_lv8_0);
    p_shl3_fu_1392_p3 <= (n_4_reg_1689 & ap_const_lv6_0);
    p_shl4_fu_1457_p3 <= (n_6_reg_1715 & ap_const_lv6_0);
    p_shl554_fu_1556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_215_fu_1549_p3),13));
    p_shl558_fu_1471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_213_fu_1464_p3),12));
    p_shl560_fu_1406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_212_fu_1399_p3),11));
    p_shl562_fu_1341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1334_p3),10));
    p_shl5_fu_1482_p3 <= (n_6_reg_1715 & ap_const_lv5_0);
    p_shl6_fu_1542_p3 <= (n_7_reg_1748 & ap_const_lv7_0);
    p_shl_fu_1234_p3 <= (n_1_fu_214 & ap_const_lv2_0);
    tmp_212_fu_1399_p3 <= (n_4_reg_1689 & ap_const_lv4_0);
    tmp_213_fu_1464_p3 <= (n_6_reg_1715 & ap_const_lv4_0);
    tmp_214_fu_1489_p3 <= (n_6_reg_1715 & ap_const_lv3_0);
    tmp_215_fu_1549_p3 <= (n_7_reg_1748 & ap_const_lv5_0);
    tmp_216_fu_1567_p3 <= (n_7_reg_1748 & ap_const_lv3_0);
    tmp_fu_1334_p3 <= (n_2_reg_1602 & ap_const_lv6_0);
    zext_ln145_fu_1367_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_fu_378),12));
    zext_ln15_fu_1230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_1_fu_214),5));
    zext_ln171_fu_1432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_3_fu_382),13));
    zext_ln173_fu_1496_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_214_fu_1489_p3),11));
    zext_ln197_fu_1522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_5_fu_386),14));
    zext_ln199_fu_1574_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_216_fu_1567_p3),11));
end behav;
