// Seed: 1970839556
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_38 = 0;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input wand id_2,
    output supply0 id_3,
    output uwire id_4,
    output uwire id_5,
    input wire id_6,
    output wand id_7,
    input wand id_8,
    input tri0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input tri0 id_12,
    output tri0 id_13,
    input tri1 id_14,
    input tri0 id_15,
    output uwire id_16,
    input tri1 id_17,
    output tri0 id_18,
    output wor id_19,
    output wand id_20,
    input uwire id_21,
    output supply1 id_22,
    input supply0 id_23,
    output wand id_24,
    input wire id_25,
    output supply0 id_26,
    input tri1 id_27,
    output uwire id_28,
    input tri0 id_29,
    input wor id_30,
    input tri0 id_31
);
  uwire id_33, id_34, id_35, id_36, id_37, id_38;
  assign id_13 = id_37;
  wire id_39;
  wire id_40;
  wire id_41;
  module_0 modCall_1 (
      id_41,
      id_40,
      id_41,
      id_41,
      id_39,
      id_39,
      id_41,
      id_41,
      id_41,
      id_40,
      id_41,
      id_41,
      id_39,
      id_40,
      id_39,
      id_41,
      id_41,
      id_40,
      id_39,
      id_39,
      id_40,
      id_41,
      id_40,
      id_39,
      id_39
  );
  wire id_42;
endmodule
