[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile

[Configurations]
compile=da

[Library]
da=.\da\da.lib

[$LibMap$]
da=.
Active_lib=

[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=
fileopenfolder=C:\dsp_fpga\ad\da_code

[Files]
/dafsm.vhd=-1
/dafsm_tb.vhd=-1
/case3.vhd=-1

[Files.Data]
.\src\dafsm.vhd=VHDL Source Code
.\src\dafsm_tb.vhd=VHDL Source Code
.\src\case3.vhd=VHDL Source Code

[SpecTracer]
WindowVisible=0
[HierarchyViewer]
HierarchyInformation=dafsm_tb|prueba1|0  
ShowHide=ShowTopLevel
Selected=
