mkdir -p ./results/asap7/riscv_v_logic_ALU/base ./logs/asap7/riscv_v_logic_ALU/base ./reports/asap7/riscv_v_logic_ALU/base ./objects/asap7/riscv_v_logic_ALU/base
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_logic_ALU/base/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_stage_7EB58.v
2. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_stage_1F582_5645A.v
3. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_stage_96DA9_C2B4E.v
4. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_stage_300B3_9090A.v
5. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_stage_969A4_CCEB1.v
6. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_stage_63257_B3D37.v
7. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_stage_A4EAF_A7C6B.v
8. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_stage_C3F9D_39151.v
9. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_stage_E6BB0_71521.v
10. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_stage_EA379.v
11. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_stage_EE621_F935D.v
12. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_stage_300C0.v
13. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_stage_A8A75.v
14. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_stage_C9449.v
15. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_ctrl.v
16. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_csr_ctrl.v
17. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_csr.v
18. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_rf_ctrl.v
19. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_rf.v
20. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_decode.v
21. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_memory.v
22. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_reduct_src.v
23. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_bitwise_and.v
24. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_bw_and.v
25. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_bitwise_or.v
26. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_bw_or.v
27. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_bitwise_xor.v
28. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_bw_xor.v
29. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/shifter.v
30. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_shifter.v
31. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_logic_ALU.v
32. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/full_adder.v
33. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/half_adder.v
34. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/ripple_carry_adder.v
35. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/behavioral_adder.v
36. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/adder_nbit.v
37. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_adder.v
38. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_twos_comp_sel.v
39. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/multiplier_2bit.v
40. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/vedic_mul_unsigned_2bits.v
41. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/vedic_mul_unsigned_4bits.v
42. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/vedic_mul_unsigned_8bits.v
43. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/vedic_mul_unsigned_16bits.v
44. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/vedic_mul_unsigned_32bits.v
45. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/vedic_mul_unsigned_64bits.v
46. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/vedic_mul_unsigned_128bits.v
47. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_mul.v
48. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_extend.v
49. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_arithmetic_ALU.v
50. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_permutation_ALU.v
51. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_exe_alu.v
52. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_decode_element.v
53. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_bypass.v
54. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_swizzle.v
55. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_execute.v
56. Executing Verilog-2005 frontend: ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v.v
57. Executing Liberty frontend: ./objects/asap7/riscv_v_logic_ALU/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
58. Executing Liberty frontend: ./objects/asap7/riscv_v_logic_ALU/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
59. Executing Liberty frontend: ./objects/asap7/riscv_v_logic_ALU/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
60. Executing Liberty frontend: ./objects/asap7/riscv_v_logic_ALU/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
61. Executing Liberty frontend: ./objects/asap7/riscv_v_logic_ALU/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
62. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_logic_ALU/base/clock_period.txt
Setting clock period to 5000.0
63. Executing HIERARCHY pass (managing design hierarchy).
64. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_logic_ALU'.
64.1. Analyzing design hierarchy..
64.2. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_shifter'.
Warning: Replacing memory \mux_shift_block with list of registers. See ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_shifter.v:171, ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_shifter.v:158, ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_shifter.v:138, ./designs/src/riscv_v_logic_ALU/convert_to_v/riscv_v_shifter.v:125
64.3. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bw_xor'.
64.4. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bw_or'.
64.5. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bw_and'.
64.6. Analyzing design hierarchy..
64.7. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bitwise_and'.
64.8. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_reduct_src'.
64.9. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bitwise_or'.
64.10. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bitwise_xor'.
64.11. Executing AST frontend in derive mode using pre-parsed AST for module `\shifter'.
64.12. Analyzing design hierarchy..
64.13. Analyzing design hierarchy..
64.14. Analyzing design hierarchy..
65. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module riscv_v_reduct_src because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\shifter\WIDTH=s32'00000000000000000000000000001000 because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_logic_ALU because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_shifter because it contains processes (run 'proc' command first).
66. Executing RTLIL backend.
Warnings: 5 unique messages, 6 total
End of script. Logfile hash: 913e1304ea, CPU: user 0.79s system 0.04s, MEM: 83.25 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 59% 6x read_liberty (0 sec), 32% 1x hierarchy (0 sec), ...
Elapsed time: 0:00.89[h:]min:sec. CPU time: user 0.84 sys 0.05 (100%). Peak memory: 86400KB.
mkdir -p ./results/asap7/riscv_v_logic_ALU/base ./logs/asap7/riscv_v_logic_ALU/base ./reports/asap7/riscv_v_logic_ALU/base
(export VERILOG_FILES=./results/asap7/riscv_v_logic_ALU/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_hier_report.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_logic_ALU/base/1_1_yosys_hier_report.log
End of script. Logfile hash: da39a3ee5e, CPU: user 0.00s system 0.00s, MEM: 11.12 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: no commands executed
Elapsed time: 0:00.00[h:]min:sec. CPU time: user 0.00 sys 0.00 (80%). Peak memory: 13056KB.
mkdir -p ./results/asap7/riscv_v_logic_ALU/base ./logs/asap7/riscv_v_logic_ALU/base ./reports/asap7/riscv_v_logic_ALU/base ./objects/asap7/riscv_v_logic_ALU/base
(export VERILOG_FILES=./results/asap7/riscv_v_logic_ALU/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_logic_ALU/base/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/asap7/riscv_v_logic_ALU/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
3. Executing Liberty frontend: ./objects/asap7/riscv_v_logic_ALU/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
4. Executing Liberty frontend: ./objects/asap7/riscv_v_logic_ALU/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
5. Executing Liberty frontend: ./objects/asap7/riscv_v_logic_ALU/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
6. Executing Liberty frontend: ./objects/asap7/riscv_v_logic_ALU/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
7. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_logic_ALU/base/clock_period.txt
Setting clock period to 5000.0
synth -top riscv_v_logic_ALU -run :fine -flatten -extra-map /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
8. Executing SYNTH pass.
8.1. Executing HIERARCHY pass (managing design hierarchy).
8.1.1. Analyzing design hierarchy..
8.1.2. Analyzing design hierarchy..
8.2. Executing PROC pass (convert processes to netlists).
8.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
8.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
8.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
8.2.4. Executing PROC_INIT pass (extract init attributes).
8.2.5. Executing PROC_ARST pass (detect async resets in processes).
8.2.6. Executing PROC_ROM pass (convert switches to ROMs).
8.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
8.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
8.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
8.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
8.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
8.2.12. Executing OPT_EXPR pass (perform const folding).
8.3. Executing FLATTEN pass (flatten design).
8.4. Executing OPT_EXPR pass (perform const folding).
8.5. Executing OPT_CLEAN pass (remove unused cells and wires).
8.6. Executing CHECK pass (checking for obvious problems).
8.7. Executing OPT pass (performing simple optimizations).
8.7.1. Executing OPT_EXPR pass (perform const folding).
8.7.2. Executing OPT_MERGE pass (detect identical cells).
8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.7.5. Executing OPT_MERGE pass (detect identical cells).
8.7.6. Executing OPT_DFF pass (perform DFF optimizations).
8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.7.8. Executing OPT_EXPR pass (perform const folding).
8.7.9. Rerunning OPT passes. (Maybe there is more to do..)
8.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.7.12. Executing OPT_MERGE pass (detect identical cells).
8.7.13. Executing OPT_DFF pass (perform DFF optimizations).
8.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
8.7.15. Executing OPT_EXPR pass (perform const folding).
8.7.16. Finished OPT passes. (There is nothing left to do.)
8.8. Executing FSM pass (extract and optimize FSM).
8.8.1. Executing FSM_DETECT pass (finding FSMs in design).
8.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
8.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
8.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
8.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
8.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
8.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
8.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
8.9. Executing OPT pass (performing simple optimizations).
8.9.1. Executing OPT_EXPR pass (perform const folding).
8.9.2. Executing OPT_MERGE pass (detect identical cells).
8.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.9.5. Executing OPT_MERGE pass (detect identical cells).
8.9.6. Executing OPT_DFF pass (perform DFF optimizations).
8.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.9.8. Executing OPT_EXPR pass (perform const folding).
8.9.9. Finished OPT passes. (There is nothing left to do.)
8.10. Executing WREDUCE pass (reducing word size of cells).
8.11. Executing PEEPOPT pass (run peephole optimizers).
8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
8.13. Executing ALUMACC pass (create $alu and $macc cells).
8.14. Executing SHARE pass (SAT-based resource sharing).
8.15. Executing OPT pass (performing simple optimizations).
8.15.1. Executing OPT_EXPR pass (perform const folding).
8.15.2. Executing OPT_MERGE pass (detect identical cells).
8.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.15.5. Executing OPT_MERGE pass (detect identical cells).
8.15.6. Executing OPT_DFF pass (perform DFF optimizations).
8.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.15.8. Executing OPT_EXPR pass (perform const folding).
8.15.9. Finished OPT passes. (There is nothing left to do.)
8.16. Executing MEMORY pass.
8.16.1. Executing OPT_MEM pass (optimize memories).
8.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
8.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
8.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
8.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
8.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
8.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
8.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
8.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
8.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
8.17. Executing OPT_CLEAN pass (remove unused cells and wires).
9. Executing SYNTH pass.
9.1. Executing OPT pass (performing simple optimizations).
9.1.1. Executing OPT_EXPR pass (perform const folding).
9.1.2. Executing OPT_MERGE pass (detect identical cells).
9.1.3. Executing OPT_DFF pass (perform DFF optimizations).
9.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.1.5. Finished fast OPT passes.
9.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
9.3. Executing OPT pass (performing simple optimizations).
9.3.1. Executing OPT_EXPR pass (perform const folding).
9.3.2. Executing OPT_MERGE pass (detect identical cells).
9.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.3.5. Executing OPT_MERGE pass (detect identical cells).
9.3.6. Executing OPT_SHARE pass.
9.3.7. Executing OPT_DFF pass (perform DFF optimizations).
9.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
9.3.9. Executing OPT_EXPR pass (perform const folding).
9.3.10. Rerunning OPT passes. (Maybe there is more to do..)
9.3.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.3.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.3.13. Executing OPT_MERGE pass (detect identical cells).
9.3.14. Executing OPT_SHARE pass.
9.3.15. Executing OPT_DFF pass (perform DFF optimizations).
9.3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
9.3.17. Executing OPT_EXPR pass (perform const folding).
9.3.18. Finished OPT passes. (There is nothing left to do.)
9.4. Executing TECHMAP pass (map to technology primitives).
9.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
9.4.2. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
9.4.3. Continuing TECHMAP pass.
9.4.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.10. Executing OPT_EXPR pass (perform const folding).
9.5. Executing OPT pass (performing simple optimizations).
9.5.1. Executing OPT_EXPR pass (perform const folding).
9.5.2. Executing OPT_MERGE pass (detect identical cells).
9.5.3. Executing OPT_DFF pass (perform DFF optimizations).
9.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.5.5. Finished fast OPT passes.
9.6. Executing ABC pass (technology mapping using ABC).
9.6.1. Extracting gate netlist of module `\riscv_v_logic_ALU' to `<abc-temp-dir>/input.blif'..
9.7. Executing OPT pass (performing simple optimizations).
9.7.1. Executing OPT_EXPR pass (perform const folding).
9.7.2. Executing OPT_MERGE pass (detect identical cells).
9.7.3. Executing OPT_DFF pass (perform DFF optimizations).
9.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.7.5. Finished fast OPT passes.
9.8. Executing HIERARCHY pass (managing design hierarchy).
9.8.1. Analyzing design hierarchy..
9.8.2. Analyzing design hierarchy..
9.9. Printing statistics.
9.10. Executing CHECK pass (checking for obvious problems).
10. Executing OPT pass (performing simple optimizations).
10.1. Executing OPT_EXPR pass (perform const folding).
10.2. Executing OPT_MERGE pass (detect identical cells).
10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.5. Executing OPT_MERGE pass (detect identical cells).
10.6. Executing OPT_DFF pass (perform DFF optimizations).
10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
10.8. Executing OPT_EXPR pass (perform const folding).
10.9. Rerunning OPT passes. (Maybe there is more to do..)
10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.12. Executing OPT_MERGE pass (detect identical cells).
10.13. Executing OPT_DFF pass (perform DFF optimizations).
10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
10.15. Executing OPT_EXPR pass (perform const folding).
10.16. Finished OPT passes. (There is nothing left to do.)
11. Executing TECHMAP pass (map to technology primitives).
11.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
11.2. Continuing TECHMAP pass.
12. Executing TECHMAP pass (map to technology primitives).
12.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_latch_R.v
12.2. Continuing TECHMAP pass.
13. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
13.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
14. Executing OPT pass (performing simple optimizations).
14.1. Executing OPT_EXPR pass (perform const folding).
14.2. Executing OPT_MERGE pass (detect identical cells).
14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
14.5. Executing OPT_MERGE pass (detect identical cells).
14.6. Executing OPT_DFF pass (perform DFF optimizations).
14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
14.8. Executing OPT_EXPR pass (perform const folding).
14.9. Finished OPT passes. (There is nothing left to do.)
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/asap7/riscv_v_logic_ALU/base/lib/merged.lib -constr ./objects/asap7/riscv_v_logic_ALU/base/abc.constr -dont_use *x1p*_ASAP7* -dont_use *xp*_ASAP7* -dont_use SDF* -dont_use ICG* -D 5000.0
15. Executing ABC pass (technology mapping using ABC).
15.1. Extracting gate netlist of module `\riscv_v_logic_ALU' to `<abc-temp-dir>/input.blif'..
15.1.1. Executing ABC.
15.1.2. Re-integrating ABC results.
16. Executing SETUNDEF pass (replace undef values with defined constants).
17. Executing SPLITNETS pass (splitting up multi-bit signals).
18. Executing OPT_CLEAN pass (remove unused cells and wires).
19. Executing HILOMAP pass (mapping to constant drivers).
20. Executing INSBUF pass (insert buffer cells for connected wires).
21. Executing CHECK pass (checking for obvious problems).
22. Printing statistics.
23. Executing Verilog backend.
exec cp ./designs/asap7/riscv_v_logic_ALU/constraint.sdc ./results/asap7/riscv_v_logic_ALU/base/1_synth.sdc
End of script. Logfile hash: fd55a47c6a, CPU: user 3.48s system 0.11s, MEM: 158.38 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 81% 2x abc (15 sec), 2% 23x opt_expr (0 sec), ...
Elapsed time: 0:18.83[h:]min:sec. CPU time: user 18.61 sys 0.21 (99%). Peak memory: 162816KB.
mkdir -p ./results/asap7/riscv_v_logic_ALU/base ./logs/asap7/riscv_v_logic_ALU/base ./reports/asap7/riscv_v_logic_ALU/base
cp ./results/asap7/riscv_v_logic_ALU/base/1_1_yosys.v ./results/asap7/riscv_v_logic_ALU/base/1_synth.v
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef, created 24 layers, 9 vias
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef, created 212 library cells
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 8360
[WARNING IFP-0028] Core area lower left (200.000, 200.000) snapped to (200.016, 200.070).
[INFO IFP-0001] Added 1110 rows of 5555 site asap7sc7p5t.
[INFO RSZ-0026] Removed 687 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 813 u^2 1% utilization.
Elapsed time: 0:05.17[h:]min:sec. CPU time: user 5.08 sys 0.08 (99%). Peak memory: 248948KB.
Running io_placement_random.tcl, stage 2_2_floorplan_io
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
place_pins -hor_layers M4 -ver_layers M5 -random
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:01.43[h:]min:sec. CPU time: user 1.34 sys 0.08 (100%). Peak memory: 224948KB.
Running tdms_place.tcl, stage 2_3_floorplan_tdms
exec cp ./results/asap7/riscv_v_logic_ALU/base/2_2_floorplan_io.odb ./results/asap7/riscv_v_logic_ALU/base/2_3_floorplan_tdms.odb
Elapsed time: 0:00.15[h:]min:sec. CPU time: user 0.11 sys 0.03 (100%). Peak memory: 100728KB.
Running macro_place.tcl, stage 2_4_floorplan_macro
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
No macros found: Skipping macro_placement
Elapsed time: 0:01.41[h:]min:sec. CPU time: user 1.32 sys 0.09 (100%). Peak memory: 222836KB.
Running tapcell.tcl, stage 2_5_floorplan_tapcell
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
Tap and End Cap cell insertion
  TAP Cell          : TAPCELL_ASAP7_75t_R
  ENDCAP Cell       : TAPCELL_ASAP7_75t_R
  Halo Around Macro : 2 2
  TAP Cell Distance : 25
[INFO TAP-0004] Inserted 2220 endcaps.
[INFO TAP-0005] Inserted 6672 tapcells.
Elapsed time: 0:01.42[h:]min:sec. CPU time: user 1.32 sys 0.10 (100%). Peak memory: 221684KB.
Running pdn.tcl, stage 2_6_floorplan_pdn
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
[INFO PDN-0001] Inserting grid: top
Elapsed time: 0:03.37[h:]min:sec. CPU time: user 3.25 sys 0.10 (99%). Peak memory: 255488KB.
cp ./results/asap7/riscv_v_logic_ALU/base/2_6_floorplan_pdn.odb ./results/asap7/riscv_v_logic_ALU/base/2_floorplan.odb
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             16565
[INFO GPL-0007] NumPlaceInstances:         7673
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   8029
[INFO GPL-0011] NumPins:                  31101
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:         813.083 um^2
[INFO GPL-0019] Util:                     0.907 %
[INFO GPL-0020] StdInstsArea:           813.083 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    873449
[INFO GPL-0032] FillerInit:NumGNets:       8029
[INFO GPL-0033] FillerInit:NumGPins:      31101
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.106 um^2
[INFO GPL-0025] IdealBinArea:             0.106 um^2
[INFO GPL-0026] IdealBinCnt:             848394
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             16565
[INFO GPL-0007] NumPlaceInstances:         7673
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   8029
[INFO GPL-0011] NumPins:                  30601
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:         813.083 um^2
[INFO GPL-0019] Util:                     0.907 %
[INFO GPL-0020] StdInstsArea:           813.083 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    449298
[INFO GPL-0032] FillerInit:NumGNets:       8029
[INFO GPL-0033] FillerInit:NumGPins:      30601
[INFO GPL-0023] TargetDensity:            0.515
[INFO GPL-0024] AvrgPlaceInstArea:        0.106 um^2
[INFO GPL-0025] IdealBinArea:             0.206 um^2
[INFO GPL-0026] IdealBinCnt:             436529
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[NesterovSolve] Iter:    1 overflow: 0.994 HPWL: 5794381
[NesterovSolve] Iter:   10 overflow: 0.996 HPWL: 1180038
[NesterovSolve] Iter:   20 overflow: 0.996 HPWL: 1088744
[NesterovSolve] Iter:   30 overflow: 0.996 HPWL: 1081796
[NesterovSolve] Iter:   40 overflow: 0.996 HPWL: 1081806
[NesterovSolve] Iter:   50 overflow: 0.996 HPWL: 1082540
[NesterovSolve] Iter:   60 overflow: 0.996 HPWL: 1083697
[NesterovSolve] Iter:   70 overflow: 0.996 HPWL: 1086001
[NesterovSolve] Iter:   80 overflow: 0.996 HPWL: 1091676
[NesterovSolve] Iter:   90 overflow: 0.995 HPWL: 1104764
[NesterovSolve] Iter:  100 overflow: 0.995 HPWL: 1136204
[NesterovSolve] Iter:  110 overflow: 0.994 HPWL: 1212385
[NesterovSolve] Iter:  120 overflow: 0.993 HPWL: 1392432
[NesterovSolve] Iter:  130 overflow: 0.992 HPWL: 1754021
[NesterovSolve] Iter:  140 overflow: 0.989 HPWL: 2418513
[NesterovSolve] Iter:  150 overflow: 0.984 HPWL: 3572063
[NesterovSolve] Iter:  160 overflow: 0.976 HPWL: 4837161
[NesterovSolve] Iter:  170 overflow: 0.969 HPWL: 5834102
[NesterovSolve] Iter:  180 overflow: 0.957 HPWL: 7062520
[NesterovSolve] Iter:  190 overflow: 0.940 HPWL: 8415066
[NesterovSolve] Iter:  200 overflow: 0.921 HPWL: 9520106
[NesterovSolve] Iter:  210 overflow: 0.895 HPWL: 11314200
[NesterovSolve] Iter:  220 overflow: 0.862 HPWL: 13336690
[NesterovSolve] Iter:  230 overflow: 0.826 HPWL: 14471685
[NesterovSolve] Iter:  240 overflow: 0.783 HPWL: 16684564
[NesterovSolve] Iter:  250 overflow: 0.740 HPWL: 17872559
[NesterovSolve] Iter:  260 overflow: 0.691 HPWL: 19880247
[NesterovSolve] Iter:  270 overflow: 0.636 HPWL: 21196010
[NesterovSolve] Iter:  280 overflow: 0.579 HPWL: 22306259
[NesterovSolve] Iter:  290 overflow: 0.523 HPWL: 23669179
[NesterovSolve] Iter:  300 overflow: 0.469 HPWL: 25054498
[NesterovSolve] Iter:  310 overflow: 0.438 HPWL: 25800961
[NesterovSolve] Iter:  320 overflow: 0.394 HPWL: 26271191
[NesterovSolve] Iter:  330 overflow: 0.358 HPWL: 26850260
[NesterovSolve] Iter:  340 overflow: 0.330 HPWL: 27133744
[NesterovSolve] Iter:  350 overflow: 0.297 HPWL: 27394985
[NesterovSolve] Iter:  360 overflow: 0.268 HPWL: 27615197
[NesterovSolve] Iter:  370 overflow: 0.237 HPWL: 27897843
[NesterovSolve] Iter:  380 overflow: 0.206 HPWL: 28274826
[NesterovSolve] Iter:  390 overflow: 0.183 HPWL: 27475108
[NesterovSolve] Iter:  400 overflow: 0.158 HPWL: 27603321
[NesterovSolve] Iter:  410 overflow: 0.135 HPWL: 27729428
[NesterovSolve] Iter:  420 overflow: 0.115 HPWL: 27821818
[NesterovSolve] Finished with Overflow: 0.099615
Elapsed time: 1:17.17[h:]min:sec. CPU time: user 137.96 sys 0.35 (179%). Peak memory: 477816KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers M4 -ver_layers M5
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           20780
[INFO PPL-0002] Number of I/O             500
[INFO PPL-0003] Number of I/O w/sink      482
[INFO PPL-0004] Number of I/O w/o sink    18
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 72187.85 um.
Elapsed time: 0:01.60[h:]min:sec. CPU time: user 1.49 sys 0.09 (99%). Peak memory: 245320KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             16565
[INFO GPL-0007] NumPlaceInstances:         7673
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   8029
[INFO GPL-0011] NumPins:                  31101
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:         813.083 um^2
[INFO GPL-0019] Util:                     0.907 %
[INFO GPL-0020] StdInstsArea:           813.083 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    873449
[INFO GPL-0032] FillerInit:NumGNets:       8029
[INFO GPL-0033] FillerInit:NumGPins:      31101
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.106 um^2
[INFO GPL-0025] IdealBinArea:             0.106 um^2
[INFO GPL-0026] IdealBinCnt:             848394
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
global_placement -density 0.5145351809822023 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             16565
[INFO GPL-0007] NumPlaceInstances:         7673
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   8029
[INFO GPL-0011] NumPins:                  31101
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:         813.083 um^2
[INFO GPL-0019] Util:                     0.907 %
[INFO GPL-0020] StdInstsArea:           813.083 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00000011 HPWL: 103201322
[InitialPlace]  Iter: 2 CG residual: 0.00000011 HPWL: 82995328
[InitialPlace]  Iter: 3 CG residual: 0.00000011 HPWL: 79637461
[InitialPlace]  Iter: 4 CG residual: 0.00000012 HPWL: 78925774
[InitialPlace]  Iter: 5 CG residual: 0.00000011 HPWL: 78477460
[INFO GPL-0031] FillerInit:NumGCells:    449298
[INFO GPL-0032] FillerInit:NumGNets:       8029
[INFO GPL-0033] FillerInit:NumGPins:      31101
[INFO GPL-0023] TargetDensity:            0.515
[INFO GPL-0024] AvrgPlaceInstArea:        0.106 um^2
[INFO GPL-0025] IdealBinArea:             0.206 um^2
[INFO GPL-0026] IdealBinCnt:             436529
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[NesterovSolve] Iter:    1 overflow: 0.937 HPWL: 81112055
[NesterovSolve] Iter:   10 overflow: 0.844 HPWL: 86429522
[NesterovSolve] Iter:   20 overflow: 0.824 HPWL: 85755496
[NesterovSolve] Iter:   30 overflow: 0.820 HPWL: 85923819
[NesterovSolve] Iter:   40 overflow: 0.823 HPWL: 86249601
[NesterovSolve] Iter:   50 overflow: 0.827 HPWL: 86671158
[NesterovSolve] Iter:   60 overflow: 0.829 HPWL: 87023111
[NesterovSolve] Iter:   70 overflow: 0.831 HPWL: 87327163
[NesterovSolve] Iter:   80 overflow: 0.833 HPWL: 87606342
[NesterovSolve] Iter:   90 overflow: 0.835 HPWL: 87749149
[NesterovSolve] Iter:  100 overflow: 0.836 HPWL: 87768747
[NesterovSolve] Iter:  110 overflow: 0.839 HPWL: 87730110
[NesterovSolve] Iter:  120 overflow: 0.840 HPWL: 87656358
[NesterovSolve] Iter:  130 overflow: 0.839 HPWL: 87370467
[NesterovSolve] Iter:  140 overflow: 0.838 HPWL: 86902238
[NesterovSolve] Iter:  150 overflow: 0.835 HPWL: 86474138
[NesterovSolve] Iter:  160 overflow: 0.830 HPWL: 86173845
[NesterovSolve] Iter:  170 overflow: 0.821 HPWL: 86247154
[NesterovSolve] Iter:  180 overflow: 0.810 HPWL: 86511087
[NesterovSolve] Iter:  190 overflow: 0.796 HPWL: 86784560
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.99e-09
[INFO GPL-0103] Timing-driven: weighted 768 nets.
[NesterovSolve] Iter:  200 overflow: 0.778 HPWL: 86459676
[NesterovSolve] Iter:  210 overflow: 0.765 HPWL: 85733982
[NesterovSolve] Iter:  220 overflow: 0.742 HPWL: 87540011
[NesterovSolve] Iter:  230 overflow: 0.695 HPWL: 90950439
[NesterovSolve] Iter:  240 overflow: 0.644 HPWL: 90605338
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.92e-09
[INFO GPL-0103] Timing-driven: weighted 776 nets.
[NesterovSolve] Iter:  250 overflow: 0.605 HPWL: 86721534
[NesterovSolve] Snapshot saved at iter = 251
[NesterovSolve] Iter:  260 overflow: 0.544 HPWL: 85967227
[NesterovSolve] Iter:  270 overflow: 0.519 HPWL: 84521782
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.98e-09
[INFO GPL-0103] Timing-driven: weighted 784 nets.
[NesterovSolve] Iter:  280 overflow: 0.459 HPWL: 84983040
[NesterovSolve] Iter:  290 overflow: 0.429 HPWL: 84134920
[NesterovSolve] Iter:  300 overflow: 0.385 HPWL: 83951259
[NesterovSolve] Iter:  310 overflow: 0.348 HPWL: 83688171
[NesterovSolve] Iter:  320 overflow: 0.321 HPWL: 83313989
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) (  540  540 ) DBU
[INFO GPL-0038] TileCnt:     925  925
[INFO GPL-0040] NumTiles: 855625
[INFO GPL-0081] TotalRouteOverflow: 0.0
[INFO GPL-0082] OverflowTileCnt: 0
[INFO GPL-0083] 0.5%RC: 0.6623712602160918
[INFO GPL-0084] 1.0%RC: 0.6362856565561614
[INFO GPL-0085] 2.0%RC: 0.6140218395817073
[INFO GPL-0086] 5.0%RC: 0.5890879842073183
[INFO GPL-0087] FinalRC: 0.6493285
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[NesterovSolve] Iter:  330 overflow: 0.295 HPWL: 83104995
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.03e-09
[INFO GPL-0103] Timing-driven: weighted 781 nets.
[NesterovSolve] Iter:  340 overflow: 0.267 HPWL: 83036909
[NesterovSolve] Iter:  350 overflow: 0.240 HPWL: 82985826
[NesterovSolve] Iter:  360 overflow: 0.222 HPWL: 81130102
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.02e-09
[INFO GPL-0103] Timing-driven: weighted 761 nets.
[NesterovSolve] Iter:  370 overflow: 0.198 HPWL: 81268749
[NesterovSolve] Iter:  380 overflow: 0.173 HPWL: 81380553
[NesterovSolve] Iter:  390 overflow: 0.147 HPWL: 81497088
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.98e-09
[INFO GPL-0103] Timing-driven: weighted 745 nets.
[NesterovSolve] Iter:  400 overflow: 0.128 HPWL: 81593460
[NesterovSolve] Iter:  410 overflow: 0.109 HPWL: 81679676
[NesterovSolve] Finished with Overflow: 0.099354
Report metrics stage 5, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 1072 u^2 1% utilization.
Elapsed time: 1:56.32[h:]min:sec. CPU time: user 174.95 sys 0.77 (151%). Peak memory: 1359268KB.
Running resize.tcl, stage 3_4_place_resized
Perform port buffering...
[INFO RSZ-0027] Inserted 338 input buffers.
[INFO RSZ-0028] Inserted 144 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0034] Found 229 slew violations.
[INFO RSZ-0036] Found 2 capacitance violations.
[INFO RSZ-0037] Found 182 long wires.
[INFO RSZ-0038] Inserted 220 buffers in 376 nets.
[INFO RSZ-0039] Resized 1601 instances.
Repair tie lo fanout...
Repair tie hi fanout...
Floating nets: 
Report metrics stage 3, resizer...
No registers in design

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 1252 u^2 1% utilization.
Instance count before 16565, after 17267
Pin count before 30601, after 32005
Elapsed time: 0:09.55[h:]min:sec. CPU time: user 9.28 sys 0.27 (100%). Peak memory: 520700KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement       2240.0 u
average displacement        0.1 u
max displacement            2.9 u
original HPWL           82617.4 u
legalized HPWL          84349.8 u
delta HPWL                    2 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 17267 cells, 500 terminals, 8731 edges, 32505 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 17767, edges 8731, pins 32505
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPO-0320] Collected 9392 fixed cells.
[INFO DPO-0318] Collected 8375 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (200016, 200070) - (499932, 499770)
[INFO DPO-0310] Assigned 8375 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 8.441205e+07.
[INFO DPO-0302] End of matching; objective is 8.437847e+07, improvement is 0.04 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 8.404747e+07.
[INFO DPO-0307] End of global swaps; objective is 8.404747e+07, improvement is 0.39 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 8.394630e+07.
[INFO DPO-0309] End of vertical swaps; objective is 8.394630e+07, improvement is 0.12 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 8.386426e+07.
[INFO DPO-0305] End of reordering; objective is 8.386426e+07, improvement is 0.10 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 167500 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 167500, swaps 25482, moves 47851 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 8.346314e+07, Scratch cost 8.317036e+07, Incremental cost 8.317036e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 8.317036e+07.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.35 percent.
[INFO DPO-0328] End of random improver; improvement is 0.350785 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 4220 cell orientations for row compatibility.
[INFO DPO-0383] Performed 1724 cell flips.
[INFO DPO-0384] End of flipping; objective is 8.308190e+07, improvement is 0.59 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL            84349.8 u
Final HPWL               82941.1 u
Delta HPWL                  -1.7 %

[INFO DPL-0020] Mirrored 813 instances
[INFO DPL-0021] HPWL before           82941.1 u
[INFO DPL-0022] HPWL after            82928.8 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...
No registers in design

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 1252 u^2 1% utilization.
Elapsed time: 0:10.38[h:]min:sec. CPU time: user 9.92 sys 0.44 (99%). Peak memory: 1145196KB.
cp ./results/asap7/riscv_v_logic_ALU/base/3_5_place_dp.odb ./results/asap7/riscv_v_logic_ALU/base/3_place.odb
cp ./results/asap7/riscv_v_logic_ALU/base/2_floorplan.sdc ./results/asap7/riscv_v_logic_ALU/base/3_place.sdc
Running cts.tcl, stage 4_1_cts
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0051] Sink buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    BUFx24_ASAP7_75t_R
[INFO CTS-0049] Characterization buffer is BUFx24_ASAP7_75t_R.
[WARNING CTS-0083] No clock nets have been found.
[INFO CTS-0008] TritonCTS found 0 clock nets.
[WARNING CTS-0082] No valid clock nets in the design.
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO RSZ-0058] Using max wire length 162um.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           82928.8 u
legalized HPWL          83530.8 u
delta HPWL                    1 %

repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           83530.8 u
legalized HPWL          83530.8 u
delta HPWL                    0 %

Report metrics stage 4, cts final...
No registers in design

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 1252 u^2 1% utilization.
Elapsed time: 0:11.18[h:]min:sec. CPU time: user 10.51 sys 0.65 (99%). Peak memory: 1473100KB.
cp ./results/asap7/riscv_v_logic_ALU/base/4_1_cts.odb ./results/asap7/riscv_v_logic_ALU/base/4_cts.odb
Running global_route.tcl, stage 5_1_grt
global_route -congestion_report_file ./reports/asap7/riscv_v_logic_ALU/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: M1
[INFO GRT-0021] Max routing layer: M9
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.0390  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M8      Track-Pitch = 0.0800  line-2-Via Pitch: 0.0800
[INFO GRT-0088] Layer M9      Track-Pitch = 0.0800  line-2-Via Pitch: 0.0800
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 177
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 37317

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical     12846400       4930062          61.62%
M2         Horizontal   11135150       6229481          44.06%
M3         Vertical     12846400       7638568          40.54%
M4         Horizontal    9421125       5957420          36.77%
M5         Vertical      9421125       5833324          38.08%
M6         Horizontal    6852400       4062296          40.72%
M7         Vertical      6852400       4278120          37.57%
M8         Horizontal    5140225       2568720          50.03%
M9         Vertical      5140225       2568720          50.03%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 60747
[INFO GRT-0198] Via related Steiner nodes: 1804
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 78919
[INFO GRT-0112] Final usage 3D: 401867

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1             4930062             0            0.00%             0 /  0 /  0
M2             6229481         55446            0.89%             0 /  0 /  0
M3             7638568         65391            0.86%             0 /  0 /  0
M4             5957420         23833            0.40%             0 /  0 /  0
M5             5833324         15457            0.26%             0 /  0 /  0
M6             4062296          3105            0.08%             0 /  0 /  0
M7             4278120          1665            0.04%             0 /  0 /  0
M8             2568720           209            0.01%             0 /  0 /  0
M9             2568720             4            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total         44066711        165110            0.37%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 104108 um
[INFO GRT-0014] Routed nets: 8713
[WARNING STA-0450] virtual clock clk can not be propagated.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0034] Found 6 slew violations.
[INFO RSZ-0038] Inserted 4 buffers in 3 nets.
[INFO RSZ-0039] Resized 2 instances.
Placement Analysis
---------------------------------
total displacement          1.6 u
average displacement        0.0 u
max displacement            0.6 u
original HPWL           83594.8 u
legalized HPWL          83596.7 u
delta HPWL                    0 %

Repair setup and hold violations...
repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           83596.7 u
legalized HPWL          83596.7 u
delta HPWL                    0 %

Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...
No registers in design

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 1253 u^2 1% utilization.
[INFO FLW-0007] clock clk period 5000.000000
[INFO FLW-0008] Clock clk period 2926.208
[INFO FLW-0009] Clock clk slack 1919.781
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO FLW-0011] Path endpoint count 144
Elapsed time: 0:21.17[h:]min:sec. CPU time: user 35.65 sys 0.88 (172%). Peak memory: 2105008KB.
Running detail_route.tcl, stage 5_2_route
[WARNING STA-0450] virtual clock clk can not be propagated.
detailed_route -output_drc ./reports/asap7/riscv_v_logic_ALU/base/5_route_drc.rpt -output_maze ./results/asap7/riscv_v_logic_ALU/base/maze.log -bottom_routing_layer M1 -top_routing_layer M9 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net net668 has 111 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net584 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net583 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net582 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net689 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net690 has 121 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net693 has 111 pins which may impact routing performance. Consider optimization.

Design:                   riscv_v_logic_ALU
Die area:                 ( 0 0 ) ( 500000 500000 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     17271
Number of terminals:      500
Number of snets:          2
Number of nets:           8735

[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 274.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 149022.
[INFO DRT-0033] V1 shape region query size = 9257700.
[INFO DRT-0033] M2 shape region query size = 64862.
[INFO DRT-0033] V2 shape region query size = 186648.
[INFO DRT-0033] M3 shape region query size = 186648.
[INFO DRT-0033] V3 shape region query size = 124432.
[INFO DRT-0033] M4 shape region query size = 124652.
[INFO DRT-0033] V4 shape region query size = 124432.
[INFO DRT-0033] M5 shape region query size = 68880.
[INFO DRT-0033] V5 shape region query size = 12544.
[INFO DRT-0033] M6 shape region query size = 6384.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1070 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 270 unique inst patterns.
[INFO DRT-0084]   Complete 5357 groups.
#scanned instances     = 17271
#unique  instances     = 274
#stdCellGenAp          = 8888
#stdCellValidPlanarAp  = 72
#stdCellValidViaAp     = 7329
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 32013
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:58, elapsed time = 00:00:15, memory = 603.25 (MB), peak = 936.47 (MB)

[INFO DRT-0157] Number of guides:     85229

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 925 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 925 STEP 540 ;
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 27820.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 23919.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 14481.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 2657.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 1049.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 212.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 76.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 11.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 1.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 43427 vertical wires in 19 frboxes and 26799 horizontal wires in 19 frboxes.
[INFO DRT-0186] Done with 5405 vertical wires in 19 frboxes and 6629 horizontal wires in 19 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:08, memory = 1550.27 (MB), peak = 1586.99 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1550.27 (MB), peak = 1586.99 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 1550.52 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:17, memory = 2411.89 (MB).
    Completing 30% with 526 violations.
    elapsed time = 00:00:31, memory = 3161.72 (MB).
    Completing 40% with 526 violations.
    elapsed time = 00:00:31, memory = 3161.72 (MB).
    Completing 50% with 984 violations.
    elapsed time = 00:01:07, memory = 3890.18 (MB).
    Completing 60% with 984 violations.
    elapsed time = 00:01:07, memory = 3413.25 (MB).
    Completing 70% with 984 violations.
    elapsed time = 00:01:31, memory = 3827.79 (MB).
    Completing 80% with 1414 violations.
    elapsed time = 00:01:46, memory = 3660.03 (MB).
    Completing 90% with 1414 violations.
    elapsed time = 00:01:46, memory = 3660.03 (MB).
    Completing 100% with 1952 violations.
    elapsed time = 00:02:33, memory = 3731.45 (MB).
[INFO DRT-0199]   Number of violations = 2860.
Viol/Layer          M1     V1     M2     V2     M3     V3     M4     V4     M5     V5     M6     V6     M7     V7     M8
Cut Spacing          0      1      0      0      0      0      0      0      0      0      0      0      0      0      0
CutSpcTbl            0      0      0      0      0      6      0      9      0      8      0      1      0      0      0
EOL                  0      0    195      0      6      0      7      0      2      0      0      0      0      0      0
Metal Spacing       87      0     38      0     61      0      4      0      7      0      0      0      0      0      0
Min Step             0      0      0      0      0      0      0      0      0      0      0      0      0      0     22
NS Metal            10      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Recheck             75      0    521      0    236      0     34      0     25      0     16      0      1      0      0
Rect Only            0      0      4      0      0      0      0      0      0      0      0      0     12      0      0
Short               17      0    104      2     10      2      5      1      5      8     27      7      0      1      0
eolKeepOut           0      0   1242      0     17      0     24      0      0      0      0      0      0      0      0
[INFO DRT-0267] cpu time = 00:19:12, elapsed time = 00:02:33, memory = 3782.68 (MB), peak = 4494.93 (MB)
Total wire length = 91244 um.
Total wire length on LAYER M1 = 145 um.
Total wire length on LAYER M2 = 28788 um.
Total wire length on LAYER M3 = 36495 um.
Total wire length on LAYER M4 = 14754 um.
Total wire length on LAYER M5 = 8435 um.
Total wire length on LAYER M6 = 1591 um.
Total wire length on LAYER M7 = 893 um.
Total wire length on LAYER M8 = 136 um.
Total wire length on LAYER M9 = 2 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 96990.
Up-via summary (total 96990):

----------------
 Active        0
     M1    34440
     M2    50378
     M3     9517
     M4     2107
     M5      339
     M6      173
     M7       34
     M8        2
     M9        0
----------------
           96990


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2860 violations.
    elapsed time = 00:00:00, memory = 3782.68 (MB).
    Completing 20% with 2865 violations.
    elapsed time = 00:00:26, memory = 4256.88 (MB).
    Completing 30% with 2199 violations.
    elapsed time = 00:00:43, memory = 3993.78 (MB).
    Completing 40% with 2199 violations.
    elapsed time = 00:00:43, memory = 3993.78 (MB).
    Completing 50% with 1677 violations.
    elapsed time = 00:01:26, memory = 4570.51 (MB).
    Completing 60% with 1673 violations.
    elapsed time = 00:01:27, memory = 4066.01 (MB).
    Completing 70% with 1668 violations.
    elapsed time = 00:01:53, memory = 4352.63 (MB).
    Completing 80% with 1093 violations.
    elapsed time = 00:02:10, memory = 4015.29 (MB).
    Completing 90% with 1093 violations.
    elapsed time = 00:02:10, memory = 4015.29 (MB).
    Completing 100% with 430 violations.
    elapsed time = 00:02:54, memory = 4075.56 (MB).
[INFO DRT-0199]   Number of violations = 430.
Viol/Layer          M1     M2     M3     V3     M4     V4     M5
CutSpcTbl            0      0      0      3      0      3      0
EOL                  0     49      1      0      1      0      2
Metal Spacing       10     14     42      0      1      0      7
NS Metal             1      0      0      0      0      0      0
Short                3     24      6      0      1      0      2
eolKeepOut           0    246      3      0      5      0      6
[INFO DRT-0267] cpu time = 00:22:00, elapsed time = 00:02:54, memory = 3957.41 (MB), peak = 4907.96 (MB)
Total wire length = 91064 um.
Total wire length on LAYER M1 = 134 um.
Total wire length on LAYER M2 = 28440 um.
Total wire length on LAYER M3 = 36481 um.
Total wire length on LAYER M4 = 14985 um.
Total wire length on LAYER M5 = 8398 um.
Total wire length on LAYER M6 = 1592 um.
Total wire length on LAYER M7 = 893 um.
Total wire length on LAYER M8 = 137 um.
Total wire length on LAYER M9 = 2 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 95817.
Up-via summary (total 95817):

----------------
 Active        0
     M1    34200
     M2    49207
     M3     9672
     M4     2198
     M5      353
     M6      153
     M7       32
     M8        2
     M9        0
----------------
           95817


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 430 violations.
    elapsed time = 00:00:00, memory = 3957.41 (MB).
    Completing 20% with 430 violations.
    elapsed time = 00:00:13, memory = 4588.76 (MB).
    Completing 30% with 366 violations.
    elapsed time = 00:00:15, memory = 3864.88 (MB).
    Completing 40% with 366 violations.
    elapsed time = 00:00:15, memory = 3864.88 (MB).
    Completing 50% with 342 violations.
    elapsed time = 00:00:31, memory = 3801.32 (MB).
    Completing 60% with 342 violations.
    elapsed time = 00:00:31, memory = 3801.32 (MB).
    Completing 70% with 342 violations.
    elapsed time = 00:00:45, memory = 4528.67 (MB).
    Completing 80% with 300 violations.
    elapsed time = 00:00:49, memory = 3801.16 (MB).
    Completing 90% with 300 violations.
    elapsed time = 00:00:49, memory = 3801.16 (MB).
    Completing 100% with 317 violations.
    elapsed time = 00:01:07, memory = 3801.26 (MB).
[INFO DRT-0199]   Number of violations = 326.
Viol/Layer          M1     M2     M3     V3     M4     M5
CutSpcTbl            0      0      0      4      0      0
EOL                  0     35      3      0      1      2
Metal Spacing        4      7     33      0      1      6
Recheck              0      3      5      0      1      0
Short                3     12      2      0      1      2
eolKeepOut           0    180     10      0      5      6
[INFO DRT-0267] cpu time = 00:07:52, elapsed time = 00:01:08, memory = 3807.13 (MB), peak = 4907.96 (MB)
Total wire length = 91002 um.
Total wire length on LAYER M1 = 134 um.
Total wire length on LAYER M2 = 28390 um.
Total wire length on LAYER M3 = 36474 um.
Total wire length on LAYER M4 = 14969 um.
Total wire length on LAYER M5 = 8407 um.
Total wire length on LAYER M6 = 1593 um.
Total wire length on LAYER M7 = 891 um.
Total wire length on LAYER M8 = 138 um.
Total wire length on LAYER M9 = 1 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 95268.
Up-via summary (total 95268):

----------------
 Active        0
     M1    34188
     M2    48746
     M3     9571
     M4     2220
     M5      357
     M6      152
     M7       32
     M8        2
     M9        0
----------------
           95268


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 326 violations.
    elapsed time = 00:00:00, memory = 3807.13 (MB).
    Completing 20% with 326 violations.
    elapsed time = 00:00:06, memory = 4554.85 (MB).
    Completing 30% with 196 violations.
    elapsed time = 00:00:10, memory = 3807.16 (MB).
    Completing 40% with 196 violations.
    elapsed time = 00:00:10, memory = 3807.16 (MB).
    Completing 50% with 145 violations.
    elapsed time = 00:00:19, memory = 3743.09 (MB).
    Completing 60% with 145 violations.
    elapsed time = 00:00:19, memory = 3743.09 (MB).
    Completing 70% with 145 violations.
    elapsed time = 00:00:25, memory = 4481.92 (MB).
    Completing 80% with 79 violations.
    elapsed time = 00:00:27, memory = 3743.10 (MB).
    Completing 90% with 79 violations.
    elapsed time = 00:00:27, memory = 3743.10 (MB).
    Completing 100% with 25 violations.
    elapsed time = 00:00:34, memory = 3743.28 (MB).
[INFO DRT-0199]   Number of violations = 32.
Viol/Layer          M1     M2     M3     M4     M5
EOL                  0      1      0      0      0
Metal Spacing        0      2      2      0      5
Recheck              3      3      1      0      0
Short                0      2      1      1      2
eolKeepOut           0      6      0      0      3
[INFO DRT-0267] cpu time = 00:03:17, elapsed time = 00:00:35, memory = 3743.28 (MB), peak = 4907.96 (MB)
Total wire length = 91003 um.
Total wire length on LAYER M1 = 129 um.
Total wire length on LAYER M2 = 28190 um.
Total wire length on LAYER M3 = 36430 um.
Total wire length on LAYER M4 = 15174 um.
Total wire length on LAYER M5 = 8447 um.
Total wire length on LAYER M6 = 1598 um.
Total wire length on LAYER M7 = 892 um.
Total wire length on LAYER M8 = 138 um.
Total wire length on LAYER M9 = 1 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 95290.
Up-via summary (total 95290):

----------------
 Active        0
     M1    34093
     M2    48320
     M3     9991
     M4     2321
     M5      373
     M6      158
     M7       32
     M8        2
     M9        0
----------------
           95290


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 32 violations.
    elapsed time = 00:00:00, memory = 3743.28 (MB).
    Completing 20% with 32 violations.
    elapsed time = 00:00:00, memory = 3743.28 (MB).
    Completing 30% with 30 violations.
    elapsed time = 00:00:01, memory = 3743.21 (MB).
    Completing 40% with 30 violations.
    elapsed time = 00:00:01, memory = 3743.21 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:02, memory = 3743.01 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:02, memory = 3743.01 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:02, memory = 3743.01 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:04, memory = 3743.11 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:04, memory = 3743.11 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:05, memory = 3743.11 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  1
Metal Spacing        6
Short                1
eolKeepOut           2
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:05, memory = 3743.11 (MB), peak = 4907.96 (MB)
Total wire length = 91002 um.
Total wire length on LAYER M1 = 128 um.
Total wire length on LAYER M2 = 28186 um.
Total wire length on LAYER M3 = 36427 um.
Total wire length on LAYER M4 = 15178 um.
Total wire length on LAYER M5 = 8450 um.
Total wire length on LAYER M6 = 1598 um.
Total wire length on LAYER M7 = 892 um.
Total wire length on LAYER M8 = 138 um.
Total wire length on LAYER M9 = 1 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 95285.
Up-via summary (total 95285):

----------------
 Active        0
     M1    34089
     M2    48306
     M3    10002
     M4     2327
     M5      371
     M6      156
     M7       32
     M8        2
     M9        0
----------------
           95285


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.11 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.11 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.11 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.11 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.11 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.11 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.11 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.11 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.11 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.11 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  1
Metal Spacing        6
Short                1
eolKeepOut           2
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3743.11 (MB), peak = 4907.96 (MB)
Total wire length = 91003 um.
Total wire length on LAYER M1 = 128 um.
Total wire length on LAYER M2 = 28187 um.
Total wire length on LAYER M3 = 36428 um.
Total wire length on LAYER M4 = 15178 um.
Total wire length on LAYER M5 = 8448 um.
Total wire length on LAYER M6 = 1598 um.
Total wire length on LAYER M7 = 892 um.
Total wire length on LAYER M8 = 138 um.
Total wire length on LAYER M9 = 1 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 95283.
Up-via summary (total 95283):

----------------
 Active        0
     M1    34089
     M2    48308
     M3    10000
     M4     2325
     M5      371
     M6      156
     M7       32
     M8        2
     M9        0
----------------
           95283


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.11 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.11 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.11 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.11 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.11 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.11 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.11 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:02, memory = 3743.11 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:02, memory = 3743.11 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:02, memory = 3743.11 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  1
Metal Spacing        6
Short                1
eolKeepOut           2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3743.11 (MB), peak = 4907.96 (MB)
Total wire length = 91003 um.
Total wire length on LAYER M1 = 128 um.
Total wire length on LAYER M2 = 28187 um.
Total wire length on LAYER M3 = 36428 um.
Total wire length on LAYER M4 = 15178 um.
Total wire length on LAYER M5 = 8448 um.
Total wire length on LAYER M6 = 1598 um.
Total wire length on LAYER M7 = 892 um.
Total wire length on LAYER M8 = 138 um.
Total wire length on LAYER M9 = 1 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 95283.
Up-via summary (total 95283):

----------------
 Active        0
     M1    34089
     M2    48308
     M3    10000
     M4     2325
     M5      371
     M6      156
     M7       32
     M8        2
     M9        0
----------------
           95283


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.11 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.11 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.12 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.12 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.12 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.12 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.12 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.15 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.15 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.15 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  2
Metal Spacing        7
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3743.15 (MB), peak = 4907.96 (MB)
Total wire length = 91004 um.
Total wire length on LAYER M1 = 128 um.
Total wire length on LAYER M2 = 28187 um.
Total wire length on LAYER M3 = 36429 um.
Total wire length on LAYER M4 = 15178 um.
Total wire length on LAYER M5 = 8448 um.
Total wire length on LAYER M6 = 1598 um.
Total wire length on LAYER M7 = 892 um.
Total wire length on LAYER M8 = 138 um.
Total wire length on LAYER M9 = 1 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 95289.
Up-via summary (total 95289):

----------------
 Active        0
     M1    34089
     M2    48308
     M3    10002
     M4     2327
     M5      371
     M6      158
     M7       32
     M8        2
     M9        0
----------------
           95289


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.15 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.15 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.15 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.15 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.15 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.15 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.15 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:02, memory = 3743.15 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:02, memory = 3743.15 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:02, memory = 3743.15 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  1
Metal Spacing        6
Short                1
eolKeepOut           2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3743.15 (MB), peak = 4907.96 (MB)
Total wire length = 91003 um.
Total wire length on LAYER M1 = 128 um.
Total wire length on LAYER M2 = 28186 um.
Total wire length on LAYER M3 = 36428 um.
Total wire length on LAYER M4 = 15178 um.
Total wire length on LAYER M5 = 8449 um.
Total wire length on LAYER M6 = 1598 um.
Total wire length on LAYER M7 = 892 um.
Total wire length on LAYER M8 = 138 um.
Total wire length on LAYER M9 = 1 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 95285.
Up-via summary (total 95285):

----------------
 Active        0
     M1    34089
     M2    48308
     M3    10000
     M4     2325
     M5      373
     M6      156
     M7       32
     M8        2
     M9        0
----------------
           95285


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.15 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.15 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.25 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.25 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.25 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  1
Metal Spacing        6
Short                1
eolKeepOut           2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3743.25 (MB), peak = 4907.96 (MB)
Total wire length = 91003 um.
Total wire length on LAYER M1 = 128 um.
Total wire length on LAYER M2 = 28186 um.
Total wire length on LAYER M3 = 36429 um.
Total wire length on LAYER M4 = 15178 um.
Total wire length on LAYER M5 = 8448 um.
Total wire length on LAYER M6 = 1598 um.
Total wire length on LAYER M7 = 892 um.
Total wire length on LAYER M8 = 138 um.
Total wire length on LAYER M9 = 1 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 95283.
Up-via summary (total 95283):

----------------
 Active        0
     M1    34089
     M2    48308
     M3    10000
     M4     2323
     M5      373
     M6      156
     M7       32
     M8        2
     M9        0
----------------
           95283


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.25 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.25 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.25 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
Metal Spacing        5
Short                2
eolKeepOut           3
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3743.25 (MB), peak = 4907.96 (MB)
Total wire length = 91003 um.
Total wire length on LAYER M1 = 128 um.
Total wire length on LAYER M2 = 28186 um.
Total wire length on LAYER M3 = 36428 um.
Total wire length on LAYER M4 = 15178 um.
Total wire length on LAYER M5 = 8448 um.
Total wire length on LAYER M6 = 1598 um.
Total wire length on LAYER M7 = 892 um.
Total wire length on LAYER M8 = 138 um.
Total wire length on LAYER M9 = 1 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 95287.
Up-via summary (total 95287):

----------------
 Active        0
     M1    34089
     M2    48308
     M3    10000
     M4     2323
     M5      375
     M6      158
     M7       32
     M8        2
     M9        0
----------------
           95287


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.25 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.25 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.25 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
Metal Spacing        5
Short                2
eolKeepOut           3
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3743.25 (MB), peak = 4907.96 (MB)
Total wire length = 91002 um.
Total wire length on LAYER M1 = 128 um.
Total wire length on LAYER M2 = 28186 um.
Total wire length on LAYER M3 = 36427 um.
Total wire length on LAYER M4 = 15178 um.
Total wire length on LAYER M5 = 8449 um.
Total wire length on LAYER M6 = 1598 um.
Total wire length on LAYER M7 = 892 um.
Total wire length on LAYER M8 = 138 um.
Total wire length on LAYER M9 = 1 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 95287.
Up-via summary (total 95287):

----------------
 Active        0
     M1    34089
     M2    48306
     M3    10000
     M4     2325
     M5      375
     M6      158
     M7       32
     M8        2
     M9        0
----------------
           95287


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.25 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.25 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.25 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.25 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  1
Metal Spacing        6
Short                1
eolKeepOut           2
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3743.25 (MB), peak = 4907.96 (MB)
Total wire length = 91002 um.
Total wire length on LAYER M1 = 128 um.
Total wire length on LAYER M2 = 28186 um.
Total wire length on LAYER M3 = 36428 um.
Total wire length on LAYER M4 = 15178 um.
Total wire length on LAYER M5 = 8449 um.
Total wire length on LAYER M6 = 1598 um.
Total wire length on LAYER M7 = 892 um.
Total wire length on LAYER M8 = 138 um.
Total wire length on LAYER M9 = 1 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 95285.
Up-via summary (total 95285):

----------------
 Active        0
     M1    34089
     M2    48306
     M3    10002
     M4     2325
     M5      373
     M6      156
     M7       32
     M8        2
     M9        0
----------------
           95285


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.25 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.25 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.25 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.25 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
Metal Spacing        5
Short                2
eolKeepOut           3
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3743.25 (MB), peak = 4907.96 (MB)
Total wire length = 91002 um.
Total wire length on LAYER M1 = 128 um.
Total wire length on LAYER M2 = 28185 um.
Total wire length on LAYER M3 = 36427 um.
Total wire length on LAYER M4 = 15178 um.
Total wire length on LAYER M5 = 8448 um.
Total wire length on LAYER M6 = 1599 um.
Total wire length on LAYER M7 = 893 um.
Total wire length on LAYER M8 = 138 um.
Total wire length on LAYER M9 = 1 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 95285.
Up-via summary (total 95285):

----------------
 Active        0
     M1    34089
     M2    48306
     M3    10000
     M4     2323
     M5      375
     M6      158
     M7       32
     M8        2
     M9        0
----------------
           95285


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 3743.20 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 3743.20 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 3743.20 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 3743.20 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:01, memory = 3743.20 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:01, memory = 3743.13 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:01, memory = 3743.13 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:01, memory = 3743.13 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer          M5
EOL                  1
Metal Spacing        7
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3743.13 (MB), peak = 4907.96 (MB)
Total wire length = 91002 um.
Total wire length on LAYER M1 = 128 um.
Total wire length on LAYER M2 = 28186 um.
Total wire length on LAYER M3 = 36429 um.
Total wire length on LAYER M4 = 15178 um.
Total wire length on LAYER M5 = 8448 um.
Total wire length on LAYER M6 = 1598 um.
Total wire length on LAYER M7 = 892 um.
Total wire length on LAYER M8 = 138 um.
Total wire length on LAYER M9 = 1 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 95281.
Up-via summary (total 95281):

----------------
 Active        0
     M1    34089
     M2    48308
     M3    10000
     M4     2323
     M5      371
     M6      156
     M7       32
     M8        2
     M9        0
----------------
           95281


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 3743.13 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 3743.13 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 3743.20 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 3743.20 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 3743.20 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 3743.20 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:01, memory = 3743.20 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:01, memory = 3743.21 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:01, memory = 3743.21 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:01, memory = 3743.21 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer          M5
Metal Spacing        6
Short                1
eolKeepOut           2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3743.21 (MB), peak = 4907.96 (MB)
Total wire length = 91002 um.
Total wire length on LAYER M1 = 128 um.
Total wire length on LAYER M2 = 28185 um.
Total wire length on LAYER M3 = 36427 um.
Total wire length on LAYER M4 = 15178 um.
Total wire length on LAYER M5 = 8448 um.
Total wire length on LAYER M6 = 1599 um.
Total wire length on LAYER M7 = 893 um.
Total wire length on LAYER M8 = 138 um.
Total wire length on LAYER M9 = 1 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 95285.
Up-via summary (total 95285):

----------------
 Active        0
     M1    34089
     M2    48308
     M3    10000
     M4     2323
     M5      373
     M6      158
     M7       32
     M8        2
     M9        0
----------------
           95285


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 3743.21 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 3743.21 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 3743.25 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:01, memory = 3743.24 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:01, memory = 3743.24 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:01, memory = 3743.24 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer          M5
EOL                  1
Metal Spacing        7
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3743.24 (MB), peak = 4907.96 (MB)
Total wire length = 91002 um.
Total wire length on LAYER M1 = 128 um.
Total wire length on LAYER M2 = 28186 um.
Total wire length on LAYER M3 = 36429 um.
Total wire length on LAYER M4 = 15178 um.
Total wire length on LAYER M5 = 8448 um.
Total wire length on LAYER M6 = 1598 um.
Total wire length on LAYER M7 = 892 um.
Total wire length on LAYER M8 = 138 um.
Total wire length on LAYER M9 = 1 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 95281.
Up-via summary (total 95281):

----------------
 Active        0
     M1    34089
     M2    48308
     M3    10000
     M4     2323
     M5      371
     M6      156
     M7       32
     M8        2
     M9        0
----------------
           95281


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.24 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.24 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.24 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:01, memory = 3743.24 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:02, memory = 3743.24 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:03, memory = 3743.24 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:03, memory = 3743.24 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:03, memory = 3743.24 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer          M5
EOL                  1
Metal Spacing        6
Short                1
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 3743.24 (MB), peak = 4907.96 (MB)
Total wire length = 90997 um.
Total wire length on LAYER M1 = 128 um.
Total wire length on LAYER M2 = 28117 um.
Total wire length on LAYER M3 = 36431 um.
Total wire length on LAYER M4 = 15246 um.
Total wire length on LAYER M5 = 8444 um.
Total wire length on LAYER M6 = 1597 um.
Total wire length on LAYER M7 = 890 um.
Total wire length on LAYER M8 = 138 um.
Total wire length on LAYER M9 = 1 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 95312.
Up-via summary (total 95312):

----------------
 Active        0
     M1    34073
     M2    48272
     M3    10069
     M4     2344
     M5      368
     M6      152
     M7       32
     M8        2
     M9        0
----------------
           95312


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:01, memory = 3743.24 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:01, memory = 3743.24 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:01, memory = 3743.24 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer          M5
EOL                  1
Metal Spacing        6
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3743.24 (MB), peak = 4907.96 (MB)
Total wire length = 90996 um.
Total wire length on LAYER M1 = 128 um.
Total wire length on LAYER M2 = 28117 um.
Total wire length on LAYER M3 = 36431 um.
Total wire length on LAYER M4 = 15246 um.
Total wire length on LAYER M5 = 8444 um.
Total wire length on LAYER M6 = 1597 um.
Total wire length on LAYER M7 = 890 um.
Total wire length on LAYER M8 = 138 um.
Total wire length on LAYER M9 = 1 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 95314.
Up-via summary (total 95314):

----------------
 Active        0
     M1    34073
     M2    48272
     M3    10071
     M4     2344
     M5      368
     M6      152
     M7       32
     M8        2
     M9        0
----------------
           95314


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:01, memory = 3743.24 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:01, memory = 3743.24 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:01, memory = 3743.24 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer          M5
EOL                  1
Metal Spacing        6
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3743.24 (MB), peak = 4907.96 (MB)
Total wire length = 90996 um.
Total wire length on LAYER M1 = 128 um.
Total wire length on LAYER M2 = 28117 um.
Total wire length on LAYER M3 = 36431 um.
Total wire length on LAYER M4 = 15246 um.
Total wire length on LAYER M5 = 8444 um.
Total wire length on LAYER M6 = 1597 um.
Total wire length on LAYER M7 = 890 um.
Total wire length on LAYER M8 = 138 um.
Total wire length on LAYER M9 = 1 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 95314.
Up-via summary (total 95314):

----------------
 Active        0
     M1    34073
     M2    48272
     M3    10071
     M4     2344
     M5      368
     M6      152
     M7       32
     M8        2
     M9        0
----------------
           95314


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 3743.24 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 3743.24 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 3743.24 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 3743.24 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3743.24 (MB), peak = 4907.96 (MB)
Total wire length = 90997 um.
Total wire length on LAYER M1 = 128 um.
Total wire length on LAYER M2 = 28117 um.
Total wire length on LAYER M3 = 36431 um.
Total wire length on LAYER M4 = 15246 um.
Total wire length on LAYER M5 = 8444 um.
Total wire length on LAYER M6 = 1597 um.
Total wire length on LAYER M7 = 890 um.
Total wire length on LAYER M8 = 138 um.
Total wire length on LAYER M9 = 1 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 95316.
Up-via summary (total 95316):

----------------
 Active        0
     M1    34073
     M2    48272
     M3    10069
     M4     2344
     M5      370
     M6      154
     M7       32
     M8        2
     M9        0
----------------
           95316


[INFO DRT-0198] Complete detail routing.
Total wire length = 90997 um.
Total wire length on LAYER M1 = 128 um.
Total wire length on LAYER M2 = 28117 um.
Total wire length on LAYER M3 = 36431 um.
Total wire length on LAYER M4 = 15246 um.
Total wire length on LAYER M5 = 8444 um.
Total wire length on LAYER M6 = 1597 um.
Total wire length on LAYER M7 = 890 um.
Total wire length on LAYER M8 = 138 um.
Total wire length on LAYER M9 = 1 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 95316.
Up-via summary (total 95316):

----------------
 Active        0
     M1    34073
     M2    48272
     M3    10069
     M4     2344
     M5      370
     M6      154
     M7       32
     M8        2
     M9        0
----------------
           95316


[INFO DRT-0267] cpu time = 00:53:30, elapsed time = 00:07:49, memory = 3743.24 (MB), peak = 4907.96 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 8:21.06[h:]min:sec. CPU time: user 3299.52 sys 88.83 (676%). Peak memory: 5025756KB.
Running fillcell.tcl, stage 5_3_fillcell
[WARNING STA-0450] virtual clock clk can not be propagated.
filler_placement FILLERxp5_ASAP7_75t_R FILLER_ASAP7_75t_R DECAPx1_ASAP7_75t_R DECAPx2_ASAP7_75t_R DECAPx4_ASAP7_75t_R DECAPx6_ASAP7_75t_R DECAPx10_ASAP7_75t_R
[INFO DPL-0001] Placed 292430 filler instances.
Elapsed time: 0:04.69[h:]min:sec. CPU time: user 4.07 sys 0.55 (98%). Peak memory: 1286328KB.
cp ./results/asap7/riscv_v_logic_ALU/base/5_3_fillcell.odb ./results/asap7/riscv_v_logic_ALU/base/5_route.odb
cp ./results/asap7/riscv_v_logic_ALU/base/4_cts.sdc ./results/asap7/riscv_v_logic_ALU/base/5_route.sdc
Running density_fill.tcl, stage 6_1_fill
exec cp ./results/asap7/riscv_v_logic_ALU/base/5_route.odb ./results/asap7/riscv_v_logic_ALU/base/6_1_fill.odb
Elapsed time: 0:02.38[h:]min:sec. CPU time: user 1.84 sys 0.28 (89%). Peak memory: 379764KB.
cp ./results/asap7/riscv_v_logic_ALU/base/5_route.sdc ./results/asap7/riscv_v_logic_ALU/base/6_1_fill.sdc
Running final_report.tcl, stage 6_report
[WARNING STA-0450] virtual clock clk can not be propagated.
Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation riscv_v_logic_ALU (max_merge_res 50.0) ...
[INFO RCX-0040] Final 75502 rc segments
[INFO RCX-0439] Coupling Cap extraction riscv_v_logic_ALU ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 7% of 143446 wires extracted
[INFO RCX-0442] 13% of 143446 wires extracted
[INFO RCX-0442] 18% of 143446 wires extracted
[INFO RCX-0442] 24% of 143446 wires extracted
[INFO RCX-0442] 29% of 143446 wires extracted
[INFO RCX-0442] 35% of 143446 wires extracted
[INFO RCX-0442] 75% of 143446 wires extracted
[INFO RCX-0442] 86% of 143446 wires extracted
[INFO RCX-0442] 99% of 143446 wires extracted
[INFO RCX-0442] 100% of 143446 wires extracted
[INFO RCX-0045] Extract 8735 nets, 84217 rsegs, 84217 caps, 117020 ccs
[INFO RCX-0443] 8735 nets finished
[INFO PSM-0040] All shapes on net VDD are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VDD
Corner           : default
Supply voltage   : 7.70e-01 V
Worstcase voltage: 7.68e-01 V
Average voltage  : 7.69e-01 V
Average IR drop  : 5.10e-04 V
Worstcase IR drop: 2.37e-03 V
Percentage drop  : 0.31 %
######################################
[INFO PSM-0040] All shapes on net VSS are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VSS
Corner           : default
Supply voltage   : 0.00e+00 V
Worstcase voltage: 2.36e-03 V
Average voltage  : 5.13e-04 V
Average IR drop  : 5.13e-04 V
Worstcase IR drop: 2.36e-03 V
Percentage drop  : 0.31 %
######################################
Cell type report:                       Count       Area
  Fill cell                            292430   88648.28
  Tap cell                               8892     259.29
  Timing Repair Buffer                    706     134.53
  Inverter                                192      11.66
  Multi-Input combinational cell         7481     847.24
  Total                                309701   89901.01
Report metrics stage 6, finish...
No registers in design

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 1253 u^2 1% utilization.
Elapsed time: 4:16.88[h:]min:sec. CPU time: user 253.14 sys 2.76 (99%). Peak memory: 4516776KB.
cp ./results/asap7/riscv_v_logic_ALU/base/5_route.sdc ./results/asap7/riscv_v_logic_ALU/base/6_final.sdc
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=riscv_v_logic_ALU \
        -rd in_def=./results/asap7/riscv_v_logic_ALU/base/6_final.def \
        -rd in_files="/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds  " \
        -rd seal_file="" \
        -rd out_file=./results/asap7/riscv_v_logic_ALU/base/6_1_merged.gds \
        -rd tech_file=./objects/asap7/riscv_v_logic_ALU/base/klayout.lyt \
        -rd layer_map= \
        -r /home/ubuntu/mbucio/tools/openROAD/flow/util/def2stream.py) 2>&1 | tee ./logs/asap7/riscv_v_logic_ALU/base/6_1_merge.log
[INFO] Reporting cells prior to loading DEF ...
[INFO] Reading DEF ...
[INFO] Clearing cells...
[INFO] Merging GDS/OAS files...
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds
[INFO] Copying toplevel cell 'riscv_v_logic_ALU'
[INFO] Checking for missing cell from GDS/OAS...
[INFO] Found GDS_ALLOW_EMPTY variable.
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] Checking for orphan cell in the final layout...
[INFO] No orphan cells
[INFO] Writing out GDS/OAS './results/asap7/riscv_v_logic_ALU/base/6_1_merged.gds'
Elapsed time: 0:05.51[h:]min:sec. CPU time: user 5.12 sys 0.38 (99%). Peak memory: 961332KB.
cp results/asap7/riscv_v_logic_ALU/base/6_1_merged.gds results/asap7/riscv_v_logic_ALU/base/6_final.gds
./logs/asap7/riscv_v_logic_ALU/base
Log                            Elapsed seconds Peak Memory/MB
1_1_yosys                                   18            159
1_1_yosys_canonicalize                       0             84
1_1_yosys_hier_report                        0             12
2_1_floorplan                                5            243
2_2_floorplan_io                             1            219
2_3_floorplan_tdms                           0             98
2_4_floorplan_macro                          1            217
2_5_floorplan_tapcell                        1            216
2_6_floorplan_pdn                            3            249
3_1_place_gp_skip_io                        77            466
3_2_place_iop                                1            239
3_3_place_gp                               116           1327
3_4_place_resized                            9            508
3_5_place_dp                                10           1118
4_1_cts                                     11           1438
5_1_grt                                     21           2055
5_2_route                                  501           4907
5_3_fillcell                                 4           1256
6_1_fill                                     2            370
6_1_merge                                    5            938
6_report                                   256           4410
Total                                     1042           4907
