

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Fri Sep 22 02:12:09 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.371 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       12|       12| 60.000 ns | 60.000 ns |    2|    2| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                                              |                                                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                           Instance                                           |                                       Module                                      |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97   |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1  |        1|        1|  5.000 ns |  5.000 ns |    2|    2| function |
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s  |        1|        1|  5.000 ns |  5.000 ns |    2|    2| function |
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0    |        1|        1|  5.000 ns |  5.000 ns |    2|    2| function |
        |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_207                    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0                    |        1|        1|  5.000 ns |  5.000 ns |    2|    2| function |
        |call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243                  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s                        |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_311                     |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s                     |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
        |call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324                  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s                        |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360                 |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s                       |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        6|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        4|   1486|     6358|    84766|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       69|     -|
|Register             |        -|      -|     2398|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|   1486|     8756|    84841|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |     48|        1|       19|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |     12|    ~0   |        4|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+------+-------+-----+
    |                                           Instance                                           |                                       Module                                      | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+------+-------+-----+
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0    |        0|    349|  1449|  18570|    0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97   |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1  |        0|    575|  2447|  35828|    0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s  |        0|    477|  1709|  21953|    0|
    |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_207                    |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0                    |        0|     80|   517|   4167|    0|
    |call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_360                 |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s                       |        0|      0|     0|    896|    0|
    |call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_243                  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s                        |        0|      0|     0|   1792|    0|
    |call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_324                  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s                        |        0|      0|     0|    896|    0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_311                     |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s                     |        4|      5|   236|    664|    0|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+------+-------+-----+
    |Total                                                                                         |                                                                                   |        4|   1486|  6358|  84766|    0|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter0    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6    |   9|          2|    1|          2|
    |fc1_input_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |fc1_input_V_ap_vld_preg    |   9|          2|    1|          2|
    |fc1_input_V_blk_n          |   9|          2|    1|          2|
    |fc1_input_V_in_sig         |   9|          2|  256|        512|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  69|         15|  262|        525|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                                   Name                                                   |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                                                 |    2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg                                                                               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                                                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                                                   |    1|   0|    1|          0|
    |fc1_input_V_ap_vld_preg                                                                                   |    1|   0|    1|          0|
    |fc1_input_V_preg                                                                                          |  256|   0|  256|          0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97_ap_start_reg  |    1|   0|    1|          0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_171_ap_start_reg   |    1|   0|    1|          0|
    |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_207_ap_start_reg                   |    1|   0|    1|          0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_311_ap_start_reg                    |    1|   0|    1|          0|
    |layer10_out_0_V_reg_2073                                                                                  |   16|   0|   16|          0|
    |layer10_out_10_V_reg_2123                                                                                 |   16|   0|   16|          0|
    |layer10_out_11_V_reg_2128                                                                                 |   16|   0|   16|          0|
    |layer10_out_12_V_reg_2133                                                                                 |   16|   0|   16|          0|
    |layer10_out_13_V_reg_2138                                                                                 |   16|   0|   16|          0|
    |layer10_out_14_V_reg_2143                                                                                 |   16|   0|   16|          0|
    |layer10_out_15_V_reg_2148                                                                                 |   16|   0|   16|          0|
    |layer10_out_16_V_reg_2153                                                                                 |   16|   0|   16|          0|
    |layer10_out_17_V_reg_2158                                                                                 |   16|   0|   16|          0|
    |layer10_out_18_V_reg_2163                                                                                 |   16|   0|   16|          0|
    |layer10_out_19_V_reg_2168                                                                                 |   16|   0|   16|          0|
    |layer10_out_1_V_reg_2078                                                                                  |   16|   0|   16|          0|
    |layer10_out_20_V_reg_2173                                                                                 |   16|   0|   16|          0|
    |layer10_out_21_V_reg_2178                                                                                 |   16|   0|   16|          0|
    |layer10_out_22_V_reg_2183                                                                                 |   16|   0|   16|          0|
    |layer10_out_23_V_reg_2188                                                                                 |   16|   0|   16|          0|
    |layer10_out_24_V_reg_2193                                                                                 |   16|   0|   16|          0|
    |layer10_out_25_V_reg_2198                                                                                 |   16|   0|   16|          0|
    |layer10_out_26_V_reg_2203                                                                                 |   16|   0|   16|          0|
    |layer10_out_27_V_reg_2208                                                                                 |   16|   0|   16|          0|
    |layer10_out_28_V_reg_2213                                                                                 |   16|   0|   16|          0|
    |layer10_out_29_V_reg_2218                                                                                 |   16|   0|   16|          0|
    |layer10_out_2_V_reg_2083                                                                                  |   16|   0|   16|          0|
    |layer10_out_30_V_reg_2223                                                                                 |   16|   0|   16|          0|
    |layer10_out_31_V_reg_2228                                                                                 |   16|   0|   16|          0|
    |layer10_out_3_V_reg_2088                                                                                  |   16|   0|   16|          0|
    |layer10_out_4_V_reg_2093                                                                                  |   16|   0|   16|          0|
    |layer10_out_5_V_reg_2098                                                                                  |   16|   0|   16|          0|
    |layer10_out_6_V_reg_2103                                                                                  |   16|   0|   16|          0|
    |layer10_out_7_V_reg_2108                                                                                  |   16|   0|   16|          0|
    |layer10_out_8_V_reg_2113                                                                                  |   16|   0|   16|          0|
    |layer10_out_9_V_reg_2118                                                                                  |   16|   0|   16|          0|
    |layer11_out_0_V_reg_2233                                                                                  |   16|   0|   16|          0|
    |layer11_out_1_V_reg_2238                                                                                  |   16|   0|   16|          0|
    |layer11_out_2_V_reg_2243                                                                                  |   16|   0|   16|          0|
    |layer11_out_3_V_reg_2248                                                                                  |   16|   0|   16|          0|
    |layer11_out_4_V_reg_2253                                                                                  |   16|   0|   16|          0|
    |layer4_out_0_V_reg_1593                                                                                   |   16|   0|   16|          0|
    |layer4_out_10_V_reg_1643                                                                                  |   16|   0|   16|          0|
    |layer4_out_11_V_reg_1648                                                                                  |   16|   0|   16|          0|
    |layer4_out_12_V_reg_1653                                                                                  |   16|   0|   16|          0|
    |layer4_out_13_V_reg_1658                                                                                  |   16|   0|   16|          0|
    |layer4_out_14_V_reg_1663                                                                                  |   16|   0|   16|          0|
    |layer4_out_15_V_reg_1668                                                                                  |   16|   0|   16|          0|
    |layer4_out_16_V_reg_1673                                                                                  |   16|   0|   16|          0|
    |layer4_out_17_V_reg_1678                                                                                  |   16|   0|   16|          0|
    |layer4_out_18_V_reg_1683                                                                                  |   16|   0|   16|          0|
    |layer4_out_19_V_reg_1688                                                                                  |   16|   0|   16|          0|
    |layer4_out_1_V_reg_1598                                                                                   |   16|   0|   16|          0|
    |layer4_out_20_V_reg_1693                                                                                  |   16|   0|   16|          0|
    |layer4_out_21_V_reg_1698                                                                                  |   16|   0|   16|          0|
    |layer4_out_22_V_reg_1703                                                                                  |   16|   0|   16|          0|
    |layer4_out_23_V_reg_1708                                                                                  |   16|   0|   16|          0|
    |layer4_out_24_V_reg_1713                                                                                  |   16|   0|   16|          0|
    |layer4_out_25_V_reg_1718                                                                                  |   16|   0|   16|          0|
    |layer4_out_26_V_reg_1723                                                                                  |   16|   0|   16|          0|
    |layer4_out_27_V_reg_1728                                                                                  |   16|   0|   16|          0|
    |layer4_out_28_V_reg_1733                                                                                  |   16|   0|   16|          0|
    |layer4_out_29_V_reg_1738                                                                                  |   16|   0|   16|          0|
    |layer4_out_2_V_reg_1603                                                                                   |   16|   0|   16|          0|
    |layer4_out_30_V_reg_1743                                                                                  |   16|   0|   16|          0|
    |layer4_out_31_V_reg_1748                                                                                  |   16|   0|   16|          0|
    |layer4_out_32_V_reg_1753                                                                                  |   16|   0|   16|          0|
    |layer4_out_33_V_reg_1758                                                                                  |   16|   0|   16|          0|
    |layer4_out_34_V_reg_1763                                                                                  |   16|   0|   16|          0|
    |layer4_out_35_V_reg_1768                                                                                  |   16|   0|   16|          0|
    |layer4_out_36_V_reg_1773                                                                                  |   16|   0|   16|          0|
    |layer4_out_37_V_reg_1778                                                                                  |   16|   0|   16|          0|
    |layer4_out_38_V_reg_1783                                                                                  |   16|   0|   16|          0|
    |layer4_out_39_V_reg_1788                                                                                  |   16|   0|   16|          0|
    |layer4_out_3_V_reg_1608                                                                                   |   16|   0|   16|          0|
    |layer4_out_40_V_reg_1793                                                                                  |   16|   0|   16|          0|
    |layer4_out_41_V_reg_1798                                                                                  |   16|   0|   16|          0|
    |layer4_out_42_V_reg_1803                                                                                  |   16|   0|   16|          0|
    |layer4_out_43_V_reg_1808                                                                                  |   16|   0|   16|          0|
    |layer4_out_44_V_reg_1813                                                                                  |   16|   0|   16|          0|
    |layer4_out_45_V_reg_1818                                                                                  |   16|   0|   16|          0|
    |layer4_out_46_V_reg_1823                                                                                  |   16|   0|   16|          0|
    |layer4_out_47_V_reg_1828                                                                                  |   16|   0|   16|          0|
    |layer4_out_48_V_reg_1833                                                                                  |   16|   0|   16|          0|
    |layer4_out_49_V_reg_1838                                                                                  |   16|   0|   16|          0|
    |layer4_out_4_V_reg_1613                                                                                   |   16|   0|   16|          0|
    |layer4_out_50_V_reg_1843                                                                                  |   16|   0|   16|          0|
    |layer4_out_51_V_reg_1848                                                                                  |   16|   0|   16|          0|
    |layer4_out_52_V_reg_1853                                                                                  |   16|   0|   16|          0|
    |layer4_out_53_V_reg_1858                                                                                  |   16|   0|   16|          0|
    |layer4_out_54_V_reg_1863                                                                                  |   16|   0|   16|          0|
    |layer4_out_55_V_reg_1868                                                                                  |   16|   0|   16|          0|
    |layer4_out_56_V_reg_1873                                                                                  |   16|   0|   16|          0|
    |layer4_out_57_V_reg_1878                                                                                  |   16|   0|   16|          0|
    |layer4_out_58_V_reg_1883                                                                                  |   16|   0|   16|          0|
    |layer4_out_59_V_reg_1888                                                                                  |   16|   0|   16|          0|
    |layer4_out_5_V_reg_1618                                                                                   |   16|   0|   16|          0|
    |layer4_out_60_V_reg_1893                                                                                  |   16|   0|   16|          0|
    |layer4_out_61_V_reg_1898                                                                                  |   16|   0|   16|          0|
    |layer4_out_62_V_reg_1903                                                                                  |   16|   0|   16|          0|
    |layer4_out_63_V_reg_1908                                                                                  |   16|   0|   16|          0|
    |layer4_out_6_V_reg_1623                                                                                   |   16|   0|   16|          0|
    |layer4_out_7_V_reg_1628                                                                                   |   16|   0|   16|          0|
    |layer4_out_8_V_reg_1633                                                                                   |   16|   0|   16|          0|
    |layer4_out_9_V_reg_1638                                                                                   |   16|   0|   16|          0|
    |layer7_out_0_V_reg_1913                                                                                   |   16|   0|   16|          0|
    |layer7_out_10_V_reg_1963                                                                                  |   16|   0|   16|          0|
    |layer7_out_11_V_reg_1968                                                                                  |   16|   0|   16|          0|
    |layer7_out_12_V_reg_1973                                                                                  |   16|   0|   16|          0|
    |layer7_out_13_V_reg_1978                                                                                  |   16|   0|   16|          0|
    |layer7_out_14_V_reg_1983                                                                                  |   16|   0|   16|          0|
    |layer7_out_15_V_reg_1988                                                                                  |   16|   0|   16|          0|
    |layer7_out_16_V_reg_1993                                                                                  |   16|   0|   16|          0|
    |layer7_out_17_V_reg_1998                                                                                  |   16|   0|   16|          0|
    |layer7_out_18_V_reg_2003                                                                                  |   16|   0|   16|          0|
    |layer7_out_19_V_reg_2008                                                                                  |   16|   0|   16|          0|
    |layer7_out_1_V_reg_1918                                                                                   |   16|   0|   16|          0|
    |layer7_out_20_V_reg_2013                                                                                  |   16|   0|   16|          0|
    |layer7_out_21_V_reg_2018                                                                                  |   16|   0|   16|          0|
    |layer7_out_22_V_reg_2023                                                                                  |   16|   0|   16|          0|
    |layer7_out_23_V_reg_2028                                                                                  |   16|   0|   16|          0|
    |layer7_out_24_V_reg_2033                                                                                  |   16|   0|   16|          0|
    |layer7_out_25_V_reg_2038                                                                                  |   16|   0|   16|          0|
    |layer7_out_26_V_reg_2043                                                                                  |   16|   0|   16|          0|
    |layer7_out_27_V_reg_2048                                                                                  |   16|   0|   16|          0|
    |layer7_out_28_V_reg_2053                                                                                  |   16|   0|   16|          0|
    |layer7_out_29_V_reg_2058                                                                                  |   16|   0|   16|          0|
    |layer7_out_2_V_reg_1923                                                                                   |   16|   0|   16|          0|
    |layer7_out_30_V_reg_2063                                                                                  |   16|   0|   16|          0|
    |layer7_out_31_V_reg_2068                                                                                  |   16|   0|   16|          0|
    |layer7_out_3_V_reg_1928                                                                                   |   16|   0|   16|          0|
    |layer7_out_4_V_reg_1933                                                                                   |   16|   0|   16|          0|
    |layer7_out_5_V_reg_1938                                                                                   |   16|   0|   16|          0|
    |layer7_out_6_V_reg_1943                                                                                   |   16|   0|   16|          0|
    |layer7_out_7_V_reg_1948                                                                                   |   16|   0|   16|          0|
    |layer7_out_8_V_reg_1953                                                                                   |   16|   0|   16|          0|
    |layer7_out_9_V_reg_1958                                                                                   |   16|   0|   16|          0|
    +----------------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                                     | 2398|   0| 2398|          0|
    +----------------------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    myproject    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    myproject    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    myproject    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    myproject    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    myproject    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    myproject    | return value |
|fc1_input_V             |  in |  256|   ap_vld   |   fc1_input_V   |    pointer   |
|fc1_input_V_ap_vld      |  in |    1|   ap_vld   |   fc1_input_V   |    pointer   |
|layer13_out_0_V         | out |   16|   ap_vld   | layer13_out_0_V |    pointer   |
|layer13_out_0_V_ap_vld  | out |    1|   ap_vld   | layer13_out_0_V |    pointer   |
|layer13_out_1_V         | out |   16|   ap_vld   | layer13_out_1_V |    pointer   |
|layer13_out_1_V_ap_vld  | out |    1|   ap_vld   | layer13_out_1_V |    pointer   |
|layer13_out_2_V         | out |   16|   ap_vld   | layer13_out_2_V |    pointer   |
|layer13_out_2_V_ap_vld  | out |    1|   ap_vld   | layer13_out_2_V |    pointer   |
|layer13_out_3_V         | out |   16|   ap_vld   | layer13_out_3_V |    pointer   |
|layer13_out_3_V_ap_vld  | out |    1|   ap_vld   | layer13_out_3_V |    pointer   |
|layer13_out_4_V         | out |   16|   ap_vld   | layer13_out_4_V |    pointer   |
|layer13_out_4_V_ap_vld  | out |    1|   ap_vld   | layer13_out_4_V |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

