Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:74]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
