Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Sep 16 23:40:02 2024
| Host         : Desktop-qUBECk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file A7BoardTop_timing_summary_routed.rpt -pb A7BoardTop_timing_summary_routed.pb -rpx A7BoardTop_timing_summary_routed.rpx -warn_on_violation
| Design       : A7BoardTop
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  1           
SYNTH-10   Warning   Wide multiplier                   12          
TIMING-16  Warning   Large setup violation             489         
TIMING-18  Warning   Missing input or output delay     6           
TIMING-20  Warning   Non-clocked latch                 1           
LATCH-1    Advisory  Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (36)
6. checking no_output_delay (68)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (68)
--------------------------------
 There are 68 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.981     -859.563                    944                15189        0.053        0.000                      0                15189        3.500        0.000                       0                  4925  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sysClk50              {0.000 10.000}       20.000          50.000          
  clk100_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk100ps_clk_wiz_0  {5.375 10.375}       10.000          100.000         
  clk125_clk_wiz_0    {0.000 4.000}        8.000           125.000         
  clk12_clk_wiz_1     {0.000 41.667}       83.333          12.000          
  clk25_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clk50_clk_wiz_0     {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk50                                                                                                                                                                7.000        0.000                       0                     4  
  clk100_clk_wiz_0         -1.981     -858.092                    943                13413        0.058        0.000                      0                13413        4.020        0.000                       0                  4101  
  clk100ps_clk_wiz_0                                                                                                                                                    4.500        0.000                       0                    34  
  clk125_clk_wiz_0          1.569        0.000                      0                   48        0.151        0.000                      0                   48        3.500        0.000                       0                    46  
  clk12_clk_wiz_1          70.690        0.000                      0                  546        0.124        0.000                      0                  546       41.167        0.000                       0                   284  
  clk25_clk_wiz_0          11.829        0.000                      0                  680        0.075        0.000                      0                  680       19.500        0.000                       0                   332  
  clk50_clk_wiz_0          13.543        0.000                      0                  206        0.155        0.000                      0                  206        9.500        0.000                       0                   118  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  
  clkfbout_clk_wiz_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100ps_clk_wiz_0  clk100_clk_wiz_0          0.738        0.000                      0                   80        5.044        0.000                      0                   80  
clk12_clk_wiz_1     clk100_clk_wiz_0         -1.472       -1.472                      1                   34        0.053        0.000                      0                   34  
clk25_clk_wiz_0     clk100_clk_wiz_0          3.250        0.000                      0                   60        0.160        0.000                      0                   60  
clk50_clk_wiz_0     clk100_clk_wiz_0          0.321        0.000                      0                 1052        0.126        0.000                      0                 1052  
clk25_clk_wiz_0     clk125_clk_wiz_0          5.030        0.000                      0                   30        0.121        0.000                      0                   30  
clk100_clk_wiz_0    clk25_clk_wiz_0           4.729        0.000                      0                   34        0.070        0.000                      0                   34  
clk100_clk_wiz_0    clk50_clk_wiz_0           2.604        0.000                      0                  102        0.295        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk100_clk_wiz_0   clk100_clk_wiz_0         2.610        0.000                      0                  142        1.220        0.000                      0                  142  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                              clk100_clk_wiz_0  
(none)            clk100_clk_wiz_0  clk100_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk100_clk_wiz_0                        
(none)              clk100ps_clk_wiz_0                      
(none)              clk125_clk_wiz_0                        
(none)              clk12_clk_wiz_1                         
(none)              clk50_clk_wiz_0                         
(none)              clkfbout_clk_wiz_0                      
(none)              clkfbout_clk_wiz_1                      
(none)                                  clk100_clk_wiz_0    
(none)                                  clk100ps_clk_wiz_0  
(none)                                  clk12_clk_wiz_1     
(none)                                  clk25_clk_wiz_0     
(none)                                  clk50_clk_wiz_0     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk50
  To Clock:  sysClk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysClk50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y8    clk_wiz_0Inst/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y10   clk_wiz_1Inst/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :          943  Failing Endpoints,  Worst Slack       -1.981ns,  Total Violation     -858.092ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.981ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.399ns  (logic 3.969ns (34.820%)  route 7.430ns (65.180%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.394ns = ( 15.394 - 10.000 ) 
    Source Clock Delay      (SCD):    6.044ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.990     6.044    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y42         RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y42         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.498 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.529    10.027    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_10_6[4]
    SLICE_X23Y191        LUT6 (Prop_lut6_I3_O)        0.124    10.151 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    10.151    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24_n_0
    SLICE_X23Y191        MUXF7 (Prop_muxf7_I1_O)      0.217    10.368 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.368    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10_n_0
    SLICE_X23Y191        MUXF8 (Prop_muxf8_I1_O)      0.094    10.462 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3/O
                         net (fo=1, routed)           2.154    12.617    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I3_O)        0.316    12.933 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=2, routed)           0.954    13.886    tangerineSOCInst/nekoRvInst/douta[20]
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.010 r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_15/O
                         net (fo=120, routed)         1.141    15.152    tangerineSOCInst/nekoRvInst/rs2Val[31]_i_15_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.276 r  tangerineSOCInst/nekoRvInst/rs2Val[24]_i_13/O
                         net (fo=1, routed)           0.000    15.276    tangerineSOCInst/nekoRvInst/rs2Val[24]_i_13_n_0
    SLICE_X41Y121        MUXF7 (Prop_muxf7_I1_O)      0.217    15.493 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[24]_i_5/O
                         net (fo=1, routed)           0.984    16.476    tangerineSOCInst/nekoRvInst/rs2Val_reg[24]_i_5_n_0
    SLICE_X44Y124        LUT6 (Prop_lut6_I5_O)        0.299    16.775 r  tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1/O
                         net (fo=7, routed)           0.668    17.443    tangerineSOCInst/nekoRvInst/regs[0]_32[24]
    SLICE_X44Y127        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.537    15.394    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X44Y127        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_1/C
                         clock pessimism              0.198    15.592    
                         clock uncertainty           -0.085    15.507    
    SLICE_X44Y127        FDRE (Setup_fdre_C_D)       -0.045    15.462    tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         15.462    
                         arrival time                         -17.443    
  -------------------------------------------------------------------
                         slack                                 -1.981    

Slack (VIOLATED) :        -1.861ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.279ns  (logic 3.969ns (35.189%)  route 7.310ns (64.811%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.394ns = ( 15.394 - 10.000 ) 
    Source Clock Delay      (SCD):    6.044ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.990     6.044    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y42         RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y42         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.498 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.529    10.027    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_10_6[4]
    SLICE_X23Y191        LUT6 (Prop_lut6_I3_O)        0.124    10.151 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    10.151    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24_n_0
    SLICE_X23Y191        MUXF7 (Prop_muxf7_I1_O)      0.217    10.368 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.368    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10_n_0
    SLICE_X23Y191        MUXF8 (Prop_muxf8_I1_O)      0.094    10.462 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3/O
                         net (fo=1, routed)           2.154    12.617    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I3_O)        0.316    12.933 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=2, routed)           0.954    13.886    tangerineSOCInst/nekoRvInst/douta[20]
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.010 r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_15/O
                         net (fo=120, routed)         1.141    15.152    tangerineSOCInst/nekoRvInst/rs2Val[31]_i_15_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.276 r  tangerineSOCInst/nekoRvInst/rs2Val[24]_i_13/O
                         net (fo=1, routed)           0.000    15.276    tangerineSOCInst/nekoRvInst/rs2Val[24]_i_13_n_0
    SLICE_X41Y121        MUXF7 (Prop_muxf7_I1_O)      0.217    15.493 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[24]_i_5/O
                         net (fo=1, routed)           0.984    16.476    tangerineSOCInst/nekoRvInst/rs2Val_reg[24]_i_5_n_0
    SLICE_X44Y124        LUT6 (Prop_lut6_I5_O)        0.299    16.775 r  tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1/O
                         net (fo=7, routed)           0.548    17.323    tangerineSOCInst/nekoRvInst/regs[0]_32[24]
    SLICE_X44Y127        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.537    15.394    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X44Y127        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp/C
                         clock pessimism              0.198    15.592    
                         clock uncertainty           -0.085    15.507    
    SLICE_X44Y127        FDRE (Setup_fdre_C_D)       -0.045    15.462    tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         15.462    
                         arrival time                         -17.323    
  -------------------------------------------------------------------
                         slack                                 -1.861    

Slack (VIOLATED) :        -1.832ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[18]_i_1_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.232ns  (logic 3.998ns (35.595%)  route 7.234ns (64.405%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 15.397 - 10.000 ) 
    Source Clock Delay      (SCD):    6.044ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.990     6.044    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y42         RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y42         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.498 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.529    10.027    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_10_6[4]
    SLICE_X23Y191        LUT6 (Prop_lut6_I3_O)        0.124    10.151 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    10.151    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24_n_0
    SLICE_X23Y191        MUXF7 (Prop_muxf7_I1_O)      0.217    10.368 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.368    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10_n_0
    SLICE_X23Y191        MUXF8 (Prop_muxf8_I1_O)      0.094    10.462 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3/O
                         net (fo=1, routed)           2.154    12.617    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I3_O)        0.316    12.933 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=2, routed)           0.954    13.886    tangerineSOCInst/nekoRvInst/douta[20]
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.010 r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_15/O
                         net (fo=120, routed)         1.188    15.199    tangerineSOCInst/nekoRvInst/rs2Val[31]_i_15_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I4_O)        0.124    15.323 r  tangerineSOCInst/nekoRvInst/rs2Val[18]_i_11/O
                         net (fo=1, routed)           0.000    15.323    tangerineSOCInst/nekoRvInst/rs2Val[18]_i_11_n_0
    SLICE_X46Y118        MUXF7 (Prop_muxf7_I1_O)      0.247    15.570 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[18]_i_4/O
                         net (fo=1, routed)           0.817    16.386    tangerineSOCInst/nekoRvInst/rs2Val_reg[18]_i_4_n_0
    SLICE_X47Y119        LUT6 (Prop_lut6_I3_O)        0.298    16.684 r  tangerineSOCInst/nekoRvInst/rs2Val[18]_i_1/O
                         net (fo=7, routed)           0.592    17.276    tangerineSOCInst/nekoRvInst/regs[0]_32[18]
    SLICE_X47Y119        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[18]_i_1_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.540    15.397    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X47Y119        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[18]_i_1_psdsp_2/C
                         clock pessimism              0.198    15.595    
                         clock uncertainty           -0.085    15.510    
    SLICE_X47Y119        FDRE (Setup_fdre_C_D)       -0.066    15.444    tangerineSOCInst/nekoRvInst/rs2Val[18]_i_1_psdsp_2
  -------------------------------------------------------------------
                         required time                         15.444    
                         arrival time                         -17.276    
  -------------------------------------------------------------------
                         slack                                 -1.832    

Slack (VIOLATED) :        -1.820ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[18]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.232ns  (logic 3.998ns (35.595%)  route 7.234ns (64.405%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 15.397 - 10.000 ) 
    Source Clock Delay      (SCD):    6.044ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.990     6.044    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y42         RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y42         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.498 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.529    10.027    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_10_6[4]
    SLICE_X23Y191        LUT6 (Prop_lut6_I3_O)        0.124    10.151 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    10.151    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24_n_0
    SLICE_X23Y191        MUXF7 (Prop_muxf7_I1_O)      0.217    10.368 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.368    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10_n_0
    SLICE_X23Y191        MUXF8 (Prop_muxf8_I1_O)      0.094    10.462 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3/O
                         net (fo=1, routed)           2.154    12.617    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I3_O)        0.316    12.933 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=2, routed)           0.954    13.886    tangerineSOCInst/nekoRvInst/douta[20]
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.010 r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_15/O
                         net (fo=120, routed)         1.188    15.199    tangerineSOCInst/nekoRvInst/rs2Val[31]_i_15_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I4_O)        0.124    15.323 r  tangerineSOCInst/nekoRvInst/rs2Val[18]_i_11/O
                         net (fo=1, routed)           0.000    15.323    tangerineSOCInst/nekoRvInst/rs2Val[18]_i_11_n_0
    SLICE_X46Y118        MUXF7 (Prop_muxf7_I1_O)      0.247    15.570 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[18]_i_4/O
                         net (fo=1, routed)           0.817    16.386    tangerineSOCInst/nekoRvInst/rs2Val_reg[18]_i_4_n_0
    SLICE_X47Y119        LUT6 (Prop_lut6_I3_O)        0.298    16.684 r  tangerineSOCInst/nekoRvInst/rs2Val[18]_i_1/O
                         net (fo=7, routed)           0.592    17.276    tangerineSOCInst/nekoRvInst/regs[0]_32[18]
    SLICE_X47Y119        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[18]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.540    15.397    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X47Y119        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[18]_i_1_psdsp/C
                         clock pessimism              0.198    15.595    
                         clock uncertainty           -0.085    15.510    
    SLICE_X47Y119        FDRE (Setup_fdre_C_D)       -0.054    15.456    tangerineSOCInst/nekoRvInst/rs2Val[18]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                         -17.276    
  -------------------------------------------------------------------
                         slack                                 -1.820    

Slack (VIOLATED) :        -1.812ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.232ns  (logic 3.964ns (35.292%)  route 7.268ns (64.708%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 15.396 - 10.000 ) 
    Source Clock Delay      (SCD):    6.044ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.990     6.044    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y42         RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y42         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.498 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.529    10.027    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_10_6[4]
    SLICE_X23Y191        LUT6 (Prop_lut6_I3_O)        0.124    10.151 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    10.151    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24_n_0
    SLICE_X23Y191        MUXF7 (Prop_muxf7_I1_O)      0.217    10.368 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.368    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10_n_0
    SLICE_X23Y191        MUXF8 (Prop_muxf8_I1_O)      0.094    10.462 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3/O
                         net (fo=1, routed)           2.154    12.617    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I3_O)        0.316    12.933 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=2, routed)           0.954    13.886    tangerineSOCInst/nekoRvInst/douta[20]
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.010 r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_15/O
                         net (fo=120, routed)         1.100    15.111    tangerineSOCInst/nekoRvInst/rs2Val[31]_i_15_n_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I4_O)        0.124    15.235 r  tangerineSOCInst/nekoRvInst/rs2Val[20]_i_13/O
                         net (fo=1, routed)           0.000    15.235    tangerineSOCInst/nekoRvInst/rs2Val[20]_i_13_n_0
    SLICE_X40Y120        MUXF7 (Prop_muxf7_I1_O)      0.214    15.449 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[20]_i_5/O
                         net (fo=1, routed)           0.883    16.332    tangerineSOCInst/nekoRvInst/rs2Val_reg[20]_i_5_n_0
    SLICE_X42Y120        LUT6 (Prop_lut6_I5_O)        0.297    16.629 r  tangerineSOCInst/nekoRvInst/rs2Val[20]_i_1/O
                         net (fo=7, routed)           0.648    17.276    tangerineSOCInst/nekoRvInst/regs[0]_32[20]
    SLICE_X42Y120        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.539    15.396    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X42Y120        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val_reg[20]/C
                         clock pessimism              0.198    15.594    
                         clock uncertainty           -0.085    15.509    
    SLICE_X42Y120        FDRE (Setup_fdre_C_D)       -0.045    15.464    tangerineSOCInst/nekoRvInst/rs2Val_reg[20]
  -------------------------------------------------------------------
                         required time                         15.464    
                         arrival time                         -17.276    
  -------------------------------------------------------------------
                         slack                                 -1.812    

Slack (VIOLATED) :        -1.769ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[18]_i_1_psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 3.998ns (35.883%)  route 7.144ns (64.117%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 15.397 - 10.000 ) 
    Source Clock Delay      (SCD):    6.044ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.990     6.044    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y42         RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y42         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.498 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.529    10.027    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_10_6[4]
    SLICE_X23Y191        LUT6 (Prop_lut6_I3_O)        0.124    10.151 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    10.151    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24_n_0
    SLICE_X23Y191        MUXF7 (Prop_muxf7_I1_O)      0.217    10.368 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.368    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10_n_0
    SLICE_X23Y191        MUXF8 (Prop_muxf8_I1_O)      0.094    10.462 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3/O
                         net (fo=1, routed)           2.154    12.617    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I3_O)        0.316    12.933 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=2, routed)           0.954    13.886    tangerineSOCInst/nekoRvInst/douta[20]
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.010 r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_15/O
                         net (fo=120, routed)         1.188    15.199    tangerineSOCInst/nekoRvInst/rs2Val[31]_i_15_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I4_O)        0.124    15.323 r  tangerineSOCInst/nekoRvInst/rs2Val[18]_i_11/O
                         net (fo=1, routed)           0.000    15.323    tangerineSOCInst/nekoRvInst/rs2Val[18]_i_11_n_0
    SLICE_X46Y118        MUXF7 (Prop_muxf7_I1_O)      0.247    15.570 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[18]_i_4/O
                         net (fo=1, routed)           0.817    16.386    tangerineSOCInst/nekoRvInst/rs2Val_reg[18]_i_4_n_0
    SLICE_X47Y119        LUT6 (Prop_lut6_I3_O)        0.298    16.684 r  tangerineSOCInst/nekoRvInst/rs2Val[18]_i_1/O
                         net (fo=7, routed)           0.502    17.186    tangerineSOCInst/nekoRvInst/regs[0]_32[18]
    SLICE_X47Y120        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[18]_i_1_psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.540    15.397    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X47Y120        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[18]_i_1_psdsp_5/C
                         clock pessimism              0.198    15.595    
                         clock uncertainty           -0.085    15.510    
    SLICE_X47Y120        FDRE (Setup_fdre_C_D)       -0.093    15.417    tangerineSOCInst/nekoRvInst/rs2Val[18]_i_1_psdsp_5
  -------------------------------------------------------------------
                         required time                         15.417    
                         arrival time                         -17.186    
  -------------------------------------------------------------------
                         slack                                 -1.769    

Slack (VIOLATED) :        -1.766ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[30]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.138ns  (logic 3.996ns (35.877%)  route 7.142ns (64.123%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 15.395 - 10.000 ) 
    Source Clock Delay      (SCD):    6.044ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.990     6.044    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y42         RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y42         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.498 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.529    10.027    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_10_6[4]
    SLICE_X23Y191        LUT6 (Prop_lut6_I3_O)        0.124    10.151 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    10.151    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24_n_0
    SLICE_X23Y191        MUXF7 (Prop_muxf7_I1_O)      0.217    10.368 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.368    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10_n_0
    SLICE_X23Y191        MUXF8 (Prop_muxf8_I1_O)      0.094    10.462 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3/O
                         net (fo=1, routed)           2.154    12.617    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I3_O)        0.316    12.933 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=2, routed)           0.954    13.886    tangerineSOCInst/nekoRvInst/douta[20]
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.010 r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_15/O
                         net (fo=120, routed)         1.046    15.057    tangerineSOCInst/nekoRvInst/rs2Val[31]_i_15_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I4_O)        0.124    15.181 r  tangerineSOCInst/nekoRvInst/rs2Val[30]_i_11/O
                         net (fo=1, routed)           0.000    15.181    tangerineSOCInst/nekoRvInst/rs2Val[30]_i_11_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.245    15.426 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[30]_i_4/O
                         net (fo=1, routed)           0.813    16.239    tangerineSOCInst/nekoRvInst/rs2Val_reg[30]_i_4_n_0
    SLICE_X45Y126        LUT6 (Prop_lut6_I3_O)        0.298    16.537 r  tangerineSOCInst/nekoRvInst/rs2Val[30]_i_1/O
                         net (fo=7, routed)           0.645    17.182    tangerineSOCInst/nekoRvInst/regs[0]_32[30]
    SLICE_X43Y128        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[30]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.538    15.395    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X43Y128        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[30]_i_1_psdsp/C
                         clock pessimism              0.198    15.593    
                         clock uncertainty           -0.085    15.508    
    SLICE_X43Y128        FDRE (Setup_fdre_C_D)       -0.092    15.416    tangerineSOCInst/nekoRvInst/rs2Val[30]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                         -17.182    
  -------------------------------------------------------------------
                         slack                                 -1.766    

Slack (VIOLATED) :        -1.748ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/resultMuluu0_i_5_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.094ns  (logic 3.964ns (35.730%)  route 7.130ns (64.270%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        2.071     6.125    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     8.579 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.692    10.271    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_12_2[7]
    SLICE_X31Y58         LUT6 (Prop_lut6_I3_O)        0.124    10.395 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    10.395    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_27_n_0
    SLICE_X31Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    10.607 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    10.607    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_12_n_0
    SLICE_X31Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    10.701 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4/O
                         net (fo=1, routed)           2.067    12.768    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    13.084 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=2, routed)           0.478    13.562    tangerineSOCInst/nekoRvInst/douta[15]
    SLICE_X40Y123        LUT6 (Prop_lut6_I0_O)        0.124    13.686 r  tangerineSOCInst/nekoRvInst/resultMuluu0_i_197/O
                         net (fo=120, routed)         1.345    15.031    tangerineSOCInst/nekoRvInst/resultMuluu0_i_197_n_0
    SLICE_X49Y126        LUT6 (Prop_lut6_I4_O)        0.124    15.155 r  tangerineSOCInst/nekoRvInst/resultMuluu0_i_111/O
                         net (fo=1, routed)           0.000    15.155    tangerineSOCInst/nekoRvInst/resultMuluu0_i_111_n_0
    SLICE_X49Y126        MUXF7 (Prop_muxf7_I1_O)      0.217    15.372 r  tangerineSOCInst/nekoRvInst/resultMuluu0_i_33/O
                         net (fo=1, routed)           0.888    16.259    tangerineSOCInst/nekoRvInst/resultMuluu0_i_33_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.299    16.558 r  tangerineSOCInst/nekoRvInst/resultMuluu0_i_5/O
                         net (fo=7, routed)           0.661    17.220    tangerineSOCInst/nekoRvInst/resultMuluu0_i_5_n_0
    SLICE_X49Y118        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMuluu0_i_5_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.541    15.398    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X49Y118        FDRE                                         r  tangerineSOCInst/nekoRvInst/resultMuluu0_i_5_psdsp_1/C
                         clock pessimism              0.206    15.604    
                         clock uncertainty           -0.085    15.519    
    SLICE_X49Y118        FDRE (Setup_fdre_C_D)       -0.047    15.472    tangerineSOCInst/nekoRvInst/resultMuluu0_i_5_psdsp_1
  -------------------------------------------------------------------
                         required time                         15.472    
                         arrival time                         -17.220    
  -------------------------------------------------------------------
                         slack                                 -1.748    

Slack (VIOLATED) :        -1.741ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[30]_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.121ns  (logic 3.996ns (35.932%)  route 7.125ns (64.068%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    6.044ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.990     6.044    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y42         RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y42         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.498 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.529    10.027    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_10_6[4]
    SLICE_X23Y191        LUT6 (Prop_lut6_I3_O)        0.124    10.151 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    10.151    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24_n_0
    SLICE_X23Y191        MUXF7 (Prop_muxf7_I1_O)      0.217    10.368 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.368    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10_n_0
    SLICE_X23Y191        MUXF8 (Prop_muxf8_I1_O)      0.094    10.462 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3/O
                         net (fo=1, routed)           2.154    12.617    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I3_O)        0.316    12.933 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=2, routed)           0.954    13.886    tangerineSOCInst/nekoRvInst/douta[20]
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.010 r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_15/O
                         net (fo=120, routed)         1.046    15.057    tangerineSOCInst/nekoRvInst/rs2Val[31]_i_15_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I4_O)        0.124    15.181 r  tangerineSOCInst/nekoRvInst/rs2Val[30]_i_11/O
                         net (fo=1, routed)           0.000    15.181    tangerineSOCInst/nekoRvInst/rs2Val[30]_i_11_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.245    15.426 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[30]_i_4/O
                         net (fo=1, routed)           0.813    16.239    tangerineSOCInst/nekoRvInst/rs2Val_reg[30]_i_4_n_0
    SLICE_X45Y126        LUT6 (Prop_lut6_I3_O)        0.298    16.537 r  tangerineSOCInst/nekoRvInst/rs2Val[30]_i_1/O
                         net (fo=7, routed)           0.628    17.166    tangerineSOCInst/nekoRvInst/regs[0]_32[30]
    SLICE_X45Y126        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[30]_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.536    15.393    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X45Y126        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[30]_i_1_psdsp_1/C
                         clock pessimism              0.198    15.591    
                         clock uncertainty           -0.085    15.506    
    SLICE_X45Y126        FDRE (Setup_fdre_C_D)       -0.081    15.425    tangerineSOCInst/nekoRvInst/rs2Val[30]_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                         -17.166    
  -------------------------------------------------------------------
                         slack                                 -1.741    

Slack (VIOLATED) :        -1.736ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.108ns  (logic 3.969ns (35.730%)  route 7.139ns (64.270%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    6.044ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.990     6.044    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y42         RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y42         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.498 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.529    10.027    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_10_6[4]
    SLICE_X23Y191        LUT6 (Prop_lut6_I3_O)        0.124    10.151 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    10.151    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_24_n_0
    SLICE_X23Y191        MUXF7 (Prop_muxf7_I1_O)      0.217    10.368 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.368    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_10_n_0
    SLICE_X23Y191        MUXF8 (Prop_muxf8_I1_O)      0.094    10.462 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3/O
                         net (fo=1, routed)           2.154    12.617    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_3_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I3_O)        0.316    12.933 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=2, routed)           0.954    13.886    tangerineSOCInst/nekoRvInst/douta[20]
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.010 r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_15/O
                         net (fo=120, routed)         1.141    15.152    tangerineSOCInst/nekoRvInst/rs2Val[31]_i_15_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.276 r  tangerineSOCInst/nekoRvInst/rs2Val[24]_i_13/O
                         net (fo=1, routed)           0.000    15.276    tangerineSOCInst/nekoRvInst/rs2Val[24]_i_13_n_0
    SLICE_X41Y121        MUXF7 (Prop_muxf7_I1_O)      0.217    15.493 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[24]_i_5/O
                         net (fo=1, routed)           0.984    16.476    tangerineSOCInst/nekoRvInst/rs2Val_reg[24]_i_5_n_0
    SLICE_X44Y124        LUT6 (Prop_lut6_I5_O)        0.299    16.775 r  tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1/O
                         net (fo=7, routed)           0.378    17.153    tangerineSOCInst/nekoRvInst/regs[0]_32[24]
    SLICE_X45Y123        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.536    15.393    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X45Y123        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_3/C
                         clock pessimism              0.198    15.591    
                         clock uncertainty           -0.085    15.506    
    SLICE_X45Y123        FDRE (Setup_fdre_C_D)       -0.089    15.417    tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_3
  -------------------------------------------------------------------
                         required time                         15.417    
                         arrival time                         -17.153    
  -------------------------------------------------------------------
                         slack                                 -1.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 tangerineSOCInst/blitterInst/dmaWriteData_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/blitterInst/bltDout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.846%)  route 0.232ns (62.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.556     1.694    tangerineSOCInst/blitterInst/clk100
    SLICE_X85Y128        FDCE                                         r  tangerineSOCInst/blitterInst/dmaWriteData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDCE (Prop_fdce_C_Q)         0.141     1.835 r  tangerineSOCInst/blitterInst/dmaWriteData_reg[8]/Q
                         net (fo=1, routed)           0.232     2.067    tangerineSOCInst/blitterInst/dmaWriteData_reg_n_0_[8]
    SLICE_X80Y127        FDCE                                         r  tangerineSOCInst/blitterInst/bltDout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.824     2.221    tangerineSOCInst/blitterInst/clk100
    SLICE_X80Y127        FDCE                                         r  tangerineSOCInst/blitterInst/bltDout_reg[8]/C
                         clock pessimism             -0.263     1.957    
    SLICE_X80Y127        FDCE (Hold_fdce_C_D)         0.052     2.009    tangerineSOCInst/blitterInst/bltDout_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 tangerineSOCInst/blitterInst/bltDmaRequest_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.189ns (41.770%)  route 0.263ns (58.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.558     1.696    tangerineSOCInst/blitterInst/clk100
    SLICE_X78Y130        FDCE                                         r  tangerineSOCInst/blitterInst/bltDmaRequest_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y130        FDCE (Prop_fdce_C_Q)         0.141     1.837 r  tangerineSOCInst/blitterInst/bltDmaRequest_reg/Q
                         net (fo=66, routed)          0.263     2.101    tangerineSOCInst/blitterInst/ch1DmaRequest
    SLICE_X86Y131        LUT3 (Prop_lut3_I1_O)        0.048     2.149 r  tangerineSOCInst/blitterInst/sdramD_tristate_oe[5]_i_1/O
                         net (fo=1, routed)           0.000     2.149    tangerineSOCInst/sdramDMAInst/D[5]
    SLICE_X86Y131        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.827     2.224    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X86Y131        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[5]/C
                         clock pessimism             -0.263     1.960    
    SLICE_X86Y131        FDRE (Hold_fdre_C_D)         0.107     2.067    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.451%)  route 0.168ns (50.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.570     1.708    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X76Y112        FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y112        FDRE (Prop_fdre_C_Q)         0.164     1.872 r  tangerineSOCInst/nekoRvInst/a_reg[10]/Q
                         net (fo=265, routed)         0.168     2.040    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X4Y22         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.881     2.278    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y22         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.513     1.765    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.948    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.499%)  route 0.262ns (58.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.558     1.696    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X81Y119        FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDRE (Prop_fdre_C_Q)         0.141     1.837 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[10]/Q
                         net (fo=2, routed)           0.262     2.099    tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[23]_0[3]
    SLICE_X87Y119        LUT3 (Prop_lut3_I0_O)        0.045     2.144 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer[10]_i_1/O
                         net (fo=1, routed)           0.000     2.144    tangerineSOCInst/sdramDMAInst/ch3DmaPointer[10]_i_1_n_0
    SLICE_X87Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.826     2.223    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X87Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]/C
                         clock pessimism             -0.263     1.959    
    SLICE_X87Y119        FDCE (Hold_fdce_C_D)         0.091     2.050    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 tangerineSOCInst/blitterInst/bltDmaRequest_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.382%)  route 0.263ns (58.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.558     1.696    tangerineSOCInst/blitterInst/clk100
    SLICE_X78Y130        FDCE                                         r  tangerineSOCInst/blitterInst/bltDmaRequest_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y130        FDCE (Prop_fdce_C_Q)         0.141     1.837 r  tangerineSOCInst/blitterInst/bltDmaRequest_reg/Q
                         net (fo=66, routed)          0.263     2.101    tangerineSOCInst/blitterInst/ch1DmaRequest
    SLICE_X86Y131        LUT3 (Prop_lut3_I1_O)        0.045     2.146 r  tangerineSOCInst/blitterInst/sdramD_tristate_oe[21]_i_1/O
                         net (fo=1, routed)           0.000     2.146    tangerineSOCInst/sdramDMAInst/D[21]
    SLICE_X86Y131        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.827     2.224    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X86Y131        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[21]/C
                         clock pessimism             -0.263     1.960    
    SLICE_X86Y131        FDRE (Hold_fdre_C_D)         0.091     2.051    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetGenCounter_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.616%)  route 0.212ns (50.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.586     1.724    tangerineSOCInst/clk100
    SLICE_X56Y100        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDPE (Prop_fdpe_C_Q)         0.164     1.888 r  tangerineSOCInst/cpuResetGenCounter_reg[10]/Q
                         net (fo=3, routed)           0.072     1.961    tangerineSOCInst/cpuResetGenCounter_reg[10]
    SLICE_X57Y100        LUT6 (Prop_lut6_I2_O)        0.045     2.006 r  tangerineSOCInst/cpuResetGenCounter[0]_i_1/O
                         net (fo=16, routed)          0.140     2.145    tangerineSOCInst/sel
    SLICE_X56Y98         FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.927     2.324    tangerineSOCInst/clk100
    SLICE_X56Y98         FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[0]/C
                         clock pessimism             -0.263     2.060    
    SLICE_X56Y98         FDPE (Hold_fdpe_C_CE)       -0.016     2.044    tangerineSOCInst/cpuResetGenCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetGenCounter_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.616%)  route 0.212ns (50.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.586     1.724    tangerineSOCInst/clk100
    SLICE_X56Y100        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDPE (Prop_fdpe_C_Q)         0.164     1.888 r  tangerineSOCInst/cpuResetGenCounter_reg[10]/Q
                         net (fo=3, routed)           0.072     1.961    tangerineSOCInst/cpuResetGenCounter_reg[10]
    SLICE_X57Y100        LUT6 (Prop_lut6_I2_O)        0.045     2.006 r  tangerineSOCInst/cpuResetGenCounter[0]_i_1/O
                         net (fo=16, routed)          0.140     2.145    tangerineSOCInst/sel
    SLICE_X56Y98         FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.927     2.324    tangerineSOCInst/clk100
    SLICE_X56Y98         FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[1]/C
                         clock pessimism             -0.263     2.060    
    SLICE_X56Y98         FDPE (Hold_fdpe_C_CE)       -0.016     2.044    tangerineSOCInst/cpuResetGenCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetGenCounter_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.616%)  route 0.212ns (50.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.586     1.724    tangerineSOCInst/clk100
    SLICE_X56Y100        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDPE (Prop_fdpe_C_Q)         0.164     1.888 r  tangerineSOCInst/cpuResetGenCounter_reg[10]/Q
                         net (fo=3, routed)           0.072     1.961    tangerineSOCInst/cpuResetGenCounter_reg[10]
    SLICE_X57Y100        LUT6 (Prop_lut6_I2_O)        0.045     2.006 r  tangerineSOCInst/cpuResetGenCounter[0]_i_1/O
                         net (fo=16, routed)          0.140     2.145    tangerineSOCInst/sel
    SLICE_X56Y98         FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.927     2.324    tangerineSOCInst/clk100
    SLICE_X56Y98         FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[2]/C
                         clock pessimism             -0.263     2.060    
    SLICE_X56Y98         FDPE (Hold_fdpe_C_CE)       -0.016     2.044    tangerineSOCInst/cpuResetGenCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetGenCounter_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.616%)  route 0.212ns (50.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.586     1.724    tangerineSOCInst/clk100
    SLICE_X56Y100        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDPE (Prop_fdpe_C_Q)         0.164     1.888 r  tangerineSOCInst/cpuResetGenCounter_reg[10]/Q
                         net (fo=3, routed)           0.072     1.961    tangerineSOCInst/cpuResetGenCounter_reg[10]
    SLICE_X57Y100        LUT6 (Prop_lut6_I2_O)        0.045     2.006 r  tangerineSOCInst/cpuResetGenCounter[0]_i_1/O
                         net (fo=16, routed)          0.140     2.145    tangerineSOCInst/sel
    SLICE_X56Y98         FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.927     2.324    tangerineSOCInst/clk100
    SLICE_X56Y98         FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[3]/C
                         clock pessimism             -0.263     2.060    
    SLICE_X56Y98         FDPE (Hold_fdpe_C_CE)       -0.016     2.044    tangerineSOCInst/cpuResetGenCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 tangerineSOCInst/blitterInst/pixelAlphaInst/colorOut_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/blitterInst/dmaWriteData_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.653%)  route 0.272ns (59.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.556     1.694    tangerineSOCInst/blitterInst/pixelAlphaInst/clk100
    SLICE_X85Y127        FDRE                                         r  tangerineSOCInst/blitterInst/pixelAlphaInst/colorOut_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  tangerineSOCInst/blitterInst/pixelAlphaInst/colorOut_reg[10]/Q
                         net (fo=1, routed)           0.272     2.107    tangerineSOCInst/blitterInst/pixelAlphaInst/colorOut[10]
    SLICE_X83Y130        LUT5 (Prop_lut5_I4_O)        0.045     2.152 r  tangerineSOCInst/blitterInst/pixelAlphaInst/dmaWriteData[10]_i_1/O
                         net (fo=1, routed)           0.000     2.152    tangerineSOCInst/blitterInst/dmaWriteData[10]
    SLICE_X83Y130        FDCE                                         r  tangerineSOCInst/blitterInst/dmaWriteData_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.825     2.222    tangerineSOCInst/blitterInst/clk100
    SLICE_X83Y130        FDCE                                         r  tangerineSOCInst/blitterInst/dmaWriteData_reg[10]/C
                         clock pessimism             -0.263     1.958    
    SLICE_X83Y130        FDCE (Hold_fdce_C_D)         0.091     2.049    tangerineSOCInst/blitterInst/dmaWriteData_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X7Y46     tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X7Y46     tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y15     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y15     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X116Y110   tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X116Y110   tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X70Y144    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X70Y144    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y143    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y143    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y146    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y146    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y115    rdVal_reg[31]_i_79/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y115    rdVal_reg[31]_i_79/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X116Y110   tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X116Y110   tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X70Y144    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X70Y144    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y143    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y143    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y146    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y146    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y115    rdVal_reg[31]_i_79/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y115    rdVal_reg[31]_i_79/C



---------------------------------------------------------------------------------------------------
From Clock:  clk100ps_clk_wiz_0
  To Clock:  clk100ps_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100ps_clk_wiz_0
Waveform(ns):       { 5.375 10.375 }
Period(ns):         10.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0Inst/inst/clkout7_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT6  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X72Y125    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y110    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y120    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y110    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y131    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y118    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y120    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X70Y142    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT6  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y125    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y125    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y110    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y110    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y120    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y120    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y110    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y110    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y131    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y131    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y125    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y125    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y110    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y110    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y120    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y120    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y110    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y110    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y131    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y131    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk125_clk_wiz_0
  To Clock:  clk125_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 0.704ns (12.692%)  route 4.843ns (87.308%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 13.406 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.793     7.130    dvidInst/shift_clock[1]
    SLICE_X0Y169         LUT6 (Prop_lut6_I4_O)        0.124     7.254 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.898    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     8.022 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.407    11.428    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X52Y141        FDRE                                         r  dvidInst/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.549    13.406    dvidInst/clk125
    SLICE_X52Y141        FDRE                                         r  dvidInst/shift_green_reg[8]/C
                         clock pessimism              0.198    13.604    
                         clock uncertainty           -0.082    13.522    
    SLICE_X52Y141        FDRE (Setup_fdre_C_R)       -0.524    12.998    dvidInst/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 0.704ns (12.692%)  route 4.843ns (87.308%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 13.406 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.793     7.130    dvidInst/shift_clock[1]
    SLICE_X0Y169         LUT6 (Prop_lut6_I4_O)        0.124     7.254 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.898    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     8.022 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.407    11.428    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X52Y141        FDRE                                         r  dvidInst/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.549    13.406    dvidInst/clk125
    SLICE_X52Y141        FDRE                                         r  dvidInst/shift_green_reg[9]/C
                         clock pessimism              0.198    13.604    
                         clock uncertainty           -0.082    13.522    
    SLICE_X52Y141        FDRE (Setup_fdre_C_R)       -0.524    12.998    dvidInst/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.807ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 0.828ns (14.002%)  route 5.086ns (85.998%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.793     7.130    dvidInst/shift_clock[1]
    SLICE_X0Y169         LUT6 (Prop_lut6_I4_O)        0.124     7.254 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.898    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     8.022 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.649    11.671    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.124    11.795 r  dvidInst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    11.795    dvidInst/shift_green_1[6]
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.550    13.407    dvidInst/clk125
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[6]/C
                         clock pessimism              0.198    13.605    
                         clock uncertainty           -0.082    13.523    
    SLICE_X52Y143        FDRE (Setup_fdre_C_D)        0.079    13.602    dvidInst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  1.807    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.860ns (14.465%)  route 5.086ns (85.535%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.793     7.130    dvidInst/shift_clock[1]
    SLICE_X0Y169         LUT6 (Prop_lut6_I4_O)        0.124     7.254 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.898    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     8.022 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.649    11.671    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.156    11.827 r  dvidInst/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    11.827    dvidInst/shift_green_1[7]
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.550    13.407    dvidInst/clk125
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[7]/C
                         clock pessimism              0.198    13.605    
                         clock uncertainty           -0.082    13.523    
    SLICE_X52Y143        FDRE (Setup_fdre_C_D)        0.118    13.641    dvidInst/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         13.641    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.895ns  (logic 0.828ns (14.047%)  route 5.067ns (85.953%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.793     7.130    dvidInst/shift_clock[1]
    SLICE_X0Y169         LUT6 (Prop_lut6_I4_O)        0.124     7.254 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.898    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     8.022 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.630    11.652    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.124    11.776 r  dvidInst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    11.776    dvidInst/shift_green_1[4]
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.550    13.407    dvidInst/clk125
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[4]/C
                         clock pessimism              0.198    13.605    
                         clock uncertainty           -0.082    13.523    
    SLICE_X52Y143        FDRE (Setup_fdre_C_D)        0.079    13.602    dvidInst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.857ns (14.468%)  route 5.067ns (85.532%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.793     7.130    dvidInst/shift_clock[1]
    SLICE_X0Y169         LUT6 (Prop_lut6_I4_O)        0.124     7.254 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.898    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     8.022 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.630    11.652    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.153    11.805 r  dvidInst/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    11.805    dvidInst/shift_green_1[5]
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.550    13.407    dvidInst/clk125
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[5]/C
                         clock pessimism              0.198    13.605    
                         clock uncertainty           -0.082    13.523    
    SLICE_X52Y143        FDRE (Setup_fdre_C_D)        0.118    13.641    dvidInst/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         13.641    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 0.828ns (14.122%)  route 5.035ns (85.877%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.793     7.130    dvidInst/shift_clock[1]
    SLICE_X0Y169         LUT6 (Prop_lut6_I4_O)        0.124     7.254 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.898    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     8.022 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.599    11.621    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.124    11.745 r  dvidInst/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    11.745    dvidInst/shift_green_1[2]
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.550    13.407    dvidInst/clk125
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[2]/C
                         clock pessimism              0.198    13.605    
                         clock uncertainty           -0.082    13.523    
    SLICE_X52Y143        FDRE (Setup_fdre_C_D)        0.081    13.604    dvidInst/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         13.604    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 0.854ns (14.502%)  route 5.035ns (85.498%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.793     7.130    dvidInst/shift_clock[1]
    SLICE_X0Y169         LUT6 (Prop_lut6_I4_O)        0.124     7.254 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.898    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     8.022 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.599    11.621    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.150    11.771 r  dvidInst/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000    11.771    dvidInst/shift_green_1[3]
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.550    13.407    dvidInst/clk125
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[3]/C
                         clock pessimism              0.198    13.605    
                         clock uncertainty           -0.082    13.523    
    SLICE_X52Y143        FDRE (Setup_fdre_C_D)        0.118    13.641    dvidInst/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         13.641    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 0.704ns (14.087%)  route 4.293ns (85.912%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 13.492 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.793     7.130    dvidInst/shift_clock[1]
    SLICE_X0Y169         LUT6 (Prop_lut6_I4_O)        0.124     7.254 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.898    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     8.022 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          2.857    10.879    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X36Y138        FDRE                                         r  dvidInst/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.635    13.492    dvidInst/clk125
    SLICE_X36Y138        FDRE                                         r  dvidInst/shift_blue_reg[9]/C
                         clock pessimism              0.198    13.690    
                         clock uncertainty           -0.082    13.608    
    SLICE_X36Y138        FDRE (Setup_fdre_C_R)       -0.524    13.084    dvidInst/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         13.084    
                         arrival time                         -10.879    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 0.828ns (15.056%)  route 4.672ns (84.944%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.793     7.130    dvidInst/shift_clock[1]
    SLICE_X0Y169         LUT6 (Prop_lut6_I4_O)        0.124     7.254 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.898    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     8.022 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.235    11.257    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.124    11.381 r  dvidInst/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    11.381    dvidInst/shift_green_1[0]
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.550    13.407    dvidInst/clk125
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[0]/C
                         clock pessimism              0.198    13.605    
                         clock uncertainty           -0.082    13.523    
    SLICE_X52Y143        FDRE (Setup_fdre_C_D)        0.077    13.600    dvidInst/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         13.600    
                         arrival time                         -11.381    
  -------------------------------------------------------------------
                         slack                                  2.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.021%)  route 0.069ns (32.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.645     1.783    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  dvidInst/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.069     1.994    dvidInst/shift_clock_reg_n_0_[3]
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.916     2.314    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/C
                         clock pessimism             -0.517     1.796    
    SLICE_X0Y169         FDRE (Hold_fdre_C_D)         0.046     1.842    dvidInst/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 dvidInst/shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.213ns (60.269%)  route 0.140ns (39.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.614     1.752    dvidInst/clk125
    SLICE_X36Y138        FDRE                                         r  dvidInst/shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y138        FDRE (Prop_fdre_C_Q)         0.164     1.916 r  dvidInst/shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.140     2.057    dvidInst/shift_blue[9]
    SLICE_X36Y139        LUT3 (Prop_lut3_I0_O)        0.049     2.106 r  dvidInst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     2.106    dvidInst/shift_blue_0[7]
    SLICE_X36Y139        FDRE                                         r  dvidInst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.886     2.283    dvidInst/clk125
    SLICE_X36Y139        FDRE                                         r  dvidInst/shift_blue_reg[7]/C
                         clock pessimism             -0.514     1.768    
    SLICE_X36Y139        FDRE (Hold_fdre_C_D)         0.131     1.899    dvidInst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dvidInst/shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.540%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.614     1.752    dvidInst/clk125
    SLICE_X36Y139        FDRE                                         r  dvidInst/shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y139        FDRE (Prop_fdre_C_Q)         0.148     1.900 r  dvidInst/shift_blue_reg[5]/Q
                         net (fo=1, routed)           0.094     1.995    dvidInst/shift_blue[5]
    SLICE_X36Y139        LUT3 (Prop_lut3_I0_O)        0.101     2.096 r  dvidInst/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     2.096    dvidInst/shift_blue_0[3]
    SLICE_X36Y139        FDRE                                         r  dvidInst/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.886     2.283    dvidInst/clk125
    SLICE_X36Y139        FDRE                                         r  dvidInst/shift_blue_reg[3]/C
                         clock pessimism             -0.530     1.752    
    SLICE_X36Y139        FDRE (Hold_fdre_C_D)         0.131     1.883    dvidInst/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dvidInst/shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.586     1.724    dvidInst/clk125
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.148     1.872 r  dvidInst/shift_green_reg[5]/Q
                         net (fo=1, routed)           0.094     1.967    dvidInst/shift_green[5]
    SLICE_X52Y143        LUT3 (Prop_lut3_I0_O)        0.101     2.068 r  dvidInst/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.068    dvidInst/shift_green_1[3]
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.856     2.253    dvidInst/clk125
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[3]/C
                         clock pessimism             -0.528     1.724    
    SLICE_X52Y143        FDRE (Hold_fdre_C_D)         0.131     1.855    dvidInst/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dvidInst/shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.586     1.724    dvidInst/clk125
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.148     1.872 r  dvidInst/shift_red_reg[5]/Q
                         net (fo=1, routed)           0.094     1.967    dvidInst/data1[3]
    SLICE_X44Y144        LUT3 (Prop_lut3_I0_O)        0.101     2.068 r  dvidInst/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.068    dvidInst/shift_red[3]
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.857     2.254    dvidInst/clk125
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[3]/C
                         clock pessimism             -0.529     1.724    
    SLICE_X44Y144        FDRE (Hold_fdre_C_D)         0.131     1.855    dvidInst/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dvidInst/shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.075%)  route 0.178ns (48.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.586     1.724    dvidInst/clk125
    SLICE_X45Y145        FDRE                                         r  dvidInst/shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.141     1.865 r  dvidInst/shift_red_reg[8]/Q
                         net (fo=1, routed)           0.178     2.043    dvidInst/data1[6]
    SLICE_X44Y144        LUT3 (Prop_lut3_I0_O)        0.045     2.088 r  dvidInst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     2.088    dvidInst/shift_red[6]
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.857     2.254    dvidInst/clk125
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[6]/C
                         clock pessimism             -0.513     1.740    
    SLICE_X44Y144        FDRE (Hold_fdre_C_D)         0.121     1.861    dvidInst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.441%)  route 0.184ns (56.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.645     1.783    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  dvidInst/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.184     2.108    dvidInst/shift_clock_reg_n_0_[4]
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.916     2.314    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[2]/C
                         clock pessimism             -0.517     1.796    
    SLICE_X1Y169         FDRE (Hold_fdre_C_D)         0.066     1.862    dvidInst/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dvidInst/shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.614     1.752    dvidInst/clk125
    SLICE_X36Y139        FDRE                                         r  dvidInst/shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y139        FDRE (Prop_fdre_C_Q)         0.164     1.916 r  dvidInst/shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.162     2.078    dvidInst/shift_blue[6]
    SLICE_X36Y139        LUT3 (Prop_lut3_I0_O)        0.045     2.123 r  dvidInst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     2.123    dvidInst/shift_blue_0[4]
    SLICE_X36Y139        FDRE                                         r  dvidInst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.886     2.283    dvidInst/clk125
    SLICE_X36Y139        FDRE                                         r  dvidInst/shift_blue_reg[4]/C
                         clock pessimism             -0.530     1.752    
    SLICE_X36Y139        FDRE (Hold_fdre_C_D)         0.121     1.873    dvidInst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dvidInst/shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.586     1.724    dvidInst/clk125
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.164     1.888 r  dvidInst/shift_green_reg[6]/Q
                         net (fo=1, routed)           0.162     2.050    dvidInst/shift_green[6]
    SLICE_X52Y143        LUT3 (Prop_lut3_I0_O)        0.045     2.095 r  dvidInst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     2.095    dvidInst/shift_green_1[4]
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.856     2.253    dvidInst/clk125
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[4]/C
                         clock pessimism             -0.528     1.724    
    SLICE_X52Y143        FDRE (Hold_fdre_C_D)         0.121     1.845    dvidInst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dvidInst/shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.586     1.724    dvidInst/clk125
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.164     1.888 r  dvidInst/shift_red_reg[6]/Q
                         net (fo=1, routed)           0.162     2.050    dvidInst/data1[4]
    SLICE_X44Y144        LUT3 (Prop_lut3_I0_O)        0.045     2.095 r  dvidInst/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     2.095    dvidInst/shift_red[4]
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.857     2.254    dvidInst/clk125
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[4]/C
                         clock pessimism             -0.529     1.724    
    SLICE_X44Y144        FDRE (Hold_fdre_C_D)         0.121     1.845    dvidInst/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    clk_wiz_0Inst/inst/clkout3_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y166    dvidInst/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y170    dvidInst/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y156    dvidInst/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y160    dvidInst/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y139    dvidInst/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y139    dvidInst/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y139    dvidInst/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y139    dvidInst/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y139    dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y139    dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y139    dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y139    dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y139    dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y139    dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y139    dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y139    dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y139    dvidInst/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y139    dvidInst/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y139    dvidInst/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y139    dvidInst/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y139    dvidInst/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y139    dvidInst/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y139    dvidInst/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y139    dvidInst/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y139    dvidInst/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y139    dvidInst/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y139    dvidInst/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y139    dvidInst/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_1
  To Clock:  clk12_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       70.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             70.690ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.205ns  (logic 3.202ns (26.236%)  route 9.003ns (73.764%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 88.713 - 83.333 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.882     5.936    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X2Y91         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y91         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.390 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[3]
                         net (fo=30, routed)          5.419    13.810    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[3]
    SLICE_X64Y153        LUT5 (Prop_lut5_I1_O)        0.152    13.962 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/timing[2]_i_2/O
                         net (fo=11, routed)          0.656    14.617    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_0
    SLICE_X64Y154        LUT2 (Prop_lut2_I1_O)        0.348    14.965 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_17/O
                         net (fo=1, routed)           0.658    15.624    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_17_n_0
    SLICE_X64Y154        LUT6 (Prop_lut6_I5_O)        0.124    15.748 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_9/O
                         net (fo=10, routed)          2.269    18.017    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_9_n_0
    SLICE_X54Y173        LUT3 (Prop_lut3_I1_O)        0.124    18.141 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[8]_i_1__0/O
                         net (fo=1, routed)           0.000    18.141    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_35
    SLICE_X54Y173        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.524    88.713    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X54Y173        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/C
                         clock pessimism              0.205    88.919    
                         clock uncertainty           -0.117    88.802    
    SLICE_X54Y173        FDRE (Setup_fdre_C_D)        0.029    88.831    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         88.831    
                         arrival time                         -18.141    
  -------------------------------------------------------------------
                         slack                                 70.690    

Slack (MET) :             70.708ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.233ns  (logic 3.230ns (26.405%)  route 9.003ns (73.595%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 88.713 - 83.333 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.882     5.936    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X2Y91         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y91         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.390 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[3]
                         net (fo=30, routed)          5.419    13.810    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[3]
    SLICE_X64Y153        LUT5 (Prop_lut5_I1_O)        0.152    13.962 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/timing[2]_i_2/O
                         net (fo=11, routed)          0.656    14.617    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_0
    SLICE_X64Y154        LUT2 (Prop_lut2_I1_O)        0.348    14.965 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_17/O
                         net (fo=1, routed)           0.658    15.624    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_17_n_0
    SLICE_X64Y154        LUT6 (Prop_lut6_I5_O)        0.124    15.748 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_9/O
                         net (fo=10, routed)          2.269    18.017    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_9_n_0
    SLICE_X54Y173        LUT3 (Prop_lut3_I1_O)        0.152    18.169 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_2/O
                         net (fo=1, routed)           0.000    18.169    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_34
    SLICE_X54Y173        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.524    88.713    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X54Y173        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/C
                         clock pessimism              0.205    88.919    
                         clock uncertainty           -0.117    88.802    
    SLICE_X54Y173        FDRE (Setup_fdre_C_D)        0.075    88.877    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         88.877    
                         arrival time                         -18.169    
  -------------------------------------------------------------------
                         slack                                 70.708    

Slack (MET) :             70.712ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.949ns  (logic 3.078ns (25.760%)  route 8.871ns (74.240%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 88.713 - 83.333 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.882     5.936    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X2Y91         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y91         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.390 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[3]
                         net (fo=30, routed)          5.419    13.810    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[3]
    SLICE_X64Y153        LUT5 (Prop_lut5_I1_O)        0.152    13.962 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/timing[2]_i_2/O
                         net (fo=11, routed)          0.868    14.830    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_0
    SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.348    15.178 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8/O
                         net (fo=1, routed)           0.796    15.974    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8_n_0
    SLICE_X62Y153        LUT6 (Prop_lut6_I5_O)        0.124    16.098 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1__0/O
                         net (fo=11, routed)          1.787    17.885    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_10
    SLICE_X54Y173        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.524    88.713    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X54Y173        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/C
                         clock pessimism              0.205    88.919    
                         clock uncertainty           -0.117    88.802    
    SLICE_X54Y173        FDRE (Setup_fdre_C_CE)      -0.205    88.597    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         88.597    
                         arrival time                         -17.885    
  -------------------------------------------------------------------
                         slack                                 70.712    

Slack (MET) :             70.712ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.949ns  (logic 3.078ns (25.760%)  route 8.871ns (74.240%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 88.713 - 83.333 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.882     5.936    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X2Y91         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y91         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.390 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[3]
                         net (fo=30, routed)          5.419    13.810    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[3]
    SLICE_X64Y153        LUT5 (Prop_lut5_I1_O)        0.152    13.962 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/timing[2]_i_2/O
                         net (fo=11, routed)          0.868    14.830    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_0
    SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.348    15.178 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8/O
                         net (fo=1, routed)           0.796    15.974    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8_n_0
    SLICE_X62Y153        LUT6 (Prop_lut6_I5_O)        0.124    16.098 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1__0/O
                         net (fo=11, routed)          1.787    17.885    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_10
    SLICE_X54Y173        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.524    88.713    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X54Y173        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/C
                         clock pessimism              0.205    88.919    
                         clock uncertainty           -0.117    88.802    
    SLICE_X54Y173        FDRE (Setup_fdre_C_CE)      -0.205    88.597    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         88.597    
                         arrival time                         -17.885    
  -------------------------------------------------------------------
                         slack                                 70.712    

Slack (MET) :             70.796ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.101ns  (logic 3.202ns (26.460%)  route 8.899ns (73.540%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns = ( 88.714 - 83.333 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.882     5.936    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X2Y91         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y91         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.390 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[3]
                         net (fo=30, routed)          5.419    13.810    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[3]
    SLICE_X64Y153        LUT5 (Prop_lut5_I1_O)        0.152    13.962 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/timing[2]_i_2/O
                         net (fo=11, routed)          0.656    14.617    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_0
    SLICE_X64Y154        LUT2 (Prop_lut2_I1_O)        0.348    14.965 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_17/O
                         net (fo=1, routed)           0.658    15.624    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_17_n_0
    SLICE_X64Y154        LUT6 (Prop_lut6_I5_O)        0.124    15.748 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_9/O
                         net (fo=10, routed)          2.166    17.913    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_9_n_0
    SLICE_X54Y172        LUT3 (Prop_lut3_I1_O)        0.124    18.037 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[6]_i_1__0/O
                         net (fo=1, routed)           0.000    18.037    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_37
    SLICE_X54Y172        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.525    88.714    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X54Y172        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/C
                         clock pessimism              0.205    88.920    
                         clock uncertainty           -0.117    88.803    
    SLICE_X54Y172        FDRE (Setup_fdre_C_D)        0.031    88.834    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         88.834    
                         arrival time                         -18.037    
  -------------------------------------------------------------------
                         slack                                 70.796    

Slack (MET) :             70.812ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.129ns  (logic 3.230ns (26.630%)  route 8.899ns (73.370%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns = ( 88.714 - 83.333 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.882     5.936    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X2Y91         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y91         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.390 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[3]
                         net (fo=30, routed)          5.419    13.810    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[3]
    SLICE_X64Y153        LUT5 (Prop_lut5_I1_O)        0.152    13.962 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/timing[2]_i_2/O
                         net (fo=11, routed)          0.656    14.617    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_0
    SLICE_X64Y154        LUT2 (Prop_lut2_I1_O)        0.348    14.965 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_17/O
                         net (fo=1, routed)           0.658    15.624    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_17_n_0
    SLICE_X64Y154        LUT6 (Prop_lut6_I5_O)        0.124    15.748 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_9/O
                         net (fo=10, routed)          2.166    17.913    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_9_n_0
    SLICE_X54Y172        LUT3 (Prop_lut3_I1_O)        0.152    18.065 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[7]_i_1__0/O
                         net (fo=1, routed)           0.000    18.065    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_36
    SLICE_X54Y172        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.525    88.714    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X54Y172        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]/C
                         clock pessimism              0.205    88.920    
                         clock uncertainty           -0.117    88.803    
    SLICE_X54Y172        FDRE (Setup_fdre_C_D)        0.075    88.878    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         88.878    
                         arrival time                         -18.065    
  -------------------------------------------------------------------
                         slack                                 70.812    

Slack (MET) :             70.853ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.809ns  (logic 3.078ns (26.066%)  route 8.731ns (73.934%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns = ( 88.714 - 83.333 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.882     5.936    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X2Y91         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y91         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.390 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[3]
                         net (fo=30, routed)          5.419    13.810    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[3]
    SLICE_X64Y153        LUT5 (Prop_lut5_I1_O)        0.152    13.962 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/timing[2]_i_2/O
                         net (fo=11, routed)          0.868    14.830    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_0
    SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.348    15.178 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8/O
                         net (fo=1, routed)           0.796    15.974    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8_n_0
    SLICE_X62Y153        LUT6 (Prop_lut6_I5_O)        0.124    16.098 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1__0/O
                         net (fo=11, routed)          1.647    17.745    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_10
    SLICE_X54Y172        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.525    88.714    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X54Y172        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/C
                         clock pessimism              0.205    88.920    
                         clock uncertainty           -0.117    88.803    
    SLICE_X54Y172        FDRE (Setup_fdre_C_CE)      -0.205    88.598    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         88.598    
                         arrival time                         -17.745    
  -------------------------------------------------------------------
                         slack                                 70.853    

Slack (MET) :             70.853ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.809ns  (logic 3.078ns (26.066%)  route 8.731ns (73.934%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns = ( 88.714 - 83.333 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.882     5.936    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X2Y91         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y91         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.390 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[3]
                         net (fo=30, routed)          5.419    13.810    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[3]
    SLICE_X64Y153        LUT5 (Prop_lut5_I1_O)        0.152    13.962 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/timing[2]_i_2/O
                         net (fo=11, routed)          0.868    14.830    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_0
    SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.348    15.178 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8/O
                         net (fo=1, routed)           0.796    15.974    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8_n_0
    SLICE_X62Y153        LUT6 (Prop_lut6_I5_O)        0.124    16.098 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1__0/O
                         net (fo=11, routed)          1.647    17.745    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_10
    SLICE_X54Y172        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.525    88.714    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X54Y172        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]/C
                         clock pessimism              0.205    88.920    
                         clock uncertainty           -0.117    88.803    
    SLICE_X54Y172        FDRE (Setup_fdre_C_CE)      -0.205    88.598    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         88.598    
                         arrival time                         -17.745    
  -------------------------------------------------------------------
                         slack                                 70.853    

Slack (MET) :             70.853ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.809ns  (logic 3.078ns (26.066%)  route 8.731ns (73.934%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns = ( 88.714 - 83.333 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.882     5.936    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X2Y91         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y91         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.390 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[3]
                         net (fo=30, routed)          5.419    13.810    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[3]
    SLICE_X64Y153        LUT5 (Prop_lut5_I1_O)        0.152    13.962 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/timing[2]_i_2/O
                         net (fo=11, routed)          0.868    14.830    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_0
    SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.348    15.178 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8/O
                         net (fo=1, routed)           0.796    15.974    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8_n_0
    SLICE_X62Y153        LUT6 (Prop_lut6_I5_O)        0.124    16.098 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1__0/O
                         net (fo=11, routed)          1.647    17.745    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_10
    SLICE_X54Y172        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.525    88.714    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X54Y172        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/C
                         clock pessimism              0.205    88.920    
                         clock uncertainty           -0.117    88.803    
    SLICE_X54Y172        FDRE (Setup_fdre_C_CE)      -0.205    88.598    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         88.598    
                         arrival time                         -17.745    
  -------------------------------------------------------------------
                         slack                                 70.853    

Slack (MET) :             70.853ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.809ns  (logic 3.078ns (26.066%)  route 8.731ns (73.934%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns = ( 88.714 - 83.333 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.882     5.936    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X2Y91         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y91         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.390 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[3]
                         net (fo=30, routed)          5.419    13.810    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[3]
    SLICE_X64Y153        LUT5 (Prop_lut5_I1_O)        0.152    13.962 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/timing[2]_i_2/O
                         net (fo=11, routed)          0.868    14.830    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_0
    SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.348    15.178 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8/O
                         net (fo=1, routed)           0.796    15.974    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8_n_0
    SLICE_X62Y153        LUT6 (Prop_lut6_I5_O)        0.124    16.098 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1__0/O
                         net (fo=11, routed)          1.647    17.745    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_10
    SLICE_X54Y172        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.525    88.714    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X54Y172        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]/C
                         clock pessimism              0.205    88.920    
                         clock uncertainty           -0.117    88.803    
    SLICE_X54Y172        FDRE (Setup_fdre_C_CE)      -0.205    88.598    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         88.598    
                         arrival time                         -17.745    
  -------------------------------------------------------------------
                         slack                                 70.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmis_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.425%)  route 0.308ns (59.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.580     1.718    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X62Y152        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmis_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y152        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmis_reg/Q
                         net (fo=4, routed)           0.308     2.190    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmis
    SLICE_X62Y148        LUT2 (Prop_lut2_I1_O)        0.045     2.235 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data[7]_i_2/O
                         net (fo=1, routed)           0.000     2.235    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data[7]_i_2_n_0
    SLICE_X62Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.853     2.250    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X62Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[7]/C
                         clock pessimism             -0.258     1.991    
    SLICE_X62Y148        FDRE (Hold_fdre_C_D)         0.120     2.111    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.437%)  route 0.339ns (64.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.582     1.720    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X63Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y149        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[5]/Q
                         net (fo=7, routed)           0.339     2.200    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/ukprdy_reg[5]
    SLICE_X62Y150        LUT4 (Prop_lut4_I1_O)        0.045     2.245 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/ukprdy_i_1/O
                         net (fo=1, routed)           0.000     2.245    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_8
    SLICE_X62Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.850     2.248    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X62Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprdy_reg/C
                         clock pessimism             -0.258     1.989    
    SLICE_X62Y150        FDRE (Hold_fdre_C_D)         0.121     2.110    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprdy_reg
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.579     1.717    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X65Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmid_reg/Q
                         net (fo=2, routed)           0.087     1.945    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/dmid
    SLICE_X64Y151        LUT5 (Prop_lut5_I3_O)        0.045     1.990 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/timing[0]_i_1/O
                         net (fo=1, routed)           0.000     1.990    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_7
    SLICE_X64Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.849     2.247    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X64Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing_reg[0]/C
                         clock pessimism             -0.516     1.730    
    SLICE_X64Y151        FDRE (Hold_fdre_C_D)         0.120     1.850    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nak_reg/D
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.231ns (42.660%)  route 0.310ns (57.340%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.582     1.720    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X63Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y149        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[6]/Q
                         net (fo=6, routed)           0.194     2.055    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr[6]
    SLICE_X63Y149        LUT5 (Prop_lut5_I4_O)        0.045     2.100 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nak_i_2/O
                         net (fo=1, routed)           0.117     2.217    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/nak_reg_1
    SLICE_X64Y150        LUT6 (Prop_lut6_I0_O)        0.045     2.262 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/nak_i_1/O
                         net (fo=1, routed)           0.000     2.262    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_57
    SLICE_X64Y150        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nak_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.849     2.247    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X64Y150        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nak_reg/C
                         clock pessimism             -0.258     1.988    
    SLICE_X64Y150        FDSE (Hold_fdse_C_D)         0.120     2.108    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nak_reg
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzon_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/data_strobe_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.457%)  route 0.339ns (64.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.580     1.718    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X63Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzon_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y150        FDRE (Prop_fdre_C_Q)         0.141     1.859 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzon_reg/Q
                         net (fo=4, routed)           0.339     2.198    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzon_reg_n_0
    SLICE_X61Y149        LUT4 (Prop_lut4_I2_O)        0.045     2.243 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_strobe_r_i_1/O
                         net (fo=1, routed)           0.000     2.243    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/data_strobe
    SLICE_X61Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/data_strobe_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.855     2.252    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X61Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/data_strobe_r_reg/C
                         clock pessimism             -0.258     1.993    
    SLICE_X61Y149        FDRE (Hold_fdre_C_D)         0.092     2.085    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/data_strobe_r_reg
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wpc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.922%)  route 0.119ns (39.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.574     1.712    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X53Y171        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wpc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y171        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wpc_reg[1]/Q
                         net (fo=1, routed)           0.119     1.973    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc_reg[9]_0[1]
    SLICE_X54Y171        LUT4 (Prop_lut4_I2_O)        0.045     2.018 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.018    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_42
    SLICE_X54Y171        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.841     2.239    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X54Y171        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[1]/C
                         clock pessimism             -0.492     1.746    
    SLICE_X54Y171        FDRE (Hold_fdre_C_D)         0.091     1.837    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.733%)  route 0.386ns (73.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.582     1.720    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X63Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y148        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[1]/Q
                         net (fo=12, routed)          0.386     2.248    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukpdat[1]
    SLICE_X54Y153        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.853     2.251    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X54Y153        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[1]/C
                         clock pessimism             -0.258     1.992    
    SLICE_X54Y153        FDRE (Hold_fdre_C_D)         0.070     2.062    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wpc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.577     1.715    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X52Y168        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wpc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y168        FDRE (Prop_fdre_C_Q)         0.164     1.879 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wpc_reg[0]/Q
                         net (fo=1, routed)           0.082     1.961    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc_reg[9]_0[0]
    SLICE_X53Y168        LUT4 (Prop_lut4_I0_O)        0.045     2.006 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.006    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_43
    SLICE_X53Y168        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.844     2.242    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X53Y168        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]/C
                         clock pessimism             -0.513     1.728    
    SLICE_X53Y168        FDRE (Hold_fdre_C_D)         0.091     1.819    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.643%)  route 0.157ns (45.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.578     1.716    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X65Y155        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.141     1.857 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/state_reg[1]/Q
                         net (fo=26, routed)          0.157     2.014    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/state_reg[3][1]
    SLICE_X64Y155        LUT4 (Prop_lut4_I2_O)        0.048     2.062 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.062    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_31
    SLICE_X64Y155        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.848     2.246    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X64Y155        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/state_reg[2]/C
                         clock pessimism             -0.516     1.729    
    SLICE_X64Y155        FDRE (Hold_fdre_C_D)         0.131     1.860    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wpc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.273%)  route 0.139ns (49.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.577     1.715    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X53Y168        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y168        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]/Q
                         net (fo=4, routed)           0.139     1.996    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[0]
    SLICE_X52Y168        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wpc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.844     2.242    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X52Y168        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wpc_reg[0]/C
                         clock pessimism             -0.513     1.728    
    SLICE_X52Y168        FDRE (Hold_fdre_C_D)         0.059     1.787    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wpc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12_clk_wiz_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.333      80.757     RAMB18_X2Y91     tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y5    clk_wiz_1Inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X68Y150    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X70Y147    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X69Y148    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X69Y148    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X72Y148    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X72Y148    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X70Y147    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X68Y150    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X68Y150    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X70Y147    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X70Y147    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X69Y148    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X69Y148    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X69Y148    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X69Y148    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X72Y148    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X72Y148    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X68Y150    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X68Y150    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X70Y147    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X70Y147    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X69Y148    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X69Y148    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X69Y148    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X69Y148    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X72Y148    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X72Y148    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.829ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.722ns  (logic 2.454ns (31.781%)  route 5.268ns (68.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 45.493 - 40.000 ) 
    Source Clock Delay      (SCD):    5.942ns = ( 25.942 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.888    25.942    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y46         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y46         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    28.396 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           5.268    33.664    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[1]
    SLICE_X41Y144        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    45.493    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X41Y144        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[1]/C
                         clock pessimism              0.198    45.691    
                         clock uncertainty           -0.105    45.586    
    SLICE_X41Y144        FDRE (Setup_fdre_C_D)       -0.093    45.493    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[1]
  -------------------------------------------------------------------
                         required time                         45.493    
                         arrival time                         -33.664    
  -------------------------------------------------------------------
                         slack                                 11.829    

Slack (MET) :             11.912ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.665ns  (logic 2.454ns (32.017%)  route 5.211ns (67.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 45.493 - 40.000 ) 
    Source Clock Delay      (SCD):    5.942ns = ( 25.942 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.888    25.942    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y46         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y46         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454    28.396 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=1, routed)           5.211    33.607    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[10]
    SLICE_X41Y145        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    45.493    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X41Y145        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[10]/C
                         clock pessimism              0.198    45.691    
                         clock uncertainty           -0.105    45.586    
    SLICE_X41Y145        FDRE (Setup_fdre_C_D)       -0.067    45.519    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[10]
  -------------------------------------------------------------------
                         required time                         45.519    
                         arrival time                         -33.607    
  -------------------------------------------------------------------
                         slack                                 11.912    

Slack (MET) :             12.079ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.525ns  (logic 2.454ns (32.613%)  route 5.071ns (67.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 45.493 - 40.000 ) 
    Source Clock Delay      (SCD):    5.942ns = ( 25.942 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.888    25.942    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y46         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y46         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    28.396 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           5.071    33.467    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[7]
    SLICE_X41Y144        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    45.493    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X41Y144        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[7]/C
                         clock pessimism              0.198    45.691    
                         clock uncertainty           -0.105    45.586    
    SLICE_X41Y144        FDRE (Setup_fdre_C_D)       -0.040    45.546    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[7]
  -------------------------------------------------------------------
                         required time                         45.546    
                         arrival time                         -33.467    
  -------------------------------------------------------------------
                         slack                                 12.079    

Slack (MET) :             12.105ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.357ns  (logic 2.454ns (33.355%)  route 4.903ns (66.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 45.407 - 40.000 ) 
    Source Clock Delay      (SCD):    5.942ns = ( 25.942 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.888    25.942    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y46         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y46         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454    28.396 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           4.903    33.300    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[15]
    SLICE_X43Y145        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.550    45.407    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X43Y145        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/C
                         clock pessimism              0.198    45.605    
                         clock uncertainty           -0.105    45.500    
    SLICE_X43Y145        FDRE (Setup_fdre_C_D)       -0.095    45.405    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]
  -------------------------------------------------------------------
                         required time                         45.405    
                         arrival time                         -33.300    
  -------------------------------------------------------------------
                         slack                                 12.105    

Slack (MET) :             12.230ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.321ns  (logic 2.454ns (33.520%)  route 4.867ns (66.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 45.493 - 40.000 ) 
    Source Clock Delay      (SCD):    5.942ns = ( 25.942 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.888    25.942    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y46         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y46         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454    28.396 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[26]
                         net (fo=1, routed)           4.867    33.264    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[26]
    SLICE_X41Y144        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    45.493    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X41Y144        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[26]/C
                         clock pessimism              0.198    45.691    
                         clock uncertainty           -0.105    45.586    
    SLICE_X41Y144        FDRE (Setup_fdre_C_D)       -0.092    45.494    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[26]
  -------------------------------------------------------------------
                         required time                         45.494    
                         arrival time                         -33.263    
  -------------------------------------------------------------------
                         slack                                 12.230    

Slack (MET) :             12.319ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.296ns  (logic 2.454ns (33.636%)  route 4.842ns (66.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 45.492 - 40.000 ) 
    Source Clock Delay      (SCD):    5.942ns = ( 25.942 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.888    25.942    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y46         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y46         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454    28.396 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           4.842    33.238    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[8]
    SLICE_X40Y142        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.635    45.492    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X40Y142        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[8]/C
                         clock pessimism              0.198    45.690    
                         clock uncertainty           -0.105    45.585    
    SLICE_X40Y142        FDRE (Setup_fdre_C_D)       -0.028    45.557    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[8]
  -------------------------------------------------------------------
                         required time                         45.557    
                         arrival time                         -33.238    
  -------------------------------------------------------------------
                         slack                                 12.319    

Slack (MET) :             12.393ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.205ns  (logic 2.454ns (34.060%)  route 4.751ns (65.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 45.492 - 40.000 ) 
    Source Clock Delay      (SCD):    5.942ns = ( 25.942 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.888    25.942    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y46         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y46         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454    28.396 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[24]
                         net (fo=1, routed)           4.751    33.147    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[24]
    SLICE_X40Y142        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.635    45.492    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X40Y142        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[24]/C
                         clock pessimism              0.198    45.690    
                         clock uncertainty           -0.105    45.585    
    SLICE_X40Y142        FDRE (Setup_fdre_C_D)       -0.045    45.540    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[24]
  -------------------------------------------------------------------
                         required time                         45.540    
                         arrival time                         -33.147    
  -------------------------------------------------------------------
                         slack                                 12.393    

Slack (MET) :             12.420ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.128ns  (logic 2.454ns (34.427%)  route 4.674ns (65.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 45.493 - 40.000 ) 
    Source Clock Delay      (SCD):    5.942ns = ( 25.942 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.888    25.942    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y46         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y46         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454    28.396 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=1, routed)           4.674    33.071    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[12]
    SLICE_X41Y144        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    45.493    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X41Y144        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[12]/C
                         clock pessimism              0.198    45.691    
                         clock uncertainty           -0.105    45.586    
    SLICE_X41Y144        FDRE (Setup_fdre_C_D)       -0.095    45.491    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[12]
  -------------------------------------------------------------------
                         required time                         45.491    
                         arrival time                         -33.071    
  -------------------------------------------------------------------
                         slack                                 12.420    

Slack (MET) :             12.422ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.174ns  (logic 2.454ns (34.205%)  route 4.720ns (65.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 45.493 - 40.000 ) 
    Source Clock Delay      (SCD):    5.942ns = ( 25.942 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.888    25.942    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y46         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y46         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      2.454    28.396 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[27]
                         net (fo=1, routed)           4.720    33.117    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[27]
    SLICE_X41Y144        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    45.493    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X41Y144        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[27]/C
                         clock pessimism              0.198    45.691    
                         clock uncertainty           -0.105    45.586    
    SLICE_X41Y144        FDRE (Setup_fdre_C_D)       -0.047    45.539    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[27]
  -------------------------------------------------------------------
                         required time                         45.539    
                         arrival time                         -33.117    
  -------------------------------------------------------------------
                         slack                                 12.422    

Slack (MET) :             12.446ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.153ns  (logic 2.454ns (34.308%)  route 4.699ns (65.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 45.493 - 40.000 ) 
    Source Clock Delay      (SCD):    5.942ns = ( 25.942 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.888    25.942    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y46         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y46         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454    28.396 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[20]
                         net (fo=1, routed)           4.699    33.095    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[20]
    SLICE_X40Y144        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    45.493    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X40Y144        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[20]/C
                         clock pessimism              0.198    45.691    
                         clock uncertainty           -0.105    45.586    
    SLICE_X40Y144        FDRE (Setup_fdre_C_D)       -0.045    45.541    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[20]
  -------------------------------------------------------------------
                         required time                         45.541    
                         arrival time                         -33.095    
  -------------------------------------------------------------------
                         slack                                 12.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/videoRamBA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.693%)  route 0.180ns (52.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.653     1.792    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X48Y98         FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDSE (Prop_fdse_C_Q)         0.164     1.956 r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[10]/Q
                         net (fo=3, routed)           0.180     2.136    tangerineSOCInst/pixelGenInst/pgDisplayPtr[10]
    SLICE_X47Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.857     2.254    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X47Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[10]/C
                         clock pessimism             -0.263     1.990    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.070     2.060    tangerineSOCInst/pixelGenInst/videoRamBA_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggG_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.586     1.724    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X43Y145        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.141     1.865 r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[21]/Q
                         net (fo=1, routed)           0.056     1.921    tangerineSOCInst/pixelGenGfxInst/in19[2]
    SLICE_X42Y145        LUT4 (Prop_lut4_I3_O)        0.045     1.966 r  tangerineSOCInst/pixelGenGfxInst/pggG[2]_i_1/O
                         net (fo=1, routed)           0.000     1.966    tangerineSOCInst/pixelGenGfxInst/pggG[2]_i_1_n_0
    SLICE_X42Y145        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.857     2.254    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X42Y145        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggG_reg[2]/C
                         clock pessimism             -0.516     1.737    
    SLICE_X42Y145        FDRE (Hold_fdre_C_D)         0.120     1.857    tangerineSOCInst/pixelGenGfxInst/pggG_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.586     1.724    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X43Y145        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.141     1.865 r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/Q
                         net (fo=1, routed)           0.091     1.956    tangerineSOCInst/pixelGenGfxInst/in16[7]
    SLICE_X42Y145        LUT4 (Prop_lut4_I0_O)        0.045     2.001 r  tangerineSOCInst/pixelGenGfxInst/pggR[7]_i_2/O
                         net (fo=1, routed)           0.000     2.001    tangerineSOCInst/pixelGenGfxInst/pggR0_in[7]
    SLICE_X42Y145        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.857     2.254    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X42Y145        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggR_reg[7]/C
                         clock pessimism             -0.516     1.737    
    SLICE_X42Y145        FDRE (Hold_fdre_C_D)         0.121     1.858    tangerineSOCInst/pixelGenGfxInst/pggR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.653     1.792    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y97         FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDSE (Prop_fdse_C_Q)         0.141     1.933 r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[12]/Q
                         net (fo=1, routed)           0.091     2.024    tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow[12]
    SLICE_X48Y97         LUT6 (Prop_lut6_I4_O)        0.045     2.069 r  tangerineSOCInst/pixelGenInst/pgDisplayPtr[12]_i_1/O
                         net (fo=1, routed)           0.000     2.069    tangerineSOCInst/pixelGenInst/pgDisplayPtr[12]_i_1_n_0
    SLICE_X48Y97         FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.927     2.324    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X48Y97         FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[12]/C
                         clock pessimism             -0.519     1.805    
    SLICE_X48Y97         FDSE (Hold_fdse_C_D)         0.121     1.926    tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.653     1.792    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X47Y97         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.933 r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[0]/Q
                         net (fo=1, routed)           0.098     2.031    tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow[0]
    SLICE_X48Y97         LUT6 (Prop_lut6_I4_O)        0.045     2.076 r  tangerineSOCInst/pixelGenInst/pgDisplayPtr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.076    tangerineSOCInst/pixelGenInst/pgDisplayPtr[0]_i_1_n_0
    SLICE_X48Y97         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.927     2.324    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X48Y97         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[0]/C
                         clock pessimism             -0.516     1.808    
    SLICE_X48Y97         FDRE (Hold_fdre_C_D)         0.121     1.929    tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/videoRamBA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.688%)  route 0.278ns (66.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.652     1.791    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X47Y96         FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDSE (Prop_fdse_C_Q)         0.141     1.932 r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[7]/Q
                         net (fo=3, routed)           0.278     2.209    tangerineSOCInst/pixelGenInst/pgDisplayPtr[7]
    SLICE_X47Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.857     2.254    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X47Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[7]/C
                         clock pessimism             -0.263     1.990    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.070     2.060    tangerineSOCInst/pixelGenInst/videoRamBA_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.615     1.753    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X40Y142        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y142        FDRE (Prop_fdre_C_Q)         0.164     1.917 r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[2]/Q
                         net (fo=1, routed)           0.051     1.968    tangerineSOCInst/pixelGenGfxInst/in20[5]
    SLICE_X41Y142        LUT4 (Prop_lut4_I0_O)        0.045     2.013 r  tangerineSOCInst/pixelGenGfxInst/pggB[5]_i_1/O
                         net (fo=1, routed)           0.000     2.013    tangerineSOCInst/pixelGenGfxInst/pggB[5]_i_1_n_0
    SLICE_X41Y142        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.887     2.284    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X41Y142        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggB_reg[5]/C
                         clock pessimism             -0.517     1.766    
    SLICE_X41Y142        FDRE (Hold_fdre_C_D)         0.091     1.857    tangerineSOCInst/pixelGenGfxInst/pggB_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/videoRamBA_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.059%)  route 0.273ns (65.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.653     1.792    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X47Y99         FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.933 r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[13]/Q
                         net (fo=9, routed)           0.273     2.206    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[0]
    SLICE_X52Y105        FDRE                                         r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.856     2.253    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y105        FDRE                                         r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism             -0.263     1.989    
    SLICE_X52Y105        FDRE (Hold_fdre_C_D)         0.059     2.048    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.505%)  route 0.116ns (38.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.586     1.724    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X43Y145        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.141     1.865 r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[17]/Q
                         net (fo=1, routed)           0.116     1.982    tangerineSOCInst/pixelGenGfxInst/in21[4]
    SLICE_X42Y143        LUT4 (Prop_lut4_I3_O)        0.045     2.027 r  tangerineSOCInst/pixelGenGfxInst/pggB[4]_i_1/O
                         net (fo=1, routed)           0.000     2.027    tangerineSOCInst/pixelGenGfxInst/pggB[4]_i_1_n_0
    SLICE_X42Y143        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.857     2.254    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X42Y143        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggB_reg[4]/C
                         clock pessimism             -0.513     1.740    
    SLICE_X42Y143        FDRE (Hold_fdre_C_D)         0.120     1.860    tangerineSOCInst/pixelGenGfxInst/pggB_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.615     1.753    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X37Y140        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y140        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[2]/Q
                         net (fo=6, routed)           0.125     2.020    tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter[2]
    SLICE_X36Y140        LUT6 (Prop_lut6_I5_O)        0.045     2.065 r  tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.065    tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter[4]_i_1_n_0
    SLICE_X36Y140        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.887     2.284    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X36Y140        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[4]/C
                         clock pessimism             -0.517     1.766    
    SLICE_X36Y140        FDRE (Hold_fdre_C_D)         0.121     1.887    tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y40     tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y40     tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y46     tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y21     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y22     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y24     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y23     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y23     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y24     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X7Y25     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y141    dvidInst/latched_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y141    dvidInst/latched_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y139    dvidInst/latched_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y139    dvidInst/latched_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y139    dvidInst/latched_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y139    dvidInst/latched_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y139    dvidInst/latched_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y139    dvidInst/latched_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y138    dvidInst/latched_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y138    dvidInst/latched_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y141    dvidInst/latched_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y141    dvidInst/latched_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y139    dvidInst/latched_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y139    dvidInst/latched_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y139    dvidInst/latched_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y139    dvidInst/latched_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y139    dvidInst/latched_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y139    dvidInst/latched_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y138    dvidInst/latched_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y138    dvidInst/latched_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk50_clk_wiz_0
  To Clock:  clk50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.543ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 1.339ns (23.487%)  route 4.362ns (76.513%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 25.402 - 20.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.670     5.725    tangerineSOCInst/clk50
    SLICE_X50Y107        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.419     6.144 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/Q
                         net (fo=3, routed)           0.713     6.857    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[3]
    SLICE_X50Y107        LUT4 (Prop_lut4_I2_O)        0.324     7.181 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12/O
                         net (fo=1, routed)           0.785     7.966    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I4_O)        0.326     8.292 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_8/O
                         net (fo=1, routed)           0.416     8.707    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_8_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.124     8.831 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_3/O
                         net (fo=42, routed)          1.293    10.124    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.146    10.270 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.156    11.426    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X51Y113        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.545    25.402    tangerineSOCInst/clk50
    SLICE_X51Y113        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[25]/C
                         clock pessimism              0.294    25.696    
                         clock uncertainty           -0.094    25.602    
    SLICE_X51Y113        FDRE (Setup_fdre_C_R)       -0.633    24.969    tangerineSOCInst/tickTimerPrescalerCounter_reg[25]
  -------------------------------------------------------------------
                         required time                         24.969    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                 13.543    

Slack (MET) :             13.543ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 1.339ns (23.487%)  route 4.362ns (76.513%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 25.402 - 20.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.670     5.725    tangerineSOCInst/clk50
    SLICE_X50Y107        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.419     6.144 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/Q
                         net (fo=3, routed)           0.713     6.857    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[3]
    SLICE_X50Y107        LUT4 (Prop_lut4_I2_O)        0.324     7.181 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12/O
                         net (fo=1, routed)           0.785     7.966    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I4_O)        0.326     8.292 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_8/O
                         net (fo=1, routed)           0.416     8.707    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_8_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.124     8.831 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_3/O
                         net (fo=42, routed)          1.293    10.124    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.146    10.270 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.156    11.426    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X51Y113        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.545    25.402    tangerineSOCInst/clk50
    SLICE_X51Y113        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[26]/C
                         clock pessimism              0.294    25.696    
                         clock uncertainty           -0.094    25.602    
    SLICE_X51Y113        FDRE (Setup_fdre_C_R)       -0.633    24.969    tangerineSOCInst/tickTimerPrescalerCounter_reg[26]
  -------------------------------------------------------------------
                         required time                         24.969    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                 13.543    

Slack (MET) :             13.543ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 1.339ns (23.487%)  route 4.362ns (76.513%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 25.402 - 20.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.670     5.725    tangerineSOCInst/clk50
    SLICE_X50Y107        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.419     6.144 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/Q
                         net (fo=3, routed)           0.713     6.857    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[3]
    SLICE_X50Y107        LUT4 (Prop_lut4_I2_O)        0.324     7.181 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12/O
                         net (fo=1, routed)           0.785     7.966    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I4_O)        0.326     8.292 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_8/O
                         net (fo=1, routed)           0.416     8.707    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_8_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.124     8.831 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_3/O
                         net (fo=42, routed)          1.293    10.124    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.146    10.270 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.156    11.426    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X51Y113        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.545    25.402    tangerineSOCInst/clk50
    SLICE_X51Y113        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/C
                         clock pessimism              0.294    25.696    
                         clock uncertainty           -0.094    25.602    
    SLICE_X51Y113        FDRE (Setup_fdre_C_R)       -0.633    24.969    tangerineSOCInst/tickTimerPrescalerCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         24.969    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                 13.543    

Slack (MET) :             13.543ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 1.339ns (23.487%)  route 4.362ns (76.513%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 25.402 - 20.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.670     5.725    tangerineSOCInst/clk50
    SLICE_X50Y107        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.419     6.144 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/Q
                         net (fo=3, routed)           0.713     6.857    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[3]
    SLICE_X50Y107        LUT4 (Prop_lut4_I2_O)        0.324     7.181 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12/O
                         net (fo=1, routed)           0.785     7.966    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I4_O)        0.326     8.292 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_8/O
                         net (fo=1, routed)           0.416     8.707    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_8_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.124     8.831 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_3/O
                         net (fo=42, routed)          1.293    10.124    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.146    10.270 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.156    11.426    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X51Y113        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.545    25.402    tangerineSOCInst/clk50
    SLICE_X51Y113        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[28]/C
                         clock pessimism              0.294    25.696    
                         clock uncertainty           -0.094    25.602    
    SLICE_X51Y113        FDRE (Setup_fdre_C_R)       -0.633    24.969    tangerineSOCInst/tickTimerPrescalerCounter_reg[28]
  -------------------------------------------------------------------
                         required time                         24.969    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                 13.543    

Slack (MET) :             13.682ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 1.339ns (24.072%)  route 4.224ns (75.928%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 25.403 - 20.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.670     5.725    tangerineSOCInst/clk50
    SLICE_X50Y107        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.419     6.144 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/Q
                         net (fo=3, routed)           0.713     6.857    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[3]
    SLICE_X50Y107        LUT4 (Prop_lut4_I2_O)        0.324     7.181 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12/O
                         net (fo=1, routed)           0.785     7.966    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I4_O)        0.326     8.292 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_8/O
                         net (fo=1, routed)           0.416     8.707    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_8_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.124     8.831 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_3/O
                         net (fo=42, routed)          1.293    10.124    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.146    10.270 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.017    11.287    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X51Y112        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.546    25.403    tangerineSOCInst/clk50
    SLICE_X51Y112        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[21]/C
                         clock pessimism              0.294    25.697    
                         clock uncertainty           -0.094    25.603    
    SLICE_X51Y112        FDRE (Setup_fdre_C_R)       -0.633    24.970    tangerineSOCInst/tickTimerPrescalerCounter_reg[21]
  -------------------------------------------------------------------
                         required time                         24.970    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                 13.682    

Slack (MET) :             13.682ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 1.339ns (24.072%)  route 4.224ns (75.928%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 25.403 - 20.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.670     5.725    tangerineSOCInst/clk50
    SLICE_X50Y107        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.419     6.144 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/Q
                         net (fo=3, routed)           0.713     6.857    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[3]
    SLICE_X50Y107        LUT4 (Prop_lut4_I2_O)        0.324     7.181 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12/O
                         net (fo=1, routed)           0.785     7.966    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I4_O)        0.326     8.292 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_8/O
                         net (fo=1, routed)           0.416     8.707    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_8_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.124     8.831 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_3/O
                         net (fo=42, routed)          1.293    10.124    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.146    10.270 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.017    11.287    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X51Y112        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.546    25.403    tangerineSOCInst/clk50
    SLICE_X51Y112        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[22]/C
                         clock pessimism              0.294    25.697    
                         clock uncertainty           -0.094    25.603    
    SLICE_X51Y112        FDRE (Setup_fdre_C_R)       -0.633    24.970    tangerineSOCInst/tickTimerPrescalerCounter_reg[22]
  -------------------------------------------------------------------
                         required time                         24.970    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                 13.682    

Slack (MET) :             13.682ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 1.339ns (24.072%)  route 4.224ns (75.928%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 25.403 - 20.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.670     5.725    tangerineSOCInst/clk50
    SLICE_X50Y107        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.419     6.144 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/Q
                         net (fo=3, routed)           0.713     6.857    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[3]
    SLICE_X50Y107        LUT4 (Prop_lut4_I2_O)        0.324     7.181 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12/O
                         net (fo=1, routed)           0.785     7.966    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I4_O)        0.326     8.292 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_8/O
                         net (fo=1, routed)           0.416     8.707    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_8_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.124     8.831 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_3/O
                         net (fo=42, routed)          1.293    10.124    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.146    10.270 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.017    11.287    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X51Y112        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.546    25.403    tangerineSOCInst/clk50
    SLICE_X51Y112        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[23]/C
                         clock pessimism              0.294    25.697    
                         clock uncertainty           -0.094    25.603    
    SLICE_X51Y112        FDRE (Setup_fdre_C_R)       -0.633    24.970    tangerineSOCInst/tickTimerPrescalerCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         24.970    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                 13.682    

Slack (MET) :             13.682ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 1.339ns (24.072%)  route 4.224ns (75.928%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 25.403 - 20.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.670     5.725    tangerineSOCInst/clk50
    SLICE_X50Y107        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.419     6.144 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/Q
                         net (fo=3, routed)           0.713     6.857    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[3]
    SLICE_X50Y107        LUT4 (Prop_lut4_I2_O)        0.324     7.181 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12/O
                         net (fo=1, routed)           0.785     7.966    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I4_O)        0.326     8.292 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_8/O
                         net (fo=1, routed)           0.416     8.707    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_8_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.124     8.831 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_3/O
                         net (fo=42, routed)          1.293    10.124    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.146    10.270 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.017    11.287    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X51Y112        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.546    25.403    tangerineSOCInst/clk50
    SLICE_X51Y112        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[24]/C
                         clock pessimism              0.294    25.697    
                         clock uncertainty           -0.094    25.603    
    SLICE_X51Y112        FDRE (Setup_fdre_C_R)       -0.633    24.970    tangerineSOCInst/tickTimerPrescalerCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         24.970    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                 13.682    

Slack (MET) :             13.795ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 1.339ns (24.545%)  route 4.116ns (75.455%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 25.406 - 20.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.670     5.725    tangerineSOCInst/clk50
    SLICE_X50Y107        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.419     6.144 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/Q
                         net (fo=3, routed)           0.713     6.857    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[3]
    SLICE_X50Y107        LUT4 (Prop_lut4_I2_O)        0.324     7.181 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12/O
                         net (fo=1, routed)           0.785     7.966    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I4_O)        0.326     8.292 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_8/O
                         net (fo=1, routed)           0.416     8.707    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_8_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.124     8.831 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_3/O
                         net (fo=42, routed)          1.293    10.124    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.146    10.270 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.910    11.180    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X51Y107        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.549    25.406    tangerineSOCInst/clk50
    SLICE_X51Y107        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[4]/C
                         clock pessimism              0.297    25.703    
                         clock uncertainty           -0.094    25.609    
    SLICE_X51Y107        FDRE (Setup_fdre_C_R)       -0.633    24.976    tangerineSOCInst/tickTimerPrescalerCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         24.976    
                         arrival time                         -11.180    
  -------------------------------------------------------------------
                         slack                                 13.795    

Slack (MET) :             13.831ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 1.339ns (24.731%)  route 4.075ns (75.269%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns = ( 25.404 - 20.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.670     5.725    tangerineSOCInst/clk50
    SLICE_X50Y107        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.419     6.144 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/Q
                         net (fo=3, routed)           0.713     6.857    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[3]
    SLICE_X50Y107        LUT4 (Prop_lut4_I2_O)        0.324     7.181 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12/O
                         net (fo=1, routed)           0.785     7.966    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I4_O)        0.326     8.292 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_8/O
                         net (fo=1, routed)           0.416     8.707    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_8_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.124     8.831 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_3/O
                         net (fo=42, routed)          1.293    10.124    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.146    10.270 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.869    11.139    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X51Y111        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.547    25.404    tangerineSOCInst/clk50
    SLICE_X51Y111        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[17]/C
                         clock pessimism              0.294    25.698    
                         clock uncertainty           -0.094    25.604    
    SLICE_X51Y111        FDRE (Setup_fdre_C_R)       -0.633    24.971    tangerineSOCInst/tickTimerPrescalerCounter_reg[17]
  -------------------------------------------------------------------
                         required time                         24.971    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                 13.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.585     1.723    tangerineSOCInst/SPIInst/clk50
    SLICE_X103Y109       FDRE                                         r  tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDRE (Prop_fdre_C_Q)         0.141     1.864 r  tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[1]/Q
                         net (fo=22, routed)          0.110     1.975    tangerineSOCInst/SPIInst/spiState[1]
    SLICE_X102Y109       LUT5 (Prop_lut5_I4_O)        0.048     2.023 r  tangerineSOCInst/SPIInst/FSM_sequential_spiState[4]_i_2/O
                         net (fo=1, routed)           0.000     2.023    tangerineSOCInst/SPIInst/spiState__0[4]
    SLICE_X102Y109       FDRE                                         r  tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.855     2.252    tangerineSOCInst/SPIInst/clk50
    SLICE_X102Y109       FDRE                                         r  tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[4]/C
                         clock pessimism             -0.515     1.736    
    SLICE_X102Y109       FDRE (Hold_fdre_C_D)         0.131     1.867    tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.585     1.723    tangerineSOCInst/SPIInst/clk50
    SLICE_X103Y109       FDRE                                         r  tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDRE (Prop_fdre_C_Q)         0.141     1.864 r  tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[1]/Q
                         net (fo=22, routed)          0.110     1.975    tangerineSOCInst/SPIInst/spiState[1]
    SLICE_X102Y109       LUT5 (Prop_lut5_I3_O)        0.045     2.020 r  tangerineSOCInst/SPIInst/FSM_sequential_spiState[3]_i_1/O
                         net (fo=1, routed)           0.000     2.020    tangerineSOCInst/SPIInst/FSM_sequential_spiState[3]_i_1_n_0
    SLICE_X102Y109       FDRE                                         r  tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.855     2.252    tangerineSOCInst/SPIInst/clk50
    SLICE_X102Y109       FDRE                                         r  tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[3]/C
                         clock pessimism             -0.515     1.736    
    SLICE_X102Y109       FDRE (Hold_fdre_C_D)         0.120     1.856    tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/dataToSend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.584     1.722    tangerineSOCInst/SPIInst/clk50
    SLICE_X103Y111       FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y111       FDRE (Prop_fdre_C_Q)         0.141     1.863 r  tangerineSOCInst/SPIInst/dataToSend_reg[1]/Q
                         net (fo=1, routed)           0.110     1.973    tangerineSOCInst/SPIInst/dataToSend_reg_n_0_[1]
    SLICE_X103Y110       FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.854     2.251    tangerineSOCInst/SPIInst/clk50
    SLICE_X103Y110       FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[1]/C
                         clock pessimism             -0.512     1.738    
    SLICE_X103Y110       FDRE (Hold_fdre_C_D)         0.070     1.808    tangerineSOCInst/SPIInst/txBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/dataToSend_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.584     1.722    tangerineSOCInst/SPIInst/clk50
    SLICE_X103Y111       FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y111       FDRE (Prop_fdre_C_Q)         0.141     1.863 r  tangerineSOCInst/SPIInst/dataToSend_reg[5]/Q
                         net (fo=1, routed)           0.110     1.973    tangerineSOCInst/SPIInst/dataToSend_reg_n_0_[5]
    SLICE_X103Y110       FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.854     2.251    tangerineSOCInst/SPIInst/clk50
    SLICE_X103Y110       FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[5]/C
                         clock pessimism             -0.512     1.738    
    SLICE_X103Y110       FDRE (Hold_fdre_C_D)         0.070     1.808    tangerineSOCInst/SPIInst/txBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/dataToSend_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.585     1.723    tangerineSOCInst/SPIInst/clk50
    SLICE_X104Y114       FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y114       FDRE (Prop_fdre_C_Q)         0.164     1.887 r  tangerineSOCInst/SPIInst/dataToSend_reg[2]/Q
                         net (fo=1, routed)           0.110     1.997    tangerineSOCInst/SPIInst/dataToSend_reg_n_0_[2]
    SLICE_X105Y113       FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.855     2.252    tangerineSOCInst/SPIInst/clk50
    SLICE_X105Y113       FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[2]/C
                         clock pessimism             -0.513     1.738    
    SLICE_X105Y113       FDRE (Hold_fdre_C_D)         0.070     1.808    tangerineSOCInst/SPIInst/txBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/dataToSend_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.580     1.718    tangerineSOCInst/SPIInst/clk50
    SLICE_X101Y112       FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y112       FDRE (Prop_fdre_C_Q)         0.141     1.859 r  tangerineSOCInst/SPIInst/dataToSend_reg[0]/Q
                         net (fo=1, routed)           0.161     2.020    tangerineSOCInst/SPIInst/dataToSend_reg_n_0_[0]
    SLICE_X102Y112       FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.852     2.249    tangerineSOCInst/SPIInst/clk50
    SLICE_X102Y112       FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[0]/C
                         clock pessimism             -0.492     1.756    
    SLICE_X102Y112       FDRE (Hold_fdre_C_D)         0.059     1.815    tangerineSOCInst/SPIInst/txBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/dataToSend_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.325%)  route 0.177ns (55.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.580     1.718    tangerineSOCInst/SPIInst/clk50
    SLICE_X101Y112       FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y112       FDRE (Prop_fdre_C_Q)         0.141     1.859 r  tangerineSOCInst/SPIInst/dataToSend_reg[7]/Q
                         net (fo=1, routed)           0.177     2.036    tangerineSOCInst/SPIInst/dataToSend_reg_n_0_[7]
    SLICE_X102Y112       FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.852     2.249    tangerineSOCInst/SPIInst/clk50
    SLICE_X102Y112       FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[7]/C
                         clock pessimism             -0.492     1.756    
    SLICE_X102Y112       FDRE (Hold_fdre_C_D)         0.052     1.808    tangerineSOCInst/SPIInst/txBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/dataToSend_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.584     1.722    tangerineSOCInst/SPIInst/clk50
    SLICE_X103Y111       FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y111       FDRE (Prop_fdre_C_Q)         0.141     1.863 r  tangerineSOCInst/SPIInst/dataToSend_reg[3]/Q
                         net (fo=1, routed)           0.172     2.035    tangerineSOCInst/SPIInst/dataToSend_reg_n_0_[3]
    SLICE_X103Y110       FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.854     2.251    tangerineSOCInst/SPIInst/clk50
    SLICE_X103Y110       FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[3]/C
                         clock pessimism             -0.512     1.738    
    SLICE_X103Y110       FDRE (Hold_fdre_C_D)         0.066     1.804    tangerineSOCInst/SPIInst/txBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.584     1.722    tangerineSOCInst/clk50
    SLICE_X51Y111        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[17]/Q
                         net (fo=3, routed)           0.078     1.941    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[17]
    SLICE_X51Y111        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.065 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.065    tangerineSOCInst/minusOp[18]
    SLICE_X51Y111        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.854     2.251    tangerineSOCInst/clk50
    SLICE_X51Y111        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[18]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X51Y111        FDRE (Hold_fdre_C_D)         0.105     1.827    tangerineSOCInst/tickTimerPrescalerCounter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.583     1.721    tangerineSOCInst/clk50
    SLICE_X51Y112        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[21]/Q
                         net (fo=3, routed)           0.078     1.940    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[21]
    SLICE_X51Y112        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.064 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.064    tangerineSOCInst/minusOp[22]
    SLICE_X51Y112        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.852     2.249    tangerineSOCInst/clk50
    SLICE_X51Y112        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[22]/C
                         clock pessimism             -0.527     1.721    
    SLICE_X51Y112        FDRE (Hold_fdre_C_D)         0.105     1.826    tangerineSOCInst/tickTimerPrescalerCounter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y6    clk_wiz_0Inst/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y106    tangerineSOCInst/tickTimerCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y108    tangerineSOCInst/tickTimerCounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y108    tangerineSOCInst/tickTimerCounter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y109    tangerineSOCInst/tickTimerCounter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y109    tangerineSOCInst/tickTimerCounter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y109    tangerineSOCInst/tickTimerCounter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y109    tangerineSOCInst/tickTimerCounter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y110    tangerineSOCInst/tickTimerCounter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y106    tangerineSOCInst/tickTimerCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y106    tangerineSOCInst/tickTimerCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y108    tangerineSOCInst/tickTimerCounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y108    tangerineSOCInst/tickTimerCounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y108    tangerineSOCInst/tickTimerCounter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y108    tangerineSOCInst/tickTimerCounter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y109    tangerineSOCInst/tickTimerCounter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y109    tangerineSOCInst/tickTimerCounter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y109    tangerineSOCInst/tickTimerCounter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y109    tangerineSOCInst/tickTimerCounter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y106    tangerineSOCInst/tickTimerCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y106    tangerineSOCInst/tickTimerCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y108    tangerineSOCInst/tickTimerCounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y108    tangerineSOCInst/tickTimerCounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y108    tangerineSOCInst/tickTimerCounter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y108    tangerineSOCInst/tickTimerCounter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y109    tangerineSOCInst/tickTimerCounter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y109    tangerineSOCInst/tickTimerCounter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y109    tangerineSOCInst/tickTimerCounter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y109    tangerineSOCInst/tickTimerCounter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y7    clk_wiz_0Inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y9    clk_wiz_1Inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100ps_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch1Dout_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.625ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        3.448ns  (logic 0.580ns (16.820%)  route 2.868ns (83.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 15.389 - 10.000 ) 
    Source Clock Delay      (SCD):    5.809ns = ( 11.184 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.191    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.490 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.754    11.184    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X38Y110        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.456    11.640 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/Q
                         net (fo=3, routed)           2.868    14.508    tangerineSOCInst/sdramDMAInst/sdramDInLatched[10]
    SLICE_X72Y134        LUT3 (Prop_lut3_I2_O)        0.124    14.632 r  tangerineSOCInst/sdramDMAInst/ch1Dout[10]_i_1/O
                         net (fo=1, routed)           0.000    14.632    tangerineSOCInst/sdramDMAInst/ch1Dout[10]_i_1_n_0
    SLICE_X72Y134        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.532    15.389    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X72Y134        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[10]/C
                         clock pessimism              0.110    15.499    
                         clock uncertainty           -0.205    15.294    
    SLICE_X72Y134        FDCE (Setup_fdce_C_D)        0.077    15.371    tangerineSOCInst/sdramDMAInst/ch1Dout_reg[10]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch1Dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.625ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        3.430ns  (logic 0.642ns (18.717%)  route 2.788ns (81.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 15.389 - 10.000 ) 
    Source Clock Delay      (SCD):    5.800ns = ( 11.175 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.191    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.490 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.745    11.175    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y120        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDRE (Prop_fdre_C_Q)         0.518    11.693 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[8]/Q
                         net (fo=3, routed)           2.788    14.481    tangerineSOCInst/sdramDMAInst/sdramDInLatched[8]
    SLICE_X70Y134        LUT3 (Prop_lut3_I2_O)        0.124    14.605 r  tangerineSOCInst/sdramDMAInst/ch1Dout[8]_i_1/O
                         net (fo=1, routed)           0.000    14.605    tangerineSOCInst/sdramDMAInst/ch1Dout[8]_i_1_n_0
    SLICE_X70Y134        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.532    15.389    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X70Y134        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[8]/C
                         clock pessimism              0.110    15.499    
                         clock uncertainty           -0.205    15.294    
    SLICE_X70Y134        FDCE (Setup_fdce_C_D)        0.077    15.371    tangerineSOCInst/sdramDMAInst/ch1Dout_reg[8]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                         -14.605    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch1Dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.625ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        3.298ns  (logic 0.580ns (17.589%)  route 2.718ns (82.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 15.387 - 10.000 ) 
    Source Clock Delay      (SCD):    5.809ns = ( 11.184 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.191    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.490 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.754    11.184    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X38Y110        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.456    11.640 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/Q
                         net (fo=3, routed)           2.718    14.357    tangerineSOCInst/sdramDMAInst/sdramDInLatched[12]
    SLICE_X72Y132        LUT3 (Prop_lut3_I2_O)        0.124    14.481 r  tangerineSOCInst/sdramDMAInst/ch1Dout[12]_i_1/O
                         net (fo=1, routed)           0.000    14.481    tangerineSOCInst/sdramDMAInst/ch1Dout[12]_i_1_n_0
    SLICE_X72Y132        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.530    15.387    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X72Y132        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[12]/C
                         clock pessimism              0.110    15.497    
                         clock uncertainty           -0.205    15.292    
    SLICE_X72Y132        FDCE (Setup_fdce_C_D)        0.077    15.369    tangerineSOCInst/sdramDMAInst/ch1Dout_reg[12]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                         -14.481    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.625ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        3.103ns  (logic 0.518ns (16.691%)  route 2.585ns (83.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 15.388 - 10.000 ) 
    Source Clock Delay      (SCD):    5.814ns = ( 11.189 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.191    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.490 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.759    11.189    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X20Y118        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y118        FDRE (Prop_fdre_C_Q)         0.518    11.707 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[14]/Q
                         net (fo=3, routed)           2.585    14.292    tangerineSOCInst/sdramDMAInst/sdramDInLatched[14]
    SLICE_X66Y118        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.531    15.388    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X66Y118        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[14]/C
                         clock pessimism              0.110    15.498    
                         clock uncertainty           -0.205    15.293    
    SLICE_X66Y118        FDCE (Setup_fdce_C_D)       -0.045    15.248    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[14]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch1Dout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.625ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        3.228ns  (logic 0.642ns (19.889%)  route 2.586ns (80.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 15.387 - 10.000 ) 
    Source Clock Delay      (SCD):    5.814ns = ( 11.189 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.191    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.490 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.759    11.189    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X20Y118        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y118        FDRE (Prop_fdre_C_Q)         0.518    11.707 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[14]/Q
                         net (fo=3, routed)           2.586    14.293    tangerineSOCInst/sdramDMAInst/sdramDInLatched[14]
    SLICE_X72Y132        LUT3 (Prop_lut3_I2_O)        0.124    14.417 r  tangerineSOCInst/sdramDMAInst/ch1Dout[14]_i_1/O
                         net (fo=1, routed)           0.000    14.417    tangerineSOCInst/sdramDMAInst/ch1Dout[14]_i_1_n_0
    SLICE_X72Y132        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.530    15.387    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X72Y132        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[14]/C
                         clock pessimism              0.110    15.497    
                         clock uncertainty           -0.205    15.292    
    SLICE_X72Y132        FDCE (Setup_fdce_C_D)        0.081    15.373    tangerineSOCInst/sdramDMAInst/ch1Dout_reg[14]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.625ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        2.957ns  (logic 0.518ns (17.515%)  route 2.439ns (82.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 15.388 - 10.000 ) 
    Source Clock Delay      (SCD):    5.813ns = ( 11.188 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.191    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.490 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.758    11.188    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y144        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y144        FDRE (Prop_fdre_C_Q)         0.518    11.706 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[26]/Q
                         net (fo=3, routed)           2.439    14.145    tangerineSOCInst/sdramDMAInst/sdramDInLatched[26]
    SLICE_X74Y137        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.531    15.388    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X74Y137        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[26]/C
                         clock pessimism              0.110    15.498    
                         clock uncertainty           -0.205    15.293    
    SLICE_X74Y137        FDCE (Setup_fdce_C_D)       -0.031    15.262    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[26]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.625ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        2.858ns  (logic 0.456ns (15.953%)  route 2.402ns (84.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 15.406 - 10.000 ) 
    Source Clock Delay      (SCD):    5.713ns = ( 11.088 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.191    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.490 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.658    11.088    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X73Y142        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y142        FDRE (Prop_fdre_C_Q)         0.456    11.544 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[18]/Q
                         net (fo=3, routed)           2.402    13.946    tangerineSOCInst/sdramDMAInst/sdramDInLatched[18]
    SLICE_X42Y141        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.549    15.406    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X42Y141        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[18]/C
                         clock pessimism              0.110    15.516    
                         clock uncertainty           -0.205    15.311    
    SLICE_X42Y141        FDCE (Setup_fdce_C_D)       -0.063    15.248    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[18]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -13.946    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch1Dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.625ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        2.882ns  (logic 0.634ns (22.000%)  route 2.248ns (78.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 15.389 - 10.000 ) 
    Source Clock Delay      (SCD):    5.804ns = ( 11.179 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.191    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.490 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.749    11.179    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y117        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.518    11.697 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[9]/Q
                         net (fo=3, routed)           2.248    13.945    tangerineSOCInst/sdramDMAInst/sdramDInLatched[9]
    SLICE_X70Y134        LUT3 (Prop_lut3_I2_O)        0.116    14.061 r  tangerineSOCInst/sdramDMAInst/ch1Dout[9]_i_1/O
                         net (fo=1, routed)           0.000    14.061    tangerineSOCInst/sdramDMAInst/ch1Dout[9]_i_1_n_0
    SLICE_X70Y134        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.532    15.389    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X70Y134        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[9]/C
                         clock pessimism              0.110    15.499    
                         clock uncertainty           -0.205    15.294    
    SLICE_X70Y134        FDCE (Setup_fdce_C_D)        0.118    15.412    tangerineSOCInst/sdramDMAInst/ch1Dout_reg[9]
  -------------------------------------------------------------------
                         required time                         15.412    
                         arrival time                         -14.061    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.625ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        2.777ns  (logic 0.518ns (18.652%)  route 2.259ns (81.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 15.408 - 10.000 ) 
    Source Clock Delay      (SCD):    5.714ns = ( 11.089 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.191    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.490 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.659    11.089    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X70Y145        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y145        FDRE (Prop_fdre_C_Q)         0.518    11.607 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[21]/Q
                         net (fo=3, routed)           2.259    13.866    tangerineSOCInst/sdramDMAInst/sdramDInLatched[21]
    SLICE_X45Y144        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.551    15.408    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X45Y144        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[21]/C
                         clock pessimism              0.110    15.518    
                         clock uncertainty           -0.205    15.313    
    SLICE_X45Y144        FDCE (Setup_fdce_C_D)       -0.081    15.232    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[21]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -13.866    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.625ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        2.624ns  (logic 0.478ns (18.220%)  route 2.146ns (81.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 15.407 - 10.000 ) 
    Source Clock Delay      (SCD):    5.713ns = ( 11.088 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.191    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.490 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.658    11.088    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X70Y142        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y142        FDRE (Prop_fdre_C_Q)         0.478    11.566 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[23]/Q
                         net (fo=3, routed)           2.146    13.711    tangerineSOCInst/sdramDMAInst/sdramDInLatched[23]
    SLICE_X46Y142        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.550    15.407    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X46Y142        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[23]/C
                         clock pessimism              0.110    15.517    
                         clock uncertainty           -0.205    15.312    
    SLICE_X46Y142        FDCE (Setup_fdce_C_D)       -0.230    15.082    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[23]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -13.711    
  -------------------------------------------------------------------
                         slack                                  1.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.044ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.375ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.133%)  route 0.124ns (46.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.698ns = ( 7.073 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.645 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.123    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     5.943 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.560     7.073    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X77Y124        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y124        FDRE (Prop_fdre_C_Q)         0.141     7.214 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[7]/Q
                         net (fo=3, routed)           0.124     7.339    tangerineSOCInst/sdramDMAInst/sdramDInLatched[7]
    SLICE_X77Y123        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.829     2.226    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X77Y123        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/C
                         clock pessimism             -0.206     2.020    
                         clock uncertainty            0.205     2.225    
    SLICE_X77Y123        FDCE (Hold_fdce_C_D)         0.070     2.295    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           7.339    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.053ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.375ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.838%)  route 0.148ns (51.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.723ns = ( 7.098 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.645 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.123    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     5.943 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.585     7.098    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X47Y142        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y142        FDRE (Prop_fdre_C_Q)         0.141     7.239 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[30]/Q
                         net (fo=3, routed)           0.148     7.387    tangerineSOCInst/sdramDMAInst/sdramDInLatched[30]
    SLICE_X46Y142        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.855     2.252    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X46Y142        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[30]/C
                         clock pessimism             -0.206     2.046    
                         clock uncertainty            0.205     2.251    
    SLICE_X46Y142        FDCE (Hold_fdce_C_D)         0.083     2.334    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           7.387    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.060ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.375ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.724ns = ( 7.099 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.645 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.123    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     5.943 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.586     7.099    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X43Y144        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDRE (Prop_fdre_C_Q)         0.141     7.240 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[29]/Q
                         net (fo=3, routed)           0.124     7.364    tangerineSOCInst/sdramDMAInst/sdramDInLatched[29]
    SLICE_X42Y144        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.857     2.254    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X42Y144        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[29]/C
                         clock pessimism             -0.206     2.048    
                         clock uncertainty            0.205     2.253    
    SLICE_X42Y144        FDCE (Hold_fdce_C_D)         0.052     2.305    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           7.364    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.108ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.375ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.672%)  route 0.189ns (57.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.724ns = ( 7.099 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.645 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.123    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     5.943 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.586     7.099    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X49Y143        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y143        FDRE (Prop_fdre_C_Q)         0.141     7.240 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[25]/Q
                         net (fo=3, routed)           0.189     7.430    tangerineSOCInst/sdramDMAInst/sdramDInLatched[25]
    SLICE_X50Y143        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.856     2.253    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X50Y143        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[25]/C
                         clock pessimism             -0.206     2.047    
                         clock uncertainty            0.205     2.252    
    SLICE_X50Y143        FDCE (Hold_fdce_C_D)         0.070     2.322    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           7.430    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.118ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.375ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.801%)  route 0.188ns (57.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.724ns = ( 7.099 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.645 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.123    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     5.943 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.586     7.099    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X51Y144        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDRE (Prop_fdre_C_Q)         0.141     7.240 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]/Q
                         net (fo=3, routed)           0.188     7.429    tangerineSOCInst/sdramDMAInst/sdramDInLatched[31]
    SLICE_X52Y144        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.856     2.253    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X52Y144        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]/C
                         clock pessimism             -0.206     2.047    
                         clock uncertainty            0.205     2.252    
    SLICE_X52Y144        FDCE (Hold_fdce_C_D)         0.059     2.311    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           7.429    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.128ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.375ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.173%)  route 0.228ns (61.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.723ns = ( 7.098 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.645 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.123    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     5.943 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.585     7.098    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X47Y142        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y142        FDRE (Prop_fdre_C_Q)         0.141     7.239 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[28]/Q
                         net (fo=3, routed)           0.228     7.468    tangerineSOCInst/sdramDMAInst/sdramDInLatched[28]
    SLICE_X46Y142        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.855     2.252    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X46Y142        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[28]/C
                         clock pessimism             -0.206     2.046    
                         clock uncertainty            0.205     2.251    
    SLICE_X46Y142        FDCE (Hold_fdce_C_D)         0.089     2.340    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           7.468    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.128ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.375ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.395%)  route 0.182ns (52.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.714ns = ( 7.089 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.645 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.123    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     5.943 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.576     7.089    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X56Y120        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDRE (Prop_fdre_C_Q)         0.164     7.253 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/Q
                         net (fo=3, routed)           0.182     7.435    tangerineSOCInst/sdramDMAInst/sdramDInLatched[15]
    SLICE_X57Y123        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.841     2.238    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X57Y123        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/C
                         clock pessimism             -0.206     2.032    
                         clock uncertainty            0.205     2.237    
    SLICE_X57Y123        FDCE (Hold_fdce_C_D)         0.070     2.307    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           7.435    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.147ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.375ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.760%)  route 0.223ns (61.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.709ns = ( 7.084 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.645 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.123    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     5.943 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.571     7.084    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X77Y138        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y138        FDRE (Prop_fdre_C_Q)         0.141     7.225 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[3]/Q
                         net (fo=3, routed)           0.223     7.448    tangerineSOCInst/sdramDMAInst/sdramDInLatched[3]
    SLICE_X77Y131        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.835     2.232    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X77Y131        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[3]/C
                         clock pessimism             -0.206     2.026    
                         clock uncertainty            0.205     2.231    
    SLICE_X77Y131        FDCE (Hold_fdce_C_D)         0.070     2.301    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           7.448    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.158ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.375ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.682%)  route 0.243ns (63.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.703ns = ( 7.078 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.645 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.123    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     5.943 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.565     7.078    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X73Y123        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y123        FDRE (Prop_fdre_C_Q)         0.141     7.219 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[6]/Q
                         net (fo=3, routed)           0.243     7.463    tangerineSOCInst/sdramDMAInst/sdramDInLatched[6]
    SLICE_X73Y118        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.839     2.236    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X73Y118        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[6]/C
                         clock pessimism             -0.206     2.030    
                         clock uncertainty            0.205     2.235    
    SLICE_X73Y118        FDCE (Hold_fdce_C_D)         0.070     2.305    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           7.463    
  -------------------------------------------------------------------
                         slack                                  5.158    

Slack (MET) :             5.161ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.375ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.554%)  route 0.245ns (63.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.724ns = ( 7.099 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.645 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.123    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     5.943 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.586     7.099    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X50Y145        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y145        FDRE (Prop_fdre_C_Q)         0.141     7.240 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[27]/Q
                         net (fo=3, routed)           0.245     7.485    tangerineSOCInst/sdramDMAInst/sdramDInLatched[27]
    SLICE_X50Y144        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.856     2.253    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X50Y144        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[27]/C
                         clock pessimism             -0.206     2.047    
                         clock uncertainty            0.205     2.252    
    SLICE_X50Y144        FDCE (Hold_fdce_C_D)         0.072     2.324    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           7.485    
  -------------------------------------------------------------------
                         slack                                  5.161    





---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_1
  To Clock:  clk100_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.472ns,  Total Violation       -1.472ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.472ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        3.879ns  (logic 0.602ns (15.520%)  route 3.277ns (84.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 175.402 - 170.000 ) 
    Source Clock Delay      (SCD):    5.726ns = ( 172.393 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.671   172.393    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X61Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y149        FDRE (Prop_fdre_C_Q)         0.456   172.849 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/Q
                         net (fo=2, routed)           2.014   174.863    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/usbH0ReportPulse
    SLICE_X60Y149        LUT5 (Prop_lut5_I1_O)        0.146   175.009 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/fifoHidKeyboardWrEn_i_1/O
                         net (fo=1, routed)           1.262   176.271    tangerineSOCInst/usbHostInst/usb_hid_host0Inst_n_3
    SLICE_X62Y146        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.545   175.402    tangerineSOCInst/usbHostInst/clk100
    SLICE_X62Y146        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg/C
                         clock pessimism              0.071   175.472    
                         clock uncertainty           -0.424   175.049    
    SLICE_X62Y146        FDRE (Setup_fdre_C_D)       -0.249   174.800    tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg
  -------------------------------------------------------------------
                         required time                        174.800    
                         arrival time                        -176.271    
  -------------------------------------------------------------------
                         slack                                 -1.472    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.594ns  (logic 0.456ns (17.579%)  route 2.138ns (82.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 175.395 - 170.000 ) 
    Source Clock Delay      (SCD):    5.713ns = ( 172.379 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.658   172.379    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X53Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y157        FDRE (Prop_fdre_C_Q)         0.456   172.835 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[1]/Q
                         net (fo=1, routed)           2.138   174.973    tangerineSOCInst/usbHostInst/key3[1]
    SLICE_X52Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.539   175.395    tangerineSOCInst/usbHostInst/clk100
    SLICE_X52Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[17]/C
                         clock pessimism              0.071   175.466    
                         clock uncertainty           -0.424   175.042    
    SLICE_X52Y157        FDRE (Setup_fdre_C_D)       -0.045   174.997    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[17]
  -------------------------------------------------------------------
                         required time                        174.997    
                         arrival time                        -174.973    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.571ns  (logic 0.456ns (17.736%)  route 2.115ns (82.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 175.395 - 170.000 ) 
    Source Clock Delay      (SCD):    5.714ns = ( 172.380 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.659   172.380    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X53Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y156        FDRE (Prop_fdre_C_Q)         0.456   172.836 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[0]/Q
                         net (fo=1, routed)           2.115   174.951    tangerineSOCInst/usbHostInst/key_modifiers[0]
    SLICE_X53Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.539   175.395    tangerineSOCInst/usbHostInst/clk100
    SLICE_X53Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[24]/C
                         clock pessimism              0.071   175.466    
                         clock uncertainty           -0.424   175.042    
    SLICE_X53Y158        FDRE (Setup_fdre_C_D)       -0.058   174.984    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[24]
  -------------------------------------------------------------------
                         required time                        174.984    
                         arrival time                        -174.951    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.555ns  (logic 0.456ns (17.845%)  route 2.099ns (82.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.394ns = ( 175.394 - 170.000 ) 
    Source Clock Delay      (SCD):    5.712ns = ( 172.378 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.657   172.378    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X54Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y157        FDRE (Prop_fdre_C_Q)         0.456   172.834 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[5]/Q
                         net (fo=1, routed)           2.099   174.933    tangerineSOCInst/usbHostInst/key2[5]
    SLICE_X55Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.538   175.394    tangerineSOCInst/usbHostInst/clk100
    SLICE_X55Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[13]/C
                         clock pessimism              0.071   175.465    
                         clock uncertainty           -0.424   175.041    
    SLICE_X55Y158        FDRE (Setup_fdre_C_D)       -0.067   174.974    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[13]
  -------------------------------------------------------------------
                         required time                        174.974    
                         arrival time                        -174.933    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.576ns  (logic 0.456ns (17.704%)  route 2.120ns (82.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 175.396 - 170.000 ) 
    Source Clock Delay      (SCD):    5.713ns = ( 172.379 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.658   172.379    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X55Y153        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y153        FDRE (Prop_fdre_C_Q)         0.456   172.835 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[4]/Q
                         net (fo=1, routed)           2.120   174.955    tangerineSOCInst/usbHostInst/key3[4]
    SLICE_X52Y153        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.540   175.396    tangerineSOCInst/usbHostInst/clk100
    SLICE_X52Y153        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[20]/C
                         clock pessimism              0.071   175.467    
                         clock uncertainty           -0.424   175.043    
    SLICE_X52Y153        FDRE (Setup_fdre_C_D)       -0.045   174.998    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[20]
  -------------------------------------------------------------------
                         required time                        174.998    
                         arrival time                        -174.955    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.576ns  (logic 0.456ns (17.700%)  route 2.120ns (82.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 175.395 - 170.000 ) 
    Source Clock Delay      (SCD):    5.713ns = ( 172.379 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.658   172.379    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X53Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y157        FDRE (Prop_fdre_C_Q)         0.456   172.835 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[0]/Q
                         net (fo=1, routed)           2.120   174.956    tangerineSOCInst/usbHostInst/key3[0]
    SLICE_X52Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.539   175.395    tangerineSOCInst/usbHostInst/clk100
    SLICE_X52Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[16]/C
                         clock pessimism              0.071   175.466    
                         clock uncertainty           -0.424   175.042    
    SLICE_X52Y158        FDRE (Setup_fdre_C_D)       -0.043   174.999    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[16]
  -------------------------------------------------------------------
                         required time                        174.999    
                         arrival time                        -174.956    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.558ns  (logic 0.456ns (17.826%)  route 2.102ns (82.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 175.395 - 170.000 ) 
    Source Clock Delay      (SCD):    5.713ns = ( 172.379 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.658   172.379    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X53Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y157        FDRE (Prop_fdre_C_Q)         0.456   172.835 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[2]/Q
                         net (fo=1, routed)           2.102   174.937    tangerineSOCInst/usbHostInst/key3[2]
    SLICE_X53Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.539   175.395    tangerineSOCInst/usbHostInst/clk100
    SLICE_X53Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[18]/C
                         clock pessimism              0.071   175.466    
                         clock uncertainty           -0.424   175.042    
    SLICE_X53Y158        FDRE (Setup_fdre_C_D)       -0.061   174.981    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[18]
  -------------------------------------------------------------------
                         required time                        174.981    
                         arrival time                        -174.937    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.565ns  (logic 0.456ns (17.778%)  route 2.109ns (82.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 175.396 - 170.000 ) 
    Source Clock Delay      (SCD):    5.714ns = ( 172.380 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.659   172.380    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X53Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y156        FDRE (Prop_fdre_C_Q)         0.456   172.836 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[3]/Q
                         net (fo=1, routed)           2.109   174.945    tangerineSOCInst/usbHostInst/key_modifiers[3]
    SLICE_X52Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.540   175.396    tangerineSOCInst/usbHostInst/clk100
    SLICE_X52Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[27]/C
                         clock pessimism              0.071   175.467    
                         clock uncertainty           -0.424   175.043    
    SLICE_X52Y156        FDRE (Setup_fdre_C_D)       -0.045   174.998    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[27]
  -------------------------------------------------------------------
                         required time                        174.998    
                         arrival time                        -174.945    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.588ns  (logic 0.456ns (17.621%)  route 2.132ns (82.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 175.396 - 170.000 ) 
    Source Clock Delay      (SCD):    5.713ns = ( 172.379 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.658   172.379    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X54Y153        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y153        FDRE (Prop_fdre_C_Q)         0.456   172.835 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[1]/Q
                         net (fo=1, routed)           2.132   174.967    tangerineSOCInst/usbHostInst/key2[1]
    SLICE_X52Y153        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.540   175.396    tangerineSOCInst/usbHostInst/clk100
    SLICE_X52Y153        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[9]/C
                         clock pessimism              0.071   175.467    
                         clock uncertainty           -0.424   175.043    
    SLICE_X52Y153        FDRE (Setup_fdre_C_D)       -0.016   175.027    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[9]
  -------------------------------------------------------------------
                         required time                        175.027    
                         arrival time                        -174.967    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.574ns  (logic 0.456ns (17.718%)  route 2.118ns (82.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 175.396 - 170.000 ) 
    Source Clock Delay      (SCD):    5.713ns = ( 172.379 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.658   172.379    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X54Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y156        FDRE (Prop_fdre_C_Q)         0.456   172.835 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[2]/Q
                         net (fo=1, routed)           2.118   174.953    tangerineSOCInst/usbHostInst/key1[2]
    SLICE_X52Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.540   175.396    tangerineSOCInst/usbHostInst/clk100
    SLICE_X52Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[2]/C
                         clock pessimism              0.071   175.467    
                         clock uncertainty           -0.424   175.043    
    SLICE_X52Y156        FDRE (Setup_fdre_C_D)       -0.028   175.015    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[2]
  -------------------------------------------------------------------
                         required time                        175.015    
                         arrival time                        -174.953    
  -------------------------------------------------------------------
                         slack                                  0.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.186ns (19.819%)  route 0.752ns (80.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.584     1.722    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X61Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y149        FDRE (Prop_fdre_C_Q)         0.141     1.863 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/Q
                         net (fo=2, routed)           0.752     2.616    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/usbH0ReportPulse
    SLICE_X60Y149        LUT4 (Prop_lut4_I2_O)        0.045     2.661 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/fifoHidKeyboardSyncState_inv_i_1/O
                         net (fo=1, routed)           0.000     2.661    tangerineSOCInst/usbHostInst/usb_hid_host0Inst_n_4
    SLICE_X60Y149        FDSE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.855     2.252    tangerineSOCInst/usbHostInst/clk100
    SLICE_X60Y149        FDSE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv/C
                         clock pessimism             -0.188     2.064    
                         clock uncertainty            0.424     2.487    
    SLICE_X60Y149        FDSE (Hold_fdse_C_D)         0.120     2.607    tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.141ns (15.731%)  route 0.755ns (84.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.582     1.720    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X55Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y157        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[0]/Q
                         net (fo=1, routed)           0.755     2.617    tangerineSOCInst/usbHostInst/key2[0]
    SLICE_X54Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.852     2.250    tangerineSOCInst/usbHostInst/clk100
    SLICE_X54Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[8]/C
                         clock pessimism             -0.188     2.062    
                         clock uncertainty            0.424     2.485    
    SLICE_X54Y158        FDRE (Hold_fdre_C_D)         0.072     2.557    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.141ns (15.775%)  route 0.753ns (84.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.584     1.722    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X54Y152        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y152        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[4]/Q
                         net (fo=1, routed)           0.753     2.616    tangerineSOCInst/usbHostInst/key_modifiers[4]
    SLICE_X52Y153        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.853     2.251    tangerineSOCInst/usbHostInst/clk100
    SLICE_X52Y153        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[28]/C
                         clock pessimism             -0.188     2.063    
                         clock uncertainty            0.424     2.486    
    SLICE_X52Y153        FDRE (Hold_fdre_C_D)         0.063     2.549    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.128ns (14.676%)  route 0.744ns (85.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.583     1.721    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X53Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y157        FDRE (Prop_fdre_C_Q)         0.128     1.849 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[7]/Q
                         net (fo=1, routed)           0.744     2.594    tangerineSOCInst/usbHostInst/key3[7]
    SLICE_X52Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.852     2.250    tangerineSOCInst/usbHostInst/clk100
    SLICE_X52Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[23]/C
                         clock pessimism             -0.188     2.062    
                         clock uncertainty            0.424     2.485    
    SLICE_X52Y157        FDRE (Hold_fdre_C_D)         0.010     2.495    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.141ns (15.174%)  route 0.788ns (84.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.583     1.721    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X54Y154        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y154        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[3]/Q
                         net (fo=1, routed)           0.788     2.651    tangerineSOCInst/usbHostInst/key1[3]
    SLICE_X52Y154        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.853     2.251    tangerineSOCInst/usbHostInst/clk100
    SLICE_X52Y154        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[3]/C
                         clock pessimism             -0.188     2.063    
                         clock uncertainty            0.424     2.486    
    SLICE_X52Y154        FDRE (Hold_fdre_C_D)         0.059     2.545    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.141ns (14.894%)  route 0.806ns (85.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.582     1.720    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X54Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y157        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[6]/Q
                         net (fo=1, routed)           0.806     2.667    tangerineSOCInst/usbHostInst/key2[6]
    SLICE_X54Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.852     2.250    tangerineSOCInst/usbHostInst/clk100
    SLICE_X54Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[14]/C
                         clock pessimism             -0.188     2.062    
                         clock uncertainty            0.424     2.485    
    SLICE_X54Y158        FDRE (Hold_fdre_C_D)         0.070     2.555    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.128ns (14.403%)  route 0.761ns (85.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.583     1.721    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X53Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y157        FDRE (Prop_fdre_C_Q)         0.128     1.849 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[6]/Q
                         net (fo=1, routed)           0.761     2.610    tangerineSOCInst/usbHostInst/key3[6]
    SLICE_X52Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.852     2.250    tangerineSOCInst/usbHostInst/clk100
    SLICE_X52Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[22]/C
                         clock pessimism             -0.188     2.062    
                         clock uncertainty            0.424     2.485    
    SLICE_X52Y158        FDRE (Hold_fdre_C_D)         0.007     2.492    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.141ns (14.900%)  route 0.805ns (85.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.584     1.722    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X53Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y156        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[2]/Q
                         net (fo=1, routed)           0.805     2.669    tangerineSOCInst/usbHostInst/key_modifiers[2]
    SLICE_X52Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.852     2.250    tangerineSOCInst/usbHostInst/clk100
    SLICE_X52Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[26]/C
                         clock pessimism             -0.188     2.062    
                         clock uncertainty            0.424     2.485    
    SLICE_X52Y158        FDRE (Hold_fdre_C_D)         0.053     2.538    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.538    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.141ns (14.516%)  route 0.830ns (85.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.583     1.721    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X53Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y157        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[0]/Q
                         net (fo=1, routed)           0.830     2.693    tangerineSOCInst/usbHostInst/key3[0]
    SLICE_X52Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.852     2.250    tangerineSOCInst/usbHostInst/clk100
    SLICE_X52Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[16]/C
                         clock pessimism             -0.188     2.062    
                         clock uncertainty            0.424     2.485    
    SLICE_X52Y158        FDRE (Hold_fdre_C_D)         0.076     2.561    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.128ns (14.240%)  route 0.771ns (85.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.584     1.722    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X53Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y156        FDRE (Prop_fdre_C_Q)         0.128     1.850 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[7]/Q
                         net (fo=1, routed)           0.771     2.621    tangerineSOCInst/usbHostInst/key_modifiers[7]
    SLICE_X52Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.853     2.251    tangerineSOCInst/usbHostInst/clk100
    SLICE_X52Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[31]/C
                         clock pessimism             -0.188     2.063    
                         clock uncertainty            0.424     2.486    
    SLICE_X52Y156        FDRE (Hold_fdre_C_D)         0.000     2.486    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 0.580ns (9.541%)  route 5.499ns (90.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.376ns = ( 15.376 - 10.000 ) 
    Source Clock Delay      (SCD):    5.727ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.672     5.727    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y145        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.456     6.183 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          3.670     9.853    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X80Y122        LUT2 (Prop_lut2_I0_O)        0.124     9.977 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.829    11.806    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X87Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.519    15.376    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X87Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[0]/C
                         clock pessimism              0.110    15.486    
                         clock uncertainty           -0.225    15.261    
    SLICE_X87Y117        FDCE (Setup_fdce_C_CE)      -0.205    15.056    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[0]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -11.806    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 0.580ns (9.541%)  route 5.499ns (90.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.376ns = ( 15.376 - 10.000 ) 
    Source Clock Delay      (SCD):    5.727ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.672     5.727    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y145        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.456     6.183 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          3.670     9.853    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X80Y122        LUT2 (Prop_lut2_I0_O)        0.124     9.977 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.829    11.806    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X87Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.519    15.376    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X87Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[1]/C
                         clock pessimism              0.110    15.486    
                         clock uncertainty           -0.225    15.261    
    SLICE_X87Y117        FDCE (Setup_fdce_C_CE)      -0.205    15.056    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[1]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -11.806    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 0.580ns (9.541%)  route 5.499ns (90.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.376ns = ( 15.376 - 10.000 ) 
    Source Clock Delay      (SCD):    5.727ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.672     5.727    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y145        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.456     6.183 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          3.670     9.853    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X80Y122        LUT2 (Prop_lut2_I0_O)        0.124     9.977 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.829    11.806    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X87Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.519    15.376    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X87Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[2]/C
                         clock pessimism              0.110    15.486    
                         clock uncertainty           -0.225    15.261    
    SLICE_X87Y117        FDCE (Setup_fdce_C_CE)      -0.205    15.056    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[2]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -11.806    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 0.580ns (9.541%)  route 5.499ns (90.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.376ns = ( 15.376 - 10.000 ) 
    Source Clock Delay      (SCD):    5.727ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.672     5.727    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y145        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.456     6.183 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          3.670     9.853    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X80Y122        LUT2 (Prop_lut2_I0_O)        0.124     9.977 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.829    11.806    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X87Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.519    15.376    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X87Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[3]/C
                         clock pessimism              0.110    15.486    
                         clock uncertainty           -0.225    15.261    
    SLICE_X87Y117        FDCE (Setup_fdce_C_CE)      -0.205    15.056    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[3]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -11.806    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.580ns (10.350%)  route 5.024ns (89.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 15.373 - 10.000 ) 
    Source Clock Delay      (SCD):    5.727ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.672     5.727    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y145        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.456     6.183 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          3.670     9.853    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X80Y122        LUT2 (Prop_lut2_I0_O)        0.124     9.977 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.354    11.331    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X87Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.516    15.373    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X87Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]/C
                         clock pessimism              0.110    15.483    
                         clock uncertainty           -0.225    15.258    
    SLICE_X87Y119        FDCE (Setup_fdce_C_CE)      -0.205    15.053    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -11.331    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.580ns (10.350%)  route 5.024ns (89.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 15.373 - 10.000 ) 
    Source Clock Delay      (SCD):    5.727ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.672     5.727    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y145        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.456     6.183 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          3.670     9.853    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X80Y122        LUT2 (Prop_lut2_I0_O)        0.124     9.977 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.354    11.331    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X87Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.516    15.373    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X87Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[11]/C
                         clock pessimism              0.110    15.483    
                         clock uncertainty           -0.225    15.258    
    SLICE_X87Y119        FDCE (Setup_fdce_C_CE)      -0.205    15.053    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[11]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -11.331    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.580ns (10.350%)  route 5.024ns (89.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 15.373 - 10.000 ) 
    Source Clock Delay      (SCD):    5.727ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.672     5.727    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y145        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.456     6.183 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          3.670     9.853    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X80Y122        LUT2 (Prop_lut2_I0_O)        0.124     9.977 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.354    11.331    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X87Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.516    15.373    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X87Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]/C
                         clock pessimism              0.110    15.483    
                         clock uncertainty           -0.225    15.258    
    SLICE_X87Y119        FDCE (Setup_fdce_C_CE)      -0.205    15.053    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -11.331    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.580ns (10.350%)  route 5.024ns (89.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 15.373 - 10.000 ) 
    Source Clock Delay      (SCD):    5.727ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.672     5.727    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y145        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.456     6.183 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          3.670     9.853    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X80Y122        LUT2 (Prop_lut2_I0_O)        0.124     9.977 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.354    11.331    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X87Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.516    15.373    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X87Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[5]/C
                         clock pessimism              0.110    15.483    
                         clock uncertainty           -0.225    15.258    
    SLICE_X87Y119        FDCE (Setup_fdce_C_CE)      -0.205    15.053    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[5]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -11.331    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.580ns (10.350%)  route 5.024ns (89.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 15.373 - 10.000 ) 
    Source Clock Delay      (SCD):    5.727ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.672     5.727    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y145        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.456     6.183 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          3.670     9.853    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X80Y122        LUT2 (Prop_lut2_I0_O)        0.124     9.977 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.354    11.331    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X87Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.516    15.373    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X87Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[6]/C
                         clock pessimism              0.110    15.483    
                         clock uncertainty           -0.225    15.258    
    SLICE_X87Y119        FDCE (Setup_fdce_C_CE)      -0.205    15.053    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[6]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -11.331    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.580ns (10.350%)  route 5.024ns (89.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 15.373 - 10.000 ) 
    Source Clock Delay      (SCD):    5.727ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.672     5.727    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y145        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.456     6.183 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          3.670     9.853    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X80Y122        LUT2 (Prop_lut2_I0_O)        0.124     9.977 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.354    11.331    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X87Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.516    15.373    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X87Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[7]/C
                         clock pessimism              0.110    15.483    
                         clock uncertainty           -0.225    15.258    
    SLICE_X87Y119        FDCE (Setup_fdce_C_CE)      -0.205    15.053    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[7]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -11.331    
  -------------------------------------------------------------------
                         slack                                  3.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.185ns (22.117%)  route 0.651ns (77.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.615     1.753    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X39Y141        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[1]/Q
                         net (fo=2, routed)           0.651     2.546    tangerineSOCInst/sdramDMAInst/pggDMARequestClkD2[1]
    SLICE_X40Y136        LUT3 (Prop_lut3_I0_O)        0.044     2.590 r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[1]_i_1/O
                         net (fo=1, routed)           0.000     2.590    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[1]_i_1_n_0
    SLICE_X40Y136        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.883     2.280    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X40Y136        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]/C
                         clock pessimism             -0.206     2.074    
                         clock uncertainty            0.225     2.299    
    SLICE_X40Y136        FDCE (Hold_fdce_C_D)         0.131     2.430    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.186ns (18.954%)  route 0.795ns (81.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.584     1.722    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X45Y139        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y139        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[0]/Q
                         net (fo=2, routed)           0.795     2.659    tangerineSOCInst/sdramDMAInst/pggDMARequestClkD2[0]
    SLICE_X40Y136        LUT3 (Prop_lut3_I0_O)        0.045     2.704 r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[0]_i_1/O
                         net (fo=1, routed)           0.000     2.704    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[0]_i_1_n_0
    SLICE_X40Y136        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.883     2.280    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X40Y136        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]/C
                         clock pessimism             -0.206     2.074    
                         clock uncertainty            0.225     2.299    
    SLICE_X40Y136        FDCE (Hold_fdce_C_D)         0.120     2.419    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.231ns (18.478%)  route 1.019ns (81.522%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.586     1.724    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y145        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.141     1.865 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          0.771     2.636    tangerineSOCInst/nekoRvInst/pgVSync
    SLICE_X61Y109        LUT6 (Prop_lut6_I0_O)        0.045     2.681 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[0]_i_3/O
                         net (fo=1, routed)           0.248     2.929    tangerineSOCInst/nekoRvInst/registersDoutForCPU[0]_i_3_n_0
    SLICE_X61Y106        LUT6 (Prop_lut6_I5_O)        0.045     2.974 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[0]_i_1/O
                         net (fo=1, routed)           0.000     2.974    tangerineSOCInst/p_1_in[0]
    SLICE_X61Y106        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.854     2.251    tangerineSOCInst/clk100
    SLICE_X61Y106        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[0]/C
                         clock pessimism             -0.206     2.045    
                         clock uncertainty            0.225     2.270    
    SLICE_X61Y106        FDRE (Hold_fdre_C_D)         0.091     2.361    tangerineSOCInst/registersDoutForCPU_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerPgPrvVSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.186ns (14.650%)  route 1.084ns (85.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.586     1.724    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y145        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.141     1.865 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          1.084     2.949    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X63Y110        LUT3 (Prop_lut3_I2_O)        0.045     2.994 r  tangerineSOCInst/pixelGenInst/frameTimerPgPrvVSync_i_1/O
                         net (fo=1, routed)           0.000     2.994    tangerineSOCInst/pixelGenInst_n_0
    SLICE_X63Y110        FDRE                                         r  tangerineSOCInst/frameTimerPgPrvVSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.850     2.247    tangerineSOCInst/clk100
    SLICE_X63Y110        FDRE                                         r  tangerineSOCInst/frameTimerPgPrvVSync_reg/C
                         clock pessimism             -0.206     2.041    
                         clock uncertainty            0.225     2.266    
    SLICE_X63Y110        FDRE (Hold_fdre_C_D)         0.091     2.357    tangerineSOCInst/frameTimerPgPrvVSync_reg
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.185ns (13.156%)  route 1.221ns (86.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.586     1.724    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y145        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.141     1.865 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          1.084     2.949    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X63Y110        LUT2 (Prop_lut2_I0_O)        0.044     2.993 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.138     3.130    tangerineSOCInst/frameTimerValue0
    SLICE_X65Y110        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.849     2.246    tangerineSOCInst/clk100
    SLICE_X65Y110        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[20]/C
                         clock pessimism             -0.206     2.040    
                         clock uncertainty            0.225     2.265    
    SLICE_X65Y110        FDRE (Hold_fdre_C_CE)       -0.101     2.164    tangerineSOCInst/frameTimerValue_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.185ns (13.156%)  route 1.221ns (86.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.586     1.724    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y145        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.141     1.865 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          1.084     2.949    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X63Y110        LUT2 (Prop_lut2_I0_O)        0.044     2.993 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.138     3.130    tangerineSOCInst/frameTimerValue0
    SLICE_X65Y110        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.849     2.246    tangerineSOCInst/clk100
    SLICE_X65Y110        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[21]/C
                         clock pessimism             -0.206     2.040    
                         clock uncertainty            0.225     2.265    
    SLICE_X65Y110        FDRE (Hold_fdre_C_CE)       -0.101     2.164    tangerineSOCInst/frameTimerValue_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.185ns (13.156%)  route 1.221ns (86.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.586     1.724    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y145        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.141     1.865 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          1.084     2.949    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X63Y110        LUT2 (Prop_lut2_I0_O)        0.044     2.993 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.138     3.130    tangerineSOCInst/frameTimerValue0
    SLICE_X65Y110        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.849     2.246    tangerineSOCInst/clk100
    SLICE_X65Y110        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[22]/C
                         clock pessimism             -0.206     2.040    
                         clock uncertainty            0.225     2.265    
    SLICE_X65Y110        FDRE (Hold_fdre_C_CE)       -0.101     2.164    tangerineSOCInst/frameTimerValue_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.185ns (13.156%)  route 1.221ns (86.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.586     1.724    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y145        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.141     1.865 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          1.084     2.949    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X63Y110        LUT2 (Prop_lut2_I0_O)        0.044     2.993 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.138     3.130    tangerineSOCInst/frameTimerValue0
    SLICE_X65Y110        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.849     2.246    tangerineSOCInst/clk100
    SLICE_X65Y110        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[23]/C
                         clock pessimism             -0.206     2.040    
                         clock uncertainty            0.225     2.265    
    SLICE_X65Y110        FDRE (Hold_fdre_C_CE)       -0.101     2.164    tangerineSOCInst/frameTimerValue_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.185ns (12.594%)  route 1.284ns (87.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.586     1.724    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y145        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.141     1.865 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          1.084     2.949    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X63Y110        LUT2 (Prop_lut2_I0_O)        0.044     2.993 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.200     3.193    tangerineSOCInst/frameTimerValue0
    SLICE_X65Y109        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.850     2.247    tangerineSOCInst/clk100
    SLICE_X65Y109        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[16]/C
                         clock pessimism             -0.206     2.041    
                         clock uncertainty            0.225     2.266    
    SLICE_X65Y109        FDRE (Hold_fdre_C_CE)       -0.101     2.165    tangerineSOCInst/frameTimerValue_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.185ns (12.594%)  route 1.284ns (87.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.586     1.724    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y145        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.141     1.865 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          1.084     2.949    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X63Y110        LUT2 (Prop_lut2_I0_O)        0.044     2.993 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.200     3.193    tangerineSOCInst/frameTimerValue0
    SLICE_X65Y109        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.850     2.247    tangerineSOCInst/clk100
    SLICE_X65Y109        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[17]/C
                         clock pessimism             -0.206     2.041    
                         clock uncertainty            0.225     2.266    
    SLICE_X65Y109        FDRE (Hold_fdre_C_CE)       -0.101     2.165    tangerineSOCInst/frameTimerValue_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  1.028    





---------------------------------------------------------------------------------------------------
From Clock:  clk50_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[7]_i_1_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 1.730ns (18.788%)  route 7.478ns (81.212%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.658     5.713    tangerineSOCInst/SPIInst/clk50
    SLICE_X93Y118        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDRE (Prop_fdre_C_Q)         0.419     6.132 r  tangerineSOCInst/SPIInst/dout_reg[21]/Q
                         net (fo=1, routed)           0.945     7.077    tangerineSOCInst/nekoRvInst/spiDoutForCPU[8]
    SLICE_X81Y122        LUT6 (Prop_lut6_I3_O)        0.299     7.376 r  tangerineSOCInst/nekoRvInst/jtImm[18]_i_5/O
                         net (fo=4, routed)           1.794     9.170    tangerineSOCInst/nekoRvInst/jtImm[18]_i_5_n_0
    SLICE_X43Y121        LUT4 (Prop_lut4_I1_O)        0.124     9.294 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_3/O
                         net (fo=1, routed)           0.423     9.717    tangerineSOCInst/nekoRvInst/p_0_out[21]
    SLICE_X42Y122        LUT6 (Prop_lut6_I4_O)        0.124     9.841 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_2/O
                         net (fo=2, routed)           1.143    10.984    tangerineSOCInst/nekoRvInst/jtImm[1]_i_2_n_0
    SLICE_X43Y134        LUT5 (Prop_lut5_I0_O)        0.124    11.108 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_1/O
                         net (fo=139, routed)         1.466    12.574    tangerineSOCInst/nekoRvInst/jtImm[1]_i_1_n_0
    SLICE_X51Y130        LUT6 (Prop_lut6_I2_O)        0.124    12.698 r  tangerineSOCInst/nekoRvInst/rs2Val[7]_i_7/O
                         net (fo=1, routed)           0.000    12.698    tangerineSOCInst/nekoRvInst/rs2Val[7]_i_7_n_0
    SLICE_X51Y130        MUXF7 (Prop_muxf7_I1_O)      0.217    12.915 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[7]_i_2/O
                         net (fo=1, routed)           0.801    13.716    tangerineSOCInst/nekoRvInst/rs2Val_reg[7]_i_2_n_0
    SLICE_X51Y129        LUT6 (Prop_lut6_I0_O)        0.299    14.015 r  tangerineSOCInst/nekoRvInst/rs2Val[7]_i_1/O
                         net (fo=7, routed)           0.906    14.921    tangerineSOCInst/nekoRvInst/regs[0]_32[7]
    SLICE_X49Y123        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[7]_i_1_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.536    15.393    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X49Y123        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[7]_i_1_psdsp_2/C
                         clock pessimism              0.110    15.503    
                         clock uncertainty           -0.214    15.288    
    SLICE_X49Y123        FDRE (Setup_fdre_C_D)       -0.047    15.241    tangerineSOCInst/nekoRvInst/rs2Val[7]_i_1_psdsp_2
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[3]_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 1.725ns (18.928%)  route 7.389ns (81.072%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.658     5.713    tangerineSOCInst/SPIInst/clk50
    SLICE_X93Y118        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDRE (Prop_fdre_C_Q)         0.419     6.132 r  tangerineSOCInst/SPIInst/dout_reg[21]/Q
                         net (fo=1, routed)           0.945     7.077    tangerineSOCInst/nekoRvInst/spiDoutForCPU[8]
    SLICE_X81Y122        LUT6 (Prop_lut6_I3_O)        0.299     7.376 r  tangerineSOCInst/nekoRvInst/jtImm[18]_i_5/O
                         net (fo=4, routed)           1.794     9.170    tangerineSOCInst/nekoRvInst/jtImm[18]_i_5_n_0
    SLICE_X43Y121        LUT4 (Prop_lut4_I1_O)        0.124     9.294 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_3/O
                         net (fo=1, routed)           0.423     9.717    tangerineSOCInst/nekoRvInst/p_0_out[21]
    SLICE_X42Y122        LUT6 (Prop_lut6_I4_O)        0.124     9.841 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_2/O
                         net (fo=2, routed)           1.143    10.984    tangerineSOCInst/nekoRvInst/jtImm[1]_i_2_n_0
    SLICE_X43Y134        LUT5 (Prop_lut5_I0_O)        0.124    11.108 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_1/O
                         net (fo=139, routed)         1.254    12.362    tangerineSOCInst/nekoRvInst/jtImm[1]_i_1_n_0
    SLICE_X51Y132        LUT6 (Prop_lut6_I2_O)        0.124    12.486 r  tangerineSOCInst/nekoRvInst/rs2Val[3]_i_6/O
                         net (fo=1, routed)           0.000    12.486    tangerineSOCInst/nekoRvInst/rs2Val[3]_i_6_n_0
    SLICE_X51Y132        MUXF7 (Prop_muxf7_I0_O)      0.212    12.698 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[3]_i_2/O
                         net (fo=1, routed)           0.950    13.647    tangerineSOCInst/nekoRvInst/rs2Val_reg[3]_i_2_n_0
    SLICE_X50Y128        LUT6 (Prop_lut6_I0_O)        0.299    13.946 r  tangerineSOCInst/nekoRvInst/rs2Val[3]_i_1/O
                         net (fo=7, routed)           0.880    14.826    tangerineSOCInst/nekoRvInst/regs[0]_32[3]
    SLICE_X49Y123        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[3]_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.536    15.393    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X49Y123        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[3]_i_1_psdsp_1/C
                         clock pessimism              0.110    15.503    
                         clock uncertainty           -0.214    15.288    
    SLICE_X49Y123        FDRE (Setup_fdre_C_D)       -0.093    15.195    tangerineSOCInst/nekoRvInst/rs2Val[3]_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -14.826    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[0]_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.034ns  (logic 1.730ns (19.150%)  route 7.304ns (80.850%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.658     5.713    tangerineSOCInst/SPIInst/clk50
    SLICE_X93Y118        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDRE (Prop_fdre_C_Q)         0.419     6.132 r  tangerineSOCInst/SPIInst/dout_reg[21]/Q
                         net (fo=1, routed)           0.945     7.077    tangerineSOCInst/nekoRvInst/spiDoutForCPU[8]
    SLICE_X81Y122        LUT6 (Prop_lut6_I3_O)        0.299     7.376 r  tangerineSOCInst/nekoRvInst/jtImm[18]_i_5/O
                         net (fo=4, routed)           1.794     9.170    tangerineSOCInst/nekoRvInst/jtImm[18]_i_5_n_0
    SLICE_X43Y121        LUT4 (Prop_lut4_I1_O)        0.124     9.294 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_3/O
                         net (fo=1, routed)           0.423     9.717    tangerineSOCInst/nekoRvInst/p_0_out[21]
    SLICE_X42Y122        LUT6 (Prop_lut6_I4_O)        0.124     9.841 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_2/O
                         net (fo=2, routed)           1.143    10.984    tangerineSOCInst/nekoRvInst/jtImm[1]_i_2_n_0
    SLICE_X43Y134        LUT5 (Prop_lut5_I0_O)        0.124    11.108 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_1/O
                         net (fo=139, routed)         1.552    12.660    tangerineSOCInst/nekoRvInst/jtImm[1]_i_1_n_0
    SLICE_X49Y125        LUT6 (Prop_lut6_I2_O)        0.124    12.784 r  tangerineSOCInst/nekoRvInst/rs2Val[0]_i_7/O
                         net (fo=1, routed)           0.000    12.784    tangerineSOCInst/nekoRvInst/rs2Val[0]_i_7_n_0
    SLICE_X49Y125        MUXF7 (Prop_muxf7_I1_O)      0.217    13.001 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[0]_i_2/O
                         net (fo=1, routed)           0.693    13.694    tangerineSOCInst/nekoRvInst/rs2Val_reg[0]_i_2_n_0
    SLICE_X49Y125        LUT6 (Prop_lut6_I0_O)        0.299    13.993 r  tangerineSOCInst/nekoRvInst/rs2Val[0]_i_1/O
                         net (fo=7, routed)           0.754    14.747    tangerineSOCInst/nekoRvInst/regs[0]_32[0]
    SLICE_X49Y118        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[0]_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.541    15.398    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X49Y118        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[0]_i_1_psdsp_1/C
                         clock pessimism              0.110    15.508    
                         clock uncertainty           -0.214    15.293    
    SLICE_X49Y118        FDRE (Setup_fdre_C_D)       -0.092    15.201    tangerineSOCInst/nekoRvInst/rs2Val[0]_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -14.747    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[7]_i_1_psdsp_4/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 1.730ns (19.173%)  route 7.293ns (80.827%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 15.390 - 10.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.658     5.713    tangerineSOCInst/SPIInst/clk50
    SLICE_X93Y118        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDRE (Prop_fdre_C_Q)         0.419     6.132 r  tangerineSOCInst/SPIInst/dout_reg[21]/Q
                         net (fo=1, routed)           0.945     7.077    tangerineSOCInst/nekoRvInst/spiDoutForCPU[8]
    SLICE_X81Y122        LUT6 (Prop_lut6_I3_O)        0.299     7.376 r  tangerineSOCInst/nekoRvInst/jtImm[18]_i_5/O
                         net (fo=4, routed)           1.794     9.170    tangerineSOCInst/nekoRvInst/jtImm[18]_i_5_n_0
    SLICE_X43Y121        LUT4 (Prop_lut4_I1_O)        0.124     9.294 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_3/O
                         net (fo=1, routed)           0.423     9.717    tangerineSOCInst/nekoRvInst/p_0_out[21]
    SLICE_X42Y122        LUT6 (Prop_lut6_I4_O)        0.124     9.841 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_2/O
                         net (fo=2, routed)           1.143    10.984    tangerineSOCInst/nekoRvInst/jtImm[1]_i_2_n_0
    SLICE_X43Y134        LUT5 (Prop_lut5_I0_O)        0.124    11.108 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_1/O
                         net (fo=139, routed)         1.466    12.574    tangerineSOCInst/nekoRvInst/jtImm[1]_i_1_n_0
    SLICE_X51Y130        LUT6 (Prop_lut6_I2_O)        0.124    12.698 r  tangerineSOCInst/nekoRvInst/rs2Val[7]_i_7/O
                         net (fo=1, routed)           0.000    12.698    tangerineSOCInst/nekoRvInst/rs2Val[7]_i_7_n_0
    SLICE_X51Y130        MUXF7 (Prop_muxf7_I1_O)      0.217    12.915 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[7]_i_2/O
                         net (fo=1, routed)           0.801    13.716    tangerineSOCInst/nekoRvInst/rs2Val_reg[7]_i_2_n_0
    SLICE_X51Y129        LUT6 (Prop_lut6_I0_O)        0.299    14.015 r  tangerineSOCInst/nekoRvInst/rs2Val[7]_i_1/O
                         net (fo=7, routed)           0.721    14.736    tangerineSOCInst/nekoRvInst/regs[0]_32[7]
    SLICE_X51Y124        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[7]_i_1_psdsp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.533    15.390    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X51Y124        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[7]_i_1_psdsp_4/C
                         clock pessimism              0.110    15.500    
                         clock uncertainty           -0.214    15.285    
    SLICE_X51Y124        FDRE (Setup_fdre_C_D)       -0.092    15.193    tangerineSOCInst/nekoRvInst/rs2Val[7]_i_1_psdsp_4
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -14.736    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[0]_i_1_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 1.730ns (19.176%)  route 7.292ns (80.824%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 15.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.658     5.713    tangerineSOCInst/SPIInst/clk50
    SLICE_X93Y118        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDRE (Prop_fdre_C_Q)         0.419     6.132 r  tangerineSOCInst/SPIInst/dout_reg[21]/Q
                         net (fo=1, routed)           0.945     7.077    tangerineSOCInst/nekoRvInst/spiDoutForCPU[8]
    SLICE_X81Y122        LUT6 (Prop_lut6_I3_O)        0.299     7.376 r  tangerineSOCInst/nekoRvInst/jtImm[18]_i_5/O
                         net (fo=4, routed)           1.794     9.170    tangerineSOCInst/nekoRvInst/jtImm[18]_i_5_n_0
    SLICE_X43Y121        LUT4 (Prop_lut4_I1_O)        0.124     9.294 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_3/O
                         net (fo=1, routed)           0.423     9.717    tangerineSOCInst/nekoRvInst/p_0_out[21]
    SLICE_X42Y122        LUT6 (Prop_lut6_I4_O)        0.124     9.841 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_2/O
                         net (fo=2, routed)           1.143    10.984    tangerineSOCInst/nekoRvInst/jtImm[1]_i_2_n_0
    SLICE_X43Y134        LUT5 (Prop_lut5_I0_O)        0.124    11.108 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_1/O
                         net (fo=139, routed)         1.552    12.660    tangerineSOCInst/nekoRvInst/jtImm[1]_i_1_n_0
    SLICE_X49Y125        LUT6 (Prop_lut6_I2_O)        0.124    12.784 r  tangerineSOCInst/nekoRvInst/rs2Val[0]_i_7/O
                         net (fo=1, routed)           0.000    12.784    tangerineSOCInst/nekoRvInst/rs2Val[0]_i_7_n_0
    SLICE_X49Y125        MUXF7 (Prop_muxf7_I1_O)      0.217    13.001 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[0]_i_2/O
                         net (fo=1, routed)           0.693    13.694    tangerineSOCInst/nekoRvInst/rs2Val_reg[0]_i_2_n_0
    SLICE_X49Y125        LUT6 (Prop_lut6_I0_O)        0.299    13.993 r  tangerineSOCInst/nekoRvInst/rs2Val[0]_i_1/O
                         net (fo=7, routed)           0.742    14.735    tangerineSOCInst/nekoRvInst/regs[0]_32[0]
    SLICE_X49Y121        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[0]_i_1_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.539    15.396    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X49Y121        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[0]_i_1_psdsp_2/C
                         clock pessimism              0.110    15.506    
                         clock uncertainty           -0.214    15.291    
    SLICE_X49Y121        FDRE (Setup_fdre_C_D)       -0.081    15.210    tangerineSOCInst/nekoRvInst/rs2Val[0]_i_1_psdsp_2
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                         -14.735    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[3]_i_1_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 1.725ns (19.155%)  route 7.280ns (80.845%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.394ns = ( 15.394 - 10.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.658     5.713    tangerineSOCInst/SPIInst/clk50
    SLICE_X93Y118        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDRE (Prop_fdre_C_Q)         0.419     6.132 r  tangerineSOCInst/SPIInst/dout_reg[21]/Q
                         net (fo=1, routed)           0.945     7.077    tangerineSOCInst/nekoRvInst/spiDoutForCPU[8]
    SLICE_X81Y122        LUT6 (Prop_lut6_I3_O)        0.299     7.376 r  tangerineSOCInst/nekoRvInst/jtImm[18]_i_5/O
                         net (fo=4, routed)           1.794     9.170    tangerineSOCInst/nekoRvInst/jtImm[18]_i_5_n_0
    SLICE_X43Y121        LUT4 (Prop_lut4_I1_O)        0.124     9.294 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_3/O
                         net (fo=1, routed)           0.423     9.717    tangerineSOCInst/nekoRvInst/p_0_out[21]
    SLICE_X42Y122        LUT6 (Prop_lut6_I4_O)        0.124     9.841 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_2/O
                         net (fo=2, routed)           1.143    10.984    tangerineSOCInst/nekoRvInst/jtImm[1]_i_2_n_0
    SLICE_X43Y134        LUT5 (Prop_lut5_I0_O)        0.124    11.108 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_1/O
                         net (fo=139, routed)         1.254    12.362    tangerineSOCInst/nekoRvInst/jtImm[1]_i_1_n_0
    SLICE_X51Y132        LUT6 (Prop_lut6_I2_O)        0.124    12.486 r  tangerineSOCInst/nekoRvInst/rs2Val[3]_i_6/O
                         net (fo=1, routed)           0.000    12.486    tangerineSOCInst/nekoRvInst/rs2Val[3]_i_6_n_0
    SLICE_X51Y132        MUXF7 (Prop_muxf7_I0_O)      0.212    12.698 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[3]_i_2/O
                         net (fo=1, routed)           0.950    13.647    tangerineSOCInst/nekoRvInst/rs2Val_reg[3]_i_2_n_0
    SLICE_X50Y128        LUT6 (Prop_lut6_I0_O)        0.299    13.946 r  tangerineSOCInst/nekoRvInst/rs2Val[3]_i_1/O
                         net (fo=7, routed)           0.772    14.718    tangerineSOCInst/nekoRvInst/regs[0]_32[3]
    SLICE_X49Y122        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[3]_i_1_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.537    15.394    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X49Y122        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[3]_i_1_psdsp_2/C
                         clock pessimism              0.110    15.504    
                         clock uncertainty           -0.214    15.289    
    SLICE_X49Y122        FDRE (Setup_fdre_C_D)       -0.092    15.197    tangerineSOCInst/nekoRvInst/rs2Val[3]_i_1_psdsp_2
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -14.718    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[6]_i_1_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 1.730ns (19.270%)  route 7.248ns (80.730%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.658     5.713    tangerineSOCInst/SPIInst/clk50
    SLICE_X93Y118        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDRE (Prop_fdre_C_Q)         0.419     6.132 r  tangerineSOCInst/SPIInst/dout_reg[21]/Q
                         net (fo=1, routed)           0.945     7.077    tangerineSOCInst/nekoRvInst/spiDoutForCPU[8]
    SLICE_X81Y122        LUT6 (Prop_lut6_I3_O)        0.299     7.376 r  tangerineSOCInst/nekoRvInst/jtImm[18]_i_5/O
                         net (fo=4, routed)           1.794     9.170    tangerineSOCInst/nekoRvInst/jtImm[18]_i_5_n_0
    SLICE_X43Y121        LUT4 (Prop_lut4_I1_O)        0.124     9.294 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_3/O
                         net (fo=1, routed)           0.423     9.717    tangerineSOCInst/nekoRvInst/p_0_out[21]
    SLICE_X42Y122        LUT6 (Prop_lut6_I4_O)        0.124     9.841 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_2/O
                         net (fo=2, routed)           1.143    10.984    tangerineSOCInst/nekoRvInst/jtImm[1]_i_2_n_0
    SLICE_X43Y134        LUT5 (Prop_lut5_I0_O)        0.124    11.108 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_1/O
                         net (fo=139, routed)         1.258    12.366    tangerineSOCInst/nekoRvInst/jtImm[1]_i_1_n_0
    SLICE_X55Y127        LUT6 (Prop_lut6_I2_O)        0.124    12.490 r  tangerineSOCInst/nekoRvInst/rs2Val[6]_i_13/O
                         net (fo=1, routed)           0.000    12.490    tangerineSOCInst/nekoRvInst/rs2Val[6]_i_13_n_0
    SLICE_X55Y127        MUXF7 (Prop_muxf7_I1_O)      0.217    12.707 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[6]_i_5/O
                         net (fo=1, routed)           0.856    13.563    tangerineSOCInst/nekoRvInst/rs2Val_reg[6]_i_5_n_0
    SLICE_X52Y124        LUT6 (Prop_lut6_I5_O)        0.299    13.862 r  tangerineSOCInst/nekoRvInst/rs2Val[6]_i_1/O
                         net (fo=7, routed)           0.828    14.691    tangerineSOCInst/nekoRvInst/regs[0]_32[6]
    SLICE_X50Y127        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[6]_i_1_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.536    15.393    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X50Y127        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[6]_i_1_psdsp_2/C
                         clock pessimism              0.110    15.503    
                         clock uncertainty           -0.214    15.288    
    SLICE_X50Y127        FDRE (Setup_fdre_C_D)       -0.069    15.219    tangerineSOCInst/nekoRvInst/rs2Val[6]_i_1_psdsp_2
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -14.691    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[6]_i_1_psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 1.730ns (19.270%)  route 7.248ns (80.730%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.658     5.713    tangerineSOCInst/SPIInst/clk50
    SLICE_X93Y118        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDRE (Prop_fdre_C_Q)         0.419     6.132 r  tangerineSOCInst/SPIInst/dout_reg[21]/Q
                         net (fo=1, routed)           0.945     7.077    tangerineSOCInst/nekoRvInst/spiDoutForCPU[8]
    SLICE_X81Y122        LUT6 (Prop_lut6_I3_O)        0.299     7.376 r  tangerineSOCInst/nekoRvInst/jtImm[18]_i_5/O
                         net (fo=4, routed)           1.794     9.170    tangerineSOCInst/nekoRvInst/jtImm[18]_i_5_n_0
    SLICE_X43Y121        LUT4 (Prop_lut4_I1_O)        0.124     9.294 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_3/O
                         net (fo=1, routed)           0.423     9.717    tangerineSOCInst/nekoRvInst/p_0_out[21]
    SLICE_X42Y122        LUT6 (Prop_lut6_I4_O)        0.124     9.841 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_2/O
                         net (fo=2, routed)           1.143    10.984    tangerineSOCInst/nekoRvInst/jtImm[1]_i_2_n_0
    SLICE_X43Y134        LUT5 (Prop_lut5_I0_O)        0.124    11.108 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_1/O
                         net (fo=139, routed)         1.258    12.366    tangerineSOCInst/nekoRvInst/jtImm[1]_i_1_n_0
    SLICE_X55Y127        LUT6 (Prop_lut6_I2_O)        0.124    12.490 r  tangerineSOCInst/nekoRvInst/rs2Val[6]_i_13/O
                         net (fo=1, routed)           0.000    12.490    tangerineSOCInst/nekoRvInst/rs2Val[6]_i_13_n_0
    SLICE_X55Y127        MUXF7 (Prop_muxf7_I1_O)      0.217    12.707 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[6]_i_5/O
                         net (fo=1, routed)           0.856    13.563    tangerineSOCInst/nekoRvInst/rs2Val_reg[6]_i_5_n_0
    SLICE_X52Y124        LUT6 (Prop_lut6_I5_O)        0.299    13.862 r  tangerineSOCInst/nekoRvInst/rs2Val[6]_i_1/O
                         net (fo=7, routed)           0.828    14.691    tangerineSOCInst/nekoRvInst/regs[0]_32[6]
    SLICE_X50Y127        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[6]_i_1_psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.536    15.393    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X50Y127        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[6]_i_1_psdsp_5/C
                         clock pessimism              0.110    15.503    
                         clock uncertainty           -0.214    15.288    
    SLICE_X50Y127        FDRE (Setup_fdre_C_D)       -0.057    15.231    tangerineSOCInst/nekoRvInst/rs2Val[6]_i_1_psdsp_5
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -14.691    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[3]_i_1_psdsp_4/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 1.725ns (19.197%)  route 7.261ns (80.803%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.658     5.713    tangerineSOCInst/SPIInst/clk50
    SLICE_X93Y118        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDRE (Prop_fdre_C_Q)         0.419     6.132 r  tangerineSOCInst/SPIInst/dout_reg[21]/Q
                         net (fo=1, routed)           0.945     7.077    tangerineSOCInst/nekoRvInst/spiDoutForCPU[8]
    SLICE_X81Y122        LUT6 (Prop_lut6_I3_O)        0.299     7.376 r  tangerineSOCInst/nekoRvInst/jtImm[18]_i_5/O
                         net (fo=4, routed)           1.794     9.170    tangerineSOCInst/nekoRvInst/jtImm[18]_i_5_n_0
    SLICE_X43Y121        LUT4 (Prop_lut4_I1_O)        0.124     9.294 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_3/O
                         net (fo=1, routed)           0.423     9.717    tangerineSOCInst/nekoRvInst/p_0_out[21]
    SLICE_X42Y122        LUT6 (Prop_lut6_I4_O)        0.124     9.841 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_2/O
                         net (fo=2, routed)           1.143    10.984    tangerineSOCInst/nekoRvInst/jtImm[1]_i_2_n_0
    SLICE_X43Y134        LUT5 (Prop_lut5_I0_O)        0.124    11.108 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_1/O
                         net (fo=139, routed)         1.254    12.362    tangerineSOCInst/nekoRvInst/jtImm[1]_i_1_n_0
    SLICE_X51Y132        LUT6 (Prop_lut6_I2_O)        0.124    12.486 r  tangerineSOCInst/nekoRvInst/rs2Val[3]_i_6/O
                         net (fo=1, routed)           0.000    12.486    tangerineSOCInst/nekoRvInst/rs2Val[3]_i_6_n_0
    SLICE_X51Y132        MUXF7 (Prop_muxf7_I0_O)      0.212    12.698 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[3]_i_2/O
                         net (fo=1, routed)           0.950    13.647    tangerineSOCInst/nekoRvInst/rs2Val_reg[3]_i_2_n_0
    SLICE_X50Y128        LUT6 (Prop_lut6_I0_O)        0.299    13.946 r  tangerineSOCInst/nekoRvInst/rs2Val[3]_i_1/O
                         net (fo=7, routed)           0.752    14.699    tangerineSOCInst/nekoRvInst/regs[0]_32[3]
    SLICE_X49Y123        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[3]_i_1_psdsp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.536    15.393    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X49Y123        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[3]_i_1_psdsp_4/C
                         clock pessimism              0.110    15.503    
                         clock uncertainty           -0.214    15.288    
    SLICE_X49Y123        FDRE (Setup_fdre_C_D)       -0.040    15.248    tangerineSOCInst/nekoRvInst/rs2Val[3]_i_1_psdsp_4
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -14.699    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 1.730ns (19.339%)  route 7.216ns (80.661%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 15.395 - 10.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.658     5.713    tangerineSOCInst/SPIInst/clk50
    SLICE_X93Y118        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDRE (Prop_fdre_C_Q)         0.419     6.132 r  tangerineSOCInst/SPIInst/dout_reg[21]/Q
                         net (fo=1, routed)           0.945     7.077    tangerineSOCInst/nekoRvInst/spiDoutForCPU[8]
    SLICE_X81Y122        LUT6 (Prop_lut6_I3_O)        0.299     7.376 r  tangerineSOCInst/nekoRvInst/jtImm[18]_i_5/O
                         net (fo=4, routed)           1.794     9.170    tangerineSOCInst/nekoRvInst/jtImm[18]_i_5_n_0
    SLICE_X43Y121        LUT4 (Prop_lut4_I1_O)        0.124     9.294 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_3/O
                         net (fo=1, routed)           0.423     9.717    tangerineSOCInst/nekoRvInst/p_0_out[21]
    SLICE_X42Y122        LUT6 (Prop_lut6_I4_O)        0.124     9.841 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_2/O
                         net (fo=2, routed)           1.143    10.984    tangerineSOCInst/nekoRvInst/jtImm[1]_i_2_n_0
    SLICE_X43Y134        LUT5 (Prop_lut5_I0_O)        0.124    11.108 r  tangerineSOCInst/nekoRvInst/jtImm[1]_i_1/O
                         net (fo=139, routed)         1.575    12.682    tangerineSOCInst/nekoRvInst/jtImm[1]_i_1_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I2_O)        0.124    12.806 r  tangerineSOCInst/nekoRvInst/rs2Val[2]_i_11/O
                         net (fo=1, routed)           0.000    12.806    tangerineSOCInst/nekoRvInst/rs2Val[2]_i_11_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.217    13.023 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[2]_i_4/O
                         net (fo=1, routed)           0.587    13.611    tangerineSOCInst/nekoRvInst/rs2Val_reg[2]_i_4_n_0
    SLICE_X49Y125        LUT6 (Prop_lut6_I3_O)        0.299    13.910 r  tangerineSOCInst/nekoRvInst/rs2Val[2]_i_1/O
                         net (fo=7, routed)           0.749    14.659    tangerineSOCInst/nekoRvInst/regs[0]_32[2]
    SLICE_X54Y119        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.538    15.395    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X54Y119        FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val_reg[2]/C
                         clock pessimism              0.110    15.505    
                         clock uncertainty           -0.214    15.290    
    SLICE_X54Y119        FDRE (Setup_fdre_C_D)       -0.061    15.229    tangerineSOCInst/nekoRvInst/rs2Val_reg[2]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -14.659    
  -------------------------------------------------------------------
                         slack                                  0.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.833%)  route 0.594ns (76.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.582     1.720    tangerineSOCInst/clk50
    SLICE_X57Y112        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y112        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/tickTimerCounter_reg[27]/Q
                         net (fo=2, routed)           0.594     2.456    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[27]
    SLICE_X62Y112        LUT6 (Prop_lut6_I1_O)        0.045     2.501 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[27]_i_1/O
                         net (fo=1, routed)           0.000     2.501    tangerineSOCInst/p_1_in[27]
    SLICE_X62Y112        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.848     2.245    tangerineSOCInst/clk100
    SLICE_X62Y112        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[27]/C
                         clock pessimism             -0.206     2.039    
                         clock uncertainty            0.214     2.253    
    SLICE_X62Y112        FDRE (Hold_fdre_C_D)         0.121     2.374    tangerineSOCInst/registersDoutForCPU_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.638%)  route 0.601ns (76.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.583     1.721    tangerineSOCInst/clk50
    SLICE_X57Y111        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y111        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  tangerineSOCInst/tickTimerCounter_reg[22]/Q
                         net (fo=2, routed)           0.601     2.463    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[22]
    SLICE_X60Y110        LUT6 (Prop_lut6_I1_O)        0.045     2.508 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[22]_i_1/O
                         net (fo=1, routed)           0.000     2.508    tangerineSOCInst/p_1_in[22]
    SLICE_X60Y110        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.852     2.249    tangerineSOCInst/clk100
    SLICE_X60Y110        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[22]/C
                         clock pessimism             -0.206     2.043    
                         clock uncertainty            0.214     2.257    
    SLICE_X60Y110        FDRE (Hold_fdre_C_D)         0.121     2.378    tangerineSOCInst/registersDoutForCPU_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.186ns (23.673%)  route 0.600ns (76.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.581     1.719    tangerineSOCInst/clk50
    SLICE_X57Y113        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  tangerineSOCInst/tickTimerCounter_reg[30]/Q
                         net (fo=2, routed)           0.600     2.460    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[30]
    SLICE_X62Y112        LUT6 (Prop_lut6_I1_O)        0.045     2.505 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[30]_i_1/O
                         net (fo=1, routed)           0.000     2.505    tangerineSOCInst/p_1_in[30]
    SLICE_X62Y112        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.848     2.245    tangerineSOCInst/clk100
    SLICE_X62Y112        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[30]/C
                         clock pessimism             -0.206     2.039    
                         clock uncertainty            0.214     2.253    
    SLICE_X62Y112        FDRE (Hold_fdre_C_D)         0.121     2.374    tangerineSOCInst/registersDoutForCPU_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.738%)  route 0.598ns (76.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.582     1.720    tangerineSOCInst/clk50
    SLICE_X57Y112        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y112        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/tickTimerCounter_reg[25]/Q
                         net (fo=2, routed)           0.598     2.459    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[25]
    SLICE_X66Y112        LUT6 (Prop_lut6_I1_O)        0.045     2.504 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[25]_i_1/O
                         net (fo=1, routed)           0.000     2.504    tangerineSOCInst/p_1_in[25]
    SLICE_X66Y112        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.845     2.242    tangerineSOCInst/clk100
    SLICE_X66Y112        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[25]/C
                         clock pessimism             -0.206     2.036    
                         clock uncertainty            0.214     2.250    
    SLICE_X66Y112        FDRE (Hold_fdre_C_D)         0.120     2.370    tangerineSOCInst/registersDoutForCPU_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.153%)  route 0.584ns (75.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.585     1.723    tangerineSOCInst/clk50
    SLICE_X57Y106        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  tangerineSOCInst/tickTimerCounter_reg[0]/Q
                         net (fo=2, routed)           0.584     2.448    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[0]
    SLICE_X61Y106        LUT6 (Prop_lut6_I3_O)        0.045     2.493 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[0]_i_1/O
                         net (fo=1, routed)           0.000     2.493    tangerineSOCInst/p_1_in[0]
    SLICE_X61Y106        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.854     2.251    tangerineSOCInst/clk100
    SLICE_X61Y106        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[0]/C
                         clock pessimism             -0.206     2.045    
                         clock uncertainty            0.214     2.259    
    SLICE_X61Y106        FDRE (Hold_fdre_C_D)         0.091     2.350    tangerineSOCInst/registersDoutForCPU_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.251%)  route 0.614ns (76.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.583     1.721    tangerineSOCInst/clk50
    SLICE_X57Y110        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  tangerineSOCInst/tickTimerCounter_reg[18]/Q
                         net (fo=2, routed)           0.614     2.476    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[18]
    SLICE_X62Y110        LUT4 (Prop_lut4_I3_O)        0.045     2.521 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[18]_i_1/O
                         net (fo=1, routed)           0.000     2.521    tangerineSOCInst/p_1_in[18]
    SLICE_X62Y110        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.850     2.247    tangerineSOCInst/clk100
    SLICE_X62Y110        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[18]/C
                         clock pessimism             -0.206     2.041    
                         clock uncertainty            0.214     2.255    
    SLICE_X62Y110        FDRE (Hold_fdre_C_D)         0.121     2.376    tangerineSOCInst/registersDoutForCPU_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.121%)  route 0.618ns (76.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.583     1.721    tangerineSOCInst/clk50
    SLICE_X57Y110        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  tangerineSOCInst/tickTimerCounter_reg[19]/Q
                         net (fo=2, routed)           0.618     2.481    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[19]
    SLICE_X62Y110        LUT6 (Prop_lut6_I1_O)        0.045     2.526 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[19]_i_1/O
                         net (fo=1, routed)           0.000     2.526    tangerineSOCInst/p_1_in[19]
    SLICE_X62Y110        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.850     2.247    tangerineSOCInst/clk100
    SLICE_X62Y110        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[19]/C
                         clock pessimism             -0.206     2.041    
                         clock uncertainty            0.214     2.255    
    SLICE_X62Y110        FDRE (Hold_fdre_C_D)         0.120     2.375    tangerineSOCInst/registersDoutForCPU_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.038%)  route 0.588ns (75.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.581     1.719    tangerineSOCInst/clk50
    SLICE_X57Y113        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  tangerineSOCInst/tickTimerCounter_reg[28]/Q
                         net (fo=2, routed)           0.588     2.448    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[28]
    SLICE_X65Y113        LUT6 (Prop_lut6_I1_O)        0.045     2.493 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[28]_i_1/O
                         net (fo=1, routed)           0.000     2.493    tangerineSOCInst/p_1_in[28]
    SLICE_X65Y113        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.846     2.243    tangerineSOCInst/clk100
    SLICE_X65Y113        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[28]/C
                         clock pessimism             -0.206     2.037    
                         clock uncertainty            0.214     2.251    
    SLICE_X65Y113        FDRE (Hold_fdre_C_D)         0.091     2.342    tangerineSOCInst/registersDoutForCPU_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.920%)  route 0.626ns (77.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.583     1.721    tangerineSOCInst/clk50
    SLICE_X57Y111        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y111        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  tangerineSOCInst/tickTimerCounter_reg[20]/Q
                         net (fo=2, routed)           0.626     2.488    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[20]
    SLICE_X62Y112        LUT6 (Prop_lut6_I1_O)        0.045     2.533 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[20]_i_1/O
                         net (fo=1, routed)           0.000     2.533    tangerineSOCInst/p_1_in[20]
    SLICE_X62Y112        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.848     2.245    tangerineSOCInst/clk100
    SLICE_X62Y112        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[20]/C
                         clock pessimism             -0.206     2.039    
                         clock uncertainty            0.214     2.253    
    SLICE_X62Y112        FDRE (Hold_fdre_C_D)         0.120     2.373    tangerineSOCInst/registersDoutForCPU_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.186ns (22.759%)  route 0.631ns (77.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.583     1.721    tangerineSOCInst/clk50
    SLICE_X57Y110        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  tangerineSOCInst/tickTimerCounter_reg[17]/Q
                         net (fo=2, routed)           0.631     2.494    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[17]
    SLICE_X60Y110        LUT6 (Prop_lut6_I1_O)        0.045     2.539 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[17]_i_1/O
                         net (fo=1, routed)           0.000     2.539    tangerineSOCInst/p_1_in[17]
    SLICE_X60Y110        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.852     2.249    tangerineSOCInst/clk100
    SLICE_X60Y110        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[17]/C
                         clock pessimism             -0.206     2.043    
                         clock uncertainty            0.214     2.257    
    SLICE_X60Y110        FDRE (Hold_fdre_C_D)         0.121     2.378    tangerineSOCInst/registersDoutForCPU_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk125_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.030ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.779ns (29.772%)  route 1.838ns (70.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 13.408 - 8.000 ) 
    Source Clock Delay      (SCD):    5.727ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.672     5.727    dvidInst/clk25
    SLICE_X44Y143        FDRE                                         r  dvidInst/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y143        FDRE (Prop_fdre_C_Q)         0.478     6.205 r  dvidInst/latched_red_reg[2]/Q
                         net (fo=1, routed)           1.838     8.043    dvidInst/latched_red[2]
    SLICE_X44Y144        LUT3 (Prop_lut3_I2_O)        0.301     8.344 r  dvidInst/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     8.344    dvidInst/shift_red[2]
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.551    13.408    dvidInst/clk125
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[2]/C
                         clock pessimism              0.110    13.518    
                         clock uncertainty           -0.225    13.293    
    SLICE_X44Y144        FDRE (Setup_fdre_C_D)        0.081    13.374    dvidInst/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         13.374    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  5.030    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.808ns (31.937%)  route 1.722ns (68.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 13.408 - 8.000 ) 
    Source Clock Delay      (SCD):    5.727ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.672     5.727    dvidInst/clk25
    SLICE_X44Y143        FDRE                                         r  dvidInst/latched_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y143        FDRE (Prop_fdre_C_Q)         0.478     6.205 r  dvidInst/latched_red_reg[7]/Q
                         net (fo=1, routed)           1.722     7.927    dvidInst/latched_red[7]
    SLICE_X44Y144        LUT3 (Prop_lut3_I2_O)        0.330     8.257 r  dvidInst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     8.257    dvidInst/shift_red[7]
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.551    13.408    dvidInst/clk125
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[7]/C
                         clock pessimism              0.110    13.518    
                         clock uncertainty           -0.225    13.293    
    SLICE_X44Y144        FDRE (Setup_fdre_C_D)        0.118    13.411    dvidInst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         13.411    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.419ns (19.426%)  route 1.738ns (80.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 13.408 - 8.000 ) 
    Source Clock Delay      (SCD):    5.727ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.672     5.727    dvidInst/clk25
    SLICE_X45Y143        FDRE                                         r  dvidInst/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y143        FDRE (Prop_fdre_C_Q)         0.419     6.146 r  dvidInst/latched_red_reg[8]/Q
                         net (fo=1, routed)           1.738     7.884    dvidInst/latched_red[8]
    SLICE_X45Y145        FDRE                                         r  dvidInst/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.551    13.408    dvidInst/clk125
    SLICE_X45Y145        FDRE                                         r  dvidInst/shift_red_reg[8]/C
                         clock pessimism              0.110    13.518    
                         clock uncertainty           -0.225    13.293    
    SLICE_X45Y145        FDRE (Setup_fdre_C_D)       -0.240    13.053    dvidInst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         13.053    
                         arrival time                          -7.884    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.613ns (24.869%)  route 1.852ns (75.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.671     5.726    dvidInst/clk25
    SLICE_X53Y143        FDRE                                         r  dvidInst/latched_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y143        FDRE (Prop_fdre_C_Q)         0.456     6.182 r  dvidInst/latched_green_reg[7]/Q
                         net (fo=1, routed)           1.852     8.034    dvidInst/latched_green[7]
    SLICE_X52Y143        LUT3 (Prop_lut3_I2_O)        0.157     8.191 r  dvidInst/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     8.191    dvidInst/shift_green_1[7]
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.550    13.407    dvidInst/clk125
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[7]/C
                         clock pessimism              0.110    13.517    
                         clock uncertainty           -0.225    13.292    
    SLICE_X52Y143        FDRE (Setup_fdre_C_D)        0.118    13.410    dvidInst/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.803ns (32.616%)  route 1.659ns (67.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 13.408 - 8.000 ) 
    Source Clock Delay      (SCD):    5.727ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.672     5.727    dvidInst/clk25
    SLICE_X44Y143        FDRE                                         r  dvidInst/latched_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y143        FDRE (Prop_fdre_C_Q)         0.478     6.205 r  dvidInst/latched_red_reg[5]/Q
                         net (fo=1, routed)           1.659     7.864    dvidInst/latched_red[5]
    SLICE_X44Y144        LUT3 (Prop_lut3_I2_O)        0.325     8.189 r  dvidInst/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     8.189    dvidInst/shift_red[5]
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.551    13.408    dvidInst/clk125
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[5]/C
                         clock pessimism              0.110    13.518    
                         clock uncertainty           -0.225    13.293    
    SLICE_X44Y144        FDRE (Setup_fdre_C_D)        0.118    13.411    dvidInst/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         13.411    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.668ns (27.321%)  route 1.777ns (72.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.670     5.725    dvidInst/clk25
    SLICE_X52Y142        FDRE                                         r  dvidInst/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y142        FDRE (Prop_fdre_C_Q)         0.518     6.243 r  dvidInst/latched_green_reg[1]/Q
                         net (fo=1, routed)           1.777     8.020    dvidInst/latched_green[1]
    SLICE_X52Y143        LUT3 (Prop_lut3_I2_O)        0.150     8.170 r  dvidInst/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     8.170    dvidInst/shift_green_1[1]
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.550    13.407    dvidInst/clk125
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[1]/C
                         clock pessimism              0.110    13.517    
                         clock uncertainty           -0.225    13.292    
    SLICE_X52Y143        FDRE (Setup_fdre_C_D)        0.118    13.410    dvidInst/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.419ns (20.423%)  route 1.633ns (79.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 13.408 - 8.000 ) 
    Source Clock Delay      (SCD):    5.727ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.672     5.727    dvidInst/clk25
    SLICE_X45Y143        FDRE                                         r  dvidInst/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y143        FDRE (Prop_fdre_C_Q)         0.419     6.146 r  dvidInst/latched_red_reg[9]/Q
                         net (fo=1, routed)           1.633     7.779    dvidInst/latched_red[9]
    SLICE_X45Y145        FDRE                                         r  dvidInst/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.551    13.408    dvidInst/clk125
    SLICE_X45Y145        FDRE                                         r  dvidInst/shift_red_reg[9]/C
                         clock pessimism              0.110    13.518    
                         clock uncertainty           -0.225    13.293    
    SLICE_X45Y145        FDRE (Setup_fdre_C_D)       -0.256    13.037    dvidInst/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         13.037    
                         arrival time                          -7.779    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.580ns (24.448%)  route 1.792ns (75.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 13.408 - 8.000 ) 
    Source Clock Delay      (SCD):    5.727ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.672     5.727    dvidInst/clk25
    SLICE_X45Y143        FDRE                                         r  dvidInst/latched_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y143        FDRE (Prop_fdre_C_Q)         0.456     6.183 r  dvidInst/latched_red_reg[6]/Q
                         net (fo=1, routed)           1.792     7.975    dvidInst/latched_red[6]
    SLICE_X44Y144        LUT3 (Prop_lut3_I2_O)        0.124     8.099 r  dvidInst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     8.099    dvidInst/shift_red[6]
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.551    13.408    dvidInst/clk125
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[6]/C
                         clock pessimism              0.110    13.518    
                         clock uncertainty           -0.225    13.293    
    SLICE_X44Y144        FDRE (Setup_fdre_C_D)        0.079    13.372    dvidInst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         13.372    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.670ns (27.947%)  route 1.727ns (72.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 13.408 - 8.000 ) 
    Source Clock Delay      (SCD):    5.727ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.672     5.727    dvidInst/clk25
    SLICE_X44Y143        FDRE                                         r  dvidInst/latched_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y143        FDRE (Prop_fdre_C_Q)         0.518     6.245 r  dvidInst/latched_red_reg[3]/Q
                         net (fo=1, routed)           1.727     7.972    dvidInst/latched_red[3]
    SLICE_X44Y144        LUT3 (Prop_lut3_I2_O)        0.152     8.124 r  dvidInst/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     8.124    dvidInst/shift_red[3]
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.551    13.408    dvidInst/clk125
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[3]/C
                         clock pessimism              0.110    13.518    
                         clock uncertainty           -0.225    13.293    
    SLICE_X44Y144        FDRE (Setup_fdre_C_D)        0.118    13.411    dvidInst/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         13.411    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.518ns (23.183%)  route 1.716ns (76.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 13.406 - 8.000 ) 
    Source Clock Delay      (SCD):    5.724ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.669     5.724    dvidInst/clk25
    SLICE_X52Y140        FDRE                                         r  dvidInst/latched_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y140        FDRE (Prop_fdre_C_Q)         0.518     6.242 r  dvidInst/latched_green_reg[9]/Q
                         net (fo=1, routed)           1.716     7.958    dvidInst/latched_green[9]
    SLICE_X52Y141        FDRE                                         r  dvidInst/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.549    13.406    dvidInst/clk125
    SLICE_X52Y141        FDRE                                         r  dvidInst/shift_green_reg[9]/C
                         clock pessimism              0.110    13.516    
                         clock uncertainty           -0.225    13.291    
    SLICE_X52Y141        FDRE (Setup_fdre_C_D)       -0.045    13.246    dvidInst/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                          -7.958    
  -------------------------------------------------------------------
                         slack                                  5.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.226ns (28.629%)  route 0.563ns (71.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.615     1.753    dvidInst/clk25
    SLICE_X38Y141        FDRE                                         r  dvidInst/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y141        FDRE (Prop_fdre_C_Q)         0.128     1.881 r  dvidInst/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.563     2.445    dvidInst/latched_blue[0]
    SLICE_X36Y139        LUT3 (Prop_lut3_I2_O)        0.098     2.543 r  dvidInst/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     2.543    dvidInst/shift_blue_0[0]
    SLICE_X36Y139        FDRE                                         r  dvidInst/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.886     2.283    dvidInst/clk125
    SLICE_X36Y139        FDRE                                         r  dvidInst/shift_blue_reg[0]/C
                         clock pessimism             -0.206     2.077    
                         clock uncertainty            0.225     2.302    
    SLICE_X36Y139        FDRE (Hold_fdre_C_D)         0.120     2.422    dvidInst/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.208ns (25.801%)  route 0.598ns (74.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.586     1.724    dvidInst/clk25
    SLICE_X46Y144        FDRE                                         r  dvidInst/latched_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y144        FDRE (Prop_fdre_C_Q)         0.164     1.888 r  dvidInst/latched_red_reg[1]/Q
                         net (fo=1, routed)           0.598     2.486    dvidInst/latched_red[1]
    SLICE_X44Y144        LUT3 (Prop_lut3_I2_O)        0.044     2.530 r  dvidInst/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     2.530    dvidInst/shift_red[1]
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.857     2.254    dvidInst/clk125
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[1]/C
                         clock pessimism             -0.206     2.048    
                         clock uncertainty            0.225     2.273    
    SLICE_X44Y144        FDRE (Hold_fdre_C_D)         0.131     2.404    dvidInst/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dvidInst/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.383%)  route 0.609ns (76.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.586     1.724    dvidInst/clk25
    SLICE_X47Y143        FDRE                                         r  dvidInst/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y143        FDRE (Prop_fdre_C_Q)         0.141     1.865 r  dvidInst/latched_green_reg[2]/Q
                         net (fo=1, routed)           0.609     2.475    dvidInst/latched_green[2]
    SLICE_X52Y143        LUT3 (Prop_lut3_I2_O)        0.045     2.520 r  dvidInst/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     2.520    dvidInst/shift_green_1[2]
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.856     2.253    dvidInst/clk125
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[2]/C
                         clock pessimism             -0.206     2.047    
                         clock uncertainty            0.225     2.272    
    SLICE_X52Y143        FDRE (Hold_fdre_C_D)         0.121     2.393    dvidInst/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.227ns (27.992%)  route 0.584ns (72.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.614     1.752    dvidInst/clk25
    SLICE_X37Y138        FDRE                                         r  dvidInst/latched_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.128     1.880 r  dvidInst/latched_blue_reg[7]/Q
                         net (fo=1, routed)           0.584     2.464    dvidInst/latched_blue[7]
    SLICE_X36Y139        LUT3 (Prop_lut3_I2_O)        0.099     2.563 r  dvidInst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     2.563    dvidInst/shift_blue_0[7]
    SLICE_X36Y139        FDRE                                         r  dvidInst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.886     2.283    dvidInst/clk125
    SLICE_X36Y139        FDRE                                         r  dvidInst/shift_blue_reg[7]/C
                         clock pessimism             -0.206     2.077    
                         clock uncertainty            0.225     2.302    
    SLICE_X36Y139        FDRE (Hold_fdre_C_D)         0.131     2.433    dvidInst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dvidInst/latched_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.922%)  route 0.625ns (77.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.585     1.723    dvidInst/clk25
    SLICE_X53Y141        FDRE                                         r  dvidInst/latched_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y141        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  dvidInst/latched_green_reg[5]/Q
                         net (fo=1, routed)           0.625     2.490    dvidInst/latched_green[5]
    SLICE_X52Y143        LUT3 (Prop_lut3_I2_O)        0.045     2.535 r  dvidInst/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     2.535    dvidInst/shift_green_1[5]
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.856     2.253    dvidInst/clk125
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[5]/C
                         clock pessimism             -0.206     2.047    
                         clock uncertainty            0.225     2.272    
    SLICE_X52Y143        FDRE (Hold_fdre_C_D)         0.131     2.403    dvidInst/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dvidInst/latched_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.186ns (23.199%)  route 0.616ns (76.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.585     1.723    dvidInst/clk25
    SLICE_X53Y141        FDRE                                         r  dvidInst/latched_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y141        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  dvidInst/latched_green_reg[6]/Q
                         net (fo=1, routed)           0.616     2.480    dvidInst/latched_green[6]
    SLICE_X52Y143        LUT3 (Prop_lut3_I2_O)        0.045     2.525 r  dvidInst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     2.525    dvidInst/shift_green_1[6]
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.856     2.253    dvidInst/clk125
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[6]/C
                         clock pessimism             -0.206     2.047    
                         clock uncertainty            0.225     2.272    
    SLICE_X52Y143        FDRE (Hold_fdre_C_D)         0.121     2.393    dvidInst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.228ns (27.572%)  route 0.599ns (72.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.614     1.752    dvidInst/clk25
    SLICE_X37Y139        FDRE                                         r  dvidInst/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y139        FDRE (Prop_fdre_C_Q)         0.128     1.880 r  dvidInst/latched_blue_reg[1]/Q
                         net (fo=1, routed)           0.599     2.479    dvidInst/latched_blue[1]
    SLICE_X36Y139        LUT3 (Prop_lut3_I2_O)        0.100     2.579 r  dvidInst/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.579    dvidInst/shift_blue_0[1]
    SLICE_X36Y139        FDRE                                         r  dvidInst/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.886     2.283    dvidInst/clk125
    SLICE_X36Y139        FDRE                                         r  dvidInst/shift_blue_reg[1]/C
                         clock pessimism             -0.206     2.077    
                         clock uncertainty            0.225     2.302    
    SLICE_X36Y139        FDRE (Hold_fdre_C_D)         0.131     2.433    dvidInst/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.208ns (25.170%)  route 0.618ns (74.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.586     1.724    dvidInst/clk25
    SLICE_X44Y143        FDRE                                         r  dvidInst/latched_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y143        FDRE (Prop_fdre_C_Q)         0.164     1.888 r  dvidInst/latched_red_reg[3]/Q
                         net (fo=1, routed)           0.618     2.507    dvidInst/latched_red[3]
    SLICE_X44Y144        LUT3 (Prop_lut3_I2_O)        0.044     2.551 r  dvidInst/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.551    dvidInst/shift_red[3]
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.857     2.254    dvidInst/clk125
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[3]/C
                         clock pessimism             -0.206     2.048    
                         clock uncertainty            0.225     2.273    
    SLICE_X44Y144        FDRE (Hold_fdre_C_D)         0.131     2.404    dvidInst/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dvidInst/latched_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.187ns (22.614%)  route 0.640ns (77.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.586     1.724    dvidInst/clk25
    SLICE_X53Y143        FDRE                                         r  dvidInst/latched_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y143        FDRE (Prop_fdre_C_Q)         0.141     1.865 r  dvidInst/latched_green_reg[7]/Q
                         net (fo=1, routed)           0.640     2.505    dvidInst/latched_green[7]
    SLICE_X52Y143        LUT3 (Prop_lut3_I2_O)        0.046     2.551 r  dvidInst/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     2.551    dvidInst/shift_green_1[7]
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.856     2.253    dvidInst/clk125
    SLICE_X52Y143        FDRE                                         r  dvidInst/shift_green_reg[7]/C
                         clock pessimism             -0.206     2.047    
                         clock uncertainty            0.225     2.272    
    SLICE_X52Y143        FDRE (Hold_fdre_C_D)         0.131     2.403    dvidInst/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.248ns (29.953%)  route 0.580ns (70.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.586     1.724    dvidInst/clk25
    SLICE_X44Y143        FDRE                                         r  dvidInst/latched_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y143        FDRE (Prop_fdre_C_Q)         0.148     1.872 r  dvidInst/latched_red_reg[7]/Q
                         net (fo=1, routed)           0.580     2.452    dvidInst/latched_red[7]
    SLICE_X44Y144        LUT3 (Prop_lut3_I2_O)        0.100     2.552 r  dvidInst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     2.552    dvidInst/shift_red[7]
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.857     2.254    dvidInst/clk125
    SLICE_X44Y144        FDRE                                         r  dvidInst/shift_red_reg[7]/C
                         clock pessimism             -0.206     2.048    
                         clock uncertainty            0.225     2.273    
    SLICE_X44Y144        FDRE (Hold_fdre_C_D)         0.131     2.404    dvidInst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.637ns  (logic 0.704ns (15.181%)  route 3.933ns (84.819%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 45.405 - 40.000 ) 
    Source Clock Delay      (SCD):    5.718ns = ( 35.718 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.663    35.718    tangerineSOCInst/clk100
    SLICE_X63Y109        FDRE                                         r  tangerineSOCInst/vmMode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDRE (Prop_fdre_C_Q)         0.456    36.174 r  tangerineSOCInst/vmMode_reg[4]/Q
                         net (fo=6, routed)           3.035    39.209    tangerineSOCInst/pixelGenGfxInst/Q[2]
    SLICE_X45Y138        LUT6 (Prop_lut6_I2_O)        0.124    39.333 f  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[4]_i_3/O
                         net (fo=1, routed)           0.263    39.596    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[4]_i_3_n_0
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.124    39.720 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[4]_i_1/O
                         net (fo=5, routed)           0.636    40.355    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[4]_i_1_n_0
    SLICE_X45Y138        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.548    45.405    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X45Y138        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[3]/C
                         clock pessimism              0.110    45.515    
                         clock uncertainty           -0.225    45.290    
    SLICE_X45Y138        FDRE (Setup_fdre_C_CE)      -0.205    45.085    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[3]
  -------------------------------------------------------------------
                         required time                         45.085    
                         arrival time                         -40.355    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.514ns  (logic 0.704ns (15.597%)  route 3.810ns (84.403%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 45.406 - 40.000 ) 
    Source Clock Delay      (SCD):    5.718ns = ( 35.718 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.663    35.718    tangerineSOCInst/clk100
    SLICE_X63Y109        FDRE                                         r  tangerineSOCInst/vmMode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDRE (Prop_fdre_C_Q)         0.456    36.174 r  tangerineSOCInst/vmMode_reg[4]/Q
                         net (fo=6, routed)           3.035    39.209    tangerineSOCInst/pixelGenGfxInst/Q[2]
    SLICE_X45Y138        LUT6 (Prop_lut6_I2_O)        0.124    39.333 f  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[4]_i_3/O
                         net (fo=1, routed)           0.263    39.596    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[4]_i_3_n_0
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.124    39.720 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[4]_i_1/O
                         net (fo=5, routed)           0.512    40.232    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[4]_i_1_n_0
    SLICE_X45Y140        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.549    45.406    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X45Y140        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[1]/C
                         clock pessimism              0.110    45.516    
                         clock uncertainty           -0.225    45.291    
    SLICE_X45Y140        FDRE (Setup_fdre_C_CE)      -0.205    45.086    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[1]
  -------------------------------------------------------------------
                         required time                         45.086    
                         arrival time                         -40.232    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.495ns  (logic 0.704ns (15.662%)  route 3.791ns (84.338%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 45.406 - 40.000 ) 
    Source Clock Delay      (SCD):    5.718ns = ( 35.718 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.663    35.718    tangerineSOCInst/clk100
    SLICE_X63Y109        FDRE                                         r  tangerineSOCInst/vmMode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDRE (Prop_fdre_C_Q)         0.456    36.174 r  tangerineSOCInst/vmMode_reg[4]/Q
                         net (fo=6, routed)           3.035    39.209    tangerineSOCInst/pixelGenGfxInst/Q[2]
    SLICE_X45Y138        LUT6 (Prop_lut6_I2_O)        0.124    39.333 f  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[4]_i_3/O
                         net (fo=1, routed)           0.263    39.596    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[4]_i_3_n_0
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.124    39.720 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[4]_i_1/O
                         net (fo=5, routed)           0.493    40.213    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[4]_i_1_n_0
    SLICE_X44Y140        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.549    45.406    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X44Y140        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[4]/C
                         clock pessimism              0.110    45.516    
                         clock uncertainty           -0.225    45.291    
    SLICE_X44Y140        FDRE (Setup_fdre_C_CE)      -0.169    45.122    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[4]
  -------------------------------------------------------------------
                         required time                         45.122    
                         arrival time                         -40.213    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.355ns  (logic 0.704ns (16.165%)  route 3.651ns (83.835%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 45.406 - 40.000 ) 
    Source Clock Delay      (SCD):    5.718ns = ( 35.718 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.663    35.718    tangerineSOCInst/clk100
    SLICE_X63Y109        FDRE                                         r  tangerineSOCInst/vmMode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDRE (Prop_fdre_C_Q)         0.456    36.174 r  tangerineSOCInst/vmMode_reg[4]/Q
                         net (fo=6, routed)           3.035    39.209    tangerineSOCInst/pixelGenGfxInst/Q[2]
    SLICE_X45Y138        LUT6 (Prop_lut6_I2_O)        0.124    39.333 f  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[4]_i_3/O
                         net (fo=1, routed)           0.263    39.596    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[4]_i_3_n_0
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.124    39.720 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[4]_i_1/O
                         net (fo=5, routed)           0.354    40.073    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[4]_i_1_n_0
    SLICE_X44Y139        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.549    45.406    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X44Y139        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[0]/C
                         clock pessimism              0.110    45.516    
                         clock uncertainty           -0.225    45.291    
    SLICE_X44Y139        FDRE (Setup_fdre_C_CE)      -0.169    45.122    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[0]
  -------------------------------------------------------------------
                         required time                         45.122    
                         arrival time                         -40.073    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.355ns  (logic 0.704ns (16.165%)  route 3.651ns (83.835%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 45.406 - 40.000 ) 
    Source Clock Delay      (SCD):    5.718ns = ( 35.718 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.663    35.718    tangerineSOCInst/clk100
    SLICE_X63Y109        FDRE                                         r  tangerineSOCInst/vmMode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDRE (Prop_fdre_C_Q)         0.456    36.174 r  tangerineSOCInst/vmMode_reg[4]/Q
                         net (fo=6, routed)           3.035    39.209    tangerineSOCInst/pixelGenGfxInst/Q[2]
    SLICE_X45Y138        LUT6 (Prop_lut6_I2_O)        0.124    39.333 f  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[4]_i_3/O
                         net (fo=1, routed)           0.263    39.596    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[4]_i_3_n_0
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.124    39.720 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[4]_i_1/O
                         net (fo=5, routed)           0.354    40.073    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[4]_i_1_n_0
    SLICE_X44Y139        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.549    45.406    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X44Y139        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[2]/C
                         clock pessimism              0.110    45.516    
                         clock uncertainty           -0.225    45.291    
    SLICE_X44Y139        FDRE (Setup_fdre_C_CE)      -0.169    45.122    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[2]
  -------------------------------------------------------------------
                         required time                         45.122    
                         arrival time                         -40.073    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.533ns  (logic 0.766ns (16.897%)  route 3.767ns (83.103%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 45.493 - 40.000 ) 
    Source Clock Delay      (SCD):    5.719ns = ( 35.719 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.664    35.719    tangerineSOCInst/clk100
    SLICE_X62Y107        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.518    36.237 r  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=9, routed)           2.062    38.299    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[1]
    SLICE_X43Y137        LUT4 (Prop_lut4_I1_O)        0.124    38.423 r  tangerineSOCInst/pixelGenInst/vgaRed[6]_i_2/O
                         net (fo=14, routed)          1.705    40.128    tangerineSOCInst/pixelGenInst/vgaRed[6]_i_2_n_0
    SLICE_X39Y143        LUT6 (Prop_lut6_I2_O)        0.124    40.252 r  tangerineSOCInst/pixelGenInst/vgaGreen[3]_i_1/O
                         net (fo=1, routed)           0.000    40.252    tangerineSOCInst/pixelGenInst_n_31
    SLICE_X39Y143        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    45.493    tangerineSOCInst/clk25
    SLICE_X39Y143        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[3]/C
                         clock pessimism              0.110    45.603    
                         clock uncertainty           -0.225    45.378    
    SLICE_X39Y143        FDRE (Setup_fdre_C_D)        0.031    45.409    tangerineSOCInst/vgaGreen_reg[3]
  -------------------------------------------------------------------
                         required time                         45.409    
                         arrival time                         -40.252    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaRed_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.352ns  (logic 0.994ns (22.841%)  route 3.358ns (77.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 45.407 - 40.000 ) 
    Source Clock Delay      (SCD):    5.719ns = ( 35.719 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.664    35.719    tangerineSOCInst/clk100
    SLICE_X62Y107        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.518    36.237 r  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=9, routed)           2.062    38.299    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[1]
    SLICE_X43Y137        LUT5 (Prop_lut5_I4_O)        0.150    38.449 r  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3/O
                         net (fo=16, routed)          1.296    39.745    tangerineSOCInst/pixelGenInst/vmMode_reg[0]
    SLICE_X43Y143        LUT6 (Prop_lut6_I0_O)        0.326    40.071 r  tangerineSOCInst/pixelGenInst/vgaRed[5]_i_1/O
                         net (fo=1, routed)           0.000    40.071    tangerineSOCInst/pixelGenInst_n_24
    SLICE_X43Y143        FDRE                                         r  tangerineSOCInst/vgaRed_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.550    45.407    tangerineSOCInst/clk25
    SLICE_X43Y143        FDRE                                         r  tangerineSOCInst/vgaRed_reg[5]/C
                         clock pessimism              0.110    45.517    
                         clock uncertainty           -0.225    45.292    
    SLICE_X43Y143        FDRE (Setup_fdre_C_D)        0.031    45.323    tangerineSOCInst/vgaRed_reg[5]
  -------------------------------------------------------------------
                         required time                         45.323    
                         arrival time                         -40.071    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.337ns  (logic 0.704ns (16.234%)  route 3.633ns (83.766%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 45.406 - 40.000 ) 
    Source Clock Delay      (SCD):    5.718ns = ( 35.718 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.663    35.718    tangerineSOCInst/clk100
    SLICE_X63Y109        FDRE                                         r  tangerineSOCInst/vmMode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDRE (Prop_fdre_C_Q)         0.456    36.174 r  tangerineSOCInst/vmMode_reg[4]/Q
                         net (fo=6, routed)           3.058    39.232    tangerineSOCInst/pixelGenGfxInst/Q[2]
    SLICE_X45Y139        LUT6 (Prop_lut6_I2_O)        0.124    39.356 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[1]_i_3/O
                         net (fo=1, routed)           0.575    39.931    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[1]_i_3_n_0
    SLICE_X45Y140        LUT6 (Prop_lut6_I3_O)        0.124    40.055 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[1]_i_1/O
                         net (fo=1, routed)           0.000    40.055    tangerineSOCInst/pixelGenGfxInst/pggState__0[1]
    SLICE_X45Y140        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.549    45.406    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X45Y140        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[1]/C
                         clock pessimism              0.110    45.516    
                         clock uncertainty           -0.225    45.291    
    SLICE_X45Y140        FDRE (Setup_fdre_C_D)        0.029    45.320    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[1]
  -------------------------------------------------------------------
                         required time                         45.320    
                         arrival time                         -40.055    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.395ns  (logic 0.994ns (22.618%)  route 3.401ns (77.382%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 45.493 - 40.000 ) 
    Source Clock Delay      (SCD):    5.719ns = ( 35.719 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.664    35.719    tangerineSOCInst/clk100
    SLICE_X62Y107        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.518    36.237 r  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=9, routed)           2.062    38.299    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[1]
    SLICE_X43Y137        LUT5 (Prop_lut5_I4_O)        0.150    38.449 r  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3/O
                         net (fo=16, routed)          1.339    39.788    tangerineSOCInst/pixelGenInst/vmMode_reg[0]
    SLICE_X39Y143        LUT6 (Prop_lut6_I0_O)        0.326    40.114 r  tangerineSOCInst/pixelGenInst/vgaGreen[2]_i_1/O
                         net (fo=1, routed)           0.000    40.114    tangerineSOCInst/pixelGenInst_n_32
    SLICE_X39Y143        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    45.493    tangerineSOCInst/clk25
    SLICE_X39Y143        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[2]/C
                         clock pessimism              0.110    45.603    
                         clock uncertainty           -0.225    45.378    
    SLICE_X39Y143        FDRE (Setup_fdre_C_D)        0.031    45.409    tangerineSOCInst/vgaGreen_reg[2]
  -------------------------------------------------------------------
                         required time                         45.409    
                         arrival time                         -40.114    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.301ns  (logic 0.704ns (16.369%)  route 3.597ns (83.631%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 45.406 - 40.000 ) 
    Source Clock Delay      (SCD):    5.718ns = ( 35.718 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.663    35.718    tangerineSOCInst/clk100
    SLICE_X63Y109        FDRE                                         r  tangerineSOCInst/vmMode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDRE (Prop_fdre_C_Q)         0.456    36.174 f  tangerineSOCInst/vmMode_reg[4]/Q
                         net (fo=6, routed)           2.917    39.091    tangerineSOCInst/pixelGenGfxInst/Q[2]
    SLICE_X44Y139        LUT6 (Prop_lut6_I1_O)        0.124    39.215 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[2]_i_2/O
                         net (fo=1, routed)           0.680    39.895    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[2]_i_2_n_0
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.124    40.019 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[2]_i_1/O
                         net (fo=1, routed)           0.000    40.019    tangerineSOCInst/pixelGenGfxInst/pggState__0[2]
    SLICE_X44Y139        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.549    45.406    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X44Y139        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[2]/C
                         clock pessimism              0.110    45.516    
                         clock uncertainty           -0.225    45.291    
    SLICE_X44Y139        FDRE (Setup_fdre_C_D)        0.077    45.368    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[2]
  -------------------------------------------------------------------
                         required time                         45.368    
                         arrival time                         -40.019    
  -------------------------------------------------------------------
                         slack                                  5.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.209ns (28.008%)  route 0.537ns (71.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.580     1.718    tangerineSOCInst/clk100
    SLICE_X62Y107        FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=4, routed)           0.537     2.419    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[3]
    SLICE_X46Y100        LUT6 (Prop_lut6_I5_O)        0.045     2.464 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.464    tangerineSOCInst/pixelGenInst/pgState__0[1]
    SLICE_X46Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.857     2.254    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X46Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/C
                         clock pessimism             -0.206     2.048    
                         clock uncertainty            0.225     2.273    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.121     2.394    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.231ns (25.956%)  route 0.659ns (74.044%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.582     1.720    tangerineSOCInst/clk100
    SLICE_X61Y109        FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y109        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=9, routed)           0.605     2.466    tangerineSOCInst/pixelGenGfxInst/Q[0]
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.045     2.511 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[0]_i_2/O
                         net (fo=1, routed)           0.054     2.565    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[0]_i_2_n_0
    SLICE_X44Y139        LUT6 (Prop_lut6_I1_O)        0.045     2.610 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[0]_i_1/O
                         net (fo=1, routed)           0.000     2.610    tangerineSOCInst/pixelGenGfxInst/pggState__0[0]
    SLICE_X44Y139        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.855     2.252    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X44Y139        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[0]/C
                         clock pessimism             -0.206     2.046    
                         clock uncertainty            0.225     2.271    
    SLICE_X44Y139        FDRE (Hold_fdre_C_D)         0.121     2.392    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.209ns (22.280%)  route 0.729ns (77.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.580     1.718    tangerineSOCInst/clk100
    SLICE_X62Y107        FDRE                                         r  tangerineSOCInst/vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  tangerineSOCInst/vmMode_reg[2]/Q
                         net (fo=4, routed)           0.528     2.410    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[2]
    SLICE_X47Y100        LUT6 (Prop_lut6_I4_O)        0.045     2.455 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.201     2.656    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X44Y99         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.928     2.325    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X44Y99         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]/C
                         clock pessimism             -0.206     2.119    
                         clock uncertainty            0.225     2.344    
    SLICE_X44Y99         FDRE (Hold_fdre_C_CE)       -0.016     2.328    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.209ns (22.280%)  route 0.729ns (77.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.580     1.718    tangerineSOCInst/clk100
    SLICE_X62Y107        FDRE                                         r  tangerineSOCInst/vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  tangerineSOCInst/vmMode_reg[2]/Q
                         net (fo=4, routed)           0.528     2.410    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[2]
    SLICE_X47Y100        LUT6 (Prop_lut6_I4_O)        0.045     2.455 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.201     2.656    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X44Y99         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.928     2.325    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X44Y99         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[5]/C
                         clock pessimism             -0.206     2.119    
                         clock uncertainty            0.225     2.344    
    SLICE_X44Y99         FDRE (Hold_fdre_C_CE)       -0.016     2.328    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.209ns (22.096%)  route 0.737ns (77.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.580     1.718    tangerineSOCInst/clk100
    SLICE_X62Y107        FDRE                                         r  tangerineSOCInst/vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  tangerineSOCInst/vmMode_reg[2]/Q
                         net (fo=4, routed)           0.528     2.410    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[2]
    SLICE_X47Y100        LUT6 (Prop_lut6_I4_O)        0.045     2.455 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.209     2.664    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X42Y99         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.928     2.325    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X42Y99         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[2]/C
                         clock pessimism             -0.206     2.119    
                         clock uncertainty            0.225     2.344    
    SLICE_X42Y99         FDRE (Hold_fdre_C_CE)       -0.016     2.328    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.209ns (23.845%)  route 0.668ns (76.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.580     1.718    tangerineSOCInst/clk100
    SLICE_X62Y107        FDRE                                         r  tangerineSOCInst/vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  tangerineSOCInst/vmMode_reg[2]/Q
                         net (fo=4, routed)           0.528     2.410    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[2]
    SLICE_X47Y100        LUT6 (Prop_lut6_I4_O)        0.045     2.455 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.140     2.595    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X46Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.857     2.254    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X46Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/C
                         clock pessimism             -0.206     2.048    
                         clock uncertainty            0.225     2.273    
    SLICE_X46Y100        FDRE (Hold_fdre_C_CE)       -0.016     2.257    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.209ns (23.845%)  route 0.668ns (76.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.580     1.718    tangerineSOCInst/clk100
    SLICE_X62Y107        FDRE                                         r  tangerineSOCInst/vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  tangerineSOCInst/vmMode_reg[2]/Q
                         net (fo=4, routed)           0.528     2.410    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[2]
    SLICE_X47Y100        LUT6 (Prop_lut6_I4_O)        0.045     2.455 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.140     2.595    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X46Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.857     2.254    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X46Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[3]/C
                         clock pessimism             -0.206     2.048    
                         clock uncertainty            0.225     2.273    
    SLICE_X46Y100        FDRE (Hold_fdre_C_CE)       -0.016     2.257    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.231ns (23.027%)  route 0.772ns (76.973%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.582     1.720    tangerineSOCInst/clk100
    SLICE_X61Y109        FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y109        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=9, routed)           0.637     2.498    tangerineSOCInst/pixelGenGfxInst/Q[0]
    SLICE_X45Y138        LUT5 (Prop_lut5_I2_O)        0.045     2.543 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[3]_i_2/O
                         net (fo=1, routed)           0.135     2.678    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[3]_i_2_n_0
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.045     2.723 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[3]_i_1/O
                         net (fo=1, routed)           0.000     2.723    tangerineSOCInst/pixelGenGfxInst/pggState__0[3]
    SLICE_X45Y138        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.855     2.252    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X45Y138        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[3]/C
                         clock pessimism             -0.206     2.046    
                         clock uncertainty            0.225     2.271    
    SLICE_X45Y138        FDRE (Hold_fdre_C_D)         0.091     2.362    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.209ns (21.820%)  route 0.749ns (78.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.580     1.718    tangerineSOCInst/clk100
    SLICE_X62Y107        FDRE                                         r  tangerineSOCInst/vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  tangerineSOCInst/vmMode_reg[2]/Q
                         net (fo=4, routed)           0.528     2.410    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[2]
    SLICE_X47Y100        LUT6 (Prop_lut6_I4_O)        0.045     2.455 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.221     2.676    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X42Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.858     2.255    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X42Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]/C
                         clock pessimism             -0.206     2.049    
                         clock uncertainty            0.225     2.274    
    SLICE_X42Y100        FDRE (Hold_fdre_C_CE)       -0.016     2.258    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.231ns (20.387%)  route 0.902ns (79.613%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.582     1.720    tangerineSOCInst/clk100
    SLICE_X61Y109        FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y109        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=9, routed)           0.673     2.534    tangerineSOCInst/pixelGenGfxInst/Q[0]
    SLICE_X44Y139        LUT6 (Prop_lut6_I3_O)        0.045     2.579 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[2]_i_2/O
                         net (fo=1, routed)           0.229     2.808    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[2]_i_2_n_0
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.045     2.853 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[2]_i_1/O
                         net (fo=1, routed)           0.000     2.853    tangerineSOCInst/pixelGenGfxInst/pggState__0[2]
    SLICE_X44Y139        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.855     2.252    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X44Y139        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[2]/C
                         clock pessimism             -0.206     2.046    
                         clock uncertainty            0.225     2.271    
    SLICE_X44Y139        FDRE (Hold_fdre_C_D)         0.120     2.391    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.462    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.258ns  (logic 1.070ns (17.097%)  route 5.188ns (82.903%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 25.396 - 20.000 ) 
    Source Clock Delay      (SCD):    5.703ns = ( 15.703 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.648    15.703    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X71Y118        FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.456    16.159 f  tangerineSOCInst/nekoRvInst/a_reg[24]/Q
                         net (fo=2, routed)           0.733    16.892    tangerineSOCInst/nekoRvInst/Q[22]
    SLICE_X69Y118        LUT4 (Prop_lut4_I0_O)        0.124    17.016 f  tangerineSOCInst/nekoRvInst/systemRamReady_i_3/O
                         net (fo=5, routed)           0.765    17.780    tangerineSOCInst/nekoRvInst/systemRamReady_i_3_n_0
    SLICE_X73Y122        LUT6 (Prop_lut6_I2_O)        0.124    17.904 r  tangerineSOCInst/nekoRvInst/ready_i_2/O
                         net (fo=12, routed)          1.848    19.753    tangerineSOCInst/nekoRvInst/ready_i_2_n_0
    SLICE_X90Y120        LUT5 (Prop_lut5_I0_O)        0.124    19.877 r  tangerineSOCInst/nekoRvInst/dout[31]_i_3__1/O
                         net (fo=1, routed)           0.483    20.360    tangerineSOCInst/nekoRvInst/ce10_out
    SLICE_X90Y120        LUT3 (Prop_lut3_I1_O)        0.124    20.484 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__3/O
                         net (fo=12, routed)          0.630    21.114    tangerineSOCInst/nekoRvInst/ready_reg_0
    SLICE_X93Y117        LUT4 (Prop_lut4_I3_O)        0.118    21.232 r  tangerineSOCInst/nekoRvInst/dout[7]_i_1/O
                         net (fo=5, routed)           0.730    21.961    tangerineSOCInst/SPIInst/dout_reg[7]_0
    SLICE_X92Y117        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.539    25.396    tangerineSOCInst/SPIInst/clk50
    SLICE_X92Y117        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[2]/C
                         clock pessimism              0.110    25.506    
                         clock uncertainty           -0.214    25.291    
    SLICE_X92Y117        FDRE (Setup_fdre_C_R)       -0.726    24.565    tangerineSOCInst/SPIInst/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         24.565    
                         arrival time                         -21.961    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.258ns  (logic 1.070ns (17.097%)  route 5.188ns (82.903%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 25.396 - 20.000 ) 
    Source Clock Delay      (SCD):    5.703ns = ( 15.703 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.648    15.703    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X71Y118        FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.456    16.159 f  tangerineSOCInst/nekoRvInst/a_reg[24]/Q
                         net (fo=2, routed)           0.733    16.892    tangerineSOCInst/nekoRvInst/Q[22]
    SLICE_X69Y118        LUT4 (Prop_lut4_I0_O)        0.124    17.016 f  tangerineSOCInst/nekoRvInst/systemRamReady_i_3/O
                         net (fo=5, routed)           0.765    17.780    tangerineSOCInst/nekoRvInst/systemRamReady_i_3_n_0
    SLICE_X73Y122        LUT6 (Prop_lut6_I2_O)        0.124    17.904 r  tangerineSOCInst/nekoRvInst/ready_i_2/O
                         net (fo=12, routed)          1.848    19.753    tangerineSOCInst/nekoRvInst/ready_i_2_n_0
    SLICE_X90Y120        LUT5 (Prop_lut5_I0_O)        0.124    19.877 r  tangerineSOCInst/nekoRvInst/dout[31]_i_3__1/O
                         net (fo=1, routed)           0.483    20.360    tangerineSOCInst/nekoRvInst/ce10_out
    SLICE_X90Y120        LUT3 (Prop_lut3_I1_O)        0.124    20.484 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__3/O
                         net (fo=12, routed)          0.630    21.114    tangerineSOCInst/nekoRvInst/ready_reg_0
    SLICE_X93Y117        LUT4 (Prop_lut4_I3_O)        0.118    21.232 r  tangerineSOCInst/nekoRvInst/dout[7]_i_1/O
                         net (fo=5, routed)           0.730    21.961    tangerineSOCInst/SPIInst/dout_reg[7]_0
    SLICE_X93Y117        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.539    25.396    tangerineSOCInst/SPIInst/clk50
    SLICE_X93Y117        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[3]/C
                         clock pessimism              0.110    25.506    
                         clock uncertainty           -0.214    25.291    
    SLICE_X93Y117        FDRE (Setup_fdre_C_R)       -0.631    24.660    tangerineSOCInst/SPIInst/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         24.660    
                         arrival time                         -21.961    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dout_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.258ns  (logic 1.070ns (17.097%)  route 5.188ns (82.903%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 25.396 - 20.000 ) 
    Source Clock Delay      (SCD):    5.703ns = ( 15.703 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.648    15.703    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X71Y118        FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.456    16.159 f  tangerineSOCInst/nekoRvInst/a_reg[24]/Q
                         net (fo=2, routed)           0.733    16.892    tangerineSOCInst/nekoRvInst/Q[22]
    SLICE_X69Y118        LUT4 (Prop_lut4_I0_O)        0.124    17.016 f  tangerineSOCInst/nekoRvInst/systemRamReady_i_3/O
                         net (fo=5, routed)           0.765    17.780    tangerineSOCInst/nekoRvInst/systemRamReady_i_3_n_0
    SLICE_X73Y122        LUT6 (Prop_lut6_I2_O)        0.124    17.904 r  tangerineSOCInst/nekoRvInst/ready_i_2/O
                         net (fo=12, routed)          1.848    19.753    tangerineSOCInst/nekoRvInst/ready_i_2_n_0
    SLICE_X90Y120        LUT5 (Prop_lut5_I0_O)        0.124    19.877 r  tangerineSOCInst/nekoRvInst/dout[31]_i_3__1/O
                         net (fo=1, routed)           0.483    20.360    tangerineSOCInst/nekoRvInst/ce10_out
    SLICE_X90Y120        LUT3 (Prop_lut3_I1_O)        0.124    20.484 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__3/O
                         net (fo=12, routed)          0.630    21.114    tangerineSOCInst/nekoRvInst/ready_reg_0
    SLICE_X93Y117        LUT4 (Prop_lut4_I3_O)        0.118    21.232 r  tangerineSOCInst/nekoRvInst/dout[7]_i_1/O
                         net (fo=5, routed)           0.730    21.961    tangerineSOCInst/SPIInst/dout_reg[7]_0
    SLICE_X93Y117        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.539    25.396    tangerineSOCInst/SPIInst/clk50
    SLICE_X93Y117        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[4]/C
                         clock pessimism              0.110    25.506    
                         clock uncertainty           -0.214    25.291    
    SLICE_X93Y117        FDRE (Setup_fdre_C_R)       -0.631    24.660    tangerineSOCInst/SPIInst/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         24.660    
                         arrival time                         -21.961    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dout_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.258ns  (logic 1.070ns (17.097%)  route 5.188ns (82.903%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 25.396 - 20.000 ) 
    Source Clock Delay      (SCD):    5.703ns = ( 15.703 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.648    15.703    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X71Y118        FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.456    16.159 f  tangerineSOCInst/nekoRvInst/a_reg[24]/Q
                         net (fo=2, routed)           0.733    16.892    tangerineSOCInst/nekoRvInst/Q[22]
    SLICE_X69Y118        LUT4 (Prop_lut4_I0_O)        0.124    17.016 f  tangerineSOCInst/nekoRvInst/systemRamReady_i_3/O
                         net (fo=5, routed)           0.765    17.780    tangerineSOCInst/nekoRvInst/systemRamReady_i_3_n_0
    SLICE_X73Y122        LUT6 (Prop_lut6_I2_O)        0.124    17.904 r  tangerineSOCInst/nekoRvInst/ready_i_2/O
                         net (fo=12, routed)          1.848    19.753    tangerineSOCInst/nekoRvInst/ready_i_2_n_0
    SLICE_X90Y120        LUT5 (Prop_lut5_I0_O)        0.124    19.877 r  tangerineSOCInst/nekoRvInst/dout[31]_i_3__1/O
                         net (fo=1, routed)           0.483    20.360    tangerineSOCInst/nekoRvInst/ce10_out
    SLICE_X90Y120        LUT3 (Prop_lut3_I1_O)        0.124    20.484 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__3/O
                         net (fo=12, routed)          0.630    21.114    tangerineSOCInst/nekoRvInst/ready_reg_0
    SLICE_X93Y117        LUT4 (Prop_lut4_I3_O)        0.118    21.232 r  tangerineSOCInst/nekoRvInst/dout[7]_i_1/O
                         net (fo=5, routed)           0.730    21.961    tangerineSOCInst/SPIInst/dout_reg[7]_0
    SLICE_X93Y117        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.539    25.396    tangerineSOCInst/SPIInst/clk50
    SLICE_X93Y117        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[6]/C
                         clock pessimism              0.110    25.506    
                         clock uncertainty           -0.214    25.291    
    SLICE_X93Y117        FDRE (Setup_fdre_C_R)       -0.631    24.660    tangerineSOCInst/SPIInst/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         24.660    
                         arrival time                         -21.961    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dout_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.258ns  (logic 1.070ns (17.097%)  route 5.188ns (82.903%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 25.396 - 20.000 ) 
    Source Clock Delay      (SCD):    5.703ns = ( 15.703 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.648    15.703    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X71Y118        FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.456    16.159 f  tangerineSOCInst/nekoRvInst/a_reg[24]/Q
                         net (fo=2, routed)           0.733    16.892    tangerineSOCInst/nekoRvInst/Q[22]
    SLICE_X69Y118        LUT4 (Prop_lut4_I0_O)        0.124    17.016 f  tangerineSOCInst/nekoRvInst/systemRamReady_i_3/O
                         net (fo=5, routed)           0.765    17.780    tangerineSOCInst/nekoRvInst/systemRamReady_i_3_n_0
    SLICE_X73Y122        LUT6 (Prop_lut6_I2_O)        0.124    17.904 r  tangerineSOCInst/nekoRvInst/ready_i_2/O
                         net (fo=12, routed)          1.848    19.753    tangerineSOCInst/nekoRvInst/ready_i_2_n_0
    SLICE_X90Y120        LUT5 (Prop_lut5_I0_O)        0.124    19.877 r  tangerineSOCInst/nekoRvInst/dout[31]_i_3__1/O
                         net (fo=1, routed)           0.483    20.360    tangerineSOCInst/nekoRvInst/ce10_out
    SLICE_X90Y120        LUT3 (Prop_lut3_I1_O)        0.124    20.484 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__3/O
                         net (fo=12, routed)          0.630    21.114    tangerineSOCInst/nekoRvInst/ready_reg_0
    SLICE_X93Y117        LUT4 (Prop_lut4_I3_O)        0.118    21.232 r  tangerineSOCInst/nekoRvInst/dout[7]_i_1/O
                         net (fo=5, routed)           0.730    21.961    tangerineSOCInst/SPIInst/dout_reg[7]_0
    SLICE_X93Y117        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.539    25.396    tangerineSOCInst/SPIInst/clk50
    SLICE_X93Y117        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[7]/C
                         clock pessimism              0.110    25.506    
                         clock uncertainty           -0.214    25.291    
    SLICE_X93Y117        FDRE (Setup_fdre_C_R)       -0.631    24.660    tangerineSOCInst/SPIInst/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         24.660    
                         arrival time                         -21.961    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.685ns  (logic 1.076ns (16.095%)  route 5.609ns (83.905%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns = ( 25.410 - 20.000 ) 
    Source Clock Delay      (SCD):    5.703ns = ( 15.703 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.648    15.703    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X71Y118        FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.456    16.159 f  tangerineSOCInst/nekoRvInst/a_reg[24]/Q
                         net (fo=2, routed)           0.733    16.892    tangerineSOCInst/nekoRvInst/Q[22]
    SLICE_X69Y118        LUT4 (Prop_lut4_I0_O)        0.124    17.016 f  tangerineSOCInst/nekoRvInst/systemRamReady_i_3/O
                         net (fo=5, routed)           0.765    17.780    tangerineSOCInst/nekoRvInst/systemRamReady_i_3_n_0
    SLICE_X73Y122        LUT6 (Prop_lut6_I2_O)        0.124    17.904 r  tangerineSOCInst/nekoRvInst/ready_i_2/O
                         net (fo=12, routed)          1.848    19.753    tangerineSOCInst/nekoRvInst/ready_i_2_n_0
    SLICE_X90Y120        LUT5 (Prop_lut5_I0_O)        0.124    19.877 r  tangerineSOCInst/nekoRvInst/dout[31]_i_3__1/O
                         net (fo=1, routed)           0.483    20.360    tangerineSOCInst/nekoRvInst/ce10_out
    SLICE_X90Y120        LUT3 (Prop_lut3_I1_O)        0.124    20.484 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__3/O
                         net (fo=12, routed)          0.630    21.114    tangerineSOCInst/nekoRvInst/ready_reg_0
    SLICE_X93Y117        LUT5 (Prop_lut5_I0_O)        0.124    21.238 r  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_1__0/O
                         net (fo=9, routed)           1.151    22.388    tangerineSOCInst/SPIInst/E[0]
    SLICE_X103Y111       FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.553    25.410    tangerineSOCInst/SPIInst/clk50
    SLICE_X103Y111       FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[1]/C
                         clock pessimism              0.110    25.520    
                         clock uncertainty           -0.214    25.305    
    SLICE_X103Y111       FDRE (Setup_fdre_C_CE)      -0.205    25.100    tangerineSOCInst/SPIInst/dataToSend_reg[1]
  -------------------------------------------------------------------
                         required time                         25.100    
                         arrival time                         -22.388    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.685ns  (logic 1.076ns (16.095%)  route 5.609ns (83.905%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns = ( 25.410 - 20.000 ) 
    Source Clock Delay      (SCD):    5.703ns = ( 15.703 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.648    15.703    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X71Y118        FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.456    16.159 f  tangerineSOCInst/nekoRvInst/a_reg[24]/Q
                         net (fo=2, routed)           0.733    16.892    tangerineSOCInst/nekoRvInst/Q[22]
    SLICE_X69Y118        LUT4 (Prop_lut4_I0_O)        0.124    17.016 f  tangerineSOCInst/nekoRvInst/systemRamReady_i_3/O
                         net (fo=5, routed)           0.765    17.780    tangerineSOCInst/nekoRvInst/systemRamReady_i_3_n_0
    SLICE_X73Y122        LUT6 (Prop_lut6_I2_O)        0.124    17.904 r  tangerineSOCInst/nekoRvInst/ready_i_2/O
                         net (fo=12, routed)          1.848    19.753    tangerineSOCInst/nekoRvInst/ready_i_2_n_0
    SLICE_X90Y120        LUT5 (Prop_lut5_I0_O)        0.124    19.877 r  tangerineSOCInst/nekoRvInst/dout[31]_i_3__1/O
                         net (fo=1, routed)           0.483    20.360    tangerineSOCInst/nekoRvInst/ce10_out
    SLICE_X90Y120        LUT3 (Prop_lut3_I1_O)        0.124    20.484 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__3/O
                         net (fo=12, routed)          0.630    21.114    tangerineSOCInst/nekoRvInst/ready_reg_0
    SLICE_X93Y117        LUT5 (Prop_lut5_I0_O)        0.124    21.238 r  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_1__0/O
                         net (fo=9, routed)           1.151    22.388    tangerineSOCInst/SPIInst/E[0]
    SLICE_X103Y111       FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.553    25.410    tangerineSOCInst/SPIInst/clk50
    SLICE_X103Y111       FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[3]/C
                         clock pessimism              0.110    25.520    
                         clock uncertainty           -0.214    25.305    
    SLICE_X103Y111       FDRE (Setup_fdre_C_CE)      -0.205    25.100    tangerineSOCInst/SPIInst/dataToSend_reg[3]
  -------------------------------------------------------------------
                         required time                         25.100    
                         arrival time                         -22.388    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.685ns  (logic 1.076ns (16.095%)  route 5.609ns (83.905%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns = ( 25.410 - 20.000 ) 
    Source Clock Delay      (SCD):    5.703ns = ( 15.703 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.648    15.703    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X71Y118        FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.456    16.159 f  tangerineSOCInst/nekoRvInst/a_reg[24]/Q
                         net (fo=2, routed)           0.733    16.892    tangerineSOCInst/nekoRvInst/Q[22]
    SLICE_X69Y118        LUT4 (Prop_lut4_I0_O)        0.124    17.016 f  tangerineSOCInst/nekoRvInst/systemRamReady_i_3/O
                         net (fo=5, routed)           0.765    17.780    tangerineSOCInst/nekoRvInst/systemRamReady_i_3_n_0
    SLICE_X73Y122        LUT6 (Prop_lut6_I2_O)        0.124    17.904 r  tangerineSOCInst/nekoRvInst/ready_i_2/O
                         net (fo=12, routed)          1.848    19.753    tangerineSOCInst/nekoRvInst/ready_i_2_n_0
    SLICE_X90Y120        LUT5 (Prop_lut5_I0_O)        0.124    19.877 r  tangerineSOCInst/nekoRvInst/dout[31]_i_3__1/O
                         net (fo=1, routed)           0.483    20.360    tangerineSOCInst/nekoRvInst/ce10_out
    SLICE_X90Y120        LUT3 (Prop_lut3_I1_O)        0.124    20.484 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__3/O
                         net (fo=12, routed)          0.630    21.114    tangerineSOCInst/nekoRvInst/ready_reg_0
    SLICE_X93Y117        LUT5 (Prop_lut5_I0_O)        0.124    21.238 r  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_1__0/O
                         net (fo=9, routed)           1.151    22.388    tangerineSOCInst/SPIInst/E[0]
    SLICE_X103Y111       FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.553    25.410    tangerineSOCInst/SPIInst/clk50
    SLICE_X103Y111       FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[5]/C
                         clock pessimism              0.110    25.520    
                         clock uncertainty           -0.214    25.305    
    SLICE_X103Y111       FDRE (Setup_fdre_C_CE)      -0.205    25.100    tangerineSOCInst/SPIInst/dataToSend_reg[5]
  -------------------------------------------------------------------
                         required time                         25.100    
                         arrival time                         -22.388    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.525ns  (logic 1.076ns (16.491%)  route 5.449ns (83.509%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 25.407 - 20.000 ) 
    Source Clock Delay      (SCD):    5.703ns = ( 15.703 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.648    15.703    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X71Y118        FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.456    16.159 f  tangerineSOCInst/nekoRvInst/a_reg[24]/Q
                         net (fo=2, routed)           0.733    16.892    tangerineSOCInst/nekoRvInst/Q[22]
    SLICE_X69Y118        LUT4 (Prop_lut4_I0_O)        0.124    17.016 f  tangerineSOCInst/nekoRvInst/systemRamReady_i_3/O
                         net (fo=5, routed)           0.765    17.780    tangerineSOCInst/nekoRvInst/systemRamReady_i_3_n_0
    SLICE_X73Y122        LUT6 (Prop_lut6_I2_O)        0.124    17.904 r  tangerineSOCInst/nekoRvInst/ready_i_2/O
                         net (fo=12, routed)          1.848    19.753    tangerineSOCInst/nekoRvInst/ready_i_2_n_0
    SLICE_X90Y120        LUT5 (Prop_lut5_I0_O)        0.124    19.877 r  tangerineSOCInst/nekoRvInst/dout[31]_i_3__1/O
                         net (fo=1, routed)           0.483    20.360    tangerineSOCInst/nekoRvInst/ce10_out
    SLICE_X90Y120        LUT3 (Prop_lut3_I1_O)        0.124    20.484 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__3/O
                         net (fo=12, routed)          0.630    21.114    tangerineSOCInst/nekoRvInst/ready_reg_0
    SLICE_X93Y117        LUT5 (Prop_lut5_I0_O)        0.124    21.238 r  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_1__0/O
                         net (fo=9, routed)           0.990    22.228    tangerineSOCInst/SPIInst/E[0]
    SLICE_X101Y112       FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.550    25.407    tangerineSOCInst/SPIInst/clk50
    SLICE_X101Y112       FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[0]/C
                         clock pessimism              0.110    25.517    
                         clock uncertainty           -0.214    25.302    
    SLICE_X101Y112       FDRE (Setup_fdre_C_CE)      -0.205    25.097    tangerineSOCInst/SPIInst/dataToSend_reg[0]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -22.228    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.525ns  (logic 1.076ns (16.491%)  route 5.449ns (83.509%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 25.407 - 20.000 ) 
    Source Clock Delay      (SCD):    5.703ns = ( 15.703 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.648    15.703    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X71Y118        FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.456    16.159 f  tangerineSOCInst/nekoRvInst/a_reg[24]/Q
                         net (fo=2, routed)           0.733    16.892    tangerineSOCInst/nekoRvInst/Q[22]
    SLICE_X69Y118        LUT4 (Prop_lut4_I0_O)        0.124    17.016 f  tangerineSOCInst/nekoRvInst/systemRamReady_i_3/O
                         net (fo=5, routed)           0.765    17.780    tangerineSOCInst/nekoRvInst/systemRamReady_i_3_n_0
    SLICE_X73Y122        LUT6 (Prop_lut6_I2_O)        0.124    17.904 r  tangerineSOCInst/nekoRvInst/ready_i_2/O
                         net (fo=12, routed)          1.848    19.753    tangerineSOCInst/nekoRvInst/ready_i_2_n_0
    SLICE_X90Y120        LUT5 (Prop_lut5_I0_O)        0.124    19.877 r  tangerineSOCInst/nekoRvInst/dout[31]_i_3__1/O
                         net (fo=1, routed)           0.483    20.360    tangerineSOCInst/nekoRvInst/ce10_out
    SLICE_X90Y120        LUT3 (Prop_lut3_I1_O)        0.124    20.484 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__3/O
                         net (fo=12, routed)          0.630    21.114    tangerineSOCInst/nekoRvInst/ready_reg_0
    SLICE_X93Y117        LUT5 (Prop_lut5_I0_O)        0.124    21.238 r  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_1__0/O
                         net (fo=9, routed)           0.990    22.228    tangerineSOCInst/SPIInst/E[0]
    SLICE_X101Y112       FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.550    25.407    tangerineSOCInst/SPIInst/clk50
    SLICE_X101Y112       FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[7]/C
                         clock pessimism              0.110    25.517    
                         clock uncertainty           -0.214    25.302    
    SLICE_X101Y112       FDRE (Setup_fdre_C_CE)      -0.205    25.097    tangerineSOCInst/SPIInst/dataToSend_reg[7]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -22.228    
  -------------------------------------------------------------------
                         slack                                  2.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.623%)  route 0.636ns (77.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.577     1.715    tangerineSOCInst/clk100
    SLICE_X67Y109        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.451     2.307    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.045     2.352 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.185     2.537    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X57Y107        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.855     2.252    tangerineSOCInst/clk50
    SLICE_X57Y107        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[4]/C
                         clock pessimism             -0.206     2.046    
                         clock uncertainty            0.214     2.260    
    SLICE_X57Y107        FDRE (Hold_fdre_C_R)        -0.018     2.242    tangerineSOCInst/tickTimerCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.623%)  route 0.636ns (77.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.577     1.715    tangerineSOCInst/clk100
    SLICE_X67Y109        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.451     2.307    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.045     2.352 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.185     2.537    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X57Y107        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.855     2.252    tangerineSOCInst/clk50
    SLICE_X57Y107        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[5]/C
                         clock pessimism             -0.206     2.046    
                         clock uncertainty            0.214     2.260    
    SLICE_X57Y107        FDRE (Hold_fdre_C_R)        -0.018     2.242    tangerineSOCInst/tickTimerCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.623%)  route 0.636ns (77.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.577     1.715    tangerineSOCInst/clk100
    SLICE_X67Y109        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.451     2.307    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.045     2.352 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.185     2.537    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X57Y107        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.855     2.252    tangerineSOCInst/clk50
    SLICE_X57Y107        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[6]/C
                         clock pessimism             -0.206     2.046    
                         clock uncertainty            0.214     2.260    
    SLICE_X57Y107        FDRE (Hold_fdre_C_R)        -0.018     2.242    tangerineSOCInst/tickTimerCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.623%)  route 0.636ns (77.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.577     1.715    tangerineSOCInst/clk100
    SLICE_X67Y109        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.451     2.307    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.045     2.352 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.185     2.537    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X57Y107        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.855     2.252    tangerineSOCInst/clk50
    SLICE_X57Y107        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[7]/C
                         clock pessimism             -0.206     2.046    
                         clock uncertainty            0.214     2.260    
    SLICE_X57Y107        FDRE (Hold_fdre_C_R)        -0.018     2.242    tangerineSOCInst/tickTimerCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (21.000%)  route 0.700ns (79.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.577     1.715    tangerineSOCInst/clk100
    SLICE_X67Y109        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.451     2.307    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.045     2.352 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.249     2.601    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X57Y108        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.855     2.252    tangerineSOCInst/clk50
    SLICE_X57Y108        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[10]/C
                         clock pessimism             -0.206     2.046    
                         clock uncertainty            0.214     2.260    
    SLICE_X57Y108        FDRE (Hold_fdre_C_R)        -0.018     2.242    tangerineSOCInst/tickTimerCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (21.000%)  route 0.700ns (79.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.577     1.715    tangerineSOCInst/clk100
    SLICE_X67Y109        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.451     2.307    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.045     2.352 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.249     2.601    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X57Y108        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.855     2.252    tangerineSOCInst/clk50
    SLICE_X57Y108        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[11]/C
                         clock pessimism             -0.206     2.046    
                         clock uncertainty            0.214     2.260    
    SLICE_X57Y108        FDRE (Hold_fdre_C_R)        -0.018     2.242    tangerineSOCInst/tickTimerCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (21.000%)  route 0.700ns (79.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.577     1.715    tangerineSOCInst/clk100
    SLICE_X67Y109        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.451     2.307    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.045     2.352 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.249     2.601    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X57Y108        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.855     2.252    tangerineSOCInst/clk50
    SLICE_X57Y108        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[8]/C
                         clock pessimism             -0.206     2.046    
                         clock uncertainty            0.214     2.260    
    SLICE_X57Y108        FDRE (Hold_fdre_C_R)        -0.018     2.242    tangerineSOCInst/tickTimerCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (21.000%)  route 0.700ns (79.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.577     1.715    tangerineSOCInst/clk100
    SLICE_X67Y109        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.451     2.307    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.045     2.352 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.249     2.601    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X57Y108        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.855     2.252    tangerineSOCInst/clk50
    SLICE_X57Y108        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[9]/C
                         clock pessimism             -0.206     2.046    
                         clock uncertainty            0.214     2.260    
    SLICE_X57Y108        FDRE (Hold_fdre_C_R)        -0.018     2.242    tangerineSOCInst/tickTimerCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.874%)  route 0.750ns (80.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.577     1.715    tangerineSOCInst/clk100
    SLICE_X67Y109        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.451     2.307    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.045     2.352 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.299     2.651    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X57Y106        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.856     2.253    tangerineSOCInst/clk50
    SLICE_X57Y106        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[0]/C
                         clock pessimism             -0.206     2.047    
                         clock uncertainty            0.214     2.261    
    SLICE_X57Y106        FDRE (Hold_fdre_C_R)        -0.018     2.243    tangerineSOCInst/tickTimerCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.874%)  route 0.750ns (80.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.577     1.715    tangerineSOCInst/clk100
    SLICE_X67Y109        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.451     2.307    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.045     2.352 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.299     2.651    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X57Y106        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.856     2.253    tangerineSOCInst/clk50
    SLICE_X57Y106        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[1]/C
                         clock pessimism             -0.206     2.047    
                         clock uncertainty            0.214     2.261    
    SLICE_X57Y106        FDRE (Hold_fdre_C_R)        -0.018     2.243    tangerineSOCInst/tickTimerCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.408    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.610ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][13]/PRE
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 0.580ns (8.304%)  route 6.405ns (91.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 15.489 - 10.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.671     5.726    tangerineSOCInst/clk100
    SLICE_X57Y100        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.456     6.182 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          1.837     8.019    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X73Y110        LUT1 (Prop_lut1_I0_O)        0.124     8.143 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         4.568    12.711    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X36Y134        FDPE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.632    15.489    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X36Y134        FDPE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][13]/C
                         clock pessimism              0.278    15.767    
                         clock uncertainty           -0.085    15.682    
    SLICE_X36Y134        FDPE (Recov_fdpe_C_PRE)     -0.361    15.321    tangerineSOCInst/nekoRvInst/regs_reg[2][13]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -12.711    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][12]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 0.580ns (8.480%)  route 6.259ns (91.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.671     5.726    tangerineSOCInst/clk100
    SLICE_X57Y100        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.456     6.182 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          1.837     8.019    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X73Y110        LUT1 (Prop_lut1_I0_O)        0.124     8.143 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         4.423    12.565    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X57Y133        FDCE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.542    15.399    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X57Y133        FDCE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][12]/C
                         clock pessimism              0.278    15.677    
                         clock uncertainty           -0.085    15.592    
    SLICE_X57Y133        FDCE (Recov_fdce_C_CLR)     -0.405    15.187    tangerineSOCInst/nekoRvInst/regs_reg[2][12]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -12.565    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][16]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 0.580ns (8.480%)  route 6.259ns (91.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.671     5.726    tangerineSOCInst/clk100
    SLICE_X57Y100        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.456     6.182 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          1.837     8.019    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X73Y110        LUT1 (Prop_lut1_I0_O)        0.124     8.143 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         4.423    12.565    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X57Y133        FDCE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.542    15.399    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X57Y133        FDCE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][16]/C
                         clock pessimism              0.278    15.677    
                         clock uncertainty           -0.085    15.592    
    SLICE_X57Y133        FDCE (Recov_fdce_C_CLR)     -0.405    15.187    tangerineSOCInst/nekoRvInst/regs_reg[2][16]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -12.565    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][5]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 0.580ns (8.480%)  route 6.259ns (91.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.671     5.726    tangerineSOCInst/clk100
    SLICE_X57Y100        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.456     6.182 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          1.837     8.019    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X73Y110        LUT1 (Prop_lut1_I0_O)        0.124     8.143 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         4.423    12.565    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X57Y133        FDCE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.542    15.399    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X57Y133        FDCE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][5]/C
                         clock pessimism              0.278    15.677    
                         clock uncertainty           -0.085    15.592    
    SLICE_X57Y133        FDCE (Recov_fdce_C_CLR)     -0.405    15.187    tangerineSOCInst/nekoRvInst/regs_reg[2][5]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -12.565    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][10]/PRE
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 0.580ns (8.480%)  route 6.259ns (91.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.671     5.726    tangerineSOCInst/clk100
    SLICE_X57Y100        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.456     6.182 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          1.837     8.019    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X73Y110        LUT1 (Prop_lut1_I0_O)        0.124     8.143 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         4.423    12.565    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X57Y133        FDPE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.542    15.399    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X57Y133        FDPE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][10]/C
                         clock pessimism              0.278    15.677    
                         clock uncertainty           -0.085    15.592    
    SLICE_X57Y133        FDPE (Recov_fdpe_C_PRE)     -0.359    15.233    tangerineSOCInst/nekoRvInst/regs_reg[2][10]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                         -12.565    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][21]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 0.580ns (8.672%)  route 6.108ns (91.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 15.485 - 10.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.671     5.726    tangerineSOCInst/clk100
    SLICE_X57Y100        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.456     6.182 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          1.837     8.019    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X73Y110        LUT1 (Prop_lut1_I0_O)        0.124     8.143 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         4.272    12.414    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X41Y132        FDCE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.628    15.485    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X41Y132        FDCE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][21]/C
                         clock pessimism              0.278    15.763    
                         clock uncertainty           -0.085    15.678    
    SLICE_X41Y132        FDCE (Recov_fdce_C_CLR)     -0.405    15.273    tangerineSOCInst/nekoRvInst/regs_reg[2][21]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -12.414    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][9]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 0.580ns (8.672%)  route 6.108ns (91.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 15.485 - 10.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.671     5.726    tangerineSOCInst/clk100
    SLICE_X57Y100        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.456     6.182 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          1.837     8.019    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X73Y110        LUT1 (Prop_lut1_I0_O)        0.124     8.143 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         4.272    12.414    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X41Y132        FDCE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.628    15.485    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X41Y132        FDCE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][9]/C
                         clock pessimism              0.278    15.763    
                         clock uncertainty           -0.085    15.678    
    SLICE_X41Y132        FDCE (Recov_fdce_C_CLR)     -0.405    15.273    tangerineSOCInst/nekoRvInst/regs_reg[2][9]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -12.414    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][11]/PRE
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 0.580ns (8.672%)  route 6.108ns (91.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 15.485 - 10.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.671     5.726    tangerineSOCInst/clk100
    SLICE_X57Y100        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.456     6.182 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          1.837     8.019    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X73Y110        LUT1 (Prop_lut1_I0_O)        0.124     8.143 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         4.272    12.414    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X41Y132        FDPE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.628    15.485    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X41Y132        FDPE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][11]/C
                         clock pessimism              0.278    15.763    
                         clock uncertainty           -0.085    15.678    
    SLICE_X41Y132        FDPE (Recov_fdpe_C_PRE)     -0.359    15.319    tangerineSOCInst/nekoRvInst/regs_reg[2][11]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -12.414    
  -------------------------------------------------------------------
                         slack                                  2.905    

Slack (MET) :             3.046ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][15]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 0.580ns (9.039%)  route 5.836ns (90.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 15.400 - 10.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.671     5.726    tangerineSOCInst/clk100
    SLICE_X57Y100        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.456     6.182 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          1.837     8.019    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X73Y110        LUT1 (Prop_lut1_I0_O)        0.124     8.143 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         4.000    12.142    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X59Y134        FDCE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.543    15.400    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X59Y134        FDCE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][15]/C
                         clock pessimism              0.278    15.678    
                         clock uncertainty           -0.085    15.593    
    SLICE_X59Y134        FDCE (Recov_fdce_C_CLR)     -0.405    15.188    tangerineSOCInst/nekoRvInst/regs_reg[2][15]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -12.142    
  -------------------------------------------------------------------
                         slack                                  3.046    

Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][1]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 0.580ns (9.089%)  route 5.801ns (90.910%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 15.395 - 10.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.671     5.726    tangerineSOCInst/clk100
    SLICE_X57Y100        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.456     6.182 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          1.837     8.019    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X73Y110        LUT1 (Prop_lut1_I0_O)        0.124     8.143 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         3.964    12.107    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X54Y129        FDCE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.538    15.395    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X54Y129        FDCE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][1]/C
                         clock pessimism              0.278    15.673    
                         clock uncertainty           -0.085    15.588    
    SLICE_X54Y129        FDCE (Recov_fdce_C_CLR)     -0.405    15.183    tangerineSOCInst/nekoRvInst/regs_reg[2][1]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  3.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/pc_reg[1]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.186ns (15.815%)  route 0.990ns (84.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.586     1.724    tangerineSOCInst/clk100
    SLICE_X57Y100        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.141     1.865 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          0.759     2.624    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X73Y110        LUT1 (Prop_lut1_I0_O)        0.045     2.669 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         0.231     2.900    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X74Y110        FDCE                                         f  tangerineSOCInst/nekoRvInst/pc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.843     2.240    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X74Y110        FDCE                                         r  tangerineSOCInst/nekoRvInst/pc_reg[1]/C
                         clock pessimism             -0.492     1.747    
    SLICE_X74Y110        FDCE (Remov_fdce_C_CLR)     -0.067     1.680    tangerineSOCInst/nekoRvInst/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/pc_reg[2]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.186ns (15.815%)  route 0.990ns (84.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.586     1.724    tangerineSOCInst/clk100
    SLICE_X57Y100        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.141     1.865 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          0.759     2.624    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X73Y110        LUT1 (Prop_lut1_I0_O)        0.045     2.669 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         0.231     2.900    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X74Y110        FDCE                                         f  tangerineSOCInst/nekoRvInst/pc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.843     2.240    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X74Y110        FDCE                                         r  tangerineSOCInst/nekoRvInst/pc_reg[2]/C
                         clock pessimism             -0.492     1.747    
    SLICE_X74Y110        FDCE (Remov_fdce_C_CLR)     -0.067     1.680    tangerineSOCInst/nekoRvInst/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/pc_reg[3]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.186ns (15.815%)  route 0.990ns (84.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.586     1.724    tangerineSOCInst/clk100
    SLICE_X57Y100        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.141     1.865 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          0.759     2.624    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X73Y110        LUT1 (Prop_lut1_I0_O)        0.045     2.669 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         0.231     2.900    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X74Y110        FDCE                                         f  tangerineSOCInst/nekoRvInst/pc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.843     2.240    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X74Y110        FDCE                                         r  tangerineSOCInst/nekoRvInst/pc_reg[3]/C
                         clock pessimism             -0.492     1.747    
    SLICE_X74Y110        FDCE (Remov_fdce_C_CLR)     -0.067     1.680    tangerineSOCInst/nekoRvInst/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.257ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/pc_reg[0]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.186ns (15.600%)  route 1.006ns (84.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.586     1.724    tangerineSOCInst/clk100
    SLICE_X57Y100        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.141     1.865 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          0.759     2.624    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X73Y110        LUT1 (Prop_lut1_I0_O)        0.045     2.669 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         0.248     2.917    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X69Y110        FDCE                                         f  tangerineSOCInst/nekoRvInst/pc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.847     2.244    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X69Y110        FDCE                                         r  tangerineSOCInst/nekoRvInst/pc_reg[0]/C
                         clock pessimism             -0.492     1.751    
    SLICE_X69Y110        FDCE (Remov_fdce_C_CLR)     -0.092     1.659    tangerineSOCInst/nekoRvInst/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.284ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/pc_reg[22]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.186ns (15.325%)  route 1.028ns (84.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.586     1.724    tangerineSOCInst/clk100
    SLICE_X57Y100        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.141     1.865 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          0.759     2.624    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X73Y110        LUT1 (Prop_lut1_I0_O)        0.045     2.669 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         0.269     2.938    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X69Y116        FDCE                                         f  tangerineSOCInst/nekoRvInst/pc_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.842     2.239    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X69Y116        FDCE                                         r  tangerineSOCInst/nekoRvInst/pc_reg[22]/C
                         clock pessimism             -0.492     1.746    
    SLICE_X69Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.654    tangerineSOCInst/nekoRvInst/pc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.294ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rvState_reg[0]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.186ns (15.168%)  route 1.040ns (84.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.586     1.724    tangerineSOCInst/clk100
    SLICE_X57Y100        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.141     1.865 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          0.759     2.624    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X73Y110        LUT1 (Prop_lut1_I0_O)        0.045     2.669 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         0.282     2.951    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X75Y108        FDCE                                         f  tangerineSOCInst/nekoRvInst/rvState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.844     2.241    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X75Y108        FDCE                                         r  tangerineSOCInst/nekoRvInst/rvState_reg[0]/C
                         clock pessimism             -0.492     1.748    
    SLICE_X75Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.656    tangerineSOCInst/nekoRvInst/rvState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.347ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rdWrite_reg/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.186ns (14.551%)  route 1.092ns (85.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.586     1.724    tangerineSOCInst/clk100
    SLICE_X57Y100        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.141     1.865 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          0.759     2.624    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X73Y110        LUT1 (Prop_lut1_I0_O)        0.045     2.669 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         0.334     3.003    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X77Y109        FDCE                                         f  tangerineSOCInst/nekoRvInst/rdWrite_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.843     2.240    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X77Y109        FDCE                                         r  tangerineSOCInst/nekoRvInst/rdWrite_reg/C
                         clock pessimism             -0.492     1.747    
    SLICE_X77Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.655    tangerineSOCInst/nekoRvInst/rdWrite_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.366ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/pc_reg[4]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.186ns (14.360%)  route 1.109ns (85.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.586     1.724    tangerineSOCInst/clk100
    SLICE_X57Y100        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.141     1.865 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          0.759     2.624    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X73Y110        LUT1 (Prop_lut1_I0_O)        0.045     2.669 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         0.351     3.020    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X75Y112        FDCE                                         f  tangerineSOCInst/nekoRvInst/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.841     2.238    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X75Y112        FDCE                                         r  tangerineSOCInst/nekoRvInst/pc_reg[4]/C
                         clock pessimism             -0.492     1.745    
    SLICE_X75Y112        FDCE (Remov_fdce_C_CLR)     -0.092     1.653    tangerineSOCInst/nekoRvInst/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.366ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/pc_reg[5]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.186ns (14.360%)  route 1.109ns (85.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.586     1.724    tangerineSOCInst/clk100
    SLICE_X57Y100        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.141     1.865 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          0.759     2.624    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X73Y110        LUT1 (Prop_lut1_I0_O)        0.045     2.669 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         0.351     3.020    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X75Y112        FDCE                                         f  tangerineSOCInst/nekoRvInst/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.841     2.238    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X75Y112        FDCE                                         r  tangerineSOCInst/nekoRvInst/pc_reg[5]/C
                         clock pessimism             -0.492     1.745    
    SLICE_X75Y112        FDCE (Remov_fdce_C_CLR)     -0.092     1.653    tangerineSOCInst/nekoRvInst/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.366ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/pc_reg[6]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.186ns (14.360%)  route 1.109ns (85.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.586     1.724    tangerineSOCInst/clk100
    SLICE_X57Y100        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.141     1.865 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=20, routed)          0.759     2.624    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X73Y110        LUT1 (Prop_lut1_I0_O)        0.045     2.669 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=142, routed)         0.351     3.020    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X75Y112        FDCE                                         f  tangerineSOCInst/nekoRvInst/pc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.841     2.238    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X75Y112        FDCE                                         r  tangerineSOCInst/nekoRvInst/pc_reg[6]/C
                         clock pessimism             -0.492     1.745    
    SLICE_X75Y112        FDCE (Remov_fdce_C_CLR)     -0.092     1.653    tangerineSOCInst/nekoRvInst/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  1.366    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.980ns  (logic 0.220ns (2.204%)  route 9.760ns (97.796%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.841     6.841    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.965 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.547    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.643 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        2.337     9.980    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X66Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.539     5.396    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X66Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.485ns  (logic 0.220ns (2.319%)  route 9.265ns (97.681%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.841     6.841    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.965 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.547    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.643 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        1.843     9.485    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X122Y112       FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.564     5.421    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X122Y112       FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.463ns  (logic 0.220ns (2.325%)  route 9.243ns (97.675%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.841     6.841    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.965 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.547    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.643 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        1.820     9.463    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X72Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.537     5.394    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X72Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.053ns  (logic 0.071ns (1.752%)  route 3.982ns (98.248%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         3.134     3.134    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     3.179 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     3.393    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.419 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        0.634     4.053    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X72Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.847     2.244    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X72Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.069ns  (logic 0.071ns (1.745%)  route 3.998ns (98.255%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         3.134     3.134    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     3.179 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     3.393    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.419 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        0.651     4.069    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X122Y112       FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.860     2.257    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X122Y112       FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.226ns  (logic 0.071ns (1.680%)  route 4.155ns (98.320%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         3.134     3.134    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     3.179 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     3.393    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.419 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        0.807     4.226    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X66Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.847     2.244    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X66Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.758ns  (logic 0.518ns (29.463%)  route 1.240ns (70.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.394ns
    Source Clock Delay      (SCD):    5.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.660     5.715    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.518     6.233 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=63, routed)          1.240     7.473    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X71Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.537     5.394    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X71Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.946ns  (logic 0.456ns (48.216%)  route 0.490ns (51.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.658     5.713    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_fdre_C_Q)         0.456     6.169 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=28, routed)          0.490     6.659    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X66Y141        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.540     5.397    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X66Y141        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.249%)  route 0.193ns (57.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.576     1.714    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=28, routed)          0.193     2.048    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X66Y141        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.848     2.245    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X66Y141        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.164ns (24.007%)  route 0.519ns (75.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.576     1.714    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.164     1.878 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=63, routed)          0.519     2.397    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X71Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.847     2.244    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X71Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.858ns  (logic 0.220ns (2.232%)  route 9.638ns (97.768%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.841     6.841    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.965 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.547    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.643 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        2.216     9.858    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X0Y89          LDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramCKE_reg/G
                            (positive level-sensitive latch)
  Destination:            sdramCKE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.799ns  (logic 4.127ns (71.166%)  route 1.672ns (28.834%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/G
    SLICE_X0Y89          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/Q
                         net (fo=1, routed)           1.672     2.231    sdramCKE_OBUF
    Y25                  OBUF (Prop_obuf_I_O)         3.568     5.799 r  sdramCKE_OBUF_inst/O
                         net (fo=0)                   0.000     5.799    sdramCKE
    Y25                                                               r  sdramCKE (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramCKE_reg/G
                            (positive level-sensitive latch)
  Destination:            sdramCKE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.426ns (81.535%)  route 0.323ns (18.465%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/G
    SLICE_X0Y89          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/Q
                         net (fo=1, routed)           0.323     0.481    sdramCKE_OBUF
    Y25                  OBUF (Prop_obuf_I_O)         1.268     1.749 r  sdramCKE_OBUF_inst/O
                         net (fo=0)                   0.000     1.749    sdramCKE
    Y25                                                               r  sdramCKE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.204ns  (logic 0.071ns (1.689%)  route 4.133ns (98.311%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         3.134     3.134    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     3.179 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     3.393    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.419 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        0.786     4.204    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X0Y89          LDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_clk_wiz_0
  To Clock:  

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.435ns  (logic 4.027ns (32.383%)  route 8.408ns (67.617%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.646     5.701    clk100
    SLICE_X73Y129        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y129        FDPE (Prop_fdpe_C_Q)         0.456     6.157 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          8.408    14.565    sdramD_IOBUF[23]_inst/T
    F4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.571    18.136 r  sdramD_IOBUF[23]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.136    sdramD[23]
    F4                                                                r  sdramD[23] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.144ns  (logic 4.049ns (33.340%)  route 8.095ns (66.660%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.646     5.701    clk100
    SLICE_X73Y129        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y129        FDPE (Prop_fdpe_C_Q)         0.456     6.157 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          8.095    14.252    sdramD_IOBUF[16]_inst/T
    E5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.593    17.845 r  sdramD_IOBUF[16]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.845    sdramD[16]
    E5                                                                r  sdramD[16] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.466ns  (logic 4.067ns (35.472%)  route 7.399ns (64.528%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.646     5.701    clk100
    SLICE_X73Y129        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y129        FDPE (Prop_fdpe_C_Q)         0.456     6.157 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          7.399    13.556    sdramD_IOBUF[18]_inst/T
    C1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.611    17.167 r  sdramD_IOBUF[18]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.167    sdramD[18]
    C1                                                                r  sdramD[18] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.317ns  (logic 4.068ns (35.948%)  route 7.249ns (64.052%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.646     5.701    clk100
    SLICE_X73Y129        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y129        FDPE (Prop_fdpe_C_Q)         0.456     6.157 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          7.249    13.406    sdramD_IOBUF[17]_inst/T
    B1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.612    17.018 r  sdramD_IOBUF[17]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.018    sdramD[17]
    B1                                                                r  sdramD[17] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramWE_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramWE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.091ns  (logic 4.020ns (36.247%)  route 7.071ns (63.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.749     5.804    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X37Y117        FDPE                                         r  tangerineSOCInst/sdramDMAInst/sdramWE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDPE (Prop_fdpe_C_Q)         0.456     6.260 r  tangerineSOCInst/sdramDMAInst/sdramWE_reg/Q
                         net (fo=1, routed)           7.071    13.331    sdramWE_OBUF
    T4                   OBUF (Prop_obuf_I_O)         3.564    16.895 r  sdramWE_OBUF_inst/O
                         net (fo=0)                   0.000    16.895    sdramWE
    T4                                                                r  sdramWE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.150ns  (logic 4.051ns (36.334%)  route 7.099ns (63.666%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.646     5.701    clk100
    SLICE_X73Y129        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y129        FDPE (Prop_fdpe_C_Q)         0.456     6.157 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          7.099    13.256    sdramD_IOBUF[22]_inst/T
    F2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.595    16.851 r  sdramD_IOBUF[22]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.851    sdramD[22]
    F2                                                                r  sdramD[22] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramCS_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramCS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.959ns  (logic 4.026ns (36.734%)  route 6.934ns (63.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.745     5.800    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X37Y120        FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramCS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDCE (Prop_fdce_C_Q)         0.456     6.256 r  tangerineSOCInst/sdramDMAInst/sdramCS_reg/Q
                         net (fo=1, routed)           6.934    13.189    sdramCS_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.570    16.759 r  sdramCS_OBUF_inst/O
                         net (fo=0)                   0.000    16.759    sdramCS
    M1                                                                r  sdramCS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramRAS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramRAS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.945ns  (logic 3.973ns (36.302%)  route 6.972ns (63.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.747     5.802    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X37Y118        FDPE                                         r  tangerineSOCInst/sdramDMAInst/sdramRAS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDPE (Prop_fdpe_C_Q)         0.456     6.258 r  tangerineSOCInst/sdramDMAInst/sdramRAS_reg/Q
                         net (fo=1, routed)           6.972    13.229    sdramRAS_OBUF
    P6                   OBUF (Prop_obuf_I_O)         3.517    16.747 r  sdramRAS_OBUF_inst/O
                         net (fo=0)                   0.000    16.747    sdramRAS
    P6                                                                r  sdramRAS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramCAS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramCAS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.928ns  (logic 3.977ns (36.394%)  route 6.951ns (63.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.749     5.804    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X37Y117        FDPE                                         r  tangerineSOCInst/sdramDMAInst/sdramCAS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDPE (Prop_fdpe_C_Q)         0.456     6.260 r  tangerineSOCInst/sdramDMAInst/sdramCAS_reg/Q
                         net (fo=1, routed)           6.951    13.211    sdramCAS_OBUF
    P5                   OBUF (Prop_obuf_I_O)         3.521    16.732 r  sdramCAS_OBUF_inst/O
                         net (fo=0)                   0.000    16.732    sdramCAS
    P5                                                                r  sdramCAS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.000ns  (logic 4.052ns (36.831%)  route 6.949ns (63.169%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.646     5.701    clk100
    SLICE_X73Y129        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y129        FDPE (Prop_fdpe_C_Q)         0.456     6.157 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          6.949    13.106    sdramD_IOBUF[21]_inst/T
    E2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.596    16.701 r  sdramD_IOBUF[21]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.701    sdramD[21]
    E2                                                                r  sdramD[21] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 0.965ns (37.816%)  route 1.587ns (62.184%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.568     1.706    clk100
    SLICE_X73Y129        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y129        FDPE (Prop_fdpe_C_Q)         0.141     1.847 r  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          1.587     3.434    sdramD_IOBUF[24]_inst/T
    K26                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.258 r  sdramD_IOBUF[24]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.258    sdramD[24]
    K26                                                               r  sdramD[24] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.585ns  (logic 1.426ns (55.144%)  route 1.160ns (44.856%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.552     1.690    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X82Y125        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_fdre_C_Q)         0.128     1.818 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[1]/Q
                         net (fo=1, routed)           1.160     2.978    sdramD_IOBUF[1]_inst/I
    N3                   OBUFT (Prop_obuft_I_O)       1.298     4.276 r  sdramD_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.276    sdramD[1]
    N3                                                                r  sdramD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/gpoRegister_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.736ns  (logic 1.399ns (51.141%)  route 1.337ns (48.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.583     1.721    tangerineSOCInst/clk100
    SLICE_X60Y104        FDSE                                         r  tangerineSOCInst/gpoRegister_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDSE (Prop_fdse_C_Q)         0.164     1.885 r  tangerineSOCInst/gpoRegister_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.337     3.222    lopt
    R23                  OBUF (Prop_obuf_I_O)         1.235     4.457 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.457    leds[0]
    R23                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/gpoRegister_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.781ns  (logic 1.411ns (50.714%)  route 1.371ns (49.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.583     1.721    tangerineSOCInst/clk100
    SLICE_X60Y104        FDRE                                         r  tangerineSOCInst/gpoRegister_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.164     1.885 r  tangerineSOCInst/gpoRegister_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.371     3.256    lopt_1
    T23                  OBUF (Prop_obuf_I_O)         1.247     4.503 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.503    leds[1]
    T23                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.878ns  (logic 0.965ns (33.532%)  route 1.913ns (66.468%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.568     1.706    clk100
    SLICE_X73Y129        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y129        FDPE (Prop_fdpe_C_Q)         0.141     1.847 r  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          1.913     3.760    sdramD_IOBUF[31]_inst/T
    J25                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.584 r  sdramD_IOBUF[31]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.584    sdramD[31]
    J25                                                               r  sdramD[31] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.945ns  (logic 1.429ns (48.516%)  route 1.516ns (51.484%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.552     1.690    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X82Y125        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_fdre_C_Q)         0.141     1.831 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[20]/Q
                         net (fo=1, routed)           1.516     3.348    sdramD_IOBUF[20]_inst/I
    E1                   OBUFT (Prop_obuft_I_O)       1.288     4.635 r  sdramD_IOBUF[20]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.635    sdramD[20]
    E1                                                                r  sdramD[20] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.956ns  (logic 1.390ns (47.028%)  route 1.566ns (52.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.556     1.694    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X87Y122        FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y122        FDCE (Prop_fdce_C_Q)         0.141     1.835 r  tangerineSOCInst/sdramDMAInst/sdramA_reg[0]/Q
                         net (fo=1, routed)           1.566     3.401    sdramA_OBUF[0]
    R2                   OBUF (Prop_obuf_I_O)         1.249     4.650 r  sdramA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.650    sdramA[0]
    R2                                                                r  sdramA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.994ns  (logic 0.965ns (32.227%)  route 2.029ns (67.773%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.568     1.706    clk100
    SLICE_X73Y129        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y129        FDPE (Prop_fdpe_C_Q)         0.141     1.847 r  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          2.029     3.877    sdramD_IOBUF[15]_inst/T
    R25                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.701 r  sdramD_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.701    sdramD[15]
    R25                                                               r  sdramD[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.016ns  (logic 1.407ns (46.640%)  route 1.610ns (53.360%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.556     1.694    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X87Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y128        FDRE (Prop_fdre_C_Q)         0.128     1.822 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.610     3.432    sdramD_IOBUF[2]_inst/I
    M5                   OBUFT (Prop_obuft_I_O)       1.279     4.711 r  sdramD_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.711    sdramD[2]
    M5                                                                r  sdramD[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.020ns  (logic 1.395ns (46.211%)  route 1.624ns (53.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.556     1.694    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X87Y122        FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y122        FDCE (Prop_fdce_C_Q)         0.141     1.835 r  tangerineSOCInst/sdramDMAInst/sdramA_reg[1]/Q
                         net (fo=1, routed)           1.624     3.460    sdramA_OBUF[1]
    T2                   OBUF (Prop_obuf_I_O)         1.254     4.714 r  sdramA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.714    sdramA[1]
    T2                                                                r  sdramA[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100ps_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                            (clock source 'clk100ps_clk_wiz_0'  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            sdramCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.846ns  (logic 3.676ns (41.557%)  route 5.170ns (58.443%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.191    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.490 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          3.326    12.756    sdramCLK_OBUF
    AA25                 OBUF (Prop_obuf_I_O)         3.580    16.336 r  sdramCLK_OBUF_inst/O
                         net (fo=0)                   0.000    16.336    sdramCLK
    AA25                                                              r  sdramCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                            (clock source 'clk100ps_clk_wiz_0'  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            sdramCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.306ns (47.918%)  route 1.420ns (52.082%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 fall edge)
                                                      0.375     0.375 f  
    U22                                               0.000     0.375 f  sysClk50 (IN)
                         net (fo=0)                   0.000     0.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.645 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.514 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     2.123    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     0.943 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     1.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.514 f  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.875     2.389    sdramCLK_OBUF
    AA25                 OBUF (Prop_obuf_I_O)         1.280     3.669 f  sdramCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.669    sdramCLK
    AA25                                                              f  sdramCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk125_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.388ns  (logic 2.387ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.842     9.897    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         f  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.472    10.369 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001    10.370    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_OB)    1.915    12.285 r  OBUFDS_red/OB
                         net (fo=0)                   0.000    12.285    hdmiDN[2]
    D25                                                               r  hdmiDN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.387ns  (logic 2.386ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.842     9.897    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         f  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.472    10.369 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001    10.370    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_O)     1.914    12.284 r  OBUFDS_red/O
                         net (fo=0)                   0.000    12.284    hdmiDP[2]
    E25                                                               r  hdmiDP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.843     9.898    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         f  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.472    10.370 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001    10.371    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_OB)    1.895    12.266 r  OBUFDS_green/OB
                         net (fo=0)                   0.000    12.266    hdmiDN[1]
    G26                                                               r  hdmiDN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.843     9.898    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         f  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.472    10.370 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001    10.371    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_O)     1.894    12.265 r  OBUFDS_green/O
                         net (fo=0)                   0.000    12.265    hdmiDP[1]
    H26                                                               r  hdmiDP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.360ns  (logic 2.359ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.838     9.893    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         f  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.472    10.365 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    10.366    I
    F23                  OBUFDS (Prop_obufds_I_OB)    1.887    12.253 r  OBUFDS_blue/OB
                         net (fo=0)                   0.000    12.253    hdmiDN[0]
    E23                                                               r  hdmiDN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.359ns  (logic 2.358ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.838     9.893    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         f  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.472    10.365 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    10.366    I
    F23                  OBUFDS (Prop_obufds_I_O)     1.886    12.252 r  OBUFDS_blue/O
                         net (fo=0)                   0.000    12.252    hdmiDP[0]
    F23                                                               r  hdmiDP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.347ns  (logic 2.346ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.831     9.886    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         f  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.472    10.358 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    10.359    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_OB)    1.874    12.233 r  OBUFDS_clock/OB
                         net (fo=0)                   0.000    12.233    hdmiClkN
    F22                                                               r  hdmiClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 2.345ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.831     9.886    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         f  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.472    10.358 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    10.359    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_O)     1.873    12.232 r  OBUFDS_clock/O
                         net (fo=0)                   0.000    12.232    hdmiClkP
    G22                                                               r  hdmiClkP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.000ns  (logic 0.999ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.639     1.777    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         r  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.177     1.954 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.955    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_O)     0.822     2.777 r  OBUFDS_clock/O
                         net (fo=0)                   0.000     2.777    hdmiClkP
    G22                                                               r  hdmiClkP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.001ns  (logic 1.000ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.639     1.777    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         r  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.177     1.954 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.955    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_OB)    0.823     2.778 r  OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.778    hdmiClkN
    F22                                                               r  hdmiClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.012ns  (logic 1.011ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.642     1.780    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         r  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.177     1.957 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.958    I
    F23                  OBUFDS (Prop_obufds_I_O)     0.834     2.793 r  OBUFDS_blue/O
                         net (fo=0)                   0.000     2.793    hdmiDP[0]
    F23                                                               r  hdmiDP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.013ns  (logic 1.012ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.642     1.780    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         r  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.177     1.957 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.958    I
    F23                  OBUFDS (Prop_obufds_I_OB)    0.835     2.794 r  OBUFDS_blue/OB
                         net (fo=0)                   0.000     2.794    hdmiDN[0]
    E23                                                               r  hdmiDN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.021ns  (logic 1.020ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         r  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_O)     0.843     2.803 r  OBUFDS_green/O
                         net (fo=0)                   0.000     2.803    hdmiDP[1]
    H26                                                               r  hdmiDP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         r  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_OB)    0.844     2.804 r  OBUFDS_green/OB
                         net (fo=0)                   0.000     2.804    hdmiDN[1]
    G26                                                               r  hdmiDN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.040ns  (logic 1.039ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         r  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_O)     0.862     2.822 r  OBUFDS_red/O
                         net (fo=0)                   0.000     2.822    hdmiDP[2]
    E25                                                               r  hdmiDP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.041ns  (logic 1.040ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         r  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_OB)    0.863     2.823 r  OBUFDS_red/OB
                         net (fo=0)                   0.000     2.823    hdmiDN[2]
    D25                                                               r  hdmiDN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk12_clk_wiz_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb1dm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.187ns  (logic 4.060ns (44.191%)  route 5.127ns (55.809%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.650     5.705    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X69Y154        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y154        FDSE (Prop_fdse_C_Q)         0.456     6.161 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/Q
                         net (fo=10, routed)          5.127    11.288    usb1dm_IOBUF_inst/T
    B2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.604    14.891 r  usb1dm_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.891    usb1dm
    B2                                                                r  usb1dm (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/up_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb1dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.125ns  (logic 4.106ns (44.994%)  route 5.019ns (55.006%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.650     5.705    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X68Y156        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y156        FDRE (Prop_fdre_C_Q)         0.518     6.223 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/up_reg/Q
                         net (fo=3, routed)           5.019    11.242    usb1dp_IOBUF_inst/I
    C2                   OBUFT (Prop_obuft_I_O)       3.588    14.830 r  usb1dp_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.830    usb1dp
    C2                                                                r  usb1dp (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb1dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.186ns  (logic 0.965ns (30.289%)  route 2.221ns (69.711%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.576     1.714    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X69Y154        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y154        FDSE (Prop_fdse_C_Q)         0.141     1.855 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/Q
                         net (fo=10, routed)          2.221     4.076    usb1dp_IOBUF_inst/T
    C2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.900 r  usb1dp_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.900    usb1dp
    C2                                                                r  usb1dp (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb1dm
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.239ns  (logic 0.965ns (29.793%)  route 2.274ns (70.207%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.576     1.714    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X69Y154        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y154        FDSE (Prop_fdse_C_Q)         0.141     1.855 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/Q
                         net (fo=10, routed)          2.274     4.129    usb1dm_IOBUF_inst/T
    B2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.953 r  usb1dm_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.953    usb1dm
    B2                                                                r  usb1dm (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk50_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/SPIInst/mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdCardCmd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.092ns  (logic 4.115ns (45.260%)  route 4.977ns (54.740%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.678     5.733    tangerineSOCInst/SPIInst/clk50
    SLICE_X104Y113       FDRE                                         r  tangerineSOCInst/SPIInst/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y113       FDRE (Prop_fdre_C_Q)         0.518     6.251 r  tangerineSOCInst/SPIInst/mosi_reg/Q
                         net (fo=1, routed)           4.977    11.228    sdCardCmd_OBUF
    B4                   OBUF (Prop_obuf_I_O)         3.597    14.825 r  sdCardCmd_OBUF_inst/O
                         net (fo=0)                   0.000    14.825    sdCardCmd
    B4                                                                r  sdCardCmd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/SPIInst/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdCardClk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.943ns  (logic 4.059ns (45.387%)  route 4.884ns (54.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.672     5.727    tangerineSOCInst/SPIInst/clk50
    SLICE_X103Y113       FDRE                                         r  tangerineSOCInst/SPIInst/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y113       FDRE (Prop_fdre_C_Q)         0.456     6.183 r  tangerineSOCInst/SPIInst/sclk_reg/Q
                         net (fo=1, routed)           4.884    11.067    sdCardClk_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.603    14.670 r  sdCardClk_OBUF_inst/O
                         net (fo=0)                   0.000    14.670    sdCardClk
    A4                                                                r  sdCardClk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/SPIInst/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdCardClk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.279ns  (logic 1.444ns (44.039%)  route 1.835ns (55.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.582     1.720    tangerineSOCInst/SPIInst/clk50
    SLICE_X103Y113       FDRE                                         r  tangerineSOCInst/SPIInst/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y113       FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/SPIInst/sclk_reg/Q
                         net (fo=1, routed)           1.835     3.696    sdCardClk_OBUF
    A4                   OBUF (Prop_obuf_I_O)         1.303     4.999 r  sdCardClk_OBUF_inst/O
                         net (fo=0)                   0.000     4.999    sdCardClk
    A4                                                                r  sdCardClk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/SPIInst/mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdCardCmd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.310ns  (logic 1.461ns (44.143%)  route 1.849ns (55.857%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.585     1.723    tangerineSOCInst/SPIInst/clk50
    SLICE_X104Y113       FDRE                                         r  tangerineSOCInst/SPIInst/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y113       FDRE (Prop_fdre_C_Q)         0.164     1.887 r  tangerineSOCInst/SPIInst/mosi_reg/Q
                         net (fo=1, routed)           1.849     3.736    sdCardCmd_OBUF
    B4                   OBUF (Prop_obuf_I_O)         1.297     5.033 r  sdCardCmd_OBUF_inst/O
                         net (fo=0)                   0.000     5.033    sdCardCmd
    B4                                                                r  sdCardCmd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.701ns  (logic 0.096ns (2.594%)  route 3.605ns (97.406%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.701    12.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.180ns  (logic 0.026ns (2.202%)  route 1.155ns (97.798%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 0.096ns (1.959%)  route 4.804ns (98.041%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.900    11.261 f  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.697    13.959    clk_wiz_1Inst/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_1Inst/inst/clkf_buf/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_1Inst/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.026ns (1.545%)  route 1.657ns (98.455%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_clk_wiz_0

Max Delay          1368 Endpoints
Min Delay          1368 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.943ns  (logic 0.248ns (2.266%)  route 10.695ns (97.734%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         7.428     7.428    tangerineSOCInst/nekoRvInst/locked
    SLICE_X90Y119        LUT4 (Prop_lut4_I0_O)        0.124     7.552 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__4/O
                         net (fo=27, routed)          2.040     9.592    tangerineSOCInst/nekoRvInst/E[0]
    SLICE_X66Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.716 r  tangerineSOCInst/nekoRvInst/dout[23]_i_1__1/O
                         net (fo=18, routed)          1.226    10.943    tangerineSOCInst/sdramDMAInst/dout_reg[2]_2
    SLICE_X87Y118        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.517     5.374    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X87Y118        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.943ns  (logic 0.248ns (2.266%)  route 10.695ns (97.734%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         7.428     7.428    tangerineSOCInst/nekoRvInst/locked
    SLICE_X90Y119        LUT4 (Prop_lut4_I0_O)        0.124     7.552 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__4/O
                         net (fo=27, routed)          2.040     9.592    tangerineSOCInst/nekoRvInst/E[0]
    SLICE_X66Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.716 r  tangerineSOCInst/nekoRvInst/dout[23]_i_1__1/O
                         net (fo=18, routed)          1.226    10.943    tangerineSOCInst/sdramDMAInst/dout_reg[2]_2
    SLICE_X87Y118        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.517     5.374    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X87Y118        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.943ns  (logic 0.248ns (2.266%)  route 10.695ns (97.734%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         7.428     7.428    tangerineSOCInst/nekoRvInst/locked
    SLICE_X90Y119        LUT4 (Prop_lut4_I0_O)        0.124     7.552 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__4/O
                         net (fo=27, routed)          2.040     9.592    tangerineSOCInst/nekoRvInst/E[0]
    SLICE_X66Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.716 r  tangerineSOCInst/nekoRvInst/dout[23]_i_1__1/O
                         net (fo=18, routed)          1.226    10.943    tangerineSOCInst/sdramDMAInst/dout_reg[2]_2
    SLICE_X87Y118        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.517     5.374    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X87Y118        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.943ns  (logic 0.248ns (2.266%)  route 10.695ns (97.734%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         7.428     7.428    tangerineSOCInst/nekoRvInst/locked
    SLICE_X90Y119        LUT4 (Prop_lut4_I0_O)        0.124     7.552 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__4/O
                         net (fo=27, routed)          2.040     9.592    tangerineSOCInst/nekoRvInst/E[0]
    SLICE_X66Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.716 r  tangerineSOCInst/nekoRvInst/dout[23]_i_1__1/O
                         net (fo=18, routed)          1.226    10.943    tangerineSOCInst/sdramDMAInst/dout_reg[2]_2
    SLICE_X87Y118        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.517     5.374    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X87Y118        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.793ns  (logic 0.248ns (2.298%)  route 10.545ns (97.702%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         7.428     7.428    tangerineSOCInst/nekoRvInst/locked
    SLICE_X90Y119        LUT4 (Prop_lut4_I0_O)        0.124     7.552 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__4/O
                         net (fo=27, routed)          2.040     9.592    tangerineSOCInst/nekoRvInst/E[0]
    SLICE_X66Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.716 r  tangerineSOCInst/nekoRvInst/dout[23]_i_1__1/O
                         net (fo=18, routed)          1.076    10.793    tangerineSOCInst/sdramDMAInst/dout_reg[2]_2
    SLICE_X85Y119        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.516     5.373    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X85Y119        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.585ns  (logic 0.248ns (2.343%)  route 10.337ns (97.657%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         7.428     7.428    tangerineSOCInst/nekoRvInst/locked
    SLICE_X90Y119        LUT4 (Prop_lut4_I0_O)        0.124     7.552 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__4/O
                         net (fo=27, routed)          2.040     9.592    tangerineSOCInst/nekoRvInst/E[0]
    SLICE_X66Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.716 r  tangerineSOCInst/nekoRvInst/dout[23]_i_1__1/O
                         net (fo=18, routed)          0.869    10.585    tangerineSOCInst/sdramDMAInst/dout_reg[2]_2
    SLICE_X74Y121        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.523     5.380    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X74Y121        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[17]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.585ns  (logic 0.248ns (2.343%)  route 10.337ns (97.657%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         7.428     7.428    tangerineSOCInst/nekoRvInst/locked
    SLICE_X90Y119        LUT4 (Prop_lut4_I0_O)        0.124     7.552 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__4/O
                         net (fo=27, routed)          2.040     9.592    tangerineSOCInst/nekoRvInst/E[0]
    SLICE_X66Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.716 r  tangerineSOCInst/nekoRvInst/dout[23]_i_1__1/O
                         net (fo=18, routed)          0.869    10.585    tangerineSOCInst/sdramDMAInst/dout_reg[2]_2
    SLICE_X74Y121        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.523     5.380    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X74Y121        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[19]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.585ns  (logic 0.248ns (2.343%)  route 10.337ns (97.657%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         7.428     7.428    tangerineSOCInst/nekoRvInst/locked
    SLICE_X90Y119        LUT4 (Prop_lut4_I0_O)        0.124     7.552 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__4/O
                         net (fo=27, routed)          2.040     9.592    tangerineSOCInst/nekoRvInst/E[0]
    SLICE_X66Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.716 r  tangerineSOCInst/nekoRvInst/dout[23]_i_1__1/O
                         net (fo=18, routed)          0.869    10.585    tangerineSOCInst/sdramDMAInst/dout_reg[2]_2
    SLICE_X74Y121        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.523     5.380    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X74Y121        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[20]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.585ns  (logic 0.248ns (2.343%)  route 10.337ns (97.657%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         7.428     7.428    tangerineSOCInst/nekoRvInst/locked
    SLICE_X90Y119        LUT4 (Prop_lut4_I0_O)        0.124     7.552 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__4/O
                         net (fo=27, routed)          2.040     9.592    tangerineSOCInst/nekoRvInst/E[0]
    SLICE_X66Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.716 r  tangerineSOCInst/nekoRvInst/dout[23]_i_1__1/O
                         net (fo=18, routed)          0.869    10.585    tangerineSOCInst/sdramDMAInst/dout_reg[2]_2
    SLICE_X74Y121        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.523     5.380    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X74Y121        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[22]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.319ns  (logic 0.248ns (2.403%)  route 10.071ns (97.597%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         7.428     7.428    tangerineSOCInst/nekoRvInst/locked
    SLICE_X90Y119        LUT4 (Prop_lut4_I0_O)        0.124     7.552 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__4/O
                         net (fo=27, routed)          2.040     9.592    tangerineSOCInst/nekoRvInst/E[0]
    SLICE_X66Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.716 r  tangerineSOCInst/nekoRvInst/dout[23]_i_1__1/O
                         net (fo=18, routed)          0.602    10.319    tangerineSOCInst/sdramDMAInst/dout_reg[2]_2
    SLICE_X66Y119        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        1.530     5.387    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X66Y119        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/frameTimerReset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.045ns (2.308%)  route 1.905ns (97.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         1.905     1.905    tangerineSOCInst/nekoRvInst/locked
    SLICE_X67Y109        LUT6 (Prop_lut6_I4_O)        0.045     1.950 r  tangerineSOCInst/nekoRvInst/frameTimerReset_i_1/O
                         net (fo=1, routed)           0.000     1.950    tangerineSOCInst/nekoRvInst_n_60
    SLICE_X67Y109        FDRE                                         r  tangerineSOCInst/frameTimerReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.848     2.245    tangerineSOCInst/clk100
    SLICE_X67Y109        FDRE                                         r  tangerineSOCInst/frameTimerReset_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/registersReady_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.045ns  (logic 0.046ns (2.250%)  route 1.999ns (97.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         1.999     1.999    tangerineSOCInst/nekoRvInst/locked
    SLICE_X67Y110        LUT4 (Prop_lut4_I0_O)        0.046     2.045 r  tangerineSOCInst/nekoRvInst/registersReady_i_1/O
                         net (fo=1, routed)           0.000     2.045    tangerineSOCInst/nekoRvInst_n_158
    SLICE_X67Y110        FDRE                                         r  tangerineSOCInst/registersReady_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.847     2.244    tangerineSOCInst/clk100
    SLICE_X67Y110        FDRE                                         r  tangerineSOCInst/registersReady_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerReset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.178ns  (logic 0.045ns (2.066%)  route 2.133ns (97.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         2.133     2.133    tangerineSOCInst/nekoRvInst/locked
    SLICE_X67Y109        LUT6 (Prop_lut6_I4_O)        0.045     2.178 r  tangerineSOCInst/nekoRvInst/tickTimerReset_i_1/O
                         net (fo=1, routed)           0.000     2.178    tangerineSOCInst/nekoRvInst_n_25
    SLICE_X67Y109        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.848     2.245    tangerineSOCInst/clk100
    SLICE_X67Y109        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/dout_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.454ns  (logic 0.045ns (1.834%)  route 2.409ns (98.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         2.342     2.342    tangerineSOCInst/nekoRvInst/locked
    SLICE_X76Y134        LUT3 (Prop_lut3_I0_O)        0.045     2.387 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__0/O
                         net (fo=32, routed)          0.068     2.454    tangerineSOCInst/usbHostInst/dout_reg[31]_0
    SLICE_X76Y134        FDSE                                         r  tangerineSOCInst/usbHostInst/dout_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.838     2.235    tangerineSOCInst/usbHostInst/clk100
    SLICE_X76Y134        FDSE                                         r  tangerineSOCInst/usbHostInst/dout_reg[11]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/dout_reg[29]/CE
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.454ns  (logic 0.045ns (1.834%)  route 2.409ns (98.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         2.342     2.342    tangerineSOCInst/nekoRvInst/locked
    SLICE_X76Y134        LUT3 (Prop_lut3_I0_O)        0.045     2.387 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__0/O
                         net (fo=32, routed)          0.068     2.454    tangerineSOCInst/usbHostInst/dout_reg[31]_0
    SLICE_X76Y134        FDSE                                         r  tangerineSOCInst/usbHostInst/dout_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.838     2.235    tangerineSOCInst/usbHostInst/clk100
    SLICE_X76Y134        FDSE                                         r  tangerineSOCInst/usbHostInst/dout_reg[29]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/dout_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.454ns  (logic 0.045ns (1.834%)  route 2.409ns (98.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         2.342     2.342    tangerineSOCInst/nekoRvInst/locked
    SLICE_X76Y134        LUT3 (Prop_lut3_I0_O)        0.045     2.387 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__0/O
                         net (fo=32, routed)          0.068     2.454    tangerineSOCInst/usbHostInst/dout_reg[31]_0
    SLICE_X76Y134        FDSE                                         r  tangerineSOCInst/usbHostInst/dout_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.838     2.235    tangerineSOCInst/usbHostInst/clk100
    SLICE_X76Y134        FDSE                                         r  tangerineSOCInst/usbHostInst/dout_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/dout_reg[18]/CE
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.515ns  (logic 0.045ns (1.790%)  route 2.470ns (98.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         2.342     2.342    tangerineSOCInst/nekoRvInst/locked
    SLICE_X76Y134        LUT3 (Prop_lut3_I0_O)        0.045     2.387 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__0/O
                         net (fo=32, routed)          0.128     2.515    tangerineSOCInst/usbHostInst/dout_reg[31]_0
    SLICE_X77Y134        FDSE                                         r  tangerineSOCInst/usbHostInst/dout_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.838     2.235    tangerineSOCInst/usbHostInst/clk100
    SLICE_X77Y134        FDSE                                         r  tangerineSOCInst/usbHostInst/dout_reg[18]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/dout_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.515ns  (logic 0.045ns (1.790%)  route 2.470ns (98.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         2.342     2.342    tangerineSOCInst/nekoRvInst/locked
    SLICE_X76Y134        LUT3 (Prop_lut3_I0_O)        0.045     2.387 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__0/O
                         net (fo=32, routed)          0.128     2.515    tangerineSOCInst/usbHostInst/dout_reg[31]_0
    SLICE_X77Y134        FDSE                                         r  tangerineSOCInst/usbHostInst/dout_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.838     2.235    tangerineSOCInst/usbHostInst/clk100
    SLICE_X77Y134        FDSE                                         r  tangerineSOCInst/usbHostInst/dout_reg[21]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardRdEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.626ns  (logic 0.049ns (1.866%)  route 2.577ns (98.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         2.342     2.342    tangerineSOCInst/nekoRvInst/locked
    SLICE_X76Y134        LUT5 (Prop_lut5_I0_O)        0.049     2.391 r  tangerineSOCInst/nekoRvInst/fifoHidKeyboardRdEn_i_1/O
                         net (fo=1, routed)           0.235     2.626    tangerineSOCInst/usbHostInst/fifoHidKeyboardRdEn_reg_0
    SLICE_X74Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardRdEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.843     2.240    tangerineSOCInst/usbHostInst/clk100
    SLICE_X74Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardRdEn_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/dout_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.651ns  (logic 0.045ns (1.697%)  route 2.606ns (98.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         2.342     2.342    tangerineSOCInst/nekoRvInst/locked
    SLICE_X76Y134        LUT3 (Prop_lut3_I0_O)        0.045     2.387 r  tangerineSOCInst/nekoRvInst/dout[31]_i_1__0/O
                         net (fo=32, routed)          0.265     2.651    tangerineSOCInst/usbHostInst/dout_reg[31]_0
    SLICE_X70Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/dout_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=4105, routed)        0.843     2.240    tangerineSOCInst/usbHostInst/clk100
    SLICE_X70Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/dout_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100ps_clk_wiz_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdramD[23]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.338ns  (logic 1.501ns (23.679%)  route 4.837ns (76.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.394ns = ( 10.769 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  sdramD[23] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[23]_inst/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  sdramD_IOBUF[23]_inst/IBUF/O
                         net (fo=1, routed)           4.837     6.338    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[23]
    SLICE_X70Y142        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.806 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.140    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    10.875    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.380 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.140    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.537    10.769    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X70Y142        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[23]/C

Slack:                    inf
  Source:                 sdramD[16]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.254ns  (logic 1.523ns (24.352%)  route 4.731ns (75.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.394ns = ( 10.769 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  sdramD[16] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[16]_inst/IO
    E5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sdramD_IOBUF[16]_inst/IBUF/O
                         net (fo=1, routed)           4.731     6.254    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[16]
    SLICE_X70Y142        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.806 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.140    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    10.875    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.380 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.140    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.537    10.769    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X70Y142        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[16]/C

Slack:                    inf
  Source:                 sdramD[20]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.117ns  (logic 1.533ns (25.059%)  route 4.584ns (74.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.394ns = ( 10.769 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sdramD[20] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[20]_inst/IO
    E1                   IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sdramD_IOBUF[20]_inst/IBUF/O
                         net (fo=1, routed)           4.584     6.117    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[20]
    SLICE_X70Y142        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.806 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.140    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    10.875    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.380 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.140    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.537    10.769    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X70Y142        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[20]/C

Slack:                    inf
  Source:                 sdramD[22]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.970ns  (logic 1.525ns (25.546%)  route 4.445ns (74.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.394ns = ( 10.769 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sdramD[22] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[22]_inst/IO
    F2                   IBUF (Prop_ibuf_I_O)         1.525     1.525 r  sdramD_IOBUF[22]_inst/IBUF/O
                         net (fo=1, routed)           4.445     5.970    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[22]
    SLICE_X70Y142        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.806 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.140    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    10.875    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.380 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.140    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.537    10.769    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X70Y142        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[22]/C

Slack:                    inf
  Source:                 sdramD[0]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.927ns  (logic 1.488ns (25.108%)  route 4.439ns (74.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 10.753 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  sdramD[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[0]_inst/IO
    N2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  sdramD_IOBUF[0]_inst/IBUF/O
                         net (fo=1, routed)           4.439     5.927    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[0]
    SLICE_X72Y125        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.806 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.140    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    10.875    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.380 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.140    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.521    10.753    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X72Y125        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C

Slack:                    inf
  Source:                 sdramD[17]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.868ns  (logic 1.542ns (26.279%)  route 4.326ns (73.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.394ns = ( 10.769 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  sdramD[17] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[17]_inst/IO
    B1                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sdramD_IOBUF[17]_inst/IBUF/O
                         net (fo=1, routed)           4.326     5.868    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[17]
    SLICE_X70Y142        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.806 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.140    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    10.875    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.380 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.140    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.537    10.769    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X70Y142        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[17]/C

Slack:                    inf
  Source:                 sdramD[18]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.863ns  (logic 1.541ns (26.286%)  route 4.322ns (73.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.394ns = ( 10.769 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  sdramD[18] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[18]_inst/IO
    C1                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  sdramD_IOBUF[18]_inst/IBUF/O
                         net (fo=1, routed)           4.322     5.863    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[18]
    SLICE_X73Y142        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.806 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.140    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    10.875    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.380 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.140    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.537    10.769    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X73Y142        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[18]/C

Slack:                    inf
  Source:                 sdramD[21]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.861ns  (logic 1.525ns (26.026%)  route 4.336ns (73.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 10.770 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sdramD[21] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[21]_inst/IO
    E2                   IBUF (Prop_ibuf_I_O)         1.525     1.525 r  sdramD_IOBUF[21]_inst/IBUF/O
                         net (fo=1, routed)           4.336     5.861    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[21]
    SLICE_X70Y145        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.806 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.140    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    10.875    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.380 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.140    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.538    10.770    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X70Y145        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[21]/C

Slack:                    inf
  Source:                 sdramD[6]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.654ns  (logic 1.487ns (26.296%)  route 4.168ns (73.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 10.755 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  sdramD[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[6]_inst/IO
    P3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  sdramD_IOBUF[6]_inst/IBUF/O
                         net (fo=1, routed)           4.168     5.654    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[6]
    SLICE_X73Y123        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.806 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.140    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    10.875    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.380 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.140    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.523    10.755    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X73Y123        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[6]/C

Slack:                    inf
  Source:                 sdramD[4]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.581ns  (logic 1.515ns (27.147%)  route 4.066ns (72.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 10.765 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  sdramD[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[4]_inst/IO
    J1                   IBUF (Prop_ibuf_I_O)         1.515     1.515 r  sdramD_IOBUF[4]_inst/IBUF/O
                         net (fo=1, routed)           4.066     5.581    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[4]
    SLICE_X72Y135        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.806 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.140    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    10.875    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.380 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.140    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.533    10.765    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X72Y135        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdramD[14]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.260ns (25.252%)  route 0.769ns (74.748%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 7.659 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  sdramD[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[14]_inst/IO
    T25                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sdramD_IOBUF[14]_inst/IBUF/O
                         net (fo=1, routed)           0.769     1.029    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[14]
    SLICE_X20Y118        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.833 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.743    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.651    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.149 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.743    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.887     7.659    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X20Y118        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[14]/C

Slack:                    inf
  Source:                 sdramD[24]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.277ns (21.717%)  route 0.999ns (78.283%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns = ( 7.655 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K26                                               0.000     0.000 r  sdramD[24] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[24]_inst/IO
    K26                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sdramD_IOBUF[24]_inst/IBUF/O
                         net (fo=1, routed)           0.999     1.276    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[24]
    SLICE_X36Y135        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.833 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.743    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.651    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.149 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.743    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.883     7.655    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y135        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[24]/C

Slack:                    inf
  Source:                 sdramD[26]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.233ns (15.622%)  route 1.256ns (84.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 7.660 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  sdramD[26] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[26]_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  sdramD_IOBUF[26]_inst/IBUF/O
                         net (fo=1, routed)           1.256     1.488    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[26]
    SLICE_X36Y144        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.833 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.743    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.651    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.149 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.743    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.888     7.660    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y144        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[26]/C

Slack:                    inf
  Source:                 sdramD[31]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.268ns (17.360%)  route 1.277ns (82.640%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns = ( 7.628 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J25                                               0.000     0.000 r  sdramD[31] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[31]_inst/IO
    J25                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  sdramD_IOBUF[31]_inst/IBUF/O
                         net (fo=1, routed)           1.277     1.545    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[31]
    SLICE_X51Y144        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.833 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.743    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.651    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.149 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.743    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.856     7.628    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X51Y144        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]/C

Slack:                    inf
  Source:                 sdramD[15]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.572ns  (logic 0.263ns (16.743%)  route 1.309ns (83.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 7.617 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R25                                               0.000     0.000 r  sdramD[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[15]_inst/IO
    R25                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sdramD_IOBUF[15]_inst/IBUF/O
                         net (fo=1, routed)           1.309     1.572    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[15]
    SLICE_X56Y120        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.833 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.743    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.651    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.149 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.743    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.845     7.617    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X56Y120        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/C

Slack:                    inf
  Source:                 sdramD[10]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.645ns  (logic 0.269ns (16.328%)  route 1.376ns (83.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 7.658 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  sdramD[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[10]_inst/IO
    W23                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sdramD_IOBUF[10]_inst/IBUF/O
                         net (fo=1, routed)           1.376     1.645    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[10]
    SLICE_X38Y110        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.833 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.743    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.651    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.149 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.743    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.886     7.658    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X38Y110        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C

Slack:                    inf
  Source:                 sdramD[29]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.707ns  (logic 0.248ns (14.521%)  route 1.459ns (85.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 7.629 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G20                                               0.000     0.000 r  sdramD[29] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[29]_inst/IO
    G20                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  sdramD_IOBUF[29]_inst/IBUF/O
                         net (fo=1, routed)           1.459     1.707    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[29]
    SLICE_X43Y144        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.833 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.743    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.651    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.149 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.743    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.857     7.629    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X43Y144        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[29]/C

Slack:                    inf
  Source:                 sdramD[12]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.235ns (13.547%)  route 1.500ns (86.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 7.658 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V21                                               0.000     0.000 r  sdramD[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[12]_inst/IO
    V21                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  sdramD_IOBUF[12]_inst/IBUF/O
                         net (fo=1, routed)           1.500     1.735    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[12]
    SLICE_X38Y110        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.833 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.743    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.651    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.149 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.743    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.886     7.658    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X38Y110        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C

Slack:                    inf
  Source:                 sdramD[27]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.738ns  (logic 0.247ns (14.219%)  route 1.491ns (85.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns = ( 7.628 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H21                                               0.000     0.000 r  sdramD[27] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[27]_inst/IO
    H21                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  sdramD_IOBUF[27]_inst/IBUF/O
                         net (fo=1, routed)           1.491     1.738    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[27]
    SLICE_X50Y145        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.833 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.743    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.651    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.149 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.743    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.856     7.628    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X50Y145        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[27]/C

Slack:                    inf
  Source:                 sdramD[9]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.267ns (15.336%)  route 1.475ns (84.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns = ( 7.652 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V23                                               0.000     0.000 r  sdramD[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[9]_inst/IO
    V23                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  sdramD_IOBUF[9]_inst/IBUF/O
                         net (fo=1, routed)           1.475     1.742    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[9]
    SLICE_X36Y117        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.833 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.743    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.651    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.149 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.743    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.880     7.652    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X36Y117        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk12_clk_wiz_1

Max Delay           200 Endpoints
Min Delay           200 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.030ns  (logic 1.046ns (8.695%)  route 10.984ns (91.305%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.275     6.275    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X61Y154        LUT5 (Prop_lut5_I4_O)        0.152     6.427 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_14/O
                         net (fo=2, routed)           1.044     7.471    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_14_n_0
    SLICE_X64Y154        LUT6 (Prop_lut6_I5_O)        0.326     7.797 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21/O
                         net (fo=2, routed)           0.563     8.360    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21_n_0
    SLICE_X66Y155        LUT5 (Prop_lut5_I0_O)        0.116     8.476 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_19/O
                         net (fo=8, routed)           2.286    10.762    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc_reg[2]
    SLICE_X54Y171        LUT6 (Prop_lut6_I0_O)        0.328    11.090 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[4]_i_2/O
                         net (fo=1, routed)           0.815    11.906    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[4]_i_2_n_0
    SLICE_X54Y172        LUT3 (Prop_lut3_I2_O)        0.124    12.030 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[4]_i_1__0/O
                         net (fo=1, routed)           0.000    12.030    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_39
    SLICE_X54Y172        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.525     5.381    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X54Y172        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.502ns  (logic 1.046ns (9.094%)  route 10.456ns (90.906%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.275     6.275    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X61Y154        LUT5 (Prop_lut5_I4_O)        0.152     6.427 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_14/O
                         net (fo=2, routed)           1.044     7.471    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_14_n_0
    SLICE_X64Y154        LUT6 (Prop_lut6_I5_O)        0.326     7.797 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21/O
                         net (fo=2, routed)           0.563     8.360    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21_n_0
    SLICE_X66Y155        LUT5 (Prop_lut5_I0_O)        0.116     8.476 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_19/O
                         net (fo=8, routed)           2.086    10.562    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc_reg[2]
    SLICE_X54Y172        LUT6 (Prop_lut6_I2_O)        0.328    10.890 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[6]_i_2/O
                         net (fo=1, routed)           0.488    11.378    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[6]_i_2_n_0
    SLICE_X54Y172        LUT3 (Prop_lut3_I2_O)        0.124    11.502 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[6]_i_1__0/O
                         net (fo=1, routed)           0.000    11.502    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_37
    SLICE_X54Y172        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.525     5.381    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X54Y172        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.477ns  (logic 1.072ns (9.341%)  route 10.405ns (90.659%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.275     6.275    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X61Y154        LUT5 (Prop_lut5_I4_O)        0.152     6.427 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_14/O
                         net (fo=2, routed)           1.044     7.471    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_14_n_0
    SLICE_X64Y154        LUT6 (Prop_lut6_I5_O)        0.326     7.797 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21/O
                         net (fo=2, routed)           0.563     8.360    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21_n_0
    SLICE_X66Y155        LUT5 (Prop_lut5_I0_O)        0.116     8.476 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_19/O
                         net (fo=8, routed)           1.876    10.352    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc_reg[2]
    SLICE_X55Y172        LUT6 (Prop_lut6_I2_O)        0.328    10.680 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_10/O
                         net (fo=1, routed)           0.646    11.327    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_10_n_0
    SLICE_X54Y173        LUT3 (Prop_lut3_I2_O)        0.150    11.477 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_2/O
                         net (fo=1, routed)           0.000    11.477    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_34
    SLICE_X54Y173        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.524     5.380    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X54Y173        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.461ns  (logic 1.072ns (9.354%)  route 10.389ns (90.646%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.275     6.275    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X61Y154        LUT5 (Prop_lut5_I4_O)        0.152     6.427 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_14/O
                         net (fo=2, routed)           1.044     7.471    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_14_n_0
    SLICE_X64Y154        LUT6 (Prop_lut6_I5_O)        0.326     7.797 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21/O
                         net (fo=2, routed)           0.563     8.360    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21_n_0
    SLICE_X66Y155        LUT5 (Prop_lut5_I0_O)        0.116     8.476 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_19/O
                         net (fo=8, routed)           1.792    10.268    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc_reg[2]
    SLICE_X54Y170        LUT6 (Prop_lut6_I0_O)        0.328    10.596 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[3]_i_2/O
                         net (fo=1, routed)           0.714    11.311    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[3]_i_2_n_0
    SLICE_X54Y171        LUT3 (Prop_lut3_I2_O)        0.150    11.461 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    11.461    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_40
    SLICE_X54Y171        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.527     5.383    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X54Y171        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.345ns  (logic 0.876ns (7.721%)  route 10.469ns (92.279%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.275     6.275    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X61Y154        LUT5 (Prop_lut5_I4_O)        0.152     6.427 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_14/O
                         net (fo=2, routed)           1.044     7.471    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_14_n_0
    SLICE_X64Y154        LUT6 (Prop_lut6_I5_O)        0.326     7.797 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21/O
                         net (fo=2, routed)           0.563     8.360    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21_n_0
    SLICE_X66Y155        LUT5 (Prop_lut5_I0_O)        0.124     8.484 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_18/O
                         net (fo=8, routed)           2.082    10.566    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc_reg[2]_0
    SLICE_X55Y172        LUT6 (Prop_lut6_I2_O)        0.124    10.690 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[5]_i_2/O
                         net (fo=1, routed)           0.505    11.195    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[5]_i_2_n_0
    SLICE_X54Y172        LUT3 (Prop_lut3_I2_O)        0.150    11.345 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[5]_i_1__0/O
                         net (fo=1, routed)           0.000    11.345    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_38
    SLICE_X54Y172        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.525     5.381    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X54Y172        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.339ns  (logic 0.878ns (7.743%)  route 10.461ns (92.257%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.275     6.275    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X61Y154        LUT5 (Prop_lut5_I4_O)        0.152     6.427 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_14/O
                         net (fo=2, routed)           1.044     7.471    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_14_n_0
    SLICE_X64Y154        LUT6 (Prop_lut6_I5_O)        0.326     7.797 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21/O
                         net (fo=2, routed)           0.563     8.360    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21_n_0
    SLICE_X66Y155        LUT5 (Prop_lut5_I0_O)        0.124     8.484 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_18/O
                         net (fo=8, routed)           1.912    10.396    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc_reg[2]_0
    SLICE_X54Y172        LUT6 (Prop_lut6_I0_O)        0.124    10.520 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[7]_i_2/O
                         net (fo=1, routed)           0.667    11.187    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[7]_i_2_n_0
    SLICE_X54Y172        LUT3 (Prop_lut3_I2_O)        0.152    11.339 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[7]_i_1__0/O
                         net (fo=1, routed)           0.000    11.339    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_36
    SLICE_X54Y172        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.525     5.381    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X54Y172        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.907ns  (logic 1.046ns (9.590%)  route 9.861ns (90.410%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.275     6.275    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X61Y154        LUT5 (Prop_lut5_I4_O)        0.152     6.427 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_14/O
                         net (fo=2, routed)           1.044     7.471    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_14_n_0
    SLICE_X64Y154        LUT6 (Prop_lut6_I5_O)        0.326     7.797 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21/O
                         net (fo=2, routed)           0.563     8.360    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21_n_0
    SLICE_X66Y155        LUT5 (Prop_lut5_I0_O)        0.116     8.476 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_19/O
                         net (fo=8, routed)           1.490     9.967    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc_reg[2]
    SLICE_X54Y171        LUT6 (Prop_lut6_I0_O)        0.328    10.295 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[2]_i_2/O
                         net (fo=1, routed)           0.488    10.783    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[2]_i_2_n_0
    SLICE_X54Y171        LUT3 (Prop_lut3_I2_O)        0.124    10.907 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.907    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_41
    SLICE_X54Y171        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.527     5.383    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X54Y171        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.819ns  (logic 1.046ns (9.668%)  route 9.773ns (90.332%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.275     6.275    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X61Y154        LUT5 (Prop_lut5_I4_O)        0.152     6.427 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_14/O
                         net (fo=2, routed)           1.044     7.471    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_14_n_0
    SLICE_X64Y154        LUT6 (Prop_lut6_I5_O)        0.326     7.797 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21/O
                         net (fo=2, routed)           0.563     8.360    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21_n_0
    SLICE_X66Y155        LUT5 (Prop_lut5_I0_O)        0.116     8.476 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_19/O
                         net (fo=8, routed)           1.475     9.951    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc_reg[2]
    SLICE_X55Y172        LUT6 (Prop_lut6_I2_O)        0.328    10.279 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[8]_i_2/O
                         net (fo=1, routed)           0.416    10.695    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[8]_i_2_n_0
    SLICE_X54Y173        LUT3 (Prop_lut3_I2_O)        0.124    10.819 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[8]_i_1__0/O
                         net (fo=1, routed)           0.000    10.819    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_35
    SLICE_X54Y173        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.524     5.380    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X54Y173        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.514ns  (logic 0.220ns (2.312%)  route 9.294ns (97.688%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.841     6.841    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.965 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.547    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.643 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        1.871     9.514    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/reset_BUFG
    SLICE_X62Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.546     5.403    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X62Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.514ns  (logic 0.220ns (2.312%)  route 9.294ns (97.688%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.841     6.841    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.965 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.547    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.643 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        1.871     9.514    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/reset_BUFG
    SLICE_X62Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.546     5.403    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X62Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb1dp
                            (input port)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dpi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.228ns  (logic 0.300ns (13.478%)  route 1.927ns (86.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  usb1dp (INOUT)
                         net (fo=1, unset)            0.000     0.000    usb1dp_IOBUF_inst/IO
    C2                   IBUF (Prop_ibuf_I_O)         0.300     0.300 r  usb1dp_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.927     2.228    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/usb1dp_IBUF
    SLICE_X65Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dpi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.847     2.245    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X65Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dpi_reg/C

Slack:                    inf
  Source:                 usb1dm
                            (input port)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.353ns  (logic 0.301ns (12.785%)  route 2.053ns (87.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  usb1dm (INOUT)
                         net (fo=1, unset)            0.000     0.000    usb1dm_IOBUF_inst/IO
    B2                   IBUF (Prop_ibuf_I_O)         0.301     0.301 r  usb1dm_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.053     2.353    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/usb1dm_IBUF
    SLICE_X65Y153        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.848     2.246    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X65Y153        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmi_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmi_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.462ns  (logic 0.000ns (0.000%)  route 2.462ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         2.462     2.462    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X65Y153        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmi_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.848     2.246    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X65Y153        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmi_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.463ns  (logic 0.000ns (0.000%)  route 2.463ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         2.463     2.463    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X63Y152        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.850     2.248    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X63Y152        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.463ns  (logic 0.000ns (0.000%)  route 2.463ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         2.463     2.463    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X63Y152        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.850     2.248    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X63Y152        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.463ns  (logic 0.000ns (0.000%)  route 2.463ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         2.463     2.463    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X63Y152        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.850     2.248    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X63Y152        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.463ns  (logic 0.000ns (0.000%)  route 2.463ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         2.463     2.463    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X63Y152        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.850     2.248    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X63Y152        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/insth_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.578ns  (logic 0.045ns (1.746%)  route 2.533ns (98.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         2.477     2.477    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X66Y155        LUT6 (Prop_lut6_I0_O)        0.045     2.522 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/insth[3]_i_1/O
                         net (fo=4, routed)           0.056     2.578    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/insth[3]_i_1_n_0
    SLICE_X66Y155        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/insth_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.846     2.244    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X66Y155        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/insth_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/insth_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.578ns  (logic 0.045ns (1.746%)  route 2.533ns (98.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         2.477     2.477    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X66Y155        LUT6 (Prop_lut6_I0_O)        0.045     2.522 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/insth[3]_i_1/O
                         net (fo=4, routed)           0.056     2.578    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/insth[3]_i_1_n_0
    SLICE_X66Y155        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/insth_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.846     2.244    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X66Y155        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/insth_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/insth_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.578ns  (logic 0.045ns (1.746%)  route 2.533ns (98.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         2.477     2.477    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X66Y155        LUT6 (Prop_lut6_I0_O)        0.045     2.522 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/insth[3]_i_1/O
                         net (fo=4, routed)           0.056     2.578    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/insth[3]_i_1_n_0
    SLICE_X66Y155        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/insth_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.846     2.244    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X66Y155        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/insth_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk25_clk_wiz_0

Max Delay           236 Endpoints
Min Delay           236 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.694ns  (logic 0.220ns (2.269%)  route 9.474ns (97.731%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.841     6.841    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.965 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.547    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.643 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        2.051     9.694    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X49Y97         FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.717     5.573    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y97         FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[12]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.694ns  (logic 0.220ns (2.269%)  route 9.474ns (97.731%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.841     6.841    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.965 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.547    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.643 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        2.051     9.694    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X49Y97         FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.717     5.573    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y97         FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[13]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.694ns  (logic 0.220ns (2.269%)  route 9.474ns (97.731%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.841     6.841    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.965 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.547    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.643 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        2.051     9.694    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X48Y97         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.717     5.573    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X48Y97         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.694ns  (logic 0.220ns (2.269%)  route 9.474ns (97.731%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.841     6.841    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.965 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.547    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.643 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        2.051     9.694    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X48Y97         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.717     5.573    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X48Y97         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[11]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.694ns  (logic 0.220ns (2.269%)  route 9.474ns (97.731%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.841     6.841    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.965 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.547    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.643 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        2.051     9.694    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X48Y97         FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.717     5.573    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X48Y97         FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[12]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.694ns  (logic 0.220ns (2.269%)  route 9.474ns (97.731%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.841     6.841    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.965 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.547    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.643 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        2.051     9.694    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X48Y97         FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.717     5.573    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X48Y97         FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[13]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.688ns  (logic 0.248ns (2.560%)  route 9.440ns (97.440%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         7.929     7.929    tangerineSOCInst/pixelGenGfxInst/locked
    SLICE_X38Y141        LUT6 (Prop_lut6_I5_O)        0.124     8.053 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA[7]_i_2/O
                         net (fo=10, routed)          0.835     8.888    tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA[7]_i_2_n_0
    SLICE_X37Y141        LUT2 (Prop_lut2_I0_O)        0.124     9.012 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA[7]_i_1/O
                         net (fo=8, routed)           0.676     9.688    tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA[7]_i_1_n_0
    SLICE_X37Y141        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.637     5.494    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X37Y141        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.688ns  (logic 0.248ns (2.560%)  route 9.440ns (97.440%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         7.929     7.929    tangerineSOCInst/pixelGenGfxInst/locked
    SLICE_X38Y141        LUT6 (Prop_lut6_I5_O)        0.124     8.053 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA[7]_i_2/O
                         net (fo=10, routed)          0.835     8.888    tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA[7]_i_2_n_0
    SLICE_X37Y141        LUT2 (Prop_lut2_I0_O)        0.124     9.012 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA[7]_i_1/O
                         net (fo=8, routed)           0.676     9.688    tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA[7]_i_1_n_0
    SLICE_X37Y141        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.637     5.494    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X37Y141        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.688ns  (logic 0.248ns (2.560%)  route 9.440ns (97.440%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         7.929     7.929    tangerineSOCInst/pixelGenGfxInst/locked
    SLICE_X38Y141        LUT6 (Prop_lut6_I5_O)        0.124     8.053 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA[7]_i_2/O
                         net (fo=10, routed)          0.835     8.888    tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA[7]_i_2_n_0
    SLICE_X37Y141        LUT2 (Prop_lut2_I0_O)        0.124     9.012 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA[7]_i_1/O
                         net (fo=8, routed)           0.676     9.688    tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA[7]_i_1_n_0
    SLICE_X37Y141        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.637     5.494    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X37Y141        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.688ns  (logic 0.248ns (2.560%)  route 9.440ns (97.440%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         7.929     7.929    tangerineSOCInst/pixelGenGfxInst/locked
    SLICE_X38Y141        LUT6 (Prop_lut6_I5_O)        0.124     8.053 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA[7]_i_2/O
                         net (fo=10, routed)          0.835     8.888    tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA[7]_i_2_n_0
    SLICE_X37Y141        LUT2 (Prop_lut2_I0_O)        0.124     9.012 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA[7]_i_1/O
                         net (fo=8, routed)           0.676     9.688    tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA[7]_i_1_n_0
    SLICE_X37Y141        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.637     5.494    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X37Y141        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.045ns (3.947%)  route 1.095ns (96.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         0.939     0.939    tangerineSOCInst/pixelGenInst/locked
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.984 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.156     1.140    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.889     2.286    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X39Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.045ns (3.947%)  route 1.095ns (96.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         0.939     0.939    tangerineSOCInst/pixelGenInst/locked
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.984 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.156     1.140    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.889     2.286    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X39Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.045ns (3.947%)  route 1.095ns (96.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         0.939     0.939    tangerineSOCInst/pixelGenInst/locked
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.984 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.156     1.140    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.889     2.286    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X39Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.045ns (3.947%)  route 1.095ns (96.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         0.939     0.939    tangerineSOCInst/pixelGenInst/locked
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.984 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.156     1.140    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.889     2.286    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X39Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.045ns (3.754%)  route 1.154ns (96.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         0.939     0.939    tangerineSOCInst/pixelGenInst/locked
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.984 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.214     1.199    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X38Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.889     2.286    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X38Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.045ns (3.754%)  route 1.154ns (96.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         0.939     0.939    tangerineSOCInst/pixelGenInst/locked
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.984 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.214     1.199    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X38Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.889     2.286    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X38Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.045ns (3.754%)  route 1.154ns (96.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         0.939     0.939    tangerineSOCInst/pixelGenInst/locked
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.984 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.214     1.199    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X38Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.889     2.286    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X38Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.045ns (3.754%)  route 1.154ns (96.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         0.939     0.939    tangerineSOCInst/pixelGenInst/locked
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.984 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.214     1.199    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X38Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.889     2.286    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X38Y100        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.045ns (3.180%)  route 1.370ns (96.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         1.113     1.113    tangerineSOCInst/pixelGenInst/locked
    SLICE_X43Y100        LUT4 (Prop_lut4_I2_O)        0.045     1.158 r  tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1/O
                         net (fo=18, routed)          0.257     1.415    tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1_n_0
    SLICE_X44Y104        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.857     2.254    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X44Y104        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterColor_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.045ns (3.180%)  route 1.370ns (96.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         1.113     1.113    tangerineSOCInst/pixelGenInst/locked
    SLICE_X43Y100        LUT4 (Prop_lut4_I2_O)        0.045     1.158 r  tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1/O
                         net (fo=18, routed)          0.257     1.415    tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1_n_0
    SLICE_X44Y104        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterColor_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.857     2.254    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X44Y104        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterColor_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk50_clk_wiz_0

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/mosi_reg/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.526ns  (logic 0.220ns (2.309%)  route 9.306ns (97.691%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.841     6.841    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.965 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.547    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.643 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        1.883     9.526    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X104Y113       FDRE                                         r  tangerineSOCInst/SPIInst/mosi_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.558     5.415    tangerineSOCInst/SPIInst/clk50
    SLICE_X104Y113       FDRE                                         r  tangerineSOCInst/SPIInst/mosi_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.526ns  (logic 0.220ns (2.309%)  route 9.306ns (97.691%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.841     6.841    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.965 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.547    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.643 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        1.883     9.526    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X105Y113       FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.558     5.415    tangerineSOCInst/SPIInst/clk50
    SLICE_X105Y113       FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.526ns  (logic 0.220ns (2.309%)  route 9.306ns (97.691%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.841     6.841    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.965 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.547    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.643 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        1.883     9.526    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X105Y113       FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.558     5.415    tangerineSOCInst/SPIInst/clk50
    SLICE_X105Y113       FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.526ns  (logic 0.220ns (2.309%)  route 9.306ns (97.691%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.841     6.841    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.965 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.547    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.643 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        1.883     9.526    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X105Y113       FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.558     5.415    tangerineSOCInst/SPIInst/clk50
    SLICE_X105Y113       FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.523ns  (logic 0.220ns (2.310%)  route 9.303ns (97.690%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.841     6.841    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.965 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.547    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.643 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        1.880     9.523    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X102Y109       FDRE                                         r  tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.554     5.411    tangerineSOCInst/SPIInst/clk50
    SLICE_X102Y109       FDRE                                         r  tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.523ns  (logic 0.220ns (2.310%)  route 9.303ns (97.690%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.841     6.841    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.965 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.547    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.643 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        1.880     9.523    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X103Y109       FDRE                                         r  tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.554     5.411    tangerineSOCInst/SPIInst/clk50
    SLICE_X103Y109       FDRE                                         r  tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.523ns  (logic 0.220ns (2.310%)  route 9.303ns (97.690%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.841     6.841    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.965 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.547    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.643 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        1.880     9.523    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X103Y109       FDRE                                         r  tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.554     5.411    tangerineSOCInst/SPIInst/clk50
    SLICE_X103Y109       FDRE                                         r  tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.523ns  (logic 0.220ns (2.310%)  route 9.303ns (97.690%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.841     6.841    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.965 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.547    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.643 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        1.880     9.523    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X102Y109       FDRE                                         r  tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.554     5.411    tangerineSOCInst/SPIInst/clk50
    SLICE_X102Y109       FDRE                                         r  tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.523ns  (logic 0.220ns (2.310%)  route 9.303ns (97.690%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.841     6.841    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.965 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.547    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.643 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        1.880     9.523    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X102Y109       FDRE                                         r  tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.554     5.411    tangerineSOCInst/SPIInst/clk50
    SLICE_X102Y109       FDRE                                         r  tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/sclk_reg/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.520ns  (logic 0.220ns (2.311%)  route 9.300ns (97.689%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         6.841     6.841    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.965 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.547    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.643 r  reset_BUFG_inst/O
                         net (fo=1296, routed)        1.877     9.520    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X103Y113       FDRE                                         r  tangerineSOCInst/SPIInst/sclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.551     5.408    tangerineSOCInst/SPIInst/clk50
    SLICE_X103Y113       FDRE                                         r  tangerineSOCInst/SPIInst/sclk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.926ns  (logic 0.045ns (2.336%)  route 1.881ns (97.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         1.696     1.696    tangerineSOCInst/locked
    SLICE_X56Y109        LUT2 (Prop_lut2_I1_O)        0.045     1.741 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.185     1.926    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X57Y107        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.855     2.252    tangerineSOCInst/clk50
    SLICE_X57Y107        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.926ns  (logic 0.045ns (2.336%)  route 1.881ns (97.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         1.696     1.696    tangerineSOCInst/locked
    SLICE_X56Y109        LUT2 (Prop_lut2_I1_O)        0.045     1.741 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.185     1.926    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X57Y107        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.855     2.252    tangerineSOCInst/clk50
    SLICE_X57Y107        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.926ns  (logic 0.045ns (2.336%)  route 1.881ns (97.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         1.696     1.696    tangerineSOCInst/locked
    SLICE_X56Y109        LUT2 (Prop_lut2_I1_O)        0.045     1.741 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.185     1.926    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X57Y107        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.855     2.252    tangerineSOCInst/clk50
    SLICE_X57Y107        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.926ns  (logic 0.045ns (2.336%)  route 1.881ns (97.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         1.696     1.696    tangerineSOCInst/locked
    SLICE_X56Y109        LUT2 (Prop_lut2_I1_O)        0.045     1.741 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.185     1.926    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X57Y107        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.855     2.252    tangerineSOCInst/clk50
    SLICE_X57Y107        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.982ns  (logic 0.046ns (2.321%)  route 1.936ns (97.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         1.696     1.696    tangerineSOCInst/locked
    SLICE_X56Y109        LUT3 (Prop_lut3_I0_O)        0.046     1.742 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.240     1.982    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X51Y109        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.855     2.252    tangerineSOCInst/clk50
    SLICE_X51Y109        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[10]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.982ns  (logic 0.046ns (2.321%)  route 1.936ns (97.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         1.696     1.696    tangerineSOCInst/locked
    SLICE_X56Y109        LUT3 (Prop_lut3_I0_O)        0.046     1.742 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.240     1.982    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X51Y109        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.855     2.252    tangerineSOCInst/clk50
    SLICE_X51Y109        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[11]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.982ns  (logic 0.046ns (2.321%)  route 1.936ns (97.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         1.696     1.696    tangerineSOCInst/locked
    SLICE_X56Y109        LUT3 (Prop_lut3_I0_O)        0.046     1.742 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.240     1.982    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X51Y109        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.855     2.252    tangerineSOCInst/clk50
    SLICE_X51Y109        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.990ns  (logic 0.045ns (2.261%)  route 1.945ns (97.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         1.696     1.696    tangerineSOCInst/locked
    SLICE_X56Y109        LUT2 (Prop_lut2_I1_O)        0.045     1.741 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.249     1.990    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X57Y108        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.855     2.252    tangerineSOCInst/clk50
    SLICE_X57Y108        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[10]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.990ns  (logic 0.045ns (2.261%)  route 1.945ns (97.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         1.696     1.696    tangerineSOCInst/locked
    SLICE_X56Y109        LUT2 (Prop_lut2_I1_O)        0.045     1.741 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.249     1.990    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X57Y108        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.855     2.252    tangerineSOCInst/clk50
    SLICE_X57Y108        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[11]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.990ns  (logic 0.045ns (2.261%)  route 1.945ns (97.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=169, routed)         1.696     1.696    tangerineSOCInst/locked
    SLICE_X56Y109        LUT2 (Prop_lut2_I1_O)        0.045     1.741 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.249     1.990    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X57Y108        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.855     2.252    tangerineSOCInst/clk50
    SLICE_X57Y108        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[8]/C





