<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LogicCombined.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ACCEL_RAM.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ACCEL_RAM.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="ACCEL_RAM.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_JEDEC" xil_pn:name="ACCEL_RAM.jed"/>
    <file xil_pn:fileType="FILE_LFP" xil_pn:name="ACCEL_RAM.lfp"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ACCEL_RAM.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="ACCEL_RAM.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="ACCEL_RAM.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ACCEL_RAM.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ACCEL_RAM.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ACCEL_RAM.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ACCEL_RAM.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="ACCEL_RAM.pnx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ACCEL_RAM.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ACCEL_RAM.rpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ACCEL_RAM.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ACCEL_RAM.syr"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ACCEL_RAM.tim"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ACCEL_RAM.tspec"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="ACCEL_RAM.vm6"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ACCEL_RAM.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ACCEL_RAM.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ACCEL_RAM_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ACCEL_RAM_build.xml"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ACCEL_RAM_envsettings.html"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="ACCEL_RAM_html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ACCEL_RAM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ACCEL_RAM_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ACCEL_RAM_pad.csv"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ACCEL_RAM_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ACCEL_RAM_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ACCEL_RAM_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1602096579" xil_pn:name="TRANEXT_compLibraries_CPLD" xil_pn:prop_ck="660121163389241621" xil_pn:start_ts="1602096579">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604608944" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1604608944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604608944" xil_pn:in_ck="102759475516202491" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1604608944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ACCEL_RAM.v"/>
    </transform>
    <transform xil_pn:end_ts="1604608950" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5796536785362740094" xil_pn:start_ts="1604608950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604608950" xil_pn:in_ck="102759475516202491" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1604608950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ACCEL_RAM.v"/>
    </transform>
    <transform xil_pn:end_ts="1604608958" xil_pn:in_ck="102759475516202491" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2977387892941941479" xil_pn:start_ts="1604608950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ACCEL_RAM_beh.prj"/>
      <outfile xil_pn:name="ACCEL_RAM_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1604608958" xil_pn:in_ck="1265856765908394822" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6567905497762948005" xil_pn:start_ts="1604608958">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1602096626" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1602096626">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604433051" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4424632742832620222" xil_pn:start_ts="1604433051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610827615" xil_pn:in_ck="102759475516202491" xil_pn:name="TRANEXT_xstsynthesize_xc9500xl" xil_pn:prop_ck="4763902543161974671" xil_pn:start_ts="1610827609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ACCEL_RAM.lso"/>
      <outfile xil_pn:name="ACCEL_RAM.ngc"/>
      <outfile xil_pn:name="ACCEL_RAM.ngr"/>
      <outfile xil_pn:name="ACCEL_RAM.prj"/>
      <outfile xil_pn:name="ACCEL_RAM.stx"/>
      <outfile xil_pn:name="ACCEL_RAM.syr"/>
      <outfile xil_pn:name="ACCEL_RAM.xst"/>
      <outfile xil_pn:name="ACCEL_RAM_beh.prj"/>
      <outfile xil_pn:name="ACCEL_RAM_stx_beh.prj"/>
      <outfile xil_pn:name="ACCEL_RAM_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1609962754" xil_pn:in_ck="1224604394887205283" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119260656647925863" xil_pn:start_ts="1609962754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610827620" xil_pn:in_ck="-6101325705368439520" xil_pn:name="TRAN_ngdbuild" xil_pn:prop_ck="-2808641355923232019" xil_pn:start_ts="1610827615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ACCEL_RAM.bld"/>
      <outfile xil_pn:name="ACCEL_RAM.ngd"/>
      <outfile xil_pn:name="ACCEL_RAM_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1610827633" xil_pn:in_ck="1224604394887197790" xil_pn:name="TRANEXT_vm6File_xc9500xl" xil_pn:prop_ck="283993126406846091" xil_pn:start_ts="1610827620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ACCEL_RAM.gyd"/>
      <outfile xil_pn:name="ACCEL_RAM.mfd"/>
      <outfile xil_pn:name="ACCEL_RAM.nga"/>
      <outfile xil_pn:name="ACCEL_RAM.pad"/>
      <outfile xil_pn:name="ACCEL_RAM.pnx"/>
      <outfile xil_pn:name="ACCEL_RAM.rpt"/>
      <outfile xil_pn:name="ACCEL_RAM.tim"/>
      <outfile xil_pn:name="ACCEL_RAM.tspec"/>
      <outfile xil_pn:name="ACCEL_RAM.vm6"/>
      <outfile xil_pn:name="ACCEL_RAM.xml"/>
      <outfile xil_pn:name="ACCEL_RAM_build.xml"/>
      <outfile xil_pn:name="ACCEL_RAM_html"/>
      <outfile xil_pn:name="ACCEL_RAM_pad.csv"/>
    </transform>
    <transform xil_pn:end_ts="1610827635" xil_pn:in_ck="1224604394887206654" xil_pn:name="TRANEXT_crtProg_xc9500" xil_pn:prop_ck="-6294026017969277533" xil_pn:start_ts="1610827633">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ACCEL_RAM.jed"/>
    </transform>
    <transform xil_pn:end_ts="1610653994" xil_pn:in_ck="1224604394887193368" xil_pn:name="TRAN_impactProgrammingTool_CPLD" xil_pn:prop_ck="-3598488201878296819" xil_pn:start_ts="1610653994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1602096669" xil_pn:in_ck="1224604394887206654" xil_pn:name="TRAN_timRpt" xil_pn:prop_ck="111903974446" xil_pn:start_ts="1602096667">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
