Analysis & Synthesis report for FIR
Wed Jan 24 18:27:19 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_next
 12. State Machine - |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_state
 13. State Machine - |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_next
 14. State Machine - |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_state
 15. State Machine - |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram
 23. Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart
 24. Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|altera_std_synchronizer:the_altera_std_synchronizer
 25. Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 26. Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 27. Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 28. Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001
 29. Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux
 30. Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001
 31. Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002
 32. Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_003
 33. Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_004
 34. Source assignments for CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller
 35. Source assignments for CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Source assignments for CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 37. Parameter Settings for User Entity Instance: PLL:PLL_Init|altpll:altpll_component
 38. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|altera_std_synchronizer:the_altera_std_synchronizer
 39. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo
 40. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo
 41. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 42. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 43. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
 44. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 45. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator
 46. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 47. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
 48. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent
 49. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent
 50. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
 51. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 52. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 53. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent
 54. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 55. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 56. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
 57. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent
 58. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 59. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 60. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
 61. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 62. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 63. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent
 64. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 65. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 66. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router:addr_router|CPU_qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode
 67. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001|CPU_qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode
 68. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router:id_router|CPU_qsys_mm_interconnect_0_id_router_default_decode:the_default_decode
 69. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router_001:id_router_001|CPU_qsys_mm_interconnect_0_id_router_001_default_decode:the_default_decode
 70. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router_002:id_router_002|CPU_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode
 71. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router_002:id_router_003|CPU_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode
 72. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router_002:id_router_004|CPU_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode
 73. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter
 74. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001
 75. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter
 76. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
 77. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
 78. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 79. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
 80. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 81. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
 82. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 83. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
 84. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 85. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter
 86. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor
 87. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001
 88. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller
 89. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 90. Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 91. altpll Parameter Settings by Entity Instance
 92. scfifo Parameter Settings by Entity Instance
 93. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 94. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller"
 95. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"
 96. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor"
 97. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"
 98. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 99. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
100. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
101. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router_002:id_router_002|CPU_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
102. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router_001:id_router_001|CPU_qsys_mm_interconnect_0_id_router_001_default_decode:the_default_decode"
103. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router:id_router|CPU_qsys_mm_interconnect_0_id_router_default_decode:the_default_decode"
104. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001|CPU_qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
105. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router:addr_router|CPU_qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode"
106. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
107. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent"
108. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
109. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
110. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
111. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent"
112. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
113. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
114. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent"
115. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
116. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
117. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
118. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
119. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
120. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
121. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator"
122. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
123. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
124. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
125. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
126. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic"
127. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart"
128. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart"
129. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|CPU_qsys_SDRAM_input_efifo_module:the_CPU_qsys_SDRAM_input_efifo_module"
130. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu"
131. Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init"
132. Elapsed Time Per Partition
133. Analysis & Synthesis Messages
134. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 24 18:27:19 2018       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; FIR                                         ;
; Top-level Entity Name              ; FIR                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,446                                       ;
;     Total combinational functions  ; 3,565                                       ;
;     Dedicated logic registers      ; 2,690                                       ;
; Total registers                    ; 2690                                        ;
; Total pins                         ; 43                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,280                                      ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; FIR                ; FIR                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                               ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                               ; Library  ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------------+----------+
; CPU_qsys/synthesis/CPU_qsys.v                                                  ; yes             ; User Verilog HDL File            ; D:/FPGA/FIR/CPU_qsys/synthesis/CPU_qsys.v                                                  ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/altera_reset_controller.v                        ; yes             ; User Verilog HDL File            ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_reset_controller.v                        ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/altera_reset_synchronizer.v                      ; yes             ; User Verilog HDL File            ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_reset_synchronizer.v                      ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_irq_mapper.sv                           ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_irq_mapper.sv                           ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v                     ; yes             ; User Verilog HDL File            ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v                     ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/altera_merlin_width_adapter.sv                   ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_width_adapter.sv                   ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv              ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv              ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/altera_merlin_arbitrator.sv                      ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_arbitrator.sv                      ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv   ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv   ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_rsp_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_rsp_xbar_mux.sv       ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_rsp_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_rsp_xbar_demux.sv     ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv   ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv   ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_cmd_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_cmd_xbar_mux.sv       ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_cmd_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_cmd_xbar_demux.sv     ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv                   ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv                   ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv                 ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv                 ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/altera_avalon_sc_fifo.v                          ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_avalon_sc_fifo.v                          ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_002.sv      ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_002.sv      ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_001.sv      ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_001.sv      ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router.sv          ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router.sv          ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router_001.sv    ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router_001.sv    ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router.sv        ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router.sv        ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/altera_merlin_slave_agent.sv                     ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_slave_agent.sv                     ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/altera_merlin_master_agent.sv                    ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_master_agent.sv                    ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/altera_merlin_slave_translator.sv                ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_slave_translator.sv                ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/altera_merlin_master_translator.sv               ; yes             ; User SystemVerilog HDL File      ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_master_translator.sv               ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_sysid_qsys.v                            ; yes             ; User Verilog HDL File            ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_sysid_qsys.v                            ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v                             ; yes             ; User Verilog HDL File            ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v                             ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_UART.v                                  ; yes             ; User Verilog HDL File            ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_UART.v                                  ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_SDRAM.v                                 ; yes             ; User Verilog HDL File            ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_SDRAM.v                                 ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v                                   ; yes             ; Encrypted User Verilog HDL File  ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v                                   ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_sysclk.v          ; yes             ; User Verilog HDL File            ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_sysclk.v          ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_tck.v             ; yes             ; User Verilog HDL File            ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_tck.v             ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_wrapper.v         ; yes             ; User Verilog HDL File            ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_wrapper.v         ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_CPU_mult_cell.v                         ; yes             ; User Verilog HDL File            ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_mult_cell.v                         ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_CPU_oci_test_bench.v                    ; yes             ; User Verilog HDL File            ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_oci_test_bench.v                    ; CPU_qsys ;
; CPU_qsys/synthesis/submodules/CPU_qsys_CPU_test_bench.v                        ; yes             ; User Verilog HDL File            ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_test_bench.v                        ; CPU_qsys ;
; FIR.v                                                                          ; yes             ; User Verilog HDL File            ; D:/FPGA/FIR/FIR.v                                                                          ;          ;
; PLL.v                                                                          ; yes             ; User Wizard-Generated File       ; D:/FPGA/FIR/PLL.v                                                                          ;          ;
; altpll.tdf                                                                     ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                                  ;          ;
; aglobal131.inc                                                                 ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                              ;          ;
; stratix_pll.inc                                                                ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                             ;          ;
; stratixii_pll.inc                                                              ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                           ;          ;
; cycloneii_pll.inc                                                              ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                           ;          ;
; db/pll_altpll.v                                                                ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/FIR/db/pll_altpll.v                                                                ;          ;
; altsyncram.tdf                                                                 ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                              ;          ;
; stratix_ram_block.inc                                                          ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;          ;
; lpm_mux.inc                                                                    ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                 ;          ;
; lpm_decode.inc                                                                 ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                              ;          ;
; a_rdenreg.inc                                                                  ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                               ;          ;
; altrom.inc                                                                     ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                  ;          ;
; altram.inc                                                                     ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                  ;          ;
; altdpram.inc                                                                   ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                ;          ;
; db/altsyncram_cjd1.tdf                                                         ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/FIR/db/altsyncram_cjd1.tdf                                                         ;          ;
; db/altsyncram_a4h1.tdf                                                         ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/FIR/db/altsyncram_a4h1.tdf                                                         ;          ;
; db/altsyncram_1og1.tdf                                                         ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/FIR/db/altsyncram_1og1.tdf                                                         ;          ;
; db/altsyncram_16g1.tdf                                                         ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/FIR/db/altsyncram_16g1.tdf                                                         ;          ;
; db/altsyncram_26g1.tdf                                                         ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/FIR/db/altsyncram_26g1.tdf                                                         ;          ;
; db/altsyncram_vcg1.tdf                                                         ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/FIR/db/altsyncram_vcg1.tdf                                                         ;          ;
; db/altsyncram_kpc1.tdf                                                         ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/FIR/db/altsyncram_kpc1.tdf                                                         ;          ;
; db/altsyncram_r3d1.tdf                                                         ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/FIR/db/altsyncram_r3d1.tdf                                                         ;          ;
; altera_mult_add.tdf                                                            ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf                         ;          ;
; db/altera_mult_add_q1u2.v                                                      ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/FIR/db/altera_mult_add_q1u2.v                                                      ;          ;
; altera_mult_add_rtl.v                                                          ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                       ;          ;
; db/altera_mult_add_s1u2.v                                                      ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/FIR/db/altera_mult_add_s1u2.v                                                      ;          ;
; altera_std_synchronizer.v                                                      ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                   ;          ;
; db/altsyncram_bg81.tdf                                                         ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/FIR/db/altsyncram_bg81.tdf                                                         ;          ;
; sld_virtual_jtag_basic.v                                                       ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                    ;          ;
; scfifo.tdf                                                                     ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                  ;          ;
; a_regfifo.inc                                                                  ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                               ;          ;
; a_dpfifo.inc                                                                   ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                                ;          ;
; a_i2fifo.inc                                                                   ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                                ;          ;
; a_fffifo.inc                                                                   ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                                ;          ;
; a_f2fifo.inc                                                                   ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                                ;          ;
; db/scfifo_jr21.tdf                                                             ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/FIR/db/scfifo_jr21.tdf                                                             ;          ;
; db/a_dpfifo_q131.tdf                                                           ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/FIR/db/a_dpfifo_q131.tdf                                                           ;          ;
; db/a_fefifo_7cf.tdf                                                            ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/FIR/db/a_fefifo_7cf.tdf                                                            ;          ;
; db/cntr_do7.tdf                                                                ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/FIR/db/cntr_do7.tdf                                                                ;          ;
; db/dpram_nl21.tdf                                                              ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/FIR/db/dpram_nl21.tdf                                                              ;          ;
; db/altsyncram_r1m1.tdf                                                         ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/FIR/db/altsyncram_r1m1.tdf                                                         ;          ;
; db/cntr_1ob.tdf                                                                ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/FIR/db/cntr_1ob.tdf                                                                ;          ;
; alt_jtag_atlantic.v                                                            ; yes             ; Encrypted Megafunction           ; d:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                         ;          ;
; sld_hub.vhd                                                                    ; yes             ; Encrypted Megafunction           ; d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                 ;          ;
; sld_jtag_hub.vhd                                                               ; yes             ; Encrypted Megafunction           ; d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                            ;          ;
; sld_rom_sr.vhd                                                                 ; yes             ; Encrypted Megafunction           ; d:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                              ;          ;
; lpm_add_sub.tdf                                                                ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                             ;          ;
; addcore.inc                                                                    ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/addcore.inc                                 ;          ;
; look_add.inc                                                                   ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/look_add.inc                                ;          ;
; bypassff.inc                                                                   ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                ;          ;
; altshift.inc                                                                   ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                ;          ;
; alt_stratix_add_sub.inc                                                        ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                     ;          ;
; db/add_sub_qvi.tdf                                                             ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/FIR/db/add_sub_qvi.tdf                                                             ;          ;
; lpm_mult.tdf                                                                   ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                                ;          ;
; lpm_add_sub.inc                                                                ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                             ;          ;
; multcore.inc                                                                   ; yes             ; Megafunction                     ; d:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                                ;          ;
; db/mult_jp01.tdf                                                               ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/FIR/db/mult_jp01.tdf                                                               ;          ;
; db/mult_j011.tdf                                                               ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/FIR/db/mult_j011.tdf                                                               ;          ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,446                                                                           ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 3565                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 1837                                                                            ;
;     -- 3 input functions                    ; 1219                                                                            ;
;     -- <=2 input functions                  ; 509                                                                             ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 3340                                                                            ;
;     -- arithmetic mode                      ; 225                                                                             ;
;                                             ;                                                                                 ;
; Total registers                             ; 2690                                                                            ;
;     -- Dedicated logic registers            ; 2690                                                                            ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 43                                                                              ;
; Total memory bits                           ; 65280                                                                           ;
; Embedded Multiplier 9-bit elements          ; 4                                                                               ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; PLL:PLL_Init|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2760                                                                            ;
; Total fan-out                               ; 26083                                                                           ;
; Average fan-out                             ; 3.94                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FIR                                                                                                            ; 3565 (1)          ; 2690 (0)     ; 65280       ; 4            ; 0       ; 2         ; 43   ; 0            ; |FIR                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |CPU_qsys:CPU_qsys_Init|                                                                                     ; 3402 (0)          ; 2593 (0)     ; 65280       ; 4            ; 0       ; 2         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init                                                                                                                                                                                                                                                                                           ; CPU_qsys     ;
;       |CPU_qsys_CPU:cpu|                                                                                        ; 2249 (1891)       ; 1703 (1384)  ; 64256       ; 4            ; 0       ; 2         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu                                                                                                                                                                                                                                                                          ; CPU_qsys     ;
;          |CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht|                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht                                                                                                                                                                                                                                 ; CPU_qsys     ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                |altsyncram_1og1:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht|altsyncram:the_altsyncram|altsyncram_1og1:auto_generated                                                                                                                                                                        ; work         ;
;          |CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|                                                     ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data                                                                                                                                                                                                                         ; CPU_qsys     ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;                |altsyncram_kpc1:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated                                                                                                                                                                ; work         ;
;          |CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag|                                                       ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag                                                                                                                                                                                                                           ; CPU_qsys     ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                 ; work         ;
;                |altsyncram_vcg1:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_vcg1:auto_generated                                                                                                                                                                  ; work         ;
;          |CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim|                                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim                                                                                                                                                                                                                     ; CPU_qsys     ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                           ; work         ;
;                |altsyncram_r3d1:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                            ; work         ;
;          |CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|                                                     ; 2 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data                                                                                                                                                                                                                         ; CPU_qsys     ;
;             |altsyncram:the_altsyncram|                                                                         ; 2 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;                |altsyncram_cjd1:auto_generated|                                                                 ; 2 (2)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                ; work         ;
;          |CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag|                                                       ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag                                                                                                                                                                                                                           ; CPU_qsys     ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                 ; work         ;
;                |altsyncram_a4h1:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_a4h1:auto_generated                                                                                                                                                                  ; work         ;
;          |CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|                                                    ; 0 (0)             ; 48 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell                                                                                                                                                                                                                        ; CPU_qsys     ;
;             |altera_mult_add:the_altmult_add_part_1|                                                            ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                 ; work         ;
;                |altera_mult_add_q1u2:auto_generated|                                                            ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated                                                                                                                                             ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                    ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                    ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                 ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                           ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0         ; work         ;
;                         |lpm_mult:Mult0|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                            ; work         ;
;                            |mult_jp01:auto_generated|                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                   ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                            ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                 ; work         ;
;                |altera_mult_add_s1u2:auto_generated|                                                            ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated                                                                                                                                             ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                    ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                    ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                 ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                           ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0         ; work         ;
;                         |lpm_mult:Mult0|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                            ; work         ;
;                            |mult_j011:auto_generated|                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                   ; work         ;
;          |CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|                                                    ; 290 (35)          ; 270 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci                                                                                                                                                                                                                        ; CPU_qsys     ;
;             |CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|                 ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper                                                                                                                                      ; CPU_qsys     ;
;                |CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|                ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk                                                      ; CPU_qsys     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|                      ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck                                                            ; CPU_qsys     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy|                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy                                                                            ; work         ;
;             |CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|                                   ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg                                                                                                                                                        ; CPU_qsys     ;
;             |CPU_qsys_CPU_nios2_oci_break:the_CPU_qsys_CPU_nios2_oci_break|                                     ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_break:the_CPU_qsys_CPU_nios2_oci_break                                                                                                                                                          ; CPU_qsys     ;
;             |CPU_qsys_CPU_nios2_oci_debug:the_CPU_qsys_CPU_nios2_oci_debug|                                     ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_debug:the_CPU_qsys_CPU_nios2_oci_debug                                                                                                                                                          ; CPU_qsys     ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_debug:the_CPU_qsys_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; work         ;
;             |CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|                                           ; 115 (115)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem                                                                                                                                                                ; CPU_qsys     ;
;                |CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram|                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram                                                                                                   ; CPU_qsys     ;
;                   |altsyncram:the_altsyncram|                                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_bg81:auto_generated|                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bg81:auto_generated                                          ; work         ;
;          |CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a|                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a                                                                                                                                                                                                         ; CPU_qsys     ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                               ; work         ;
;                |altsyncram_16g1:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_16g1:auto_generated                                                                                                                                                ; work         ;
;          |CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b|                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b                                                                                                                                                                                                         ; CPU_qsys     ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                               ; work         ;
;                |altsyncram_26g1:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_26g1:auto_generated                                                                                                                                                ; work         ;
;          |lpm_add_sub:Add17|                                                                                    ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|lpm_add_sub:Add17                                                                                                                                                                                                                                                        ; work         ;
;             |add_sub_qvi:auto_generated|                                                                        ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated                                                                                                                                                                                                                             ; work         ;
;       |CPU_qsys_JTAG_UART:jtag_uart|                                                                            ; 142 (36)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart                                                                                                                                                                                                                                                              ; CPU_qsys     ;
;          |CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r                                                                                                                                                                                                  ; CPU_qsys     ;
;             |scfifo:rfifo|                                                                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo                                                                                                                                                                                     ; work         ;
;                |scfifo_jr21:auto_generated|                                                                     ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                          ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                  ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                             ; work         ;
;                         |cntr_do7:count_usedw|                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                     ; work         ;
;                      |dpram_nl21:FIFOram|                                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                  ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                      ; work         ;
;          |CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w                                                                                                                                                                                                  ; CPU_qsys     ;
;             |scfifo:wfifo|                                                                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo                                                                                                                                                                                     ; work         ;
;                |scfifo_jr21:auto_generated|                                                                     ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                          ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                  ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                             ; work         ;
;                         |cntr_do7:count_usedw|                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                     ; work         ;
;                      |dpram_nl21:FIFOram|                                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                  ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                      ; work         ;
;          |alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|                                               ; 55 (55)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic                                                                                                                                                                                                       ; work         ;
;       |CPU_qsys_SDRAM:sdram|                                                                                    ; 269 (216)         ; 245 (155)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram                                                                                                                                                                                                                                                                      ; CPU_qsys     ;
;          |CPU_qsys_SDRAM_input_efifo_module:the_CPU_qsys_SDRAM_input_efifo_module|                              ; 53 (53)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|CPU_qsys_SDRAM_input_efifo_module:the_CPU_qsys_SDRAM_input_efifo_module                                                                                                                                                                                              ; CPU_qsys     ;
;       |CPU_qsys_UART:uart|                                                                                      ; 119 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart                                                                                                                                                                                                                                                                        ; CPU_qsys     ;
;          |CPU_qsys_UART_regs:the_CPU_qsys_UART_regs|                                                            ; 37 (37)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_regs:the_CPU_qsys_UART_regs                                                                                                                                                                                                                              ; CPU_qsys     ;
;          |CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|                                                                ; 48 (47)           ; 37 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx                                                                                                                                                                                                                                  ; CPU_qsys     ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                               ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                              ; work         ;
;          |CPU_qsys_UART_tx:the_CPU_qsys_UART_tx|                                                                ; 34 (34)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_tx:the_CPU_qsys_UART_tx                                                                                                                                                                                                                                  ; CPU_qsys     ;
;       |CPU_qsys_mm_interconnect_0:mm_interconnect_0|                                                            ; 616 (0)           ; 427 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                              ; CPU_qsys     ;
;          |CPU_qsys_mm_interconnect_0_addr_router:addr_router|                                                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                                           ; CPU_qsys     ;
;          |CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001|                                           ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001                                                                                                                                                                                   ; CPU_qsys     ;
;          |CPU_qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                     ; CPU_qsys     ;
;          |CPU_qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|                                     ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                             ; CPU_qsys     ;
;          |CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|                                             ; 50 (46)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                     ; CPU_qsys     ;
;             |altera_merlin_arbitrator:arb|                                                                      ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                        ; CPU_qsys     ;
;          |CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                                 ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                         ; CPU_qsys     ;
;             |altera_merlin_arbitrator:arb|                                                                      ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                            ; CPU_qsys     ;
;          |CPU_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001|                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                 ; CPU_qsys     ;
;          |CPU_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                     ; CPU_qsys     ;
;          |CPU_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                                 ; 49 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                         ; CPU_qsys     ;
;          |CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|                                         ; 79 (79)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                 ; CPU_qsys     ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|       ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                               ; CPU_qsys     ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                         ; CPU_qsys     ;
;          |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                  ; 105 (105)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                          ; CPU_qsys     ;
;          |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 68 (68)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                            ; CPU_qsys     ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                            ; CPU_qsys     ;
;          |altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                             ; CPU_qsys     ;
;          |altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                        ; CPU_qsys     ;
;          |altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                 ; CPU_qsys     ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                    ; CPU_qsys     ;
;          |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                                                                                                              ; CPU_qsys     ;
;          |altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|                         ; 16 (8)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                 ; CPU_qsys     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                     ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                   ; CPU_qsys     ;
;          |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                      ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                              ; CPU_qsys     ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                ; 10 (10)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                        ; CPU_qsys     ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                   ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                           ; CPU_qsys     ;
;          |altera_merlin_slave_translator:uart_s1_translator|                                                    ; 7 (7)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                                            ; CPU_qsys     ;
;          |altera_merlin_traffic_limiter:limiter_001|                                                            ; 19 (19)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                    ; CPU_qsys     ;
;          |altera_merlin_traffic_limiter:limiter|                                                                ; 12 (12)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                        ; CPU_qsys     ;
;          |altera_merlin_width_adapter:width_adapter_001|                                                        ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                ; CPU_qsys     ;
;          |altera_merlin_width_adapter:width_adapter|                                                            ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                    ; CPU_qsys     ;
;       |altera_reset_controller:rst_controller|                                                                  ; 7 (6)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                    ; CPU_qsys     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                       ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                     ; CPU_qsys     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                         ; CPU_qsys     ;
;    |PLL:PLL_Init|                                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|PLL:PLL_Init                                                                                                                                                                                                                                                                                                     ; work         ;
;       |altpll:altpll_component|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|PLL:PLL_Init|altpll:altpll_component                                                                                                                                                                                                                                                                             ; work         ;
;          |PLL_altpll:auto_generated|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|PLL:PLL_Init|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                           ; 162 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                 ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                            ; 161 (120)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                    ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                              ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                            ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                            ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------+
; Name                                                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------+
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht|altsyncram:the_altsyncram|altsyncram_1og1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; CPU_qsys_CPU_bht_ram.mif                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                                     ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_vcg1:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 18           ; 64           ; 18           ; 1152  ; CPU_qsys_CPU_dc_tag_ram.mif              ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                                     ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                     ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_a4h1:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 23           ; 128          ; 23           ; 2944  ; CPU_qsys_CPU_ic_tag_ram.mif              ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bg81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; CPU_qsys_CPU_ociram_default_contents.mif ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_16g1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; CPU_qsys_CPU_rf_ram_a.mif                ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_26g1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; CPU_qsys_CPU_rf_ram_b.mif                ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                     ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                               ; IP Include File                                          ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+
; Altera ; Qsys                               ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init                                                                                                                                                   ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu                                                                                                                                  ; D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_irq_mapper:irq_mapper                                                                                                                    ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_avalon_jtag_uart            ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart                                                                                                                      ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_interconnect_wrapper ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                      ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router:addr_router                                                   ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001                                           ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_burst_adapter        ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter                                                            ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                             ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                     ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                 ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                             ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002                                         ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_003                                         ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_004                                         ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                           ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                    ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent         ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                      ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent            ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo       ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router:id_router                                                       ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router_001:id_router_001                                               ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router_002:id_router_002                                               ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router_002:id_router_003                                               ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router_002:id_router_004                                               ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent      ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_traffic_limiter      ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_traffic_limiter      ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001                                                            ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                             ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001                                         ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002                                     ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_003                                     ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_004                                     ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                 ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                         ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                   ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent                         ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                  ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                    ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                   ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent         ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo    ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                    ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent                          ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                     ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                            ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                        ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller                                                                                                            ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_avalon_new_sdram_controller ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram                                                                                                                              ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_avalon_sysid_qsys           ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_sysid_qsys:sysid_qsys                                                                                                                    ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; altera_avalon_uart                 ; 13.1    ; N/A          ; N/A          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart                                                                                                                                ; CPU_qsys/synthesis/../../CPU_qsys.qsys                   ;
; Altera ; ALTPLL                             ; 13.1    ; N/A          ; N/A          ; |FIR|PLL:PLL_Init                                                                                                                                                             ; D:/FPGA/FIR/PLL.v                                        ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_next                      ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_state                                                                                                                              ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_next ;
+------------+------------+------------+------------+---------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000          ;
+------------+------------+------------+------------+---------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                   ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                   ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                   ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                   ;
+------------+------------+------------+------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_state                        ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                   ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                   ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                   ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                   ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                   ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|rvalid                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_debug:the_CPU_qsys_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_debug:the_CPU_qsys_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                       ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[1..3,6..9,11,13,16,19,20,23,24,26,29,31]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_chipselect_pre                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_regs:the_CPU_qsys_UART_regs|readdata[10..15]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_addr[4,5]                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[2..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[2..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_im:the_CPU_qsys_CPU_nios2_oci_im|trc_im_addr[0..6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_im:the_CPU_qsys_CPU_nios2_oci_im|trc_wrap                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_dbrk:the_CPU_qsys_CPU_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_dbrk:the_CPU_qsys_CPU_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_dbrk:the_CPU_qsys_CPU_nios2_oci_dbrk|dbrk_goto0                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_xbrk:the_CPU_qsys_CPU_nios2_oci_xbrk|xbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_xbrk:the_CPU_qsys_CPU_nios2_oci_xbrk|E_xbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_xbrk:the_CPU_qsys_CPU_nios2_oci_xbrk|E_xbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_xbrk:the_CPU_qsys_CPU_nios2_oci_xbrk|M_xbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_xbrk:the_CPU_qsys_CPU_nios2_oci_xbrk|M_xbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[0,2]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][48]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][48]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][48]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][48]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][48]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[10..15]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0..15]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[1]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[29]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_channel[0,1]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][48]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[2]                                                                                         ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[3]                                                                                         ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[3]                                                                                         ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[4]                                                                                         ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[4]                                                                                         ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[5]                                                                                         ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[5]                                                                                         ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[6]                                                                                         ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[6]                                                                                         ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[7]                                                                                         ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[7]                                                                                         ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[8]                                                                                         ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[8]                                                                                         ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[9]                                                                                         ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[9]                                                                                         ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[10]                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[10]                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[11]                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[11]                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[12]                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[12]                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[13]                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[13]                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[14]                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[14]                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[15]                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[15]                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[16]                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[16]                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[17]                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[17]                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[18]                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[18]                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[19]                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[19]                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[20]                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[20]                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[21]                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[21]                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[22]                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[22]                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[23]                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[23]                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[24]                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[24]                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[25]                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[25]                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[26]                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[26]                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[27]                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[27]                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[28]                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[28]                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[29]                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[29]                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[30]                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[30]                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[31]                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|byteen_reg[2]                                                                                                                                  ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|byteen_reg[3]                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                                                                                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                              ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                             ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                              ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                              ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                              ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                              ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                  ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                  ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                  ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][84]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][51]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][84]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][84]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][59]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][84]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][84]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][84]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][84]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                    ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                   ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                    ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                    ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                    ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                    ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                    ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                    ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                    ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                    ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0,4,5,10,12,14,15,17,18,21,22,25,27,28]                                                                   ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|delayed_unxsync_rxdxx2                                                                                                                                                           ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|delayed_unxsync_rxdxx1                                                                                                                                                           ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                   ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_addr[12]                                                                                                                                                                                                           ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                  ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|clr_break_line                                                                                                                                                                                                           ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                       ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|clr_break_line                                                                                                                                                                                                           ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|clr_break_line                                                                                                                                                                                                           ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                                   ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|clr_break_line                                                                                                                                                                                                           ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                             ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|clr_break_line                                                                                                                                                                                                           ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|clr_break_line                                                                                                                                                                                                           ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|waitrequest_reset_override                                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|clr_break_line                                                                                                                                                                                                           ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                    ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                    ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                    ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                    ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                    ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                    ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                    ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                    ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                    ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                   ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                     ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                     ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                     ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                     ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[2]                                                                                                                                    ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[4]                                                                                                                                    ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                  ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                  ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                  ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                   ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                   ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                   ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                   ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                              ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                             ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                              ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                              ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                              ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                              ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]               ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]               ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]               ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                  ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                  ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                        ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_ctrl_a_not_src                                                                                                                                                                                                         ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_ctrl_b_not_src                                                                                                                                                                                                         ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                          ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][59]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][68]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][84]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][54]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][83]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][54]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][51]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][59]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][68]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][84]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][54]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][83]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][54]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][51]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][59]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][68]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][82]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][84]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][54]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][83]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][54]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][51]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][59]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][68]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][82]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][84]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][54]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][83]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][54]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][51]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][59]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][68]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][84]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|byteen_reg[3]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][84]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_break:the_CPU_qsys_CPU_nios2_oci_break|trigger_state                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][18]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][18]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][18]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_dbrk:the_CPU_qsys_CPU_nios2_oci_dbrk|dbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_break:the_CPU_qsys_CPU_nios2_oci_break|trigbrktype                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][58]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][58]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][58]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][58]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                                                                 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_next~9                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_next~10                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_next~13                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_next~14                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_next~16                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_next~4                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_next~5                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_next~6                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_state~14                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_state~15                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_state~16                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|DRsize.011 ; Merged with CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|DRsize.001 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                               ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                               ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                               ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                               ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                               ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                               ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                               ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                               ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                               ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                               ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                               ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                               ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                               ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                               ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                               ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                               ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                               ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[26]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[25]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][56]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][20]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][20]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][56]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][20]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][56]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][20]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][20]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_count[2]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 682                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                  ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                           ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44],                                                                                                ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                               ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                               ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                               ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                               ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                               ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                               ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                               ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                               ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[26],                                                                                                                               ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[25],                                                                                                                               ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][20],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][20],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][20],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][20],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][20]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                                                                                       ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket,                                                                                                                                ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[15],                                                                                                                             ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[12],                                                                                                                             ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[11],                                                                                                                             ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[10],                                                                                                                             ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[9],                                                                                                                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[8],                                                                                                                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[7],                                                                                                                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[6],                                                                                                                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[5],                                                                                                                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[4],                                                                                                                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[3],                                                                                                                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[2],                                                                                                                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0],                                                                                                                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                          ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[29],                                                                                                                             ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_channel[1],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_channel[0],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[2],                                                                                                                          ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[1],                                                                                                                          ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[0],                                                                                                                          ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                 ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                 ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                 ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                 ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][18],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][18],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][18],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][58],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][58],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][58],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][58],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][56],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][56],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][56],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]                                                                                               ; Lost Fanouts                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][48],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][48],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][48],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][48],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][48],                                                                                                ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][48]                                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                             ; Lost Fanouts                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                              ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                               ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                              ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                    ;
;                                                                                                                                                                                                                                                                ; due to stuck port clock_enable ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                    ;
;                                                                                                                                                                                                                                                                ;                                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                     ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_xbrk:the_CPU_qsys_CPU_nios2_oci_xbrk|xbrk_break                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_xbrk:the_CPU_qsys_CPU_nios2_oci_xbrk|M_xbrk_goto0,                                                                                              ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_xbrk:the_CPU_qsys_CPU_nios2_oci_xbrk|M_xbrk_goto1                                                                                               ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_dbrk:the_CPU_qsys_CPU_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_dbrk:the_CPU_qsys_CPU_nios2_oci_dbrk|dbrk_break,                                                                                                ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_break:the_CPU_qsys_CPU_nios2_oci_break|trigbrktype                                                                                              ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                            ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                             ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                   ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                  ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                   ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                     ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[29]                                                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[28]                                                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[27]                                                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[26]                                                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[25]                                                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[24]                                                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[23]                                                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[22]                                                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[21]                                                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[20]                                                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[20]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[19]                                                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[19]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[18]                                                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[18]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[17]                                                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[17]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[16]                                                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[16]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[15]                                                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[15]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[13]                                                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[13]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[12]                                                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[12]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[11]                                                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[11]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[10]                                                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[9]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[8]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[7]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[31]                                                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[5]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[4]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[3]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[2]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                            ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_dbrk:the_CPU_qsys_CPU_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_break:the_CPU_qsys_CPU_nios2_oci_break|trigger_state                                                                                            ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_regs:the_CPU_qsys_UART_regs|readdata[15]                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[15]                                                                                                                        ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[6]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                               ; Lost Fanouts                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                               ; Lost Fanouts                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                               ; Lost Fanouts                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                            ; Lost Fanouts                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                              ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                            ; Lost Fanouts                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                              ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                            ; Lost Fanouts                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                              ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                ; Lost Fanouts                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                ; Lost Fanouts                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_regs:the_CPU_qsys_UART_regs|readdata[14]                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[14]                                                                                                                        ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_regs:the_CPU_qsys_UART_regs|readdata[13]                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[13]                                                                                                                        ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                  ; Lost Fanouts                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                    ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[0]                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_regs:the_CPU_qsys_UART_regs|readdata[12]                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[12]                                                                                                                        ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_regs:the_CPU_qsys_UART_regs|readdata[11]                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[11]                                                                                                                        ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_regs:the_CPU_qsys_UART_regs|readdata[10]                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[10]                                                                                                                        ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[30]                                                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_control_reg_rddata[14]                                                                                                                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_control_reg_rddata[14]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                 ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                   ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                               ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                 ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                           ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                             ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                              ; Stuck at GND                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                             ; Stuck at VCC                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                      ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                 ; Stuck at VCC                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                          ;
;                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|DRsize.101 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                ; Lost Fanouts                   ; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2690  ;
; Number of registers using Synchronous Clear  ; 79    ;
; Number of registers using Synchronous Load   ; 288   ;
; Number of registers using Asynchronous Clear ; 2081  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1828  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_cmd[1]                                                                                                                          ; 2       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_cmd[3]                                                                                                                          ; 1       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_cmd[2]                                                                                                                          ; 2       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_cmd[0]                                                                                                                          ; 2       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_addr[12]                                                                                                                        ; 11      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_cmd[1]                                                                                                                          ; 2       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_cmd[3]                                                                                                                          ; 2       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_cmd[2]                                                                                                                          ; 2       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_cmd[0]                                                                                                                          ; 2       ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                             ; 1       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|refresh_counter[12]                                                                                                               ; 2       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|refresh_counter[9]                                                                                                                ; 2       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|refresh_counter[8]                                                                                                                ; 2       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|refresh_counter[7]                                                                                                                ; 2       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|refresh_counter[3]                                                                                                                ; 2       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|count[9]                                                           ; 11      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_pipe_flush                                                                                                                          ; 53      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|clr_break_line                                                                                                                        ; 18      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|av_waitrequest                                                                                                            ; 6       ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                          ; 1       ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                          ; 4       ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                             ; 2       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|hbreak_enabled                                                                                                                        ; 39      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|t_dav                                                                                                                     ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                          ; 1       ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                             ; 1       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|rst2                                                               ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_tag_clr_valid_bits                                                                                                                 ; 1       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_pipe_flush_waddr[23]                                                                                                                ; 1       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                 ; 2       ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                          ; 1       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[0]      ; 2       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[1]      ; 2       ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; 1       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_tx:the_CPU_qsys_UART_tx|tx_shift_empty                                                                                ; 2       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_tx:the_CPU_qsys_UART_tx|tx_ready                                                                                      ; 6       ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                               ; 1       ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; Total number of inverted registers = 43                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[24]                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[3]                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_byteenable[1]                                                                                                                                                                                                      ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_address_tag_field[14]                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_mem_byte_en[1]                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|readdata[2]                                                                                                                                                        ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[23]                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_slow_inst_result[5]                                                                                                                                                                                                ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_inst_result[29]                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_inst_result[0]                                                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_writedata[26]                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                  ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|MonDReg[15]                                                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|MonDReg[3]                                                                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src2[23]                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|readdata[0]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_tx:the_CPU_qsys_UART_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[27]                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|sr[13] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|sr[29] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_address_offset_field[0]                                                                                                                                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|MonAReg[6]                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_bank[0]                                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_break:the_CPU_qsys_CPU_nios2_oci_break|break_readreg[12]                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_mem_byte_en[3]                                                                                                                                                                                                     ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_pc[16]                                                                                                                                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[0]                                                                                                                                                                                                            ;
; 6:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_pipe_flush_waddr[20]                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_count[0]                                                                                                                                                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_addr[12]                                                                                                                                                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_addr[5]                                                                                                                                                                                                        ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_addr[8]                                                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                       ;
; 12:1               ; 43 bits   ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|active_data[4]                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[10]                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_logic_result[26]                                                                                                                                                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_iw[2]                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|dc_tag_wr_port_data[10]                                                                                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|dc_data_rd_port_addr[8]                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|dc_data_wr_port_addr[7]                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|dc_data_wr_port_addr[1]                                                                                                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001|src_data[88]                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_dst_regnum[4]                                                                                                                                                                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[18]                                                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[15]                                                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|dc_data_wr_port_data[14]                                                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|dc_data_wr_port_data[4]                                                                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|dc_data_wr_port_data[27]                                                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|dc_data_wr_port_data[21]                                                                                                                                                                                             ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_ic_tag_rd_addr_nxt[3]                                                                                                                                                                                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_src2_reg[22]                                                                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[7]                                                                                                                                                                                              ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|Selector34                                                                                                                                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|Selector27                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FIR|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FIR|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |FIR|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |FIR|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |FIR|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                        ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |FIR|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |FIR|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                           ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |FIR|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |FIR|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                             ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |FIR|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram ;
+-----------------------------+-------+------+-----------------------+
; Assignment                  ; Value ; From ; To                    ;
+-----------------------------+-------+------+-----------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0       ;
+-----------------------------+-------+------+-----------------------+


+------------------------------------------------------------------+
; Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart ;
+-----------------------------+-------+------+---------------------+
; Assignment                  ; Value ; From ; To                  ;
+-----------------------------+-------+------+---------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                   ;
+-----------------------------+-------+------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller ;
+-------------------+-------+------+---------------------------------------------------+
; Assignment        ; Value ; From ; To                                                ;
+-------------------+-------+------+---------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]            ;
+-------------------+-------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_Init|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; -3500                 ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                             ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                   ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                   ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                   ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                          ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                             ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                   ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                   ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                   ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                          ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 24    ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                                                                            ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                                                            ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                                                                            ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                                                                            ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                                                                            ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                                                            ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                                                            ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                            ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                                                                     ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                                                     ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                                                                     ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                                                                     ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                                                                     ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                                                     ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                                                     ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                                     ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                     ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                     ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                                                     ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                                                     ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                                                     ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                                                     ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                     ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                     ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                         ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                                         ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                         ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                                         ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                                                         ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                                                         ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                         ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                         ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                    ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_L              ; 66    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_H             ; 71    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_H          ; 75    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_L          ; 73    ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                            ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                                            ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                            ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                            ;
; FIFO_DATA_W               ; 86    ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 86    ; Signed Integer                                                                                                                                                       ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                       ;
; DATA_WIDTH          ; 86    ; Signed Integer                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                                                         ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                         ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                                                         ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                                           ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                           ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                           ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                      ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                               ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                                               ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                               ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                                                               ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                                                               ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                                               ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                                                               ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                                                               ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                                                               ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                               ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                               ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                          ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                                                            ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                            ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                            ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                       ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router:addr_router|CPU_qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001|CPU_qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router:id_router|CPU_qsys_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router_001:id_router_001|CPU_qsys_mm_interconnect_0_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router_002:id_router_002|CPU_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router_002:id_router_003|CPU_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router_002:id_router_004|CPU_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                     ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                     ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                     ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                     ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                     ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                     ;
; REORDER                   ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                         ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                         ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                         ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                         ;
; OUT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                         ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 53    ; Signed Integer                                                                                                                                                                                                                       ;
; PKT_BYTE_CNT_L ; 51    ; Signed Integer                                                                                                                                                                                                                       ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                       ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                       ;
; ST_DATA_W      ; 85    ; Signed Integer                                                                                                                                                                                                                       ;
; ST_CHANNEL_W   ; 5     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                      ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                     ;
; IN_PKT_ADDR_H                 ; 44    ; Signed Integer                                                                                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                     ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 45    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTE_CNT_L             ; 51    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTE_CNT_H             ; 53    ; Signed Integer                                                                                                     ;
; IN_PKT_BURSTWRAP_L            ; 54    ; Signed Integer                                                                                                     ;
; IN_PKT_BURSTWRAP_H            ; 56    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_SIZE_L           ; 57    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_SIZE_H           ; 59    ; Signed Integer                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 80    ; Signed Integer                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 81    ; Signed Integer                                                                                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 50    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_TYPE_L           ; 60    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_TYPE_H           ; 61    ; Signed Integer                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_L       ; 82    ; Signed Integer                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_H       ; 84    ; Signed Integer                                                                                                     ;
; IN_ST_DATA_W                  ; 85    ; Signed Integer                                                                                                     ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                     ;
; OUT_ST_DATA_W                 ; 103   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                     ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                     ;
; PACKING                       ; 1     ; Signed Integer                                                                                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                     ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                     ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                   ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                         ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 71    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 72    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 74    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 75    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 77    ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 98    ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 99    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 78    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 79    ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 100   ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 102   ; Signed Integer                                                                                                         ;
; IN_ST_DATA_W                  ; 103   ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                         ;
; OUT_ST_DATA_W                 ; 85    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                         ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; PLL:PLL_Init|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                              ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                        ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                            ;
; Entity Instance            ; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                 ;
;     -- lpm_width           ; 8                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                           ;
; Entity Instance            ; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                 ;
;     -- lpm_width           ; 8                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                           ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                               ;
+----------------+-------+----------+-------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                          ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                          ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                          ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                          ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                          ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                          ;
+----------------+-------+----------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                             ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                         ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router_002:id_router_002|CPU_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router_001:id_router_001|CPU_qsys_mm_interconnect_0_id_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router:id_router|CPU_qsys_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001|CPU_qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router:addr_router|CPU_qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                        ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                           ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                     ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                        ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                             ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                            ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                       ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                             ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                        ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                          ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                     ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                            ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic"                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart"                                                              ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart" ;
+---------------+--------+----------+-----------------------------------+
; Port          ; Type   ; Severity ; Details                           ;
+---------------+--------+----------+-----------------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected            ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected            ;
+---------------+--------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|CPU_qsys_SDRAM_input_efifo_module:the_CPU_qsys_SDRAM_input_efifo_module" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu" ;
+--------------+--------+----------+----------------------------------+
; Port         ; Type   ; Severity ; Details                          ;
+--------------+--------+----------+----------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected           ;
+--------------+--------+----------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_qsys:CPU_qsys_Init"                                                                         ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_conduit_txd ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:12     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Jan 24 18:26:46 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FIR -c FIR
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/cpu_qsys.v
    Info (12023): Found entity 1: CPU_qsys
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_irq_mapper.sv
    Info (12023): Found entity 1: CPU_qsys_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: CPU_qsys_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file cpu_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: CPU_qsys_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: CPU_qsys_mm_interconnect_0_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_rsp_xbar_demux.sv
    Info (12023): Found entity 1: CPU_qsys_mm_interconnect_0_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv
    Info (12023): Found entity 1: CPU_qsys_mm_interconnect_0_cmd_xbar_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: CPU_qsys_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: CPU_qsys_mm_interconnect_0_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: CPU_qsys_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 7 design units, including 7 entities, in source file cpu_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file cpu_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_id_router_002.sv
    Info (12023): Found entity 1: CPU_qsys_mm_interconnect_0_id_router_002_default_decode
    Info (12023): Found entity 2: CPU_qsys_mm_interconnect_0_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_id_router_001.sv
    Info (12023): Found entity 1: CPU_qsys_mm_interconnect_0_id_router_001_default_decode
    Info (12023): Found entity 2: CPU_qsys_mm_interconnect_0_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: CPU_qsys_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: CPU_qsys_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_addr_router_001.sv
    Info (12023): Found entity 1: CPU_qsys_mm_interconnect_0_addr_router_001_default_decode
    Info (12023): Found entity 2: CPU_qsys_mm_interconnect_0_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: CPU_qsys_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: CPU_qsys_mm_interconnect_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_sysid_qsys.v
    Info (12023): Found entity 1: CPU_qsys_sysid_qsys
Info (12021): Found 5 design units, including 5 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_jtag_uart.v
    Info (12023): Found entity 1: CPU_qsys_JTAG_UART_sim_scfifo_w
    Info (12023): Found entity 2: CPU_qsys_JTAG_UART_scfifo_w
    Info (12023): Found entity 3: CPU_qsys_JTAG_UART_sim_scfifo_r
    Info (12023): Found entity 4: CPU_qsys_JTAG_UART_scfifo_r
    Info (12023): Found entity 5: CPU_qsys_JTAG_UART
Info (12021): Found 5 design units, including 5 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_uart.v
    Info (12023): Found entity 1: CPU_qsys_UART_tx
    Info (12023): Found entity 2: CPU_qsys_UART_rx_stimulus_source
    Info (12023): Found entity 3: CPU_qsys_UART_rx
    Info (12023): Found entity 4: CPU_qsys_UART_regs
    Info (12023): Found entity 5: CPU_qsys_UART
Info (12021): Found 2 design units, including 2 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_sdram.v
    Info (12023): Found entity 1: CPU_qsys_SDRAM_input_efifo_module
    Info (12023): Found entity 2: CPU_qsys_SDRAM
Info (12021): Found 27 design units, including 27 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_cpu.v
    Info (12023): Found entity 1: CPU_qsys_CPU_ic_data_module
    Info (12023): Found entity 2: CPU_qsys_CPU_ic_tag_module
    Info (12023): Found entity 3: CPU_qsys_CPU_bht_module
    Info (12023): Found entity 4: CPU_qsys_CPU_register_bank_a_module
    Info (12023): Found entity 5: CPU_qsys_CPU_register_bank_b_module
    Info (12023): Found entity 6: CPU_qsys_CPU_dc_tag_module
    Info (12023): Found entity 7: CPU_qsys_CPU_dc_data_module
    Info (12023): Found entity 8: CPU_qsys_CPU_dc_victim_module
    Info (12023): Found entity 9: CPU_qsys_CPU_nios2_oci_debug
    Info (12023): Found entity 10: CPU_qsys_CPU_ociram_sp_ram_module
    Info (12023): Found entity 11: CPU_qsys_CPU_nios2_ocimem
    Info (12023): Found entity 12: CPU_qsys_CPU_nios2_avalon_reg
    Info (12023): Found entity 13: CPU_qsys_CPU_nios2_oci_break
    Info (12023): Found entity 14: CPU_qsys_CPU_nios2_oci_xbrk
    Info (12023): Found entity 15: CPU_qsys_CPU_nios2_oci_dbrk
    Info (12023): Found entity 16: CPU_qsys_CPU_nios2_oci_itrace
    Info (12023): Found entity 17: CPU_qsys_CPU_nios2_oci_td_mode
    Info (12023): Found entity 18: CPU_qsys_CPU_nios2_oci_dtrace
    Info (12023): Found entity 19: CPU_qsys_CPU_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 20: CPU_qsys_CPU_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 21: CPU_qsys_CPU_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 22: CPU_qsys_CPU_nios2_oci_fifo
    Info (12023): Found entity 23: CPU_qsys_CPU_nios2_oci_pib
    Info (12023): Found entity 24: CPU_qsys_CPU_nios2_oci_im
    Info (12023): Found entity 25: CPU_qsys_CPU_nios2_performance_monitors
    Info (12023): Found entity 26: CPU_qsys_CPU_nios2_oci
    Info (12023): Found entity 27: CPU_qsys_CPU
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: CPU_qsys_CPU_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: CPU_qsys_CPU_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: CPU_qsys_CPU_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_cpu_mult_cell.v
    Info (12023): Found entity 1: CPU_qsys_CPU_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_cpu_oci_test_bench.v
    Info (12023): Found entity 1: CPU_qsys_CPU_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_cpu_test_bench.v
    Info (12023): Found entity 1: CPU_qsys_CPU_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file fir.v
    Info (12023): Found entity 1: FIR
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL
Warning (10037): Verilog HDL or VHDL warning at CPU_qsys_CPU.v(2120): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at CPU_qsys_CPU.v(2122): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at CPU_qsys_CPU.v(2278): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at CPU_qsys_CPU.v(3102): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at CPU_qsys_SDRAM.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at CPU_qsys_SDRAM.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at CPU_qsys_SDRAM.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at CPU_qsys_SDRAM.v(680): conditional expression evaluates to a constant
Info (12127): Elaborating entity "FIR" for the top level hierarchy
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_Init"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL_Init|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL:PLL_Init|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL:PLL_Init|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "-3500"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:PLL_Init|altpll:altpll_component|PLL_altpll:auto_generated"
Info (12128): Elaborating entity "CPU_qsys" for hierarchy "CPU_qsys:CPU_qsys_Init"
Info (12128): Elaborating entity "CPU_qsys_CPU" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu"
Info (12128): Elaborating entity "CPU_qsys_CPU_test_bench" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_test_bench:the_CPU_qsys_CPU_test_bench"
Info (12128): Elaborating entity "CPU_qsys_CPU_ic_data_module" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated"
Info (12128): Elaborating entity "CPU_qsys_CPU_ic_tag_module" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "CPU_qsys_CPU_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "23"
    Info (12134): Parameter "width_b" = "23"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a4h1.tdf
    Info (12023): Found entity 1: altsyncram_a4h1
Info (12128): Elaborating entity "altsyncram_a4h1" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_a4h1:auto_generated"
Info (12128): Elaborating entity "CPU_qsys_CPU_bht_module" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "CPU_qsys_CPU_bht_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1og1.tdf
    Info (12023): Found entity 1: altsyncram_1og1
Info (12128): Elaborating entity "altsyncram_1og1" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht|altsyncram:the_altsyncram|altsyncram_1og1:auto_generated"
Info (12128): Elaborating entity "CPU_qsys_CPU_register_bank_a_module" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "CPU_qsys_CPU_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_16g1.tdf
    Info (12023): Found entity 1: altsyncram_16g1
Info (12128): Elaborating entity "altsyncram_16g1" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_16g1:auto_generated"
Info (12128): Elaborating entity "CPU_qsys_CPU_register_bank_b_module" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "CPU_qsys_CPU_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_26g1.tdf
    Info (12023): Found entity 1: altsyncram_26g1
Info (12128): Elaborating entity "altsyncram_26g1" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_26g1:auto_generated"
Info (12128): Elaborating entity "CPU_qsys_CPU_dc_tag_module" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "CPU_qsys_CPU_dc_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vcg1.tdf
    Info (12023): Found entity 1: altsyncram_vcg1
Info (12128): Elaborating entity "altsyncram_vcg1" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_vcg1:auto_generated"
Info (12128): Elaborating entity "CPU_qsys_CPU_dc_data_module" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kpc1.tdf
    Info (12023): Found entity 1: altsyncram_kpc1
Info (12128): Elaborating entity "altsyncram_kpc1" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated"
Info (12128): Elaborating entity "CPU_qsys_CPU_dc_victim_module" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated"
Info (12128): Elaborating entity "CPU_qsys_CPU_mult_cell" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1"
Info (12130): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1"
Info (12133): Instantiated megafunction "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v
    Info (12023): Found entity 1: altera_mult_add_q1u2
Info (12128): Elaborating entity "altera_mult_add_q1u2" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned
Info (12130): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone IV E"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_scanchain" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_with_ext_function" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block|ama_register_with_ext_function:scanchain_register_block_0"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block|ama_register_with_ext_function:scanchain_register_block_0", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2"
Info (12130): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2"
Info (12133): Instantiated megafunction "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v
    Info (12023): Found entity 1: altera_mult_add_s1u2
Info (12128): Elaborating entity "altera_mult_add_s1u2" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned
Info (12130): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone IV E"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "16"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "CPU_qsys_CPU_nios2_oci" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci"
Info (12128): Elaborating entity "CPU_qsys_CPU_nios2_oci_debug" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_debug:the_CPU_qsys_CPU_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_debug:the_CPU_qsys_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_debug:the_CPU_qsys_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_debug:the_CPU_qsys_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "CPU_qsys_CPU_nios2_ocimem" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem"
Info (12128): Elaborating entity "CPU_qsys_CPU_ociram_sp_ram_module" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "CPU_qsys_CPU_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bg81.tdf
    Info (12023): Found entity 1: altsyncram_bg81
Info (12128): Elaborating entity "altsyncram_bg81" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bg81:auto_generated"
Info (12128): Elaborating entity "CPU_qsys_CPU_nios2_avalon_reg" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg"
Info (12128): Elaborating entity "CPU_qsys_CPU_nios2_oci_break" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_break:the_CPU_qsys_CPU_nios2_oci_break"
Info (12128): Elaborating entity "CPU_qsys_CPU_nios2_oci_xbrk" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_xbrk:the_CPU_qsys_CPU_nios2_oci_xbrk"
Info (12128): Elaborating entity "CPU_qsys_CPU_nios2_oci_dbrk" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_dbrk:the_CPU_qsys_CPU_nios2_oci_dbrk"
Info (12128): Elaborating entity "CPU_qsys_CPU_nios2_oci_itrace" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_itrace:the_CPU_qsys_CPU_nios2_oci_itrace"
Info (12128): Elaborating entity "CPU_qsys_CPU_nios2_oci_dtrace" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_dtrace:the_CPU_qsys_CPU_nios2_oci_dtrace"
Info (12128): Elaborating entity "CPU_qsys_CPU_nios2_oci_td_mode" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_dtrace:the_CPU_qsys_CPU_nios2_oci_dtrace|CPU_qsys_CPU_nios2_oci_td_mode:CPU_qsys_CPU_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "CPU_qsys_CPU_nios2_oci_fifo" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_fifo:the_CPU_qsys_CPU_nios2_oci_fifo"
Info (12128): Elaborating entity "CPU_qsys_CPU_nios2_oci_compute_input_tm_cnt" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_fifo:the_CPU_qsys_CPU_nios2_oci_fifo|CPU_qsys_CPU_nios2_oci_compute_input_tm_cnt:the_CPU_qsys_CPU_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "CPU_qsys_CPU_nios2_oci_fifo_wrptr_inc" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_fifo:the_CPU_qsys_CPU_nios2_oci_fifo|CPU_qsys_CPU_nios2_oci_fifo_wrptr_inc:the_CPU_qsys_CPU_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "CPU_qsys_CPU_nios2_oci_fifo_cnt_inc" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_fifo:the_CPU_qsys_CPU_nios2_oci_fifo|CPU_qsys_CPU_nios2_oci_fifo_cnt_inc:the_CPU_qsys_CPU_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "CPU_qsys_CPU_oci_test_bench" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_fifo:the_CPU_qsys_CPU_nios2_oci_fifo|CPU_qsys_CPU_oci_test_bench:the_CPU_qsys_CPU_oci_test_bench"
Info (12128): Elaborating entity "CPU_qsys_CPU_nios2_oci_pib" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_pib:the_CPU_qsys_CPU_nios2_oci_pib"
Info (12128): Elaborating entity "CPU_qsys_CPU_nios2_oci_im" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_im:the_CPU_qsys_CPU_nios2_oci_im"
Info (12128): Elaborating entity "CPU_qsys_CPU_jtag_debug_module_wrapper" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "CPU_qsys_CPU_jtag_debug_module_tck" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck"
Info (12128): Elaborating entity "CPU_qsys_CPU_jtag_debug_module_sysclk" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy"
Info (12128): Elaborating entity "CPU_qsys_SDRAM" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram"
Info (12128): Elaborating entity "CPU_qsys_SDRAM_input_efifo_module" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|CPU_qsys_SDRAM_input_efifo_module:the_CPU_qsys_SDRAM_input_efifo_module"
Info (12128): Elaborating entity "CPU_qsys_UART" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart"
Info (12128): Elaborating entity "CPU_qsys_UART_tx" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_tx:the_CPU_qsys_UART_tx"
Info (12128): Elaborating entity "CPU_qsys_UART_rx" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx"
Info (12128): Elaborating entity "CPU_qsys_UART_rx_stimulus_source" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|CPU_qsys_UART_rx_stimulus_source:the_CPU_qsys_UART_rx_stimulus_source"
Info (12128): Elaborating entity "CPU_qsys_UART_regs" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_regs:the_CPU_qsys_UART_regs"
Info (12128): Elaborating entity "CPU_qsys_JTAG_UART" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart"
Info (12128): Elaborating entity "CPU_qsys_JTAG_UART_scfifo_w" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "CPU_qsys_JTAG_UART_scfifo_r" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "CPU_qsys_sysid_qsys" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_sysid_qsys:sysid_qsys"
Info (12128): Elaborating entity "CPU_qsys_mm_interconnect_0" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "CPU_qsys_mm_interconnect_0_addr_router" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "CPU_qsys_mm_interconnect_0_addr_router_default_decode" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router:addr_router|CPU_qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "CPU_qsys_mm_interconnect_0_addr_router_001" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "CPU_qsys_mm_interconnect_0_addr_router_001_default_decode" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001|CPU_qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "CPU_qsys_mm_interconnect_0_id_router" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "CPU_qsys_mm_interconnect_0_id_router_default_decode" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router:id_router|CPU_qsys_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "CPU_qsys_mm_interconnect_0_id_router_001" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router_001:id_router_001"
Info (12128): Elaborating entity "CPU_qsys_mm_interconnect_0_id_router_001_default_decode" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router_001:id_router_001|CPU_qsys_mm_interconnect_0_id_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "CPU_qsys_mm_interconnect_0_id_router_002" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router_002:id_router_002"
Info (12128): Elaborating entity "CPU_qsys_mm_interconnect_0_id_router_002_default_decode" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_id_router_002:id_router_002|CPU_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba"
Info (12128): Elaborating entity "CPU_qsys_mm_interconnect_0_cmd_xbar_demux" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "CPU_qsys_mm_interconnect_0_cmd_xbar_demux_001" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "CPU_qsys_mm_interconnect_0_cmd_xbar_mux" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "CPU_qsys_mm_interconnect_0_cmd_xbar_mux_002" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002"
Info (12128): Elaborating entity "CPU_qsys_mm_interconnect_0_rsp_xbar_demux" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "CPU_qsys_mm_interconnect_0_rsp_xbar_demux_002" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002"
Info (12128): Elaborating entity "CPU_qsys_mm_interconnect_0_rsp_xbar_mux" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"
Info (12128): Elaborating entity "CPU_qsys_irq_mapper" for hierarchy "CPU_qsys:CPU_qsys_Init|CPU_qsys_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Warning (12020): Port "jdo" on the entity instantiation of "the_CPU_qsys_CPU_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
Info (278001): Inferred 3 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|Add17"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
Info (12130): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|lpm_add_sub:Add17"
Info (12133): Instantiated megafunction "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|lpm_add_sub:Add17" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf
    Info (12023): Found entity 1: add_sub_qvi
Info (12130): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01
Info (12130): Elaborated megafunction instantiation "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_CKE" is stuck at VCC
    Warning (13410): Pin "UART_TX" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 305 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/FPGA/FIR/output_files/FIR.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "UART_RX"
Info (21057): Implemented 5158 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 25 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 4854 logic cells
    Info (21064): Implemented 251 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 682 megabytes
    Info: Processing ended: Wed Jan 24 18:27:19 2018
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/FPGA/FIR/output_files/FIR.map.smsg.


