

================================================================
== Vivado HLS Report for 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config6_s'
================================================================
* Date:           Fri May 23 17:10:41 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.625 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|     192|    120|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       1|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     193|    120|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory           |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_1_0_0_U  |shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config4_s_line_buffer_Array_V_2cud  |        0|  64|  40|    0|    33|    4|     1|          132|
    |line_buffer_Array_V_1_0_1_U  |shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config4_s_line_buffer_Array_V_2cud  |        0|  64|  40|    0|    33|    4|     1|          132|
    |line_buffer_Array_V_1_0_3_U  |shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config4_s_line_buffer_Array_V_2cud  |        0|  64|  40|    0|    33|    4|     1|          132|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                        |                                                                                  |        0| 192| 120|    0|    99|   12|     3|          396|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> | return value |
|ap_return_0              | out |    4| ap_ctrl_hs | shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> | return value |
|ap_return_1              | out |    4| ap_ctrl_hs | shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> | return value |
|ap_return_2              | out |    4| ap_ctrl_hs | shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> | return value |
|ap_return_3              | out |    4| ap_ctrl_hs | shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> | return value |
|ap_return_4              | out |    4| ap_ctrl_hs | shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> | return value |
|ap_return_5              | out |    4| ap_ctrl_hs | shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> | return value |
|ap_return_6              | out |    4| ap_ctrl_hs | shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> | return value |
|ap_return_7              | out |    4| ap_ctrl_hs | shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> | return value |
|ap_return_8              | out |    4| ap_ctrl_hs | shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> | return value |
|ap_return_9              | out |    4| ap_ctrl_hs | shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> | return value |
|ap_return_10             | out |    4| ap_ctrl_hs | shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> | return value |
|ap_return_11             | out |    4| ap_ctrl_hs | shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> | return value |
|ap_return_12             | out |    4| ap_ctrl_hs | shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> | return value |
|ap_return_13             | out |    4| ap_ctrl_hs | shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> | return value |
|in_elem_data_0_V_read    |  in |    4|   ap_none  |                      in_elem_data_0_V_read                     |    scalar    |
|in_elem_data_1_V_read    |  in |    4|   ap_none  |                      in_elem_data_1_V_read                     |    scalar    |
|in_elem_data_2_V_read    |  in |    4|   ap_none  |                      in_elem_data_2_V_read                     |    scalar    |
|in_elem_data_3_V_read    |  in |    4|   ap_none  |                      in_elem_data_3_V_read                     |    scalar    |
|kernel_window_4_V_read   |  in |    4|   ap_none  |                     kernel_window_4_V_read                     |    scalar    |
|kernel_window_5_V_read   |  in |    4|   ap_none  |                     kernel_window_5_V_read                     |    scalar    |
|kernel_window_7_V_read   |  in |    4|   ap_none  |                     kernel_window_7_V_read                     |    scalar    |
|kernel_window_12_V_read  |  in |    4|   ap_none  |                     kernel_window_12_V_read                    |    scalar    |
|kernel_window_13_V_read  |  in |    4|   ap_none  |                     kernel_window_13_V_read                    |    scalar    |
|kernel_window_14_V_read  |  in |    4|   ap_none  |                     kernel_window_14_V_read                    |    scalar    |
|kernel_window_15_V_read  |  in |    4|   ap_none  |                     kernel_window_15_V_read                    |    scalar    |
+-------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.62>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%kernel_window_15_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_15_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 2 'read' 'kernel_window_15_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%kernel_window_14_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_14_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 3 'read' 'kernel_window_14_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%kernel_window_13_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_13_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 4 'read' 'kernel_window_13_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kernel_window_12_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_12_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 5 'read' 'kernel_window_12_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kernel_window_7_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_7_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 6 'read' 'kernel_window_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kernel_window_5_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_5_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 7 'read' 'kernel_window_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%kernel_window_4_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_4_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 8 'read' 'kernel_window_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_elem_data_3_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_3_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 9 'read' 'in_elem_data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_elem_data_2_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_2_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 10 'read' 'in_elem_data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_elem_data_1_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_1_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 11 'read' 'in_elem_data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_elem_data_0_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_0_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 12 'read' 'in_elem_data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 13 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.62ns)   --->   "%DataOut_V_4 = call i4 @"_ssdm_op_MemShiftRead.[33 x i4]P"(i4* getelementptr inbounds ([33 x i4]* @line_buffer_Array_V_1_0_0, i64 0, i64 32), i4 %in_elem_data_0_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 14 'memshiftread' 'DataOut_V_4' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 33> <ShiftMem>
ST_1 : Operation 15 [1/1] (1.62ns)   --->   "%DataOut_V_5 = call i4 @"_ssdm_op_MemShiftRead.[33 x i4]P"(i4* getelementptr inbounds ([33 x i4]* @line_buffer_Array_V_1_0_1, i64 0, i64 32), i4 %in_elem_data_1_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 15 'memshiftread' 'DataOut_V_5' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 33> <ShiftMem>
ST_1 : Operation 16 [1/1] (1.62ns)   --->   "%DataOut_V_2 = call i4 @"_ssdm_op_MemShiftRead.[33 x i4]P"(i4* getelementptr inbounds ([33 x i4]* @line_buffer_Array_V_1_0_2, i64 0, i64 32), i4 %in_elem_data_2_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 16 'memshiftread' 'DataOut_V_2' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 33> <ShiftMem>
ST_1 : Operation 17 [1/1] (1.62ns)   --->   "%DataOut_V = call i4 @"_ssdm_op_MemShiftRead.[33 x i4]P"(i4* getelementptr inbounds ([33 x i4]* @line_buffer_Array_V_1_0_3, i64 0, i64 32), i4 %in_elem_data_3_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 17 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 33> <ShiftMem>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%newret = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } undef, i4 %kernel_window_4_V_read_1, 0" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 18 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%newret1 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret, i4 %kernel_window_5_V_read_1, 1" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 19 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%newret2 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret1, i4 %kernel_window_7_V_read_1, 2" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 20 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%newret3 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret2, i4 %kernel_window_12_V_read_1, 3" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 21 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%newret4 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret3, i4 %kernel_window_13_V_read_1, 4" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 22 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%newret5 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret4, i4 %kernel_window_14_V_read_1, 5" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 23 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%newret6 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret5, i4 %kernel_window_15_V_read_1, 6" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 24 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%newret7 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret6, i4 %DataOut_V_4, 7" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 25 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%newret8 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret7, i4 %DataOut_V_5, 8" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 26 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%newret9 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret8, i4 %DataOut_V, 9" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 27 'insertvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%newret10 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret9, i4 %in_elem_data_0_V_read_1, 10" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 28 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%newret11 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret10, i4 %in_elem_data_1_V_read_1, 11" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 29 'insertvalue' 'newret11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%newret12 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret11, i4 %in_elem_data_2_V_read_1, 12" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 30 'insertvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%newret13 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret12, i4 %in_elem_data_3_V_read_1, 13" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 31 'insertvalue' 'newret13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "ret { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret13" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_12_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_13_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_14_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_15_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_Array_V_1_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_window_15_V_read_1 (read        ) [ 00]
kernel_window_14_V_read_1 (read        ) [ 00]
kernel_window_13_V_read_1 (read        ) [ 00]
kernel_window_12_V_read_1 (read        ) [ 00]
kernel_window_7_V_read_1  (read        ) [ 00]
kernel_window_5_V_read_1  (read        ) [ 00]
kernel_window_4_V_read_1  (read        ) [ 00]
in_elem_data_3_V_read_1   (read        ) [ 00]
in_elem_data_2_V_read_1   (read        ) [ 00]
in_elem_data_1_V_read_1   (read        ) [ 00]
in_elem_data_0_V_read_1   (read        ) [ 00]
specpipeline_ln221        (specpipeline) [ 00]
DataOut_V_4               (memshiftread) [ 00]
DataOut_V_5               (memshiftread) [ 00]
DataOut_V_2               (memshiftread) [ 00]
DataOut_V                 (memshiftread) [ 00]
newret                    (insertvalue ) [ 00]
newret1                   (insertvalue ) [ 00]
newret2                   (insertvalue ) [ 00]
newret3                   (insertvalue ) [ 00]
newret4                   (insertvalue ) [ 00]
newret5                   (insertvalue ) [ 00]
newret6                   (insertvalue ) [ 00]
newret7                   (insertvalue ) [ 00]
newret8                   (insertvalue ) [ 00]
newret9                   (insertvalue ) [ 00]
newret10                  (insertvalue ) [ 00]
newret11                  (insertvalue ) [ 00]
newret12                  (insertvalue ) [ 00]
newret13                  (insertvalue ) [ 00]
ret_ln216                 (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_elem_data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_elem_data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_elem_data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_window_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_window_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_window_7_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_window_12_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_12_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_window_13_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_13_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_window_14_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_14_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_window_15_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_15_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="line_buffer_Array_V_1_0_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="line_buffer_Array_V_1_0_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="line_buffer_Array_V_1_0_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="line_buffer_Array_V_1_0_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[33 x i4]P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="kernel_window_15_V_read_1_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="4" slack="0"/>
<pin id="59" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_15_V_read_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="kernel_window_14_V_read_1_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="4" slack="0"/>
<pin id="65" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_14_V_read_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="kernel_window_13_V_read_1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="0" index="1" bw="4" slack="0"/>
<pin id="71" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_13_V_read_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="kernel_window_12_V_read_1_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="0"/>
<pin id="76" dir="0" index="1" bw="4" slack="0"/>
<pin id="77" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_12_V_read_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="kernel_window_7_V_read_1_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="0" index="1" bw="4" slack="0"/>
<pin id="83" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_7_V_read_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="kernel_window_5_V_read_1_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="4" slack="0"/>
<pin id="89" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_5_V_read_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="kernel_window_4_V_read_1_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="4" slack="0"/>
<pin id="95" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_4_V_read_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="in_elem_data_3_V_read_1_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="in_elem_data_2_V_read_1_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="in_elem_data_1_V_read_1_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="in_elem_data_0_V_read_1_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="DataOut_V_4_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="0" index="3" bw="1" slack="0"/>
<pin id="127" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_4/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="DataOut_V_5_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="0" index="3" bw="1" slack="0"/>
<pin id="137" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_5/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="DataOut_V_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="0" index="3" bw="1" slack="0"/>
<pin id="147" dir="1" index="4" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="DataOut_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="4" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="0" index="3" bw="1" slack="0"/>
<pin id="157" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="newret_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="56" slack="0"/>
<pin id="164" dir="0" index="1" bw="4" slack="0"/>
<pin id="165" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="newret1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="56" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="newret2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="56" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="newret3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="56" slack="0"/>
<pin id="182" dir="0" index="1" bw="4" slack="0"/>
<pin id="183" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret3/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="newret4_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="56" slack="0"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="newret5_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="56" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret5/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="newret6_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="56" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret6/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="newret7_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="56" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret7/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="newret8_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="56" slack="0"/>
<pin id="212" dir="0" index="1" bw="4" slack="0"/>
<pin id="213" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret8/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="newret9_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="56" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret9/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="newret10_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="56" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret10/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="newret11_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="56" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret11/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="newret12_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="56" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret12/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="newret13_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="56" slack="0"/>
<pin id="242" dir="0" index="1" bw="4" slack="0"/>
<pin id="243" dir="1" index="2" bw="56" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret13/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="30" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="30" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="116" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="131"><net_src comp="46" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="48" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="110" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="50" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="104" pin="2"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="46" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="52" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="98" pin="2"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="166"><net_src comp="54" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="92" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="86" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="80" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="74" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="68" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="62" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="56" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="122" pin="4"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="132" pin="4"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="152" pin="4"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="116" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="110" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="104" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="98" pin="2"/><net_sink comp="240" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buffer_Array_V_1_0_0 | {1 }
	Port: line_buffer_Array_V_1_0_1 | {1 }
	Port: line_buffer_Array_V_1_0_2 | {1 }
	Port: line_buffer_Array_V_1_0_3 | {1 }
 - Input state : 
	Port: shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> : in_elem_data_0_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> : in_elem_data_1_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> : in_elem_data_2_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> : in_elem_data_3_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> : kernel_window_4_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> : kernel_window_5_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> : kernel_window_7_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> : kernel_window_12_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> : kernel_window_13_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> : kernel_window_14_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> : kernel_window_15_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> : line_buffer_Array_V_1_0_0 | {1 }
	Port: shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> : line_buffer_Array_V_1_0_1 | {1 }
	Port: shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> : line_buffer_Array_V_1_0_2 | {1 }
	Port: shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6> : line_buffer_Array_V_1_0_3 | {1 }
  - Chain level:
	State 1
		newret1 : 1
		newret2 : 2
		newret3 : 3
		newret4 : 4
		newret5 : 5
		newret6 : 6
		newret7 : 7
		newret8 : 8
		newret9 : 9
		newret10 : 10
		newret11 : 11
		newret12 : 12
		newret13 : 13
		ret_ln216 : 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|
| Operation|            Functional Unit           |
|----------|--------------------------------------|
|          | kernel_window_15_V_read_1_read_fu_56 |
|          | kernel_window_14_V_read_1_read_fu_62 |
|          | kernel_window_13_V_read_1_read_fu_68 |
|          | kernel_window_12_V_read_1_read_fu_74 |
|          |  kernel_window_7_V_read_1_read_fu_80 |
|   read   |  kernel_window_5_V_read_1_read_fu_86 |
|          |  kernel_window_4_V_read_1_read_fu_92 |
|          |  in_elem_data_3_V_read_1_read_fu_98  |
|          |  in_elem_data_2_V_read_1_read_fu_104 |
|          |  in_elem_data_1_V_read_1_read_fu_110 |
|          |  in_elem_data_0_V_read_1_read_fu_116 |
|----------|--------------------------------------|
|          |          DataOut_V_4_fu_122          |
|memshiftread|          DataOut_V_5_fu_132          |
|          |          DataOut_V_2_fu_142          |
|          |           DataOut_V_fu_152           |
|----------|--------------------------------------|
|          |             newret_fu_162            |
|          |            newret1_fu_168            |
|          |            newret2_fu_174            |
|          |            newret3_fu_180            |
|          |            newret4_fu_186            |
|          |            newret5_fu_192            |
|insertvalue|            newret6_fu_198            |
|          |            newret7_fu_204            |
|          |            newret8_fu_210            |
|          |            newret9_fu_216            |
|          |            newret10_fu_222           |
|          |            newret11_fu_228           |
|          |            newret12_fu_234           |
|          |            newret13_fu_240           |
|----------|--------------------------------------|
|   Total  |                                      |
|----------|--------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
