<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/pmc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">pmc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h__dep__incl.svg" width="1668" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aa0a1dcdc898d1f50f5df247c177b21fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#aa0a1dcdc898d1f50f5df247c177b21fe">REG_PMC_SCER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0400U)</td></tr>
<tr class="memdesc:aa0a1dcdc898d1f50f5df247c177b21fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) System Clock Enable Register  <a href="#aa0a1dcdc898d1f50f5df247c177b21fe">More...</a><br /></td></tr>
<tr class="separator:aa0a1dcdc898d1f50f5df247c177b21fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42bf5f0dc7e1028a1af789741d00611b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#a42bf5f0dc7e1028a1af789741d00611b">REG_PMC_SCDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0404U)</td></tr>
<tr class="memdesc:a42bf5f0dc7e1028a1af789741d00611b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) System Clock Disable Register  <a href="#a42bf5f0dc7e1028a1af789741d00611b">More...</a><br /></td></tr>
<tr class="separator:a42bf5f0dc7e1028a1af789741d00611b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a1f253a89f0e5e66543006b0e5a1a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#a3a1f253a89f0e5e66543006b0e5a1a14">REG_PMC_SCSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0408U)</td></tr>
<tr class="memdesc:a3a1f253a89f0e5e66543006b0e5a1a14"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) System Clock Status Register  <a href="#a3a1f253a89f0e5e66543006b0e5a1a14">More...</a><br /></td></tr>
<tr class="separator:a3a1f253a89f0e5e66543006b0e5a1a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae95627a3ddab1b9119ee06de9d43de30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#ae95627a3ddab1b9119ee06de9d43de30">REG_PMC_PCER0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0410U)</td></tr>
<tr class="memdesc:ae95627a3ddab1b9119ee06de9d43de30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Peripheral Clock Enable Register 0  <a href="#ae95627a3ddab1b9119ee06de9d43de30">More...</a><br /></td></tr>
<tr class="separator:ae95627a3ddab1b9119ee06de9d43de30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd7ce1ddef2b80d60a2dc5c6b82fd3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#aadd7ce1ddef2b80d60a2dc5c6b82fd3f">REG_PMC_PCDR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0414U)</td></tr>
<tr class="memdesc:aadd7ce1ddef2b80d60a2dc5c6b82fd3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Peripheral Clock Disable Register 0  <a href="#aadd7ce1ddef2b80d60a2dc5c6b82fd3f">More...</a><br /></td></tr>
<tr class="separator:aadd7ce1ddef2b80d60a2dc5c6b82fd3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acefa1dd622267e9e7dc7f35eeec437c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#acefa1dd622267e9e7dc7f35eeec437c3">REG_PMC_PCSR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0418U)</td></tr>
<tr class="memdesc:acefa1dd622267e9e7dc7f35eeec437c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Peripheral Clock Status Register 0  <a href="#acefa1dd622267e9e7dc7f35eeec437c3">More...</a><br /></td></tr>
<tr class="separator:acefa1dd622267e9e7dc7f35eeec437c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af765ff5c34ef36a0ec2aabafae9c4489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#af765ff5c34ef36a0ec2aabafae9c4489">REG_CKGR_MOR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0420U)</td></tr>
<tr class="memdesc:af765ff5c34ef36a0ec2aabafae9c4489"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Main Oscillator Register  <a href="#af765ff5c34ef36a0ec2aabafae9c4489">More...</a><br /></td></tr>
<tr class="separator:af765ff5c34ef36a0ec2aabafae9c4489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9be303910927366f50ed3b211fd848d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#ac9be303910927366f50ed3b211fd848d">REG_CKGR_MCFR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0424U)</td></tr>
<tr class="memdesc:ac9be303910927366f50ed3b211fd848d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Main Clock Frequency Register  <a href="#ac9be303910927366f50ed3b211fd848d">More...</a><br /></td></tr>
<tr class="separator:ac9be303910927366f50ed3b211fd848d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13c479062fe6dbb5b7b4702cccc5a128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#a13c479062fe6dbb5b7b4702cccc5a128">REG_CKGR_PLLAR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0428U)</td></tr>
<tr class="memdesc:a13c479062fe6dbb5b7b4702cccc5a128"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) PLLA Register  <a href="#a13c479062fe6dbb5b7b4702cccc5a128">More...</a><br /></td></tr>
<tr class="separator:a13c479062fe6dbb5b7b4702cccc5a128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a251c241ba7e1dc85a0e8e9f6aec5b898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#a251c241ba7e1dc85a0e8e9f6aec5b898">REG_CKGR_PLLBR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E042CU)</td></tr>
<tr class="memdesc:a251c241ba7e1dc85a0e8e9f6aec5b898"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) PLLB Register  <a href="#a251c241ba7e1dc85a0e8e9f6aec5b898">More...</a><br /></td></tr>
<tr class="separator:a251c241ba7e1dc85a0e8e9f6aec5b898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af05efed319a2a84bea5a0a57bfea2e69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#af05efed319a2a84bea5a0a57bfea2e69">REG_PMC_MCKR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0430U)</td></tr>
<tr class="memdesc:af05efed319a2a84bea5a0a57bfea2e69"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Master Clock Register  <a href="#af05efed319a2a84bea5a0a57bfea2e69">More...</a><br /></td></tr>
<tr class="separator:af05efed319a2a84bea5a0a57bfea2e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dccb339abf256077de56ff94df2290d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#a1dccb339abf256077de56ff94df2290d">REG_PMC_USB</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0438U)</td></tr>
<tr class="memdesc:a1dccb339abf256077de56ff94df2290d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) USB Clock Register  <a href="#a1dccb339abf256077de56ff94df2290d">More...</a><br /></td></tr>
<tr class="separator:a1dccb339abf256077de56ff94df2290d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d51b710f6bf094ef1395dd490d17965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#a0d51b710f6bf094ef1395dd490d17965">REG_PMC_PCK</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0440U)</td></tr>
<tr class="memdesc:a0d51b710f6bf094ef1395dd490d17965"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Programmable Clock 0 Register  <a href="#a0d51b710f6bf094ef1395dd490d17965">More...</a><br /></td></tr>
<tr class="separator:a0d51b710f6bf094ef1395dd490d17965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d870c6758de876e261b07465c340bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#a1d870c6758de876e261b07465c340bac">REG_PMC_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0460U)</td></tr>
<tr class="memdesc:a1d870c6758de876e261b07465c340bac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Interrupt Enable Register  <a href="#a1d870c6758de876e261b07465c340bac">More...</a><br /></td></tr>
<tr class="separator:a1d870c6758de876e261b07465c340bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa523bcba8136bd726bd850fe5e04e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#afa523bcba8136bd726bd850fe5e04e3b">REG_PMC_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0464U)</td></tr>
<tr class="memdesc:afa523bcba8136bd726bd850fe5e04e3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Interrupt Disable Register  <a href="#afa523bcba8136bd726bd850fe5e04e3b">More...</a><br /></td></tr>
<tr class="separator:afa523bcba8136bd726bd850fe5e04e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f151dd4ccf7e866a61f963e6bd5bef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#a9f151dd4ccf7e866a61f963e6bd5bef8">REG_PMC_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0468U)</td></tr>
<tr class="memdesc:a9f151dd4ccf7e866a61f963e6bd5bef8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Status Register  <a href="#a9f151dd4ccf7e866a61f963e6bd5bef8">More...</a><br /></td></tr>
<tr class="separator:a9f151dd4ccf7e866a61f963e6bd5bef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad66bd047d35846ebd6c6589c7dda432d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#ad66bd047d35846ebd6c6589c7dda432d">REG_PMC_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E046CU)</td></tr>
<tr class="memdesc:ad66bd047d35846ebd6c6589c7dda432d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Interrupt Mask Register  <a href="#ad66bd047d35846ebd6c6589c7dda432d">More...</a><br /></td></tr>
<tr class="separator:ad66bd047d35846ebd6c6589c7dda432d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806151fd73cfc3937c6c1d52dfc2f2ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#a806151fd73cfc3937c6c1d52dfc2f2ad">REG_PMC_FSMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0470U)</td></tr>
<tr class="memdesc:a806151fd73cfc3937c6c1d52dfc2f2ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Fast Startup Mode Register  <a href="#a806151fd73cfc3937c6c1d52dfc2f2ad">More...</a><br /></td></tr>
<tr class="separator:a806151fd73cfc3937c6c1d52dfc2f2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d33c7fbd19f6d0a1efe34d5b369455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#ac2d33c7fbd19f6d0a1efe34d5b369455">REG_PMC_FSPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0474U)</td></tr>
<tr class="memdesc:ac2d33c7fbd19f6d0a1efe34d5b369455"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Fast Startup Polarity Register  <a href="#ac2d33c7fbd19f6d0a1efe34d5b369455">More...</a><br /></td></tr>
<tr class="separator:ac2d33c7fbd19f6d0a1efe34d5b369455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b08ce83985c654c8f80effc9cf91ac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#a5b08ce83985c654c8f80effc9cf91ac0">REG_PMC_FOCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0478U)</td></tr>
<tr class="memdesc:a5b08ce83985c654c8f80effc9cf91ac0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Fault Output Clear Register  <a href="#a5b08ce83985c654c8f80effc9cf91ac0">More...</a><br /></td></tr>
<tr class="separator:a5b08ce83985c654c8f80effc9cf91ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20b43473efe2ea5612bd0d1fc429b9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#a20b43473efe2ea5612bd0d1fc429b9b1">REG_PMC_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E04E4U)</td></tr>
<tr class="memdesc:a20b43473efe2ea5612bd0d1fc429b9b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Write Protection Mode Register  <a href="#a20b43473efe2ea5612bd0d1fc429b9b1">More...</a><br /></td></tr>
<tr class="separator:a20b43473efe2ea5612bd0d1fc429b9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35c636f1957cde234e5aee236ebcd886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#a35c636f1957cde234e5aee236ebcd886">REG_PMC_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E04E8U)</td></tr>
<tr class="memdesc:a35c636f1957cde234e5aee236ebcd886"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Write Protection Status Register  <a href="#a35c636f1957cde234e5aee236ebcd886">More...</a><br /></td></tr>
<tr class="separator:a35c636f1957cde234e5aee236ebcd886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd5ee038a754f1ea86efd7230575d5a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#abd5ee038a754f1ea86efd7230575d5a7">REG_PMC_PCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E050CU)</td></tr>
<tr class="memdesc:abd5ee038a754f1ea86efd7230575d5a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Peripheral Control Register  <a href="#abd5ee038a754f1ea86efd7230575d5a7">More...</a><br /></td></tr>
<tr class="separator:abd5ee038a754f1ea86efd7230575d5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521348072237c830ca8ddc72fee4e28c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#a521348072237c830ca8ddc72fee4e28c">REG_PMC_OCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0510U)</td></tr>
<tr class="memdesc:a521348072237c830ca8ddc72fee4e28c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Oscillator Calibration Register  <a href="#a521348072237c830ca8ddc72fee4e28c">More...</a><br /></td></tr>
<tr class="separator:a521348072237c830ca8ddc72fee4e28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b173c73ec4c6fd1c9df280e4ce7006f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#a9b173c73ec4c6fd1c9df280e4ce7006f">REG_PMC_SLPWK_ER0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0514U)</td></tr>
<tr class="memdesc:a9b173c73ec4c6fd1c9df280e4ce7006f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) SleepWalking Enable Register 0  <a href="#a9b173c73ec4c6fd1c9df280e4ce7006f">More...</a><br /></td></tr>
<tr class="separator:a9b173c73ec4c6fd1c9df280e4ce7006f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1bd56771b10a6e5747ffe3b56cfdc1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#ad1bd56771b10a6e5747ffe3b56cfdc1f">REG_PMC_SLPWK_DR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0518U)</td></tr>
<tr class="memdesc:ad1bd56771b10a6e5747ffe3b56cfdc1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) SleepWalking Disable Register 0  <a href="#ad1bd56771b10a6e5747ffe3b56cfdc1f">More...</a><br /></td></tr>
<tr class="separator:ad1bd56771b10a6e5747ffe3b56cfdc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e3b3e9be4869047acfaaa6807048b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#a0e3b3e9be4869047acfaaa6807048b57">REG_PMC_SLPWK_SR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E051CU)</td></tr>
<tr class="memdesc:a0e3b3e9be4869047acfaaa6807048b57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) SleepWalking Status Register 0  <a href="#a0e3b3e9be4869047acfaaa6807048b57">More...</a><br /></td></tr>
<tr class="separator:a0e3b3e9be4869047acfaaa6807048b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a693ea024a42f1bd10ac4f53e0e01a1f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#a693ea024a42f1bd10ac4f53e0e01a1f7">REG_PMC_SLPWK_ASR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0520U)</td></tr>
<tr class="memdesc:a693ea024a42f1bd10ac4f53e0e01a1f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) SleepWalking Activity Status Register 0  <a href="#a693ea024a42f1bd10ac4f53e0e01a1f7">More...</a><br /></td></tr>
<tr class="separator:a693ea024a42f1bd10ac4f53e0e01a1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93868f35baf0eb7920284901792e4d57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2samg_2samg55_2include_2instance_2pmc_8h.xhtml#a93868f35baf0eb7920284901792e4d57">REG_PMC_PMMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0530U)</td></tr>
<tr class="memdesc:a93868f35baf0eb7920284901792e4d57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) PLL Maximum Multiplier Value Register  <a href="#a93868f35baf0eb7920284901792e4d57">More...</a><br /></td></tr>
<tr class="separator:a93868f35baf0eb7920284901792e4d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ac9be303910927366f50ed3b211fd848d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9be303910927366f50ed3b211fd848d">&sect;&nbsp;</a></span>REG_CKGR_MCFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CKGR_MCFR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0424U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Main Clock Frequency Register </p>

</div>
</div>
<a id="af765ff5c34ef36a0ec2aabafae9c4489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af765ff5c34ef36a0ec2aabafae9c4489">&sect;&nbsp;</a></span>REG_CKGR_MOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CKGR_MOR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0420U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Main Oscillator Register </p>

</div>
</div>
<a id="a13c479062fe6dbb5b7b4702cccc5a128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13c479062fe6dbb5b7b4702cccc5a128">&sect;&nbsp;</a></span>REG_CKGR_PLLAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CKGR_PLLAR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0428U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) PLLA Register </p>

</div>
</div>
<a id="a251c241ba7e1dc85a0e8e9f6aec5b898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a251c241ba7e1dc85a0e8e9f6aec5b898">&sect;&nbsp;</a></span>REG_CKGR_PLLBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CKGR_PLLBR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E042CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) PLLB Register </p>

</div>
</div>
<a id="a5b08ce83985c654c8f80effc9cf91ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b08ce83985c654c8f80effc9cf91ac0">&sect;&nbsp;</a></span>REG_PMC_FOCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_FOCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0478U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Fault Output Clear Register </p>

</div>
</div>
<a id="a806151fd73cfc3937c6c1d52dfc2f2ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a806151fd73cfc3937c6c1d52dfc2f2ad">&sect;&nbsp;</a></span>REG_PMC_FSMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_FSMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0470U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Fast Startup Mode Register </p>

</div>
</div>
<a id="ac2d33c7fbd19f6d0a1efe34d5b369455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2d33c7fbd19f6d0a1efe34d5b369455">&sect;&nbsp;</a></span>REG_PMC_FSPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_FSPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0474U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Fast Startup Polarity Register </p>

</div>
</div>
<a id="afa523bcba8136bd726bd850fe5e04e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa523bcba8136bd726bd850fe5e04e3b">&sect;&nbsp;</a></span>REG_PMC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0464U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Interrupt Disable Register </p>

</div>
</div>
<a id="a1d870c6758de876e261b07465c340bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d870c6758de876e261b07465c340bac">&sect;&nbsp;</a></span>REG_PMC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0460U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Interrupt Enable Register </p>

</div>
</div>
<a id="ad66bd047d35846ebd6c6589c7dda432d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad66bd047d35846ebd6c6589c7dda432d">&sect;&nbsp;</a></span>REG_PMC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E046CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Interrupt Mask Register </p>

</div>
</div>
<a id="af05efed319a2a84bea5a0a57bfea2e69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af05efed319a2a84bea5a0a57bfea2e69">&sect;&nbsp;</a></span>REG_PMC_MCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_MCKR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0430U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Master Clock Register </p>

</div>
</div>
<a id="a521348072237c830ca8ddc72fee4e28c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a521348072237c830ca8ddc72fee4e28c">&sect;&nbsp;</a></span>REG_PMC_OCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_OCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0510U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Oscillator Calibration Register </p>

</div>
</div>
<a id="aadd7ce1ddef2b80d60a2dc5c6b82fd3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadd7ce1ddef2b80d60a2dc5c6b82fd3f">&sect;&nbsp;</a></span>REG_PMC_PCDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_PCDR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0414U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Peripheral Clock Disable Register 0 </p>

</div>
</div>
<a id="ae95627a3ddab1b9119ee06de9d43de30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae95627a3ddab1b9119ee06de9d43de30">&sect;&nbsp;</a></span>REG_PMC_PCER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_PCER0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0410U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Peripheral Clock Enable Register 0 </p>

</div>
</div>
<a id="a0d51b710f6bf094ef1395dd490d17965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d51b710f6bf094ef1395dd490d17965">&sect;&nbsp;</a></span>REG_PMC_PCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_PCK&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0440U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Programmable Clock 0 Register </p>

</div>
</div>
<a id="abd5ee038a754f1ea86efd7230575d5a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd5ee038a754f1ea86efd7230575d5a7">&sect;&nbsp;</a></span>REG_PMC_PCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_PCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E050CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Peripheral Control Register </p>

</div>
</div>
<a id="acefa1dd622267e9e7dc7f35eeec437c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acefa1dd622267e9e7dc7f35eeec437c3">&sect;&nbsp;</a></span>REG_PMC_PCSR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_PCSR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0418U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Peripheral Clock Status Register 0 </p>

</div>
</div>
<a id="a93868f35baf0eb7920284901792e4d57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93868f35baf0eb7920284901792e4d57">&sect;&nbsp;</a></span>REG_PMC_PMMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_PMMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0530U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) PLL Maximum Multiplier Value Register </p>

</div>
</div>
<a id="a42bf5f0dc7e1028a1af789741d00611b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42bf5f0dc7e1028a1af789741d00611b">&sect;&nbsp;</a></span>REG_PMC_SCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_SCDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0404U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) System Clock Disable Register </p>

</div>
</div>
<a id="aa0a1dcdc898d1f50f5df247c177b21fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0a1dcdc898d1f50f5df247c177b21fe">&sect;&nbsp;</a></span>REG_PMC_SCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_SCER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) System Clock Enable Register </p>

</div>
</div>
<a id="a3a1f253a89f0e5e66543006b0e5a1a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a1f253a89f0e5e66543006b0e5a1a14">&sect;&nbsp;</a></span>REG_PMC_SCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_SCSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0408U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) System Clock Status Register </p>

</div>
</div>
<a id="a693ea024a42f1bd10ac4f53e0e01a1f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a693ea024a42f1bd10ac4f53e0e01a1f7">&sect;&nbsp;</a></span>REG_PMC_SLPWK_ASR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_SLPWK_ASR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0520U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) SleepWalking Activity Status Register 0 </p>

</div>
</div>
<a id="ad1bd56771b10a6e5747ffe3b56cfdc1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1bd56771b10a6e5747ffe3b56cfdc1f">&sect;&nbsp;</a></span>REG_PMC_SLPWK_DR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_SLPWK_DR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0518U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) SleepWalking Disable Register 0 </p>

</div>
</div>
<a id="a9b173c73ec4c6fd1c9df280e4ce7006f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b173c73ec4c6fd1c9df280e4ce7006f">&sect;&nbsp;</a></span>REG_PMC_SLPWK_ER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_SLPWK_ER0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0514U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) SleepWalking Enable Register 0 </p>

</div>
</div>
<a id="a0e3b3e9be4869047acfaaa6807048b57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e3b3e9be4869047acfaaa6807048b57">&sect;&nbsp;</a></span>REG_PMC_SLPWK_SR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_SLPWK_SR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E051CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) SleepWalking Status Register 0 </p>

</div>
</div>
<a id="a9f151dd4ccf7e866a61f963e6bd5bef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f151dd4ccf7e866a61f963e6bd5bef8">&sect;&nbsp;</a></span>REG_PMC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_SR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0468U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Status Register </p>

</div>
</div>
<a id="a1dccb339abf256077de56ff94df2290d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dccb339abf256077de56ff94df2290d">&sect;&nbsp;</a></span>REG_PMC_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_USB&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0438U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) USB Clock Register </p>

</div>
</div>
<a id="a20b43473efe2ea5612bd0d1fc429b9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20b43473efe2ea5612bd0d1fc429b9b1">&sect;&nbsp;</a></span>REG_PMC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E04E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Write Protection Mode Register </p>

</div>
</div>
<a id="a35c636f1957cde234e5aee236ebcd886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35c636f1957cde234e5aee236ebcd886">&sect;&nbsp;</a></span>REG_PMC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E04E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
