INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 06:26:38 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.842ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 2.273ns (33.997%)  route 4.413ns (66.003%))
  Logic Levels:           25  (CARRY4=11 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2925, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X67Y103        FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mulf1/operator/sigProdExt_c2_reg[25]/Q
                         net (fo=3, routed)           0.541     1.265    mulf1/operator/sigProdExt_c2[25]
    SLICE_X69Y104        LUT6 (Prop_lut6_I2_O)        0.043     1.308 r  mulf1/operator/level5_c1[6]_i_10__0/O
                         net (fo=1, routed)           0.161     1.469    mulf1/operator/level5_c1[6]_i_10__0_n_0
    SLICE_X71Y104        LUT6 (Prop_lut6_I3_O)        0.043     1.512 r  mulf1/operator/level5_c1[6]_i_6__0/O
                         net (fo=1, routed)           0.170     1.682    mulf1/operator/level5_c1[6]_i_6__0_n_0
    SLICE_X68Y104        LUT5 (Prop_lut5_I1_O)        0.043     1.725 r  mulf1/operator/level5_c1[6]_i_5__0/O
                         net (fo=1, routed)           0.000     1.725    mulf1/operator/RoundingAdder/S[0]
    SLICE_X68Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.963 r  mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     1.963    mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0_n_0
    SLICE_X68Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.013 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.013    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X68Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.063 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     2.063    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7__0_n_0
    SLICE_X68Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.113 r  mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.113    mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X68Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.163 r  mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.163    mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0_n_0
    SLICE_X68Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.213 r  mulf1/operator/RoundingAdder/i__carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.213    mulf1/operator/RoundingAdder/i__carry_i_9__0_n_0
    SLICE_X68Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.263 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     2.263    mulf1/operator/RoundingAdder/ltOp_carry__2_i_20__0_n_0
    SLICE_X68Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     2.365 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_15__0/O[0]
                         net (fo=5, routed)           0.327     2.692    mulf1/operator/RoundingAdder/ip_result__0[28]
    SLICE_X69Y110        LUT4 (Prop_lut4_I0_O)        0.119     2.811 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_10__0/O
                         net (fo=1, routed)           0.089     2.900    mulf1/operator/RoundingAdder/level4_c1[9]_i_10__0_n_0
    SLICE_X69Y110        LUT5 (Prop_lut5_I4_O)        0.043     2.943 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_9__0/O
                         net (fo=34, routed)          0.412     3.355    mulf1/operator/RoundingAdder/level4_c1[9]_i_9__0_n_0
    SLICE_X70Y108        LUT6 (Prop_lut6_I2_O)        0.043     3.398 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_44/O
                         net (fo=1, routed)           0.347     3.745    mulf1/operator/RoundingAdder/ltOp_carry__2_i_44_n_0
    SLICE_X70Y110        LUT6 (Prop_lut6_I5_O)        0.043     3.788 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_39/O
                         net (fo=1, routed)           0.304     4.093    mulf1/operator/RoundingAdder/ltOp_carry__2_i_39_n_0
    SLICE_X70Y111        LUT6 (Prop_lut6_I5_O)        0.043     4.136 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_32/O
                         net (fo=1, routed)           0.163     4.299    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp__21
    SLICE_X69Y111        LUT6 (Prop_lut6_I5_O)        0.043     4.342 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_14__0/O
                         net (fo=4, routed)           0.266     4.608    mem_controller3/read_arbiter/data/excExpFracY_c0[23]
    SLICE_X69Y112        LUT4 (Prop_lut4_I3_O)        0.043     4.651 r  mem_controller3/read_arbiter/data/ltOp_carry__2_i_25/O
                         net (fo=1, routed)           0.193     4.844    mulf1/operator/RoundingAdder/ltOp_carry__2
    SLICE_X66Y113        LUT6 (Prop_lut6_I5_O)        0.043     4.887 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     4.887    addf1/operator/ltOp_carry__3_1[3]
    SLICE_X66Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     5.060 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.060    addf1/operator/ltOp_carry__2_n_0
    SLICE_X66Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.182 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=88, routed)          0.361     5.543    mem_controller3/read_arbiter/data/CO[0]
    SLICE_X64Y114        LUT6 (Prop_lut6_I0_O)        0.127     5.670 r  mem_controller3/read_arbiter/data/i__carry_i_4/O
                         net (fo=1, routed)           0.183     5.852    addf1/operator/p_1_in[0]
    SLICE_X64Y112        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.277     6.129 r  addf1/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.433     6.563    addf1/operator/RightShifterComponent/O[2]
    SLICE_X65Y112        LUT6 (Prop_lut6_I2_O)        0.126     6.689 r  addf1/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.168     6.857    addf1/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X65Y113        LUT4 (Prop_lut4_I0_O)        0.043     6.900 r  addf1/operator/RightShifterComponent/level4_c1[24]_i_1__0/O
                         net (fo=15, routed)          0.294     7.194    addf1/operator/RightShifterComponent/level4_c1[24]_i_1__0_n_0
    SLICE_X65Y114        FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=2925, unset)         0.483     6.683    addf1/operator/RightShifterComponent/clk
    SLICE_X65Y114        FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[15]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X65Y114        FDRE (Setup_fdre_C_R)       -0.295     6.352    addf1/operator/RightShifterComponent/level4_c1_reg[15]
  -------------------------------------------------------------------
                         required time                          6.352    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                 -0.842    




