{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1640006602320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1640006602320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 20 14:23:21 2021 " "Processing started: Mon Dec 20 14:23:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1640006602320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1640006602320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1640006602320 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1640006602656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/github/epo-3/memory/main_fsm/write_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/github/epo-3/memory/main_fsm/write_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_fsm-behavioural " "Found design unit 1: write_fsm-behavioural" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006602930 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_fsm " "Found entity 1: write_fsm" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006602930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640006602930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/github/epo-3/memory/main_fsm/vga_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/github/epo-3/memory/main_fsm/vga_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_driver-vga_behavioral " "Found design unit 1: vga_driver-vga_behavioral" {  } { { "../Memory/main_fsm/VGA_driver.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/VGA_driver.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006602932 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "../Memory/main_fsm/VGA_driver.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/VGA_driver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006602932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640006602932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/github/epo-3/memory/main_fsm/startup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/github/epo-3/memory/main_fsm/startup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 startup_fsm-behavioural " "Found design unit 1: startup_fsm-behavioural" {  } { { "../Memory/main_fsm/startup.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/startup.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006602933 ""} { "Info" "ISGN_ENTITY_NAME" "1 startup_fsm " "Found entity 1: startup_fsm" {  } { { "../Memory/main_fsm/startup.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/startup.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006602933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640006602933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/github/epo-3/memory/main_fsm/mem_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/github/epo-3/memory/main_fsm/mem_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_fsm-behavioural " "Found design unit 1: read_fsm-behavioural" {  } { { "../Memory/main_fsm/mem_test.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/mem_test.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006602935 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_fsm " "Found entity 1: read_fsm" {  } { { "../Memory/main_fsm/mem_test.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/mem_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006602935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640006602935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/github/epo-3/memory/main_fsm/main_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/github/epo-3/memory/main_fsm/main_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_tb-structural " "Found design unit 1: main_tb-structural" {  } { { "../Memory/main_fsm/main_tb.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006602937 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_tb " "Found entity 1: main_tb" {  } { { "../Memory/main_fsm/main_tb.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006602937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640006602937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/github/epo-3/memory/main_fsm/main_fsm_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/github/epo-3/memory/main_fsm/main_fsm_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_fsm_top-structural " "Found design unit 1: main_fsm_top-structural" {  } { { "../Memory/main_fsm/main_fsm_top.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm_top.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006602938 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_fsm_top " "Found entity 1: main_fsm_top" {  } { { "../Memory/main_fsm/main_fsm_top.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006602938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640006602938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/github/epo-3/memory/main_fsm/main_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/github/epo-3/memory/main_fsm/main_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_fsm-behavioural " "Found design unit 1: main_fsm-behavioural" {  } { { "../Memory/main_fsm/main_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006602940 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_fsm " "Found entity 1: main_fsm" {  } { { "../Memory/main_fsm/main_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006602940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640006602940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/github/epo-3/memory/main_fsm/gen25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/github/epo-3/memory/main_fsm/gen25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen25mhz-bhv " "Found design unit 1: gen25mhz-bhv" {  } { { "../Memory/main_fsm/gen25mhz.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/gen25mhz.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006602941 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen25mhz " "Found entity 1: gen25mhz" {  } { { "../Memory/main_fsm/gen25mhz.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/gen25mhz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006602941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640006602941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/github/epo-3/memory/main_fsm/erase_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/github/epo-3/memory/main_fsm/erase_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 erase_fsm-behavioural " "Found design unit 1: erase_fsm-behavioural" {  } { { "../Memory/main_fsm/erase_mem.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/erase_mem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006602943 ""} { "Info" "ISGN_ENTITY_NAME" "1 erase_fsm " "Found entity 1: erase_fsm" {  } { { "../Memory/main_fsm/erase_mem.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/erase_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006602943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640006602943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_de1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1 " "Found entity 1: top_de1" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/top_de1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006602944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640006602944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_vga_dac_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pre_vga_dac_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_vga_dac_4-signal_flow " "Found design unit 1: pre_vga_dac_4-signal_flow" {  } { { "pre_vga_dac_4.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/pre_vga_dac_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006602945 ""} { "Info" "ISGN_ENTITY_NAME" "1 pre_vga_dac_4 " "Found entity 1: pre_vga_dac_4" {  } { { "pre_vga_dac_4.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/pre_vga_dac_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006602945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640006602945 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de1 " "Elaborating entity \"top_de1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1640006602968 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "sw " "Pin \"sw\" not connected" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/top_de1.bdf" { { 528 288 456 544 "sw" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1640006602969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_fsm_top main_fsm_top:inst2 " "Elaborating entity \"main_fsm_top\" for hierarchy \"main_fsm_top:inst2\"" {  } { { "top_de1.bdf" "inst2" { Schematic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/top_de1.bdf" { { 536 568 720 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640006602972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen25mhz main_fsm_top:inst2\|gen25mhz:u1 " "Elaborating entity \"gen25mhz\" for hierarchy \"main_fsm_top:inst2\|gen25mhz:u1\"" {  } { { "../Memory/main_fsm/main_fsm_top.vhd" "u1" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm_top.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640006602975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_fsm main_fsm_top:inst2\|main_fsm:u2 " "Elaborating entity \"main_fsm\" for hierarchy \"main_fsm_top:inst2\|main_fsm:u2\"" {  } { { "../Memory/main_fsm/main_fsm_top.vhd" "u2" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm_top.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640006602976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startup_fsm main_fsm_top:inst2\|startup_fsm:u3 " "Elaborating entity \"startup_fsm\" for hierarchy \"main_fsm_top:inst2\|startup_fsm:u3\"" {  } { { "../Memory/main_fsm/main_fsm_top.vhd" "u3" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm_top.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640006602978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erase_fsm main_fsm_top:inst2\|erase_fsm:u4 " "Elaborating entity \"erase_fsm\" for hierarchy \"main_fsm_top:inst2\|erase_fsm:u4\"" {  } { { "../Memory/main_fsm/main_fsm_top.vhd" "u4" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm_top.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640006602980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_fsm main_fsm_top:inst2\|write_fsm:u5 " "Elaborating entity \"write_fsm\" for hierarchy \"main_fsm_top:inst2\|write_fsm:u5\"" {  } { { "../Memory/main_fsm/main_fsm_top.vhd" "u5" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm_top.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640006602982 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_state write_fsm.vhd(78) " "VHDL Process Statement warning at write_fsm.vhd(78): inferring latch(es) for signal or variable \"new_state\", which holds its previous value in one or more paths through the process" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1640006602984 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_clkcount write_fsm.vhd(78) " "VHDL Process Statement warning at write_fsm.vhd(78): inferring latch(es) for signal or variable \"new_clkcount\", which holds its previous value in one or more paths through the process" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1640006602984 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[0\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[0\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602984 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[1\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[1\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602984 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[2\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[2\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602984 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[3\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[3\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602984 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[4\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[4\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602984 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[5\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[5\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602984 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[6\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[6\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602984 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[7\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[7\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602984 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[8\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[8\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602984 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[9\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[9\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602984 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[10\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[10\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602984 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[11\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[11\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602984 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[12\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[12\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602984 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[13\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[13\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602984 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[14\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[14\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602985 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.write_done_state write_fsm.vhd(78) " "Inferred latch for \"new_state.write_done_state\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602985 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.idle_frame_full write_fsm.vhd(78) " "Inferred latch for \"new_state.idle_frame_full\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602985 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.idle_write write_fsm.vhd(78) " "Inferred latch for \"new_state.idle_write\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602985 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.data_write write_fsm.vhd(78) " "Inferred latch for \"new_state.data_write\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602985 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.address_write write_fsm.vhd(78) " "Inferred latch for \"new_state.address_write\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602985 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.opcode_write write_fsm.vhd(78) " "Inferred latch for \"new_state.opcode_write\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602985 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.idle_wel write_fsm.vhd(78) " "Inferred latch for \"new_state.idle_wel\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602985 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.opcode_wel write_fsm.vhd(78) " "Inferred latch for \"new_state.opcode_wel\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602985 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.write_idle write_fsm.vhd(78) " "Inferred latch for \"new_state.write_idle\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602985 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_fsm main_fsm_top:inst2\|read_fsm:u6 " "Elaborating entity \"read_fsm\" for hierarchy \"main_fsm_top:inst2\|read_fsm:u6\"" {  } { { "../Memory/main_fsm/main_fsm_top.vhd" "u6" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm_top.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640006602986 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inbuf0 mem_test.vhd(75) " "VHDL Process Statement warning at mem_test.vhd(75): inferring latch(es) for signal or variable \"inbuf0\", which holds its previous value in one or more paths through the process" {  } { { "../Memory/main_fsm/mem_test.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/mem_test.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1640006602987 "|top_de1|main_fsm_top:inst2|read_fsm:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inbuf0\[0\] mem_test.vhd(75) " "Inferred latch for \"inbuf0\[0\]\" at mem_test.vhd(75)" {  } { { "../Memory/main_fsm/mem_test.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/mem_test.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602987 "|top_de1|main_fsm_top:inst2|read_fsm:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inbuf0\[1\] mem_test.vhd(75) " "Inferred latch for \"inbuf0\[1\]\" at mem_test.vhd(75)" {  } { { "../Memory/main_fsm/mem_test.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/mem_test.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602987 "|top_de1|main_fsm_top:inst2|read_fsm:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inbuf0\[2\] mem_test.vhd(75) " "Inferred latch for \"inbuf0\[2\]\" at mem_test.vhd(75)" {  } { { "../Memory/main_fsm/mem_test.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/mem_test.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006602987 "|top_de1|main_fsm_top:inst2|read_fsm:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver main_fsm_top:inst2\|vga_driver:u7 " "Elaborating entity \"vga_driver\" for hierarchy \"main_fsm_top:inst2\|vga_driver:u7\"" {  } { { "../Memory/main_fsm/main_fsm_top.vhd" "u7" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm_top.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640006602988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_vga_dac_4 pre_vga_dac_4:inst " "Elaborating entity \"pre_vga_dac_4\" for hierarchy \"pre_vga_dac_4:inst\"" {  } { { "top_de1.bdf" "inst" { Schematic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/top_de1.bdf" { { 624 1016 1152 720 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640006602990 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1640006604426 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640006604426 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw " "No output dependent on input pin \"sw\"" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/top_de1.bdf" { { 528 288 456 544 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640006604815 "|top_de1|sw"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1640006604815 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "645 " "Implemented 645 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1640006604825 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1640006604825 ""} { "Info" "ICUT_CUT_TM_LCELLS" "624 " "Implemented 624 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1640006604825 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1640006604825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1640006604877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 20 14:23:24 2021 " "Processing ended: Mon Dec 20 14:23:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1640006604877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1640006604877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1640006604877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1640006604877 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1640006606569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1640006606569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 20 14:23:25 2021 " "Processing started: Mon Dec 20 14:23:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1640006606569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1640006606569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de1 -c top_de1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1640006606570 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1640006606656 ""}
{ "Info" "0" "" "Project  = de1" {  } {  } 0 0 "Project  = de1" 0 0 "Fitter" 0 0 1640006606657 ""}
{ "Info" "0" "" "Revision = top_de1" {  } {  } 0 0 "Revision = top_de1" 0 0 "Fitter" 0 0 1640006606658 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1640006606883 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_de1 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"top_de1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1640006606890 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640006606906 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640006606906 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1640006607123 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1640006607141 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1640006607453 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1640006607453 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1640006607453 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1640006607453 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/" { { 0 { 0 ""} 0 1301 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1640006607466 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/" { { 0 { 0 ""} 0 1302 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1640006607466 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/" { { 0 { 0 ""} 0 1303 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1640006607466 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1640006607466 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "27 " "TimeQuest Timing Analyzer is analyzing 27 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1640006607692 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_de1.sdc " "Synopsys Design Constraints File file not found: 'top_de1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1640006607696 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1640006607699 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1640006607714 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50mhz (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock_50mhz (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1640006607738 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock_50mhz } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_50mhz" } } } } { "top_de1.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/top_de1.bdf" { { 560 392 568 576 "clock_50mhz" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640006607738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "main_fsm_top:inst2\|gen25mhz:u1\|tmp  " "Automatically promoted node main_fsm_top:inst2\|gen25mhz:u1\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1640006607738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_fsm_top:inst2\|read_fsm:u6\|bitcount\[1\] " "Destination node main_fsm_top:inst2\|read_fsm:u6\|bitcount\[1\]" {  } { { "../Memory/main_fsm/mem_test.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/mem_test.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { main_fsm_top:inst2|read_fsm:u6|bitcount[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1640006607738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_fsm_top:inst2\|startup_fsm:u3\|sck~0 " "Destination node main_fsm_top:inst2\|startup_fsm:u3\|sck~0" {  } { { "../Memory/main_fsm/startup.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/startup.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { main_fsm_top:inst2|startup_fsm:u3|sck~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/" { { 0 { 0 ""} 0 595 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1640006607738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_fsm_top:inst2\|read_fsm:u6\|sck~0 " "Destination node main_fsm_top:inst2\|read_fsm:u6\|sck~0" {  } { { "../Memory/main_fsm/mem_test.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/mem_test.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { main_fsm_top:inst2|read_fsm:u6|sck~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/" { { 0 { 0 ""} 0 596 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1640006607738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_fsm_top:inst2\|read_fsm:u6\|sck~1 " "Destination node main_fsm_top:inst2\|read_fsm:u6\|sck~1" {  } { { "../Memory/main_fsm/mem_test.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/mem_test.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { main_fsm_top:inst2|read_fsm:u6|sck~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/" { { 0 { 0 ""} 0 597 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1640006607738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_fsm_top:inst2\|main_fsm:u2\|sck~1 " "Destination node main_fsm_top:inst2\|main_fsm:u2\|sck~1" {  } { { "../Memory/main_fsm/main_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm.vhd" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { main_fsm_top:inst2|main_fsm:u2|sck~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/" { { 0 { 0 ""} 0 598 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1640006607738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_fsm_top:inst2\|main_fsm:u2\|sck~2 " "Destination node main_fsm_top:inst2\|main_fsm:u2\|sck~2" {  } { { "../Memory/main_fsm/main_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm.vhd" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { main_fsm_top:inst2|main_fsm:u2|sck~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/" { { 0 { 0 ""} 0 599 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1640006607738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_fsm_top:inst2\|gen25mhz:u1\|tmp~0 " "Destination node main_fsm_top:inst2\|gen25mhz:u1\|tmp~0" {  } { { "../Memory/main_fsm/gen25mhz.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/gen25mhz.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { main_fsm_top:inst2|gen25mhz:u1|tmp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/" { { 0 { 0 ""} 0 623 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1640006607738 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1640006607738 ""}  } { { "../Memory/main_fsm/gen25mhz.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/gen25mhz.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { main_fsm_top:inst2|gen25mhz:u1|tmp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640006607738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "main_fsm_top:inst2\|write_fsm:u5\|state.write_done_state  " "Automatically promoted node main_fsm_top:inst2\|write_fsm:u5\|state.write_done_state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1640006607739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_fsm_top:inst2\|write_fsm:u5\|Selector32~4 " "Destination node main_fsm_top:inst2\|write_fsm:u5\|Selector32~4" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { main_fsm_top:inst2|write_fsm:u5|Selector32~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/" { { 0 { 0 ""} 0 912 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1640006607739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_fsm_top:inst2\|write_fsm:u5\|write_done " "Destination node main_fsm_top:inst2\|write_fsm:u5\|write_done" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { main_fsm_top:inst2|write_fsm:u5|write_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1640006607739 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1640006607739 ""}  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { main_fsm_top:inst2|write_fsm:u5|state.write_done_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640006607739 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1640006607831 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640006607831 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640006607831 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640006607832 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640006607833 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1640006607834 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1640006607834 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1640006607835 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1640006607852 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1640006607853 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1640006607853 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "start_read " "Ignored I/O standard assignment to node \"start_read\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "start_read" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640006607866 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1640006607866 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buf\[0\] " "Node \"buf\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "buf\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640006607866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buf\[1\] " "Node \"buf\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "buf\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640006607866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buf\[2\] " "Node \"buf\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "buf\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640006607866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buf\[3\] " "Node \"buf\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "buf\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640006607866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buf\[4\] " "Node \"buf\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "buf\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640006607866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buf\[5\] " "Node \"buf\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "buf\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640006607866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buf\[6\] " "Node \"buf\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "buf\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640006607866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buf\[7\] " "Node \"buf\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "buf\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640006607866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "color\[0\] " "Node \"color\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "color\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640006607866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "color\[1\] " "Node \"color\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "color\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640006607866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "color\[2\] " "Node \"color\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "color\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640006607866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in " "Node \"in\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640006607866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[0\] " "Node \"in\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640006607866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[1\] " "Node \"in\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640006607866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[2\] " "Node \"in\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640006607866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640006607866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640006607866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640006607866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640006607866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "start " "Node \"start\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "start" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640006607866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "start_read " "Node \"start_read\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "start_read" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640006607866 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1640006607866 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640006607867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1640006608487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640006608677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1640006608688 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1640006609480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640006609480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1640006609553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1640006610181 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1640006610181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640006610527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1640006610528 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1640006610528 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1640006610540 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640006610543 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "17 " "Found 17 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cs 0 " "Pin \"cs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1640006610554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "si 0 " "Pin \"si\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1640006610554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sck 0 " "Pin \"sck\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1640006610554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_hsync 0 " "Pin \"vga_hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1640006610554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_vsync 0 " "Pin \"vga_vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1640006610554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[3\] 0 " "Pin \"vga_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1640006610554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[2\] 0 " "Pin \"vga_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1640006610554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[1\] 0 " "Pin \"vga_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1640006610554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[0\] 0 " "Pin \"vga_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1640006610554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[3\] 0 " "Pin \"vga_g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1640006610554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[2\] 0 " "Pin \"vga_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1640006610554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[1\] 0 " "Pin \"vga_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1640006610554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[0\] 0 " "Pin \"vga_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1640006610554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[3\] 0 " "Pin \"vga_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1640006610554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[2\] 0 " "Pin \"vga_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1640006610554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[1\] 0 " "Pin \"vga_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1640006610554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[0\] 0 " "Pin \"vga_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1640006610554 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1640006610554 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640006610682 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640006610706 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640006610838 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640006610968 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1640006611008 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1640006611009 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/top_de1.fit.smsg " "Generated suppressed messages file C:/Users/David/Documents/GitHub/EPO-3/de 1 board/top_de1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1640006611088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1640006611248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 20 14:23:31 2021 " "Processing ended: Mon Dec 20 14:23:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1640006611248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1640006611248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1640006611248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1640006611248 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1640006613295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1640006613295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 20 14:23:32 2021 " "Processing started: Mon Dec 20 14:23:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1640006613295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1640006613295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de1 -c top_de1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1640006613296 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1640006613999 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1640006614021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1640006614342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 20 14:23:34 2021 " "Processing ended: Mon Dec 20 14:23:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1640006614342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1640006614342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1640006614342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1640006614342 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1640006614925 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1640006616280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 20 14:23:35 2021 " "Processing started: Mon Dec 20 14:23:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1640006616280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1640006616280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de1 -c top_de1 " "Command: quartus_sta de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1640006616280 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1640006616359 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1640006616577 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1640006616596 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1640006616596 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "27 " "TimeQuest Timing Analyzer is analyzing 27 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1640006616649 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_de1.sdc " "Synopsys Design Constraints File file not found: 'top_de1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1640006616660 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1640006616660 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name main_fsm_top:inst2\|gen25mhz:u1\|tmp main_fsm_top:inst2\|gen25mhz:u1\|tmp " "create_clock -period 1.000 -name main_fsm_top:inst2\|gen25mhz:u1\|tmp main_fsm_top:inst2\|gen25mhz:u1\|tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616662 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50mhz clock_50mhz " "create_clock -period 1.000 -name clock_50mhz clock_50mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616662 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name main_fsm_top:inst2\|write_fsm:u5\|state.write_done_state main_fsm_top:inst2\|write_fsm:u5\|state.write_done_state " "create_clock -period 1.000 -name main_fsm_top:inst2\|write_fsm:u5\|state.write_done_state main_fsm_top:inst2\|write_fsm:u5\|state.write_done_state" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616662 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name main_fsm_top:inst2\|read_fsm:u6\|bitcount\[0\] main_fsm_top:inst2\|read_fsm:u6\|bitcount\[0\] " "create_clock -period 1.000 -name main_fsm_top:inst2\|read_fsm:u6\|bitcount\[0\] main_fsm_top:inst2\|read_fsm:u6\|bitcount\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616662 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616662 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1640006616666 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1640006616675 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1640006616682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.954 " "Worst-case setup slack is -5.954" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.954      -129.067 main_fsm_top:inst2\|write_fsm:u5\|state.write_done_state  " "   -5.954      -129.067 main_fsm_top:inst2\|write_fsm:u5\|state.write_done_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.636      -652.150 main_fsm_top:inst2\|gen25mhz:u1\|tmp  " "   -4.636      -652.150 main_fsm_top:inst2\|gen25mhz:u1\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.379       -70.204 clock_50mhz  " "   -3.379       -70.204 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1640006616683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.225 " "Worst-case hold slack is -3.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.225       -18.294 main_fsm_top:inst2\|gen25mhz:u1\|tmp  " "   -3.225       -18.294 main_fsm_top:inst2\|gen25mhz:u1\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.694        -2.694 clock_50mhz  " "   -2.694        -2.694 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.733         0.000 main_fsm_top:inst2\|write_fsm:u5\|state.write_done_state  " "    1.733         0.000 main_fsm_top:inst2\|write_fsm:u5\|state.write_done_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1640006616686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.504 " "Worst-case recovery slack is -3.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.504        -9.612 main_fsm_top:inst2\|read_fsm:u6\|bitcount\[0\]  " "   -3.504        -9.612 main_fsm_top:inst2\|read_fsm:u6\|bitcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1640006616694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.893 " "Worst-case removal slack is 2.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.893         0.000 main_fsm_top:inst2\|read_fsm:u6\|bitcount\[0\]  " "    2.893         0.000 main_fsm_top:inst2\|read_fsm:u6\|bitcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1640006616695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -41.957 clock_50mhz  " "   -1.631       -41.957 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611      -263.952 main_fsm_top:inst2\|gen25mhz:u1\|tmp  " "   -0.611      -263.952 main_fsm_top:inst2\|gen25mhz:u1\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 main_fsm_top:inst2\|read_fsm:u6\|bitcount\[0\]  " "    0.500         0.000 main_fsm_top:inst2\|read_fsm:u6\|bitcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 main_fsm_top:inst2\|write_fsm:u5\|state.write_done_state  " "    0.500         0.000 main_fsm_top:inst2\|write_fsm:u5\|state.write_done_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1640006616698 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1640006616864 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1640006616865 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1640006616882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.728 " "Worst-case setup slack is -1.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.728       -36.487 main_fsm_top:inst2\|write_fsm:u5\|state.write_done_state  " "   -1.728       -36.487 main_fsm_top:inst2\|write_fsm:u5\|state.write_done_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.252      -141.060 main_fsm_top:inst2\|gen25mhz:u1\|tmp  " "   -1.252      -141.060 main_fsm_top:inst2\|gen25mhz:u1\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.832       -10.882 clock_50mhz  " "   -0.832       -10.882 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1640006616890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.863 " "Worst-case hold slack is -1.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.863       -17.423 main_fsm_top:inst2\|gen25mhz:u1\|tmp  " "   -1.863       -17.423 main_fsm_top:inst2\|gen25mhz:u1\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.724        -1.724 clock_50mhz  " "   -1.724        -1.724 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.837         0.000 main_fsm_top:inst2\|write_fsm:u5\|state.write_done_state  " "    0.837         0.000 main_fsm_top:inst2\|write_fsm:u5\|state.write_done_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1640006616895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.675 " "Worst-case recovery slack is -1.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.675        -4.092 main_fsm_top:inst2\|read_fsm:u6\|bitcount\[0\]  " "   -1.675        -4.092 main_fsm_top:inst2\|read_fsm:u6\|bitcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1640006616899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.806 " "Worst-case removal slack is 1.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.806         0.000 main_fsm_top:inst2\|read_fsm:u6\|bitcount\[0\]  " "    1.806         0.000 main_fsm_top:inst2\|read_fsm:u6\|bitcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1640006616902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -34.380 clock_50mhz  " "   -1.380       -34.380 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -216.000 main_fsm_top:inst2\|gen25mhz:u1\|tmp  " "   -0.500      -216.000 main_fsm_top:inst2\|gen25mhz:u1\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 main_fsm_top:inst2\|read_fsm:u6\|bitcount\[0\]  " "    0.500         0.000 main_fsm_top:inst2\|read_fsm:u6\|bitcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 main_fsm_top:inst2\|write_fsm:u5\|state.write_done_state  " "    0.500         0.000 main_fsm_top:inst2\|write_fsm:u5\|state.write_done_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1640006616905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1640006616905 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1640006616982 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1640006617004 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1640006617004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1640006617082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 20 14:23:37 2021 " "Processing ended: Mon Dec 20 14:23:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1640006617082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1640006617082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1640006617082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1640006617082 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1640006617696 ""}
