
---------- Begin Simulation Statistics ----------
final_tick                                20025715000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    504                       # Simulator instruction rate (inst/s)
host_mem_usage                                8307028                       # Number of bytes of host memory used
host_op_rate                                      517                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14156.69                       # Real time elapsed on the host
host_tick_rate                                1170535                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7131621                       # Number of instructions simulated
sim_ops                                       7323118                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016571                       # Number of seconds simulated
sim_ticks                                 16570905000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.232201                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  215921                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               224375                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                446                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4071                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            226938                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2893                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3761                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              868                       # Number of indirect misses.
system.cpu.branchPred.lookups                  257923                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11270                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          555                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1528018                       # Number of instructions committed
system.cpu.committedOps                       1554188                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.056571                       # CPI: cycles per instruction
system.cpu.discardedOps                         10325                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             854865                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             79495                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           402113                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1461752                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.327164                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      321                       # number of quiesce instructions executed
system.cpu.numCycles                          4670496                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       321                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1061696     68.31%     68.31% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1391      0.09%     68.40% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::MemRead                  78369      5.04%     73.44% # Class of committed instruction
system.cpu.op_class_0::MemWrite                412732     26.56%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1554188                       # Class of committed instruction
system.cpu.quiesceCycles                     21842952                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3208744                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          435                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        362017                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              130680                       # Transaction distribution
system.membus.trans_dist::ReadResp             131196                       # Transaction distribution
system.membus.trans_dist::WriteReq              53369                       # Transaction distribution
system.membus.trans_dist::WriteResp             53369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          225                       # Transaction distribution
system.membus.trans_dist::WriteClean               42                       # Transaction distribution
system.membus.trans_dist::CleanEvict              154                       # Transaction distribution
system.membus.trans_dist::ReadExReq                97                       # Transaction distribution
system.membus.trans_dist::ReadExResp               98                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            291                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           225                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       180509                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        180509                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           49                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       361967                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       369096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       361018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       361018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 730764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        36480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        48212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11552236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11552236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11619072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            545758                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000040                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006349                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  545736    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      22      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              545758                       # Request fanout histogram
system.membus.reqLayer6.occupancy           883307225                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7205749                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              596515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1333125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5723245                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          771168480                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1462500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       136704                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       136704                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       299863                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       299863                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2506                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5692                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        53328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        94288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       733184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       761856                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       873134                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3938                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       852968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1508328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11730944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12189696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     13886440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1437786250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1201429754                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    710743000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3954884                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2966163                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3954884                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10875930                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3954884                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2966163                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6921046                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3954884                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6921046                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6921046                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17796976                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2966163                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6921046                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9887209                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2966163                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1019860                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3986022                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2966163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9887209                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1019860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13873231                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       130333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       130333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        50176                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        50176                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       352256                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       361018                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       197608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11272192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11552236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       215100                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       215100    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       215100                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    462780625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    701828000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1940538552                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11864651                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27684185                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1980087388                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39548836                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39609182                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79158018                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1980087388                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     51473833                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27684185                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2059245406                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15466496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2949120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19005440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8781824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        92160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3977216                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       274432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2404352                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35593952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    933352524                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    177969761                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1146916237                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    514134865                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    529954399                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1044089264                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35593952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1447487388                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    707924160                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2191005500                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18624                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18624                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          291                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          311                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1123898                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        77244                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1201141                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1123898                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1123898                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1123898                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        77244                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1201141                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8323072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8360364                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2949120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3228352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       130048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              130636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          267                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        46080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50443                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    502270214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1019860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1170244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             504520664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1031205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11864651                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    177969761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3954884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194820500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1031205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     11924997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    680239975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3954884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1019860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1170244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            699341165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    175861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006456490000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          224                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          224                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              240094                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53490                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      130635                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50443                       # Number of write requests accepted
system.mem_ctrls.readBursts                    130635                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50443                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    267                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3147                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4209920320                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  651840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7632080320                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32292.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58542.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        71                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   121562                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   46875                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                130634                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50443                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  114703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    142                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.698984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   848.751743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.977562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          371      2.99%      2.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          308      2.48%      5.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          190      1.53%      7.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          140      1.13%      8.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          302      2.44%     10.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          163      1.31%     11.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          205      1.65%     13.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          180      1.45%     14.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10539     85.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12398                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     582.066964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1396.096412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           177     79.02%     79.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.45%     79.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           16      7.14%     86.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      1.79%     88.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.45%     88.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.45%     89.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      3.57%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      2.68%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.45%     95.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.45%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.45%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      3.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           224                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     225.254464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     68.264568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    373.076523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            128     57.14%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            11      4.91%     62.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            20      8.93%     70.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      4.02%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.45%     75.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      2.23%     77.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.89%     78.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      2.23%     80.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.89%     81.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.45%     82.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.45%     82.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.45%     83.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.45%     83.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           37     16.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           224                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8343552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3229248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8360300                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3228352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       503.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       194.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    504.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16570761250                       # Total gap between requests
system.mem_ctrls.avgGap                      91511.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8305984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18944                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2948160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60346.734230870308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 501239008.973861098289                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1019859.808501708205                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1166381.679214261472                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1143208.533269607229                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11864650.723662950099                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 177911827.990082621574                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3954883.574554316700                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       130048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          267                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        46080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1024680                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7600008520                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16986650                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     14060470                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17261766875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6195598750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 346060427625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4097163250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     51234.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58440.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     64100.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46557.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  64650812.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2016796.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   7509991.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4001135.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13296927320                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    896490000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2380971680                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 642                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           321                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     42529525.311526                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    218869114.622318                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          321    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1182500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545325625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             321                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6373737375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  13651977625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       735834                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           735834                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       735834                       # number of overall hits
system.cpu.icache.overall_hits::total          735834                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          291                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            291                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          291                       # number of overall misses
system.cpu.icache.overall_misses::total           291                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12646250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12646250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12646250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12646250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       736125                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       736125                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       736125                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       736125                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000395                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000395                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000395                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000395                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43457.903780                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43457.903780                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43457.903780                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43457.903780                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          291                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          291                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          291                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          291                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12187500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12187500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12187500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12187500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000395                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000395                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000395                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000395                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41881.443299                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41881.443299                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41881.443299                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41881.443299                       # average overall mshr miss latency
system.cpu.icache.replacements                     68                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       735834                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          735834                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          291                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           291                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12646250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12646250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       736125                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       736125                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000395                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000395                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43457.903780                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43457.903780                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          291                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          291                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12187500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12187500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000395                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000395                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41881.443299                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41881.443299                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           405.191448                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              460417                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                68                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6770.838235                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   405.191448                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.791390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.791390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1472541                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1472541                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       126765                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           126765                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       126765                       # number of overall hits
system.cpu.dcache.overall_hits::total          126765                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          412                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            412                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          412                       # number of overall misses
system.cpu.dcache.overall_misses::total           412                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     32730625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32730625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     32730625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32730625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       127177                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       127177                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       127177                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       127177                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003240                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003240                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003240                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003240                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79443.264563                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79443.264563                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79443.264563                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79443.264563                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          225                       # number of writebacks
system.cpu.dcache.writebacks::total               225                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           90                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           90                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           90                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           90                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3540                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3540                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24863250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24863250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24863250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24863250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7540625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7540625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002532                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002532                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77215.062112                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77215.062112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77215.062112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77215.062112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2130.120056                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2130.120056                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    311                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        78835                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           78835                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          231                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           231                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17234625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17234625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        79066                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        79066                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002922                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002922                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74608.766234                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74608.766234                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          225                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          225                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     16357000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16357000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7540625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7540625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002846                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002846                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72697.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72697.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21730.907781                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21730.907781                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        47930                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47930                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          181                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          181                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15496000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15496000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        48111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        48111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003762                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003762                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85613.259669                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85613.259669                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           97                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           97                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8506250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8506250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002016                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002016                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87693.298969                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87693.298969                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       180509                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       180509                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1871104125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1871104125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10365.710989                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10365.710989                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        60865                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        60865                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       119644                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       119644                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1829681850                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1829681850                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15292.717144                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 15292.717144                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           486.059540                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5344                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               353                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.138810                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   486.059540                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.949335                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.949335                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          453                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1953103                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1953103                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20025715000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                20025948125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    504                       # Simulator instruction rate (inst/s)
host_mem_usage                                8307028                       # Number of bytes of host memory used
host_op_rate                                      517                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14156.79                       # Real time elapsed on the host
host_tick_rate                                1170544                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7131630                       # Number of instructions simulated
sim_ops                                       7323133                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016571                       # Number of seconds simulated
sim_ticks                                 16571138125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.230519                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  215923                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               224381                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                447                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4073                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            226939                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2893                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3762                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              869                       # Number of indirect misses.
system.cpu.branchPred.lookups                  257931                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11272                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          555                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1528027                       # Number of instructions committed
system.cpu.committedOps                       1554203                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.056797                       # CPI: cycles per instruction
system.cpu.discardedOps                         10332                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             854884                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             79496                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           402114                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1462073                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.327140                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      321                       # number of quiesce instructions executed
system.cpu.numCycles                          4670869                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       321                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1061704     68.31%     68.31% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1391      0.09%     68.40% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::MemRead                  78375      5.04%     73.44% # Class of committed instruction
system.cpu.op_class_0::MemWrite                412732     26.56%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1554203                       # Class of committed instruction
system.cpu.quiesceCycles                     21842952                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3208796                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          439                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        362025                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              130680                       # Transaction distribution
system.membus.trans_dist::ReadResp             131200                       # Transaction distribution
system.membus.trans_dist::WriteReq              53369                       # Transaction distribution
system.membus.trans_dist::WriteResp             53369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          225                       # Transaction distribution
system.membus.trans_dist::WriteClean               42                       # Transaction distribution
system.membus.trans_dist::CleanEvict              158                       # Transaction distribution
system.membus.trans_dist::ReadExReq                97                       # Transaction distribution
system.membus.trans_dist::ReadExResp               98                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            293                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           227                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       180509                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        180509                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           49                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       361973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       369102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       361018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       361018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 730776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        36608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        48340                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11552236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11552236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11619328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            545762                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000040                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006349                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  545740    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      22      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              545762                       # Request fanout histogram
system.membus.reqLayer6.occupancy           883313600                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7205749                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              602390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1333125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5734745                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          771168480                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1472500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       136704                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       136704                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       299863                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       299863                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2506                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5692                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        53328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        94288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       733184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       761856                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       873134                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3938                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       852968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1508328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11730944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12189696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     13886440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1437786250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1201429754                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    710743000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3954828                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2966121                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3954828                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10875777                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3954828                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2966121                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6920949                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3954828                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6920949                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6920949                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17796726                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2966121                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6920949                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9887070                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2966121                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1019845                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3985966                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2966121                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9887070                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1019845                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13873036                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       130333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       130333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        50176                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        50176                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       352256                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       361018                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       197608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11272192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11552236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       215100                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       215100    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       215100                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    462780625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    701828000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1940511253                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11864484                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27683796                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1980059532                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39548279                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39608625                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79156905                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1980059532                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     51473109                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27683796                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2059216437                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15466496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2949120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19005440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8781824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        92160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3977216                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       274432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2404352                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35593451                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    933339393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    177967257                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1146900102                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    514127632                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    529946944                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1044074575                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35593451                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1447467025                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    707914201                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2190974677                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18752                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18752                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18752                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          293                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          313                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1131606                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        77243                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1208849                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1131606                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1131606                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1131606                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        77243                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1208849                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8323072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8360492                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2949120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3228352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       130048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              130638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          267                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        46080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50443                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    502263148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1019845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1177952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             504521291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1031190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11864484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    177967257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3954828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194817759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1031190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     11924830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    680230405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3954828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1019845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1177952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            699339050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    175861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006456490000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          224                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          224                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              240098                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53490                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      130637                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50443                       # Number of write requests accepted
system.mem_ctrls.readBursts                    130637                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50443                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    267                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3147                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4209920320                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  651850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7632132820                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32292.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58542.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        71                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   121564                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   46875                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                130636                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50443                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  114703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    142                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.698984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   848.751743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.977562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          371      2.99%      2.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          308      2.48%      5.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          190      1.53%      7.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          140      1.13%      8.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          302      2.44%     10.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          163      1.31%     11.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          205      1.65%     13.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          180      1.45%     14.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10539     85.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12398                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     582.066964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1396.096412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           177     79.02%     79.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.45%     79.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           16      7.14%     86.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      1.79%     88.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.45%     88.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.45%     89.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      3.57%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      2.68%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.45%     95.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.45%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.45%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      3.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           224                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     225.254464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     68.264568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    373.076523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            128     57.14%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            11      4.91%     62.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            20      8.93%     70.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      4.02%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.45%     75.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      2.23%     77.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.89%     78.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      2.23%     80.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.89%     81.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.45%     82.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.45%     82.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.45%     83.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.45%     83.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           37     16.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           224                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8343680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3229248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8360428                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3228352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       503.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       194.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    504.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16571027500                       # Total gap between requests
system.mem_ctrls.avgGap                      91512.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8305984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18944                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2948160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60345.885264896373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 501231957.476065039635                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1019845.460976748727                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1174089.543713823892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1143192.450458196923                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11864483.810160746798                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 177909325.102556884289                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3954827.936720248777                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       130048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          267                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        46080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1024680                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7600008520                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16986650                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     14112970                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17261766875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6195598750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 346060427625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4097163250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     51234.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58440.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     64100.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46424.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  64650812.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2016796.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   7509991.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4001135.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13296927320                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    896490000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2381204805                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 642                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           321                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     42529525.311526                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    218869114.622318                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          321    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1182500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545325625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             321                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6373970500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  13651977625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       735844                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           735844                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       735844                       # number of overall hits
system.cpu.icache.overall_hits::total          735844                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          293                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            293                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          293                       # number of overall misses
system.cpu.icache.overall_misses::total           293                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12733125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12733125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12733125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12733125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       736137                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       736137                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       736137                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       736137                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000398                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000398                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000398                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000398                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43457.764505                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43457.764505                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43457.764505                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43457.764505                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          293                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          293                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          293                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          293                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12271125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12271125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12271125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12271125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000398                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000398                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000398                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000398                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41880.972696                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41880.972696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41880.972696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41880.972696                       # average overall mshr miss latency
system.cpu.icache.replacements                     70                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       735844                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          735844                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          293                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           293                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12733125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12733125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       736137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       736137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000398                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000398                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43457.764505                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43457.764505                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          293                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          293                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12271125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12271125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000398                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000398                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41880.972696                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41880.972696                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           405.191487                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2233236                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               478                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4672.041841                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   405.191487                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.791390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.791390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1472567                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1472567                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       126769                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           126769                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       126769                       # number of overall hits
system.cpu.dcache.overall_hits::total          126769                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          414                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            414                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          414                       # number of overall misses
system.cpu.dcache.overall_misses::total           414                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     32851250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32851250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     32851250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32851250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       127183                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       127183                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       127183                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       127183                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003255                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003255                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003255                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003255                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79350.845411                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79350.845411                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79350.845411                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79350.845411                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          225                       # number of writebacks
system.cpu.dcache.writebacks::total               225                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           90                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           90                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           90                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           90                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3540                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3540                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24981000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24981000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24981000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24981000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7540625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7540625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002548                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002548                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002548                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002548                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77101.851852                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77101.851852                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77101.851852                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77101.851852                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2130.120056                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2130.120056                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    313                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        78839                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           78839                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17355250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17355250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        79072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        79072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002947                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002947                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74486.051502                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74486.051502                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          227                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          227                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     16474750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16474750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7540625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7540625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002871                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002871                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72575.991189                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72575.991189                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21730.907781                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21730.907781                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        47930                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47930                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          181                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          181                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15496000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15496000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        48111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        48111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003762                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003762                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85613.259669                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85613.259669                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           97                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           97                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8506250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8506250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002016                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002016                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87693.298969                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87693.298969                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       180509                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       180509                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1871104125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1871104125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10365.710989                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10365.710989                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        60865                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        60865                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       119644                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       119644                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1829681850                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1829681850                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15292.717144                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 15292.717144                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           486.059483                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              131143                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               837                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            156.682198                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   486.059483                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.949335                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.949335                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          451                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1953129                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1953129                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20025948125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
