

================================================================
== Vitis HLS Report for 'bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3'
================================================================
* Date:           Sun Nov 10 15:48:06 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.284 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_2_VITIS_LOOP_24_3  |      256|      256|         2|          1|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       88|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       31|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       31|      160|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_373_p2            |         +|   0|  0|  16|           9|           1|
    |add_ln25_1_fu_433_p2          |         +|   0|  0|  15|           8|           8|
    |add_ln25_fu_444_p2            |         +|   0|  0|  12|           5|           1|
    |indvars_iv_next112_fu_385_p2  |         +|   0|  0|  12|           5|           1|
    |icmp_ln23_fu_367_p2           |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln24_fu_391_p2           |      icmp|   0|  0|  10|           5|           6|
    |select_ln23_1_fu_409_p3       |    select|   0|  0|   5|           1|           5|
    |select_ln23_fu_397_p3         |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0|  88|          44|          35|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_x_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_y_load               |   9|          2|    5|         10|
    |indvar_flatten_fu_108                 |   9|          2|    9|         18|
    |x_fu_104                              |   9|          2|    5|         10|
    |y_fu_100                              |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   40|         80|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln25_reg_517         |  5|   0|    5|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |indvar_flatten_fu_108    |  9|   0|    9|          0|
    |trunc_ln23_1_reg_508     |  4|   0|    4|          0|
    |x_fu_104                 |  5|   0|    5|          0|
    |y_fu_100                 |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 31|   0|   31|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3|  return value|
|input_0_address0          |  out|    8|   ap_memory|                                            input_0|         array|
|input_0_ce0               |  out|    1|   ap_memory|                                            input_0|         array|
|input_0_q0                |   in|    1|   ap_memory|                                            input_0|         array|
|input_padded_address0     |  out|    5|   ap_memory|                                       input_padded|         array|
|input_padded_ce0          |  out|    1|   ap_memory|                                       input_padded|         array|
|input_padded_we0          |  out|    1|   ap_memory|                                       input_padded|         array|
|input_padded_d0           |  out|    1|   ap_memory|                                       input_padded|         array|
|input_padded_1_address0   |  out|    5|   ap_memory|                                     input_padded_1|         array|
|input_padded_1_ce0        |  out|    1|   ap_memory|                                     input_padded_1|         array|
|input_padded_1_we0        |  out|    1|   ap_memory|                                     input_padded_1|         array|
|input_padded_1_d0         |  out|    1|   ap_memory|                                     input_padded_1|         array|
|input_padded_2_address0   |  out|    5|   ap_memory|                                     input_padded_2|         array|
|input_padded_2_ce0        |  out|    1|   ap_memory|                                     input_padded_2|         array|
|input_padded_2_we0        |  out|    1|   ap_memory|                                     input_padded_2|         array|
|input_padded_2_d0         |  out|    1|   ap_memory|                                     input_padded_2|         array|
|input_padded_3_address0   |  out|    5|   ap_memory|                                     input_padded_3|         array|
|input_padded_3_ce0        |  out|    1|   ap_memory|                                     input_padded_3|         array|
|input_padded_3_we0        |  out|    1|   ap_memory|                                     input_padded_3|         array|
|input_padded_3_d0         |  out|    1|   ap_memory|                                     input_padded_3|         array|
|input_padded_4_address0   |  out|    5|   ap_memory|                                     input_padded_4|         array|
|input_padded_4_ce0        |  out|    1|   ap_memory|                                     input_padded_4|         array|
|input_padded_4_we0        |  out|    1|   ap_memory|                                     input_padded_4|         array|
|input_padded_4_d0         |  out|    1|   ap_memory|                                     input_padded_4|         array|
|input_padded_5_address0   |  out|    5|   ap_memory|                                     input_padded_5|         array|
|input_padded_5_ce0        |  out|    1|   ap_memory|                                     input_padded_5|         array|
|input_padded_5_we0        |  out|    1|   ap_memory|                                     input_padded_5|         array|
|input_padded_5_d0         |  out|    1|   ap_memory|                                     input_padded_5|         array|
|input_padded_6_address0   |  out|    5|   ap_memory|                                     input_padded_6|         array|
|input_padded_6_ce0        |  out|    1|   ap_memory|                                     input_padded_6|         array|
|input_padded_6_we0        |  out|    1|   ap_memory|                                     input_padded_6|         array|
|input_padded_6_d0         |  out|    1|   ap_memory|                                     input_padded_6|         array|
|input_padded_7_address0   |  out|    5|   ap_memory|                                     input_padded_7|         array|
|input_padded_7_ce0        |  out|    1|   ap_memory|                                     input_padded_7|         array|
|input_padded_7_we0        |  out|    1|   ap_memory|                                     input_padded_7|         array|
|input_padded_7_d0         |  out|    1|   ap_memory|                                     input_padded_7|         array|
|input_padded_8_address0   |  out|    5|   ap_memory|                                     input_padded_8|         array|
|input_padded_8_ce0        |  out|    1|   ap_memory|                                     input_padded_8|         array|
|input_padded_8_we0        |  out|    1|   ap_memory|                                     input_padded_8|         array|
|input_padded_8_d0         |  out|    1|   ap_memory|                                     input_padded_8|         array|
|input_padded_9_address0   |  out|    5|   ap_memory|                                     input_padded_9|         array|
|input_padded_9_ce0        |  out|    1|   ap_memory|                                     input_padded_9|         array|
|input_padded_9_we0        |  out|    1|   ap_memory|                                     input_padded_9|         array|
|input_padded_9_d0         |  out|    1|   ap_memory|                                     input_padded_9|         array|
|input_padded_10_address0  |  out|    5|   ap_memory|                                    input_padded_10|         array|
|input_padded_10_ce0       |  out|    1|   ap_memory|                                    input_padded_10|         array|
|input_padded_10_we0       |  out|    1|   ap_memory|                                    input_padded_10|         array|
|input_padded_10_d0        |  out|    1|   ap_memory|                                    input_padded_10|         array|
|input_padded_11_address0  |  out|    5|   ap_memory|                                    input_padded_11|         array|
|input_padded_11_ce0       |  out|    1|   ap_memory|                                    input_padded_11|         array|
|input_padded_11_we0       |  out|    1|   ap_memory|                                    input_padded_11|         array|
|input_padded_11_d0        |  out|    1|   ap_memory|                                    input_padded_11|         array|
|input_padded_12_address0  |  out|    5|   ap_memory|                                    input_padded_12|         array|
|input_padded_12_ce0       |  out|    1|   ap_memory|                                    input_padded_12|         array|
|input_padded_12_we0       |  out|    1|   ap_memory|                                    input_padded_12|         array|
|input_padded_12_d0        |  out|    1|   ap_memory|                                    input_padded_12|         array|
|input_padded_13_address0  |  out|    5|   ap_memory|                                    input_padded_13|         array|
|input_padded_13_ce0       |  out|    1|   ap_memory|                                    input_padded_13|         array|
|input_padded_13_we0       |  out|    1|   ap_memory|                                    input_padded_13|         array|
|input_padded_13_d0        |  out|    1|   ap_memory|                                    input_padded_13|         array|
|input_padded_14_address0  |  out|    5|   ap_memory|                                    input_padded_14|         array|
|input_padded_14_ce0       |  out|    1|   ap_memory|                                    input_padded_14|         array|
|input_padded_14_we0       |  out|    1|   ap_memory|                                    input_padded_14|         array|
|input_padded_14_d0        |  out|    1|   ap_memory|                                    input_padded_14|         array|
|input_padded_15_address0  |  out|    5|   ap_memory|                                    input_padded_15|         array|
|input_padded_15_ce0       |  out|    1|   ap_memory|                                    input_padded_15|         array|
|input_padded_15_we0       |  out|    1|   ap_memory|                                    input_padded_15|         array|
|input_padded_15_d0        |  out|    1|   ap_memory|                                    input_padded_15|         array|
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.28>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 5 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %x"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %y"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [./layer.h:23]   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.59ns)   --->   "%icmp_ln23 = icmp_eq  i9 %indvar_flatten_load, i9 256" [./layer.h:23]   --->   Operation 14 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.71ns)   --->   "%add_ln23 = add i9 %indvar_flatten_load, i9 1" [./layer.h:23]   --->   Operation 15 'add' 'add_ln23' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc20.i, void %_Z3padILi1ELi16EEvPAT0__AT0__bPAplT0_L_ZL5F_PADE_AplT0_L_ZL5F_PADE_b.exit.exitStub" [./layer.h:23]   --->   Operation 16 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%y_load = load i5 %y" [./layer.h:24]   --->   Operation 17 'load' 'y_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_load = load i5 %x"   --->   Operation 18 'load' 'x_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%indvars_iv_next112 = add i5 %x_load, i5 1"   --->   Operation 19 'add' 'indvars_iv_next112' <Predicate = (!icmp_ln23)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.63ns)   --->   "%icmp_ln24 = icmp_eq  i5 %y_load, i5 16" [./layer.h:24]   --->   Operation 20 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.27ns)   --->   "%select_ln23 = select i1 %icmp_ln24, i5 0, i5 %y_load" [./layer.h:23]   --->   Operation 21 'select' 'select_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i5 %select_ln23" [./layer.h:23]   --->   Operation 22 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.27ns)   --->   "%select_ln23_1 = select i1 %icmp_ln24, i5 %indvars_iv_next112, i5 %x_load" [./layer.h:23]   --->   Operation 23 'select' 'select_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i5 %select_ln23_1" [./layer.h:23]   --->   Operation 24 'zext' 'zext_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = trunc i5 %select_ln23_1" [./layer.h:23]   --->   Operation 25 'trunc' 'trunc_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln23, i4 0" [./layer.h:25]   --->   Operation 26 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%add_ln25_1 = add i8 %tmp_s, i8 %zext_ln23" [./layer.h:25]   --->   Operation 27 'add' 'add_ln25_1' <Predicate = (!icmp_ln23)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i8 %add_ln25_1" [./layer.h:25]   --->   Operation 28 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i1 %input_0, i64 0, i64 %zext_ln25_1" [./layer.h:25]   --->   Operation 29 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.59ns)   --->   "%input_0_load = load i8 %input_0_addr" [./layer.h:25]   --->   Operation 30 'load' 'input_0_load' <Predicate = (!icmp_ln23)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_1 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln25 = add i5 %select_ln23, i5 1" [./layer.h:25]   --->   Operation 31 'add' 'add_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.34ns)   --->   "%switch_ln25 = switch i4 %trunc_ln23_1, void %arrayidx194.i21.case.16, i4 0, void %arrayidx194.i21.case.1, i4 1, void %arrayidx194.i21.case.2, i4 2, void %arrayidx194.i21.case.3, i4 3, void %arrayidx194.i21.case.4, i4 4, void %arrayidx194.i21.case.5, i4 5, void %arrayidx194.i21.case.6, i4 6, void %arrayidx194.i21.case.7, i4 7, void %arrayidx194.i21.case.8, i4 8, void %arrayidx194.i21.case.9, i4 9, void %arrayidx194.i21.case.10, i4 10, void %arrayidx194.i21.case.11, i4 11, void %arrayidx194.i21.case.12, i4 12, void %arrayidx194.i21.case.13, i4 13, void %arrayidx194.i21.case.14, i4 14, void %arrayidx194.i21.case.15" [./layer.h:25]   --->   Operation 32 'switch' 'switch_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.34>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln24 = store i9 %add_ln23, i9 %indvar_flatten" [./layer.h:24]   --->   Operation 33 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln24 = store i5 %select_ln23_1, i5 %x" [./layer.h:24]   --->   Operation 34 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln24 = store i5 %add_ln25, i5 %y" [./layer.h:24]   --->   Operation 35 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc.i" [./layer.h:24]   --->   Operation 36 'br' 'br_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_23_2_VITIS_LOOP_24_3_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [./layer.h:24]   --->   Operation 40 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (0.59ns)   --->   "%input_0_load = load i8 %input_0_addr" [./layer.h:25]   --->   Operation 41 'load' 'input_0_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i5 %add_ln25" [./layer.h:25]   --->   Operation 42 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%input_padded_addr = getelementptr i1 %input_padded, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 43 'getelementptr' 'input_padded_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%input_padded_1_addr = getelementptr i1 %input_padded_1, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 44 'getelementptr' 'input_padded_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%input_padded_2_addr = getelementptr i1 %input_padded_2, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 45 'getelementptr' 'input_padded_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%input_padded_3_addr = getelementptr i1 %input_padded_3, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 46 'getelementptr' 'input_padded_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%input_padded_4_addr = getelementptr i1 %input_padded_4, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 47 'getelementptr' 'input_padded_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%input_padded_5_addr = getelementptr i1 %input_padded_5, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 48 'getelementptr' 'input_padded_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%input_padded_6_addr = getelementptr i1 %input_padded_6, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 49 'getelementptr' 'input_padded_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%input_padded_7_addr = getelementptr i1 %input_padded_7, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 50 'getelementptr' 'input_padded_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%input_padded_8_addr = getelementptr i1 %input_padded_8, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 51 'getelementptr' 'input_padded_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%input_padded_9_addr = getelementptr i1 %input_padded_9, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 52 'getelementptr' 'input_padded_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%input_padded_10_addr = getelementptr i1 %input_padded_10, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 53 'getelementptr' 'input_padded_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%input_padded_11_addr = getelementptr i1 %input_padded_11, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 54 'getelementptr' 'input_padded_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%input_padded_12_addr = getelementptr i1 %input_padded_12, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 55 'getelementptr' 'input_padded_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%input_padded_13_addr = getelementptr i1 %input_padded_13, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 56 'getelementptr' 'input_padded_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%input_padded_14_addr = getelementptr i1 %input_padded_14, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 57 'getelementptr' 'input_padded_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%input_padded_15_addr = getelementptr i1 %input_padded_15, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 58 'getelementptr' 'input_padded_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_14_addr" [./layer.h:25]   --->   Operation 59 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 14)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 60 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 14)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_13_addr" [./layer.h:25]   --->   Operation 61 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 13)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 62 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 13)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_12_addr" [./layer.h:25]   --->   Operation 63 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 12)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 64 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 12)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_11_addr" [./layer.h:25]   --->   Operation 65 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 11)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 66 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 11)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_10_addr" [./layer.h:25]   --->   Operation 67 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 10)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 68 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 10)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_9_addr" [./layer.h:25]   --->   Operation 69 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 9)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 70 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 9)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_8_addr" [./layer.h:25]   --->   Operation 71 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 8)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 72 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 8)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_7_addr" [./layer.h:25]   --->   Operation 73 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 7)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 74 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 7)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_6_addr" [./layer.h:25]   --->   Operation 75 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 6)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 76 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 6)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_5_addr" [./layer.h:25]   --->   Operation 77 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 5)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 78 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 5)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_4_addr" [./layer.h:25]   --->   Operation 79 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 4)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 80 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 4)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_3_addr" [./layer.h:25]   --->   Operation 81 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 3)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 82 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 3)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_2_addr" [./layer.h:25]   --->   Operation 83 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 2)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 84 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 2)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_1_addr" [./layer.h:25]   --->   Operation 85 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 1)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 86 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_addr" [./layer.h:25]   --->   Operation 87 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 0)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 88 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 0)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_15_addr" [./layer.h:25]   --->   Operation 89 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 15)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 90 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_padded]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ input_padded_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ input_padded_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ input_padded_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ input_padded_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ input_padded_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ input_padded_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ input_padded_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ input_padded_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ input_padded_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ input_padded_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ input_padded_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ input_padded_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ input_padded_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ input_padded_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ input_padded_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                    (alloca           ) [ 010]
x                    (alloca           ) [ 010]
indvar_flatten       (alloca           ) [ 010]
store_ln0            (store            ) [ 000]
store_ln0            (store            ) [ 000]
store_ln0            (store            ) [ 000]
br_ln0               (br               ) [ 000]
indvar_flatten_load  (load             ) [ 000]
specpipeline_ln0     (specpipeline     ) [ 000]
icmp_ln23            (icmp             ) [ 010]
add_ln23             (add              ) [ 000]
br_ln23              (br               ) [ 000]
y_load               (load             ) [ 000]
x_load               (load             ) [ 000]
indvars_iv_next112   (add              ) [ 000]
icmp_ln24            (icmp             ) [ 000]
select_ln23          (select           ) [ 000]
trunc_ln23           (trunc            ) [ 000]
select_ln23_1        (select           ) [ 000]
zext_ln23            (zext             ) [ 000]
trunc_ln23_1         (trunc            ) [ 011]
tmp_s                (bitconcatenate   ) [ 000]
add_ln25_1           (add              ) [ 000]
zext_ln25_1          (zext             ) [ 000]
input_0_addr         (getelementptr    ) [ 011]
add_ln25             (add              ) [ 011]
switch_ln25          (switch           ) [ 000]
store_ln24           (store            ) [ 000]
store_ln24           (store            ) [ 000]
store_ln24           (store            ) [ 000]
br_ln24              (br               ) [ 000]
specloopname_ln0     (specloopname     ) [ 000]
empty                (speclooptripcount) [ 000]
specpipeline_ln0     (specpipeline     ) [ 000]
specloopname_ln24    (specloopname     ) [ 000]
input_0_load         (load             ) [ 000]
zext_ln25            (zext             ) [ 000]
input_padded_addr    (getelementptr    ) [ 000]
input_padded_1_addr  (getelementptr    ) [ 000]
input_padded_2_addr  (getelementptr    ) [ 000]
input_padded_3_addr  (getelementptr    ) [ 000]
input_padded_4_addr  (getelementptr    ) [ 000]
input_padded_5_addr  (getelementptr    ) [ 000]
input_padded_6_addr  (getelementptr    ) [ 000]
input_padded_7_addr  (getelementptr    ) [ 000]
input_padded_8_addr  (getelementptr    ) [ 000]
input_padded_9_addr  (getelementptr    ) [ 000]
input_padded_10_addr (getelementptr    ) [ 000]
input_padded_11_addr (getelementptr    ) [ 000]
input_padded_12_addr (getelementptr    ) [ 000]
input_padded_13_addr (getelementptr    ) [ 000]
input_padded_14_addr (getelementptr    ) [ 000]
input_padded_15_addr (getelementptr    ) [ 000]
store_ln25           (store            ) [ 000]
br_ln25              (br               ) [ 000]
store_ln25           (store            ) [ 000]
br_ln25              (br               ) [ 000]
store_ln25           (store            ) [ 000]
br_ln25              (br               ) [ 000]
store_ln25           (store            ) [ 000]
br_ln25              (br               ) [ 000]
store_ln25           (store            ) [ 000]
br_ln25              (br               ) [ 000]
store_ln25           (store            ) [ 000]
br_ln25              (br               ) [ 000]
store_ln25           (store            ) [ 000]
br_ln25              (br               ) [ 000]
store_ln25           (store            ) [ 000]
br_ln25              (br               ) [ 000]
store_ln25           (store            ) [ 000]
br_ln25              (br               ) [ 000]
store_ln25           (store            ) [ 000]
br_ln25              (br               ) [ 000]
store_ln25           (store            ) [ 000]
br_ln25              (br               ) [ 000]
store_ln25           (store            ) [ 000]
br_ln25              (br               ) [ 000]
store_ln25           (store            ) [ 000]
br_ln25              (br               ) [ 000]
store_ln25           (store            ) [ 000]
br_ln25              (br               ) [ 000]
store_ln25           (store            ) [ 000]
br_ln25              (br               ) [ 000]
store_ln25           (store            ) [ 000]
br_ln25              (br               ) [ 000]
ret_ln0              (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_padded">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_padded"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_padded_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_padded_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_padded_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_padded_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_padded_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_padded_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_padded_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_padded_4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_padded_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_padded_5"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_padded_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_padded_6"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_padded_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_padded_7"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_padded_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_padded_8"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_padded_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_padded_9"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_padded_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_padded_10"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_padded_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_padded_11"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_padded_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_padded_12"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_padded_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_padded_13"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_padded_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_padded_14"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="input_padded_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_padded_15"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_23_2_VITIS_LOOP_24_3_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="y_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="x_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="input_0_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="input_padded_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="5" slack="0"/>
<pin id="129" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_padded_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="input_padded_1_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_padded_1_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="input_padded_2_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="5" slack="0"/>
<pin id="143" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_padded_2_addr/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="input_padded_3_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_padded_3_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="input_padded_4_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_padded_4_addr/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="input_padded_5_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_padded_5_addr/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="input_padded_6_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="5" slack="0"/>
<pin id="171" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_padded_6_addr/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="input_padded_7_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_padded_7_addr/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="input_padded_8_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_padded_8_addr/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="input_padded_9_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="5" slack="0"/>
<pin id="192" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_padded_9_addr/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="input_padded_10_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_padded_10_addr/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="input_padded_11_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="5" slack="0"/>
<pin id="206" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_padded_11_addr/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="input_padded_12_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="5" slack="0"/>
<pin id="213" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_padded_12_addr/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="input_padded_13_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_padded_13_addr/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="input_padded_14_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_padded_14_addr/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="input_padded_15_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_padded_15_addr/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln25_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln25_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln25_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln25_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln25_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln25_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln25_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln25_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln25_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln25_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln25_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln25_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln25_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln25_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln25_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln25_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln0_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="9" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln0_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="5" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln0_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="indvar_flatten_load_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="0"/>
<pin id="366" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln23_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="9" slack="0"/>
<pin id="369" dir="0" index="1" bw="9" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln23_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="y_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="x_load_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="0"/>
<pin id="384" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="indvars_iv_next112_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next112/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln24_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="0" index="1" bw="5" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="select_ln23_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="5" slack="0"/>
<pin id="400" dir="0" index="2" bw="5" slack="0"/>
<pin id="401" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="trunc_ln23_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="0"/>
<pin id="407" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln23_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="5" slack="0"/>
<pin id="412" dir="0" index="2" bw="5" slack="0"/>
<pin id="413" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_1/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln23_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="trunc_ln23_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="0"/>
<pin id="423" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_1/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_s_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="4" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln25_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="0" index="1" bw="5" slack="0"/>
<pin id="436" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln25_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="0"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln25_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln24_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="9" slack="0"/>
<pin id="452" dir="0" index="1" bw="9" slack="0"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln24_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="0" index="1" bw="5" slack="0"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="store_ln24_store_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="0"/>
<pin id="462" dir="0" index="1" bw="5" slack="0"/>
<pin id="463" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln25_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="1"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="484" class="1005" name="y_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="491" class="1005" name="x_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="5" slack="0"/>
<pin id="493" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="498" class="1005" name="indvar_flatten_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="9" slack="0"/>
<pin id="500" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="508" class="1005" name="trunc_ln23_1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="1"/>
<pin id="510" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln23_1 "/>
</bind>
</comp>

<comp id="512" class="1005" name="input_0_addr_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="1"/>
<pin id="514" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="517" class="1005" name="add_ln25_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="1"/>
<pin id="519" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="60" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="60" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="60" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="60" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="60" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="60" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="60" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="60" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="60" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="60" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="60" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="60" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="60" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="60" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="32" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="60" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="119" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="223" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="249"><net_src comp="119" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="216" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="256"><net_src comp="119" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="209" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="263"><net_src comp="119" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="264"><net_src comp="202" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="270"><net_src comp="119" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="271"><net_src comp="195" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="277"><net_src comp="119" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="278"><net_src comp="188" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="284"><net_src comp="119" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="181" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="291"><net_src comp="119" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="174" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="298"><net_src comp="119" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="299"><net_src comp="167" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="305"><net_src comp="119" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="306"><net_src comp="160" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="312"><net_src comp="119" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="313"><net_src comp="153" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="319"><net_src comp="119" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="146" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="326"><net_src comp="119" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="139" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="333"><net_src comp="119" pin="3"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="132" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="340"><net_src comp="119" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="341"><net_src comp="125" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="347"><net_src comp="119" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="348"><net_src comp="230" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="38" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="38" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="371"><net_src comp="364" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="48" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="364" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="50" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="389"><net_src comp="382" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="52" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="379" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="54" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="38" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="379" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="397" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="391" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="385" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="382" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="420"><net_src comp="409" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="409" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="56" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="405" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="58" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="425" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="417" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="448"><net_src comp="397" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="52" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="373" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="409" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="444" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="465" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="472"><net_src comp="465" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="473"><net_src comp="465" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="474"><net_src comp="465" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="475"><net_src comp="465" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="476"><net_src comp="465" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="477"><net_src comp="465" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="478"><net_src comp="465" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="479"><net_src comp="465" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="480"><net_src comp="465" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="481"><net_src comp="465" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="482"><net_src comp="465" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="483"><net_src comp="465" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="487"><net_src comp="100" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="490"><net_src comp="484" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="494"><net_src comp="104" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="497"><net_src comp="491" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="501"><net_src comp="108" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="504"><net_src comp="498" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="511"><net_src comp="421" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="112" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="520"><net_src comp="444" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="465" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_0 | {}
	Port: input_padded | {2 }
	Port: input_padded_1 | {2 }
	Port: input_padded_2 | {2 }
	Port: input_padded_3 | {2 }
	Port: input_padded_4 | {2 }
	Port: input_padded_5 | {2 }
	Port: input_padded_6 | {2 }
	Port: input_padded_7 | {2 }
	Port: input_padded_8 | {2 }
	Port: input_padded_9 | {2 }
	Port: input_padded_10 | {2 }
	Port: input_padded_11 | {2 }
	Port: input_padded_12 | {2 }
	Port: input_padded_13 | {2 }
	Port: input_padded_14 | {2 }
	Port: input_padded_15 | {2 }
 - Input state : 
	Port: bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 : input_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln23 : 2
		add_ln23 : 2
		br_ln23 : 3
		y_load : 1
		x_load : 1
		indvars_iv_next112 : 2
		icmp_ln24 : 2
		select_ln23 : 3
		trunc_ln23 : 4
		select_ln23_1 : 3
		zext_ln23 : 4
		trunc_ln23_1 : 4
		tmp_s : 5
		add_ln25_1 : 6
		zext_ln25_1 : 7
		input_0_addr : 8
		input_0_load : 9
		add_ln25 : 4
		switch_ln25 : 5
		store_ln24 : 3
		store_ln24 : 4
		store_ln24 : 5
	State 2
		input_padded_addr : 1
		input_padded_1_addr : 1
		input_padded_2_addr : 1
		input_padded_3_addr : 1
		input_padded_4_addr : 1
		input_padded_5_addr : 1
		input_padded_6_addr : 1
		input_padded_7_addr : 1
		input_padded_8_addr : 1
		input_padded_9_addr : 1
		input_padded_10_addr : 1
		input_padded_11_addr : 1
		input_padded_12_addr : 1
		input_padded_13_addr : 1
		input_padded_14_addr : 1
		input_padded_15_addr : 1
		store_ln25 : 2
		store_ln25 : 2
		store_ln25 : 2
		store_ln25 : 2
		store_ln25 : 2
		store_ln25 : 2
		store_ln25 : 2
		store_ln25 : 2
		store_ln25 : 2
		store_ln25 : 2
		store_ln25 : 2
		store_ln25 : 2
		store_ln25 : 2
		store_ln25 : 2
		store_ln25 : 2
		store_ln25 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln23_fu_373      |    0    |    16   |
|    add   | indvars_iv_next112_fu_385 |    0    |    12   |
|          |     add_ln25_1_fu_433     |    0    |    15   |
|          |      add_ln25_fu_444      |    0    |    12   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln23_fu_367     |    0    |    11   |
|          |      icmp_ln24_fu_391     |    0    |    9    |
|----------|---------------------------|---------|---------|
|  select  |     select_ln23_fu_397    |    0    |    5    |
|          |    select_ln23_1_fu_409   |    0    |    5    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln23_fu_405     |    0    |    0    |
|          |    trunc_ln23_1_fu_421    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      zext_ln23_fu_417     |    0    |    0    |
|   zext   |     zext_ln25_1_fu_439    |    0    |    0    |
|          |      zext_ln25_fu_465     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_425       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    85   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln25_reg_517   |    5   |
|indvar_flatten_reg_498|    9   |
| input_0_addr_reg_512 |    8   |
| trunc_ln23_1_reg_508 |    4   |
|       x_reg_491      |    5   |
|       y_reg_484      |    5   |
+----------------------+--------+
|         Total        |   36   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||  0.387  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   85   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   36   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   36   |   94   |
+-----------+--------+--------+--------+
