Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Nov 18 02:20:14 2023
| Host         : 8d920e292c80 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file game_top_timing_summary_routed.rpt -pb game_top_timing_summary_routed.pb -rpx game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (345)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (802)
5. checking no_input_delay (10)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (345)
--------------------------
 There are 345 register/latch pins with no clock driven by root clock pin: logclk_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (802)
--------------------------------------------------
 There are 802 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.227        0.000                      0                  128        0.200        0.000                      0                  128        1.790        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.992}        11.983          83.448          
  clk_out2_clk_wiz_0  {0.000 105.785}      211.570         4.727           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        7.227        0.000                      0                   94        0.200        0.000                      0                   94        5.492        0.000                       0                    44  
  clk_out2_clk_wiz_0      207.735        0.000                      0                   34        0.280        0.000                      0                   34        1.790        0.000                       0                    19  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.227ns  (required time - arrival time)
  Source:                 vga/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.857ns (22.588%)  route 2.937ns (77.412%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 10.477 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.634    -0.906    vga/CLK
    SLICE_X33Y84         FDRE                                         r  vga/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  vga/vcount_reg[3]/Q
                         net (fo=13, routed)          1.024     0.574    vga/vcount_reg__0[3]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124     0.698 f  vga/pix_r_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.682     1.380    vga/pix_r_OBUF[3]_inst_i_17_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.124     1.504 r  vga/vcount[9]_i_4/O
                         net (fo=1, routed)           0.648     2.152    vga/vcount[9]_i_4_n_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I1_O)        0.153     2.305 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.583     2.888    vga/vcount[9]_i_1_n_0
    SLICE_X34Y85         FDRE                                         r  vga/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.514    10.477    vga/CLK
    SLICE_X34Y85         FDRE                                         r  vga/vcount_reg[4]/C
                         clock pessimism              0.559    11.037    
                         clock uncertainty           -0.195    10.842    
    SLICE_X34Y85         FDRE (Setup_fdre_C_R)       -0.727    10.115    vga/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         10.115    
                         arrival time                          -2.888    
  -------------------------------------------------------------------
                         slack                                  7.227    

Slack (MET) :             7.275ns  (required time - arrival time)
  Source:                 vga/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.857ns (22.884%)  route 2.888ns (77.116%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 10.476 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.634    -0.906    vga/CLK
    SLICE_X33Y84         FDRE                                         r  vga/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  vga/vcount_reg[3]/Q
                         net (fo=13, routed)          1.024     0.574    vga/vcount_reg__0[3]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124     0.698 f  vga/pix_r_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.682     1.380    vga/pix_r_OBUF[3]_inst_i_17_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.124     1.504 r  vga/vcount[9]_i_4/O
                         net (fo=1, routed)           0.648     2.152    vga/vcount[9]_i_4_n_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I1_O)        0.153     2.305 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.534     2.839    vga/vcount[9]_i_1_n_0
    SLICE_X34Y84         FDRE                                         r  vga/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.513    10.476    vga/CLK
    SLICE_X34Y84         FDRE                                         r  vga/vcount_reg[1]/C
                         clock pessimism              0.559    11.036    
                         clock uncertainty           -0.195    10.841    
    SLICE_X34Y84         FDRE (Setup_fdre_C_R)       -0.727    10.114    vga/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         10.114    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                  7.275    

Slack (MET) :             7.275ns  (required time - arrival time)
  Source:                 vga/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.857ns (22.884%)  route 2.888ns (77.116%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 10.476 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.634    -0.906    vga/CLK
    SLICE_X33Y84         FDRE                                         r  vga/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  vga/vcount_reg[3]/Q
                         net (fo=13, routed)          1.024     0.574    vga/vcount_reg__0[3]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124     0.698 f  vga/pix_r_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.682     1.380    vga/pix_r_OBUF[3]_inst_i_17_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.124     1.504 r  vga/vcount[9]_i_4/O
                         net (fo=1, routed)           0.648     2.152    vga/vcount[9]_i_4_n_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I1_O)        0.153     2.305 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.534     2.839    vga/vcount[9]_i_1_n_0
    SLICE_X34Y84         FDRE                                         r  vga/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.513    10.476    vga/CLK
    SLICE_X34Y84         FDRE                                         r  vga/vcount_reg[2]/C
                         clock pessimism              0.559    11.036    
                         clock uncertainty           -0.195    10.841    
    SLICE_X34Y84         FDRE (Setup_fdre_C_R)       -0.727    10.114    vga/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         10.114    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                  7.275    

Slack (MET) :             7.303ns  (required time - arrival time)
  Source:                 vga/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.857ns (22.393%)  route 2.970ns (77.607%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 10.477 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.636    -0.904    vga/CLK
    SLICE_X33Y85         FDRE                                         r  vga/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  vga/vcount_reg[0]/Q
                         net (fo=11, routed)          1.015     0.568    vga/vcount_reg[0]
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.124     0.692 f  vga/pix_r_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.682     1.373    vga/pix_r_OBUF[3]_inst_i_17_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.124     1.497 r  vga/vcount[9]_i_4/O
                         net (fo=1, routed)           0.648     2.146    vga/vcount[9]_i_4_n_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I1_O)        0.153     2.299 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.625     2.923    vga/vcount[9]_i_1_n_0
    SLICE_X33Y84         FDRE                                         r  vga/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.514    10.477    vga/CLK
    SLICE_X33Y84         FDRE                                         r  vga/vcount_reg[3]/C
                         clock pessimism              0.576    11.054    
                         clock uncertainty           -0.195    10.859    
    SLICE_X33Y84         FDRE (Setup_fdre_C_R)       -0.632    10.227    vga/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         10.227    
                         arrival time                          -2.923    
  -------------------------------------------------------------------
                         slack                                  7.303    

Slack (MET) :             7.303ns  (required time - arrival time)
  Source:                 vga/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.857ns (22.393%)  route 2.970ns (77.607%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 10.477 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.636    -0.904    vga/CLK
    SLICE_X33Y85         FDRE                                         r  vga/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  vga/vcount_reg[0]/Q
                         net (fo=11, routed)          1.015     0.568    vga/vcount_reg[0]
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.124     0.692 f  vga/pix_r_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.682     1.373    vga/pix_r_OBUF[3]_inst_i_17_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.124     1.497 r  vga/vcount[9]_i_4/O
                         net (fo=1, routed)           0.648     2.146    vga/vcount[9]_i_4_n_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I1_O)        0.153     2.299 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.625     2.923    vga/vcount[9]_i_1_n_0
    SLICE_X33Y84         FDRE                                         r  vga/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.514    10.477    vga/CLK
    SLICE_X33Y84         FDRE                                         r  vga/vcount_reg[5]/C
                         clock pessimism              0.576    11.054    
                         clock uncertainty           -0.195    10.859    
    SLICE_X33Y84         FDRE (Setup_fdre_C_R)       -0.632    10.227    vga/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         10.227    
                         arrival time                          -2.923    
  -------------------------------------------------------------------
                         slack                                  7.303    

Slack (MET) :             7.303ns  (required time - arrival time)
  Source:                 vga/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.857ns (22.393%)  route 2.970ns (77.607%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 10.477 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.636    -0.904    vga/CLK
    SLICE_X33Y85         FDRE                                         r  vga/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  vga/vcount_reg[0]/Q
                         net (fo=11, routed)          1.015     0.568    vga/vcount_reg[0]
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.124     0.692 f  vga/pix_r_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.682     1.373    vga/pix_r_OBUF[3]_inst_i_17_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.124     1.497 r  vga/vcount[9]_i_4/O
                         net (fo=1, routed)           0.648     2.146    vga/vcount[9]_i_4_n_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I1_O)        0.153     2.299 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.625     2.923    vga/vcount[9]_i_1_n_0
    SLICE_X33Y84         FDRE                                         r  vga/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.514    10.477    vga/CLK
    SLICE_X33Y84         FDRE                                         r  vga/vcount_reg[6]/C
                         clock pessimism              0.576    11.054    
                         clock uncertainty           -0.195    10.859    
    SLICE_X33Y84         FDRE (Setup_fdre_C_R)       -0.632    10.227    vga/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         10.227    
                         arrival time                          -2.923    
  -------------------------------------------------------------------
                         slack                                  7.303    

Slack (MET) :             7.303ns  (required time - arrival time)
  Source:                 vga/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.857ns (22.393%)  route 2.970ns (77.607%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 10.477 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.636    -0.904    vga/CLK
    SLICE_X33Y85         FDRE                                         r  vga/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  vga/vcount_reg[0]/Q
                         net (fo=11, routed)          1.015     0.568    vga/vcount_reg[0]
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.124     0.692 f  vga/pix_r_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.682     1.373    vga/pix_r_OBUF[3]_inst_i_17_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.124     1.497 r  vga/vcount[9]_i_4/O
                         net (fo=1, routed)           0.648     2.146    vga/vcount[9]_i_4_n_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I1_O)        0.153     2.299 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.625     2.923    vga/vcount[9]_i_1_n_0
    SLICE_X33Y84         FDRE                                         r  vga/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.514    10.477    vga/CLK
    SLICE_X33Y84         FDRE                                         r  vga/vcount_reg[7]/C
                         clock pessimism              0.576    11.054    
                         clock uncertainty           -0.195    10.859    
    SLICE_X33Y84         FDRE (Setup_fdre_C_R)       -0.632    10.227    vga/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         10.227    
                         arrival time                          -2.923    
  -------------------------------------------------------------------
                         slack                                  7.303    

Slack (MET) :             7.305ns  (required time - arrival time)
  Source:                 vga/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.857ns (22.383%)  route 2.972ns (77.617%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 10.478 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.634    -0.906    vga/CLK
    SLICE_X33Y84         FDRE                                         r  vga/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  vga/vcount_reg[3]/Q
                         net (fo=13, routed)          1.024     0.574    vga/vcount_reg__0[3]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124     0.698 f  vga/pix_r_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.682     1.380    vga/pix_r_OBUF[3]_inst_i_17_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.124     1.504 r  vga/vcount[9]_i_4/O
                         net (fo=1, routed)           0.648     2.152    vga/vcount[9]_i_4_n_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I1_O)        0.153     2.305 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.618     2.923    vga/vcount[9]_i_1_n_0
    SLICE_X33Y85         FDRE                                         r  vga/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.515    10.478    vga/CLK
    SLICE_X33Y85         FDRE                                         r  vga/vcount_reg[0]/C
                         clock pessimism              0.576    11.055    
                         clock uncertainty           -0.195    10.860    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.632    10.228    vga/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         10.228    
                         arrival time                          -2.923    
  -------------------------------------------------------------------
                         slack                                  7.305    

Slack (MET) :             7.305ns  (required time - arrival time)
  Source:                 vga/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.857ns (22.383%)  route 2.972ns (77.617%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 10.478 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.634    -0.906    vga/CLK
    SLICE_X33Y84         FDRE                                         r  vga/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  vga/vcount_reg[3]/Q
                         net (fo=13, routed)          1.024     0.574    vga/vcount_reg__0[3]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124     0.698 f  vga/pix_r_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.682     1.380    vga/pix_r_OBUF[3]_inst_i_17_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.124     1.504 r  vga/vcount[9]_i_4/O
                         net (fo=1, routed)           0.648     2.152    vga/vcount[9]_i_4_n_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I1_O)        0.153     2.305 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.618     2.923    vga/vcount[9]_i_1_n_0
    SLICE_X33Y85         FDRE                                         r  vga/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.515    10.478    vga/CLK
    SLICE_X33Y85         FDRE                                         r  vga/vcount_reg[8]/C
                         clock pessimism              0.576    11.055    
                         clock uncertainty           -0.195    10.860    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.632    10.228    vga/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         10.228    
                         arrival time                          -2.923    
  -------------------------------------------------------------------
                         slack                                  7.305    

Slack (MET) :             7.305ns  (required time - arrival time)
  Source:                 vga/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.857ns (22.383%)  route 2.972ns (77.617%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 10.478 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.634    -0.906    vga/CLK
    SLICE_X33Y84         FDRE                                         r  vga/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  vga/vcount_reg[3]/Q
                         net (fo=13, routed)          1.024     0.574    vga/vcount_reg__0[3]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124     0.698 f  vga/pix_r_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.682     1.380    vga/pix_r_OBUF[3]_inst_i_17_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.124     1.504 r  vga/vcount[9]_i_4/O
                         net (fo=1, routed)           0.648     2.152    vga/vcount[9]_i_4_n_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I1_O)        0.153     2.305 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.618     2.923    vga/vcount[9]_i_1_n_0
    SLICE_X33Y85         FDRE                                         r  vga/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.515    10.478    vga/CLK
    SLICE_X33Y85         FDRE                                         r  vga/vcount_reg[9]/C
                         clock pessimism              0.576    11.055    
                         clock uncertainty           -0.195    10.860    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.632    10.228    vga/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         10.228    
                         arrival time                          -2.923    
  -------------------------------------------------------------------
                         slack                                  7.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vga/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.729%)  route 0.148ns (44.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.566    -0.598    vga/CLK
    SLICE_X31Y83         FDRE                                         r  vga/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga/hcount_reg[4]/Q
                         net (fo=14, routed)          0.148    -0.310    vga/hcount_reg[4]
    SLICE_X30Y83         LUT6 (Prop_lut6_I2_O)        0.045    -0.265 r  vga/curr_x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    vga/curr_x[8]_i_1_n_0
    SLICE_X30Y83         FDRE                                         r  vga/curr_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.835    -0.838    vga/CLK
    SLICE_X30Y83         FDRE                                         r  vga/curr_x_reg[8]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X30Y83         FDRE (Hold_fdre_C_D)         0.121    -0.464    vga/curr_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.287%)  route 0.166ns (46.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.567    -0.597    vga/CLK
    SLICE_X33Y84         FDRE                                         r  vga/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  vga/vcount_reg[6]/Q
                         net (fo=11, routed)          0.166    -0.291    vga/vcount_reg__0[6]
    SLICE_X33Y85         LUT5 (Prop_lut5_I3_O)        0.048    -0.243 r  vga/vcount[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.243    vga/p_0_in__0[9]
    SLICE_X33Y85         FDRE                                         r  vga/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.837    -0.836    vga/CLK
    SLICE_X33Y85         FDRE                                         r  vga/vcount_reg[9]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X33Y85         FDRE (Hold_fdre_C_D)         0.107    -0.475    vga/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.392%)  route 0.156ns (45.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.566    -0.598    vga/CLK
    SLICE_X32Y83         FDRE                                         r  vga/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga/hcount_reg[0]/Q
                         net (fo=10, routed)          0.156    -0.301    vga/hcount_reg[0]
    SLICE_X31Y83         LUT6 (Prop_lut6_I3_O)        0.045    -0.256 r  vga/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    vga/p_0_in[5]
    SLICE_X31Y83         FDRE                                         r  vga/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.835    -0.838    vga/CLK
    SLICE_X31Y83         FDRE                                         r  vga/hcount_reg[5]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X31Y83         FDRE (Hold_fdre_C_D)         0.092    -0.492    vga/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.415%)  route 0.155ns (42.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.566    -0.598    vga/CLK
    SLICE_X34Y84         FDRE                                         r  vga/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  vga/vcount_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.279    vga/vcount_reg__0[1]
    SLICE_X33Y84         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  vga/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    vga/vcount[5]_i_1_n_0
    SLICE_X33Y84         FDRE                                         r  vga/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.836    -0.837    vga/CLK
    SLICE_X33Y84         FDRE                                         r  vga/vcount_reg[5]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.092    -0.470    vga/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.889%)  route 0.166ns (47.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.567    -0.597    vga/CLK
    SLICE_X33Y84         FDRE                                         r  vga/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  vga/vcount_reg[6]/Q
                         net (fo=11, routed)          0.166    -0.291    vga/vcount_reg__0[6]
    SLICE_X33Y85         LUT4 (Prop_lut4_I2_O)        0.045    -0.246 r  vga/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    vga/p_0_in__0[8]
    SLICE_X33Y85         FDRE                                         r  vga/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.837    -0.836    vga/CLK
    SLICE_X33Y85         FDRE                                         r  vga/vcount_reg[8]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X33Y85         FDRE (Hold_fdre_C_D)         0.091    -0.491    vga/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.212ns (52.936%)  route 0.188ns (47.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.566    -0.598    vga/CLK
    SLICE_X34Y84         FDRE                                         r  vga/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  vga/vcount_reg[1]/Q
                         net (fo=16, routed)          0.188    -0.246    vga/vcount_reg__0[1]
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.048    -0.198 r  vga/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    vga/p_0_in__0[4]
    SLICE_X34Y85         FDRE                                         r  vga/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.836    -0.837    vga/CLK
    SLICE_X34Y85         FDRE                                         r  vga/vcount_reg[4]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X34Y85         FDRE (Hold_fdre_C_D)         0.133    -0.450    vga/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.855%)  route 0.173ns (48.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.566    -0.598    vga/CLK
    SLICE_X31Y83         FDRE                                         r  vga/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga/hcount_reg[5]/Q
                         net (fo=12, routed)          0.173    -0.285    vga/hcount_reg[5]
    SLICE_X31Y82         LUT6 (Prop_lut6_I2_O)        0.045    -0.240 r  vga/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    vga/hcount[8]_i_1_n_0
    SLICE_X31Y82         FDRE                                         r  vga/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -0.839    vga/CLK
    SLICE_X31Y82         FDRE                                         r  vga/hcount_reg[8]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X31Y82         FDRE (Hold_fdre_C_D)         0.091    -0.494    vga/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.090%)  route 0.220ns (60.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.567    -0.597    vga/CLK
    SLICE_X33Y85         FDRE                                         r  vga/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  vga/vcount_reg[0]/Q
                         net (fo=11, routed)          0.220    -0.237    vga/vcount_reg[0]
    SLICE_X35Y86         FDRE                                         r  vga/curr_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.836    -0.837    vga/CLK
    SLICE_X35Y86         FDRE                                         r  vga/curr_y_reg[0]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X35Y86         FDRE (Hold_fdre_C_D)         0.070    -0.492    vga/curr_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.471%)  route 0.206ns (52.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.566    -0.598    vga/CLK
    SLICE_X31Y83         FDRE                                         r  vga/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga/hcount_reg[5]/Q
                         net (fo=12, routed)          0.206    -0.251    vga/hcount_reg[5]
    SLICE_X30Y83         LUT4 (Prop_lut4_I2_O)        0.045    -0.206 r  vga/curr_x[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    vga/curr_x[6]_i_1_n_0
    SLICE_X30Y83         FDRE                                         r  vga/curr_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.835    -0.838    vga/CLK
    SLICE_X30Y83         FDRE                                         r  vga/curr_x_reg[6]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X30Y83         FDRE (Hold_fdre_C_D)         0.121    -0.464    vga/curr_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.705%)  route 0.188ns (47.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.566    -0.598    vga/CLK
    SLICE_X34Y85         FDRE                                         r  vga/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  vga/vcount_reg[4]/Q
                         net (fo=11, routed)          0.188    -0.247    vga/vcount_reg__0[4]
    SLICE_X33Y84         LUT6 (Prop_lut6_I3_O)        0.045    -0.202 r  vga/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    vga/vcount[7]_i_1_n_0
    SLICE_X33Y84         FDRE                                         r  vga/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.836    -0.837    vga/CLK
    SLICE_X33Y84         FDRE                                         r  vga/vcount_reg[7]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.092    -0.470    vga/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.992 }
Period(ns):         11.983
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         11.983      9.828      BUFGCTRL_X0Y16   clock_wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         11.983      10.734     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X32Y84     vga/curr_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X32Y84     vga/curr_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X29Y83     vga/curr_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X29Y83     vga/curr_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X29Y83     vga/curr_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X29Y83     vga/curr_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X30Y83     vga/curr_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X30Y83     vga/curr_x_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.983      201.377    MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X32Y82     vga/hcount_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X32Y82     vga/hcount_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X31Y82     vga/hcount_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X32Y84     vga/curr_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X32Y84     vga/curr_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X32Y84     vga/curr_x_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X32Y84     vga/curr_x_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X29Y83     vga/curr_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X29Y83     vga/curr_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X29Y83     vga/curr_x_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X29Y83     vga/curr_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X29Y83     vga/curr_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X29Y83     vga/curr_x_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X29Y83     vga/curr_x_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X30Y83     vga/curr_x_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X30Y83     vga/curr_x_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X30Y83     vga/curr_x_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X30Y83     vga/curr_x_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X32Y86     vga/curr_y_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X32Y86     vga/curr_y_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      207.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.790ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             207.735ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.828ns (27.117%)  route 2.225ns (72.883%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 210.054 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.624    -0.916    prelogclk
    SLICE_X52Y92         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.812     0.352    logclk_reg__0[3]
    SLICE_X53Y93         LUT4 (Prop_lut4_I2_O)        0.124     0.476 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.402     0.879    logclk[0]_i_5_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I2_O)        0.124     1.003 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.264     1.267    logclk[0]_i_3_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.391 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.747     2.138    logclk[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  logclk_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.504   210.054    prelogclk
    SLICE_X52Y96         FDRE                                         r  logclk_reg[16]/C
                         clock pessimism              0.576   210.631    
                         clock uncertainty           -0.329   210.302    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429   209.873    logclk_reg[16]
  -------------------------------------------------------------------
                         required time                        209.873    
                         arrival time                          -2.138    
  -------------------------------------------------------------------
                         slack                                207.735    

Slack (MET) :             207.827ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.828ns (27.958%)  route 2.134ns (72.042%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 210.054 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.624    -0.916    prelogclk
    SLICE_X52Y92         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.812     0.352    logclk_reg__0[3]
    SLICE_X53Y93         LUT4 (Prop_lut4_I2_O)        0.124     0.476 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.402     0.879    logclk[0]_i_5_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I2_O)        0.124     1.003 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.264     1.267    logclk[0]_i_3_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.391 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.655     2.046    logclk[0]_i_1_n_0
    SLICE_X52Y94         FDRE                                         r  logclk_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.504   210.054    prelogclk
    SLICE_X52Y94         FDRE                                         r  logclk_reg[10]/C
                         clock pessimism              0.576   210.631    
                         clock uncertainty           -0.329   210.302    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.429   209.873    logclk_reg[10]
  -------------------------------------------------------------------
                         required time                        209.873    
                         arrival time                          -2.046    
  -------------------------------------------------------------------
                         slack                                207.827    

Slack (MET) :             207.827ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.828ns (27.958%)  route 2.134ns (72.042%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 210.054 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.624    -0.916    prelogclk
    SLICE_X52Y92         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.812     0.352    logclk_reg__0[3]
    SLICE_X53Y93         LUT4 (Prop_lut4_I2_O)        0.124     0.476 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.402     0.879    logclk[0]_i_5_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I2_O)        0.124     1.003 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.264     1.267    logclk[0]_i_3_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.391 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.655     2.046    logclk[0]_i_1_n_0
    SLICE_X52Y94         FDRE                                         r  logclk_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.504   210.054    prelogclk
    SLICE_X52Y94         FDRE                                         r  logclk_reg[11]/C
                         clock pessimism              0.576   210.631    
                         clock uncertainty           -0.329   210.302    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.429   209.873    logclk_reg[11]
  -------------------------------------------------------------------
                         required time                        209.873    
                         arrival time                          -2.046    
  -------------------------------------------------------------------
                         slack                                207.827    

Slack (MET) :             207.827ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.828ns (27.958%)  route 2.134ns (72.042%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 210.054 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.624    -0.916    prelogclk
    SLICE_X52Y92         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.812     0.352    logclk_reg__0[3]
    SLICE_X53Y93         LUT4 (Prop_lut4_I2_O)        0.124     0.476 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.402     0.879    logclk[0]_i_5_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I2_O)        0.124     1.003 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.264     1.267    logclk[0]_i_3_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.391 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.655     2.046    logclk[0]_i_1_n_0
    SLICE_X52Y94         FDRE                                         r  logclk_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.504   210.054    prelogclk
    SLICE_X52Y94         FDRE                                         r  logclk_reg[8]/C
                         clock pessimism              0.576   210.631    
                         clock uncertainty           -0.329   210.302    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.429   209.873    logclk_reg[8]
  -------------------------------------------------------------------
                         required time                        209.873    
                         arrival time                          -2.046    
  -------------------------------------------------------------------
                         slack                                207.827    

Slack (MET) :             207.827ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.828ns (27.958%)  route 2.134ns (72.042%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 210.054 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.624    -0.916    prelogclk
    SLICE_X52Y92         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.812     0.352    logclk_reg__0[3]
    SLICE_X53Y93         LUT4 (Prop_lut4_I2_O)        0.124     0.476 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.402     0.879    logclk[0]_i_5_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I2_O)        0.124     1.003 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.264     1.267    logclk[0]_i_3_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.391 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.655     2.046    logclk[0]_i_1_n_0
    SLICE_X52Y94         FDRE                                         r  logclk_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.504   210.054    prelogclk
    SLICE_X52Y94         FDRE                                         r  logclk_reg[9]/C
                         clock pessimism              0.576   210.631    
                         clock uncertainty           -0.329   210.302    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.429   209.873    logclk_reg[9]
  -------------------------------------------------------------------
                         required time                        209.873    
                         arrival time                          -2.046    
  -------------------------------------------------------------------
                         slack                                207.827    

Slack (MET) :             207.864ns  (required time - arrival time)
  Source:                 logclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.923ns (26.834%)  route 2.517ns (73.166%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 210.054 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.625    -0.915    prelogclk
    SLICE_X52Y96         FDRE                                         r  logclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  logclk_reg[16]/Q
                         net (fo=2, routed)           0.735     0.276    logclk_reg[16]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.372 r  logclk_reg_BUFG[16]_inst/O
                         net (fo=346, routed)         1.782     2.154    logclk_reg_BUFG[16]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     2.525 r  logclk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.525    logclk_reg[16]_i_1_n_7
    SLICE_X52Y96         FDRE                                         r  logclk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.504   210.054    prelogclk
    SLICE_X52Y96         FDRE                                         r  logclk_reg[16]/C
                         clock pessimism              0.601   210.656    
                         clock uncertainty           -0.329   210.327    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.062   210.389    logclk_reg[16]
  -------------------------------------------------------------------
                         required time                        210.389    
                         arrival time                          -2.525    
  -------------------------------------------------------------------
                         slack                                207.864    

Slack (MET) :             207.978ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.828ns (29.461%)  route 1.982ns (70.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 210.054 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.624    -0.916    prelogclk
    SLICE_X52Y92         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.812     0.352    logclk_reg__0[3]
    SLICE_X53Y93         LUT4 (Prop_lut4_I2_O)        0.124     0.476 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.402     0.879    logclk[0]_i_5_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I2_O)        0.124     1.003 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.264     1.267    logclk[0]_i_3_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.391 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.504     1.895    logclk[0]_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  logclk_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.504   210.054    prelogclk
    SLICE_X52Y95         FDRE                                         r  logclk_reg[12]/C
                         clock pessimism              0.576   210.631    
                         clock uncertainty           -0.329   210.302    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.429   209.873    logclk_reg[12]
  -------------------------------------------------------------------
                         required time                        209.873    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                207.978    

Slack (MET) :             207.978ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.828ns (29.461%)  route 1.982ns (70.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 210.054 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.624    -0.916    prelogclk
    SLICE_X52Y92         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.812     0.352    logclk_reg__0[3]
    SLICE_X53Y93         LUT4 (Prop_lut4_I2_O)        0.124     0.476 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.402     0.879    logclk[0]_i_5_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I2_O)        0.124     1.003 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.264     1.267    logclk[0]_i_3_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.391 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.504     1.895    logclk[0]_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  logclk_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.504   210.054    prelogclk
    SLICE_X52Y95         FDRE                                         r  logclk_reg[13]/C
                         clock pessimism              0.576   210.631    
                         clock uncertainty           -0.329   210.302    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.429   209.873    logclk_reg[13]
  -------------------------------------------------------------------
                         required time                        209.873    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                207.978    

Slack (MET) :             207.978ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.828ns (29.461%)  route 1.982ns (70.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 210.054 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.624    -0.916    prelogclk
    SLICE_X52Y92         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.812     0.352    logclk_reg__0[3]
    SLICE_X53Y93         LUT4 (Prop_lut4_I2_O)        0.124     0.476 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.402     0.879    logclk[0]_i_5_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I2_O)        0.124     1.003 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.264     1.267    logclk[0]_i_3_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.391 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.504     1.895    logclk[0]_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  logclk_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.504   210.054    prelogclk
    SLICE_X52Y95         FDRE                                         r  logclk_reg[14]/C
                         clock pessimism              0.576   210.631    
                         clock uncertainty           -0.329   210.302    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.429   209.873    logclk_reg[14]
  -------------------------------------------------------------------
                         required time                        209.873    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                207.978    

Slack (MET) :             207.978ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.828ns (29.461%)  route 1.982ns (70.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 210.054 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.624    -0.916    prelogclk
    SLICE_X52Y92         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.812     0.352    logclk_reg__0[3]
    SLICE_X53Y93         LUT4 (Prop_lut4_I2_O)        0.124     0.476 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.402     0.879    logclk[0]_i_5_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I2_O)        0.124     1.003 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.264     1.267    logclk[0]_i_3_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.391 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.504     1.895    logclk[0]_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  logclk_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.504   210.054    prelogclk
    SLICE_X52Y95         FDRE                                         r  logclk_reg[15]/C
                         clock pessimism              0.576   210.631    
                         clock uncertainty           -0.329   210.302    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.429   209.873    logclk_reg[15]
  -------------------------------------------------------------------
                         required time                        209.873    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                207.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 logclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564    -0.600    prelogclk
    SLICE_X52Y93         FDRE                                         r  logclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  logclk_reg[6]/Q
                         net (fo=2, routed)           0.133    -0.327    logclk_reg__0[6]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.216 r  logclk_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.216    logclk_reg[4]_i_1_n_5
    SLICE_X52Y93         FDRE                                         r  logclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.834    -0.839    prelogclk
    SLICE_X52Y93         FDRE                                         r  logclk_reg[6]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.105    -0.495    logclk_reg[6]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 logclk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564    -0.600    prelogclk
    SLICE_X52Y94         FDRE                                         r  logclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  logclk_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.326    logclk_reg__0[10]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.215 r  logclk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.215    logclk_reg[8]_i_1_n_5
    SLICE_X52Y94         FDRE                                         r  logclk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.834    -0.839    prelogclk
    SLICE_X52Y94         FDRE                                         r  logclk_reg[10]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105    -0.495    logclk_reg[10]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 logclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564    -0.600    prelogclk
    SLICE_X52Y95         FDRE                                         r  logclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  logclk_reg[14]/Q
                         net (fo=2, routed)           0.134    -0.326    logclk_reg__0[14]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.215 r  logclk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.215    logclk_reg[12]_i_1_n_5
    SLICE_X52Y95         FDRE                                         r  logclk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.834    -0.839    prelogclk
    SLICE_X52Y95         FDRE                                         r  logclk_reg[14]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105    -0.495    logclk_reg[14]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 logclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564    -0.600    prelogclk
    SLICE_X52Y93         FDRE                                         r  logclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  logclk_reg[6]/Q
                         net (fo=2, routed)           0.133    -0.327    logclk_reg__0[6]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.183 r  logclk_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.183    logclk_reg[4]_i_1_n_4
    SLICE_X52Y93         FDRE                                         r  logclk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.834    -0.839    prelogclk
    SLICE_X52Y93         FDRE                                         r  logclk_reg[7]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.105    -0.495    logclk_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 logclk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564    -0.600    prelogclk
    SLICE_X52Y94         FDRE                                         r  logclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  logclk_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.326    logclk_reg__0[10]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.182 r  logclk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    logclk_reg[8]_i_1_n_4
    SLICE_X52Y94         FDRE                                         r  logclk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.834    -0.839    prelogclk
    SLICE_X52Y94         FDRE                                         r  logclk_reg[11]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105    -0.495    logclk_reg[11]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 logclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564    -0.600    prelogclk
    SLICE_X52Y95         FDRE                                         r  logclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  logclk_reg[14]/Q
                         net (fo=2, routed)           0.134    -0.326    logclk_reg__0[14]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.182 r  logclk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    logclk_reg[12]_i_1_n_4
    SLICE_X52Y95         FDRE                                         r  logclk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.834    -0.839    prelogclk
    SLICE_X52Y95         FDRE                                         r  logclk_reg[15]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105    -0.495    logclk_reg[15]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 logclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563    -0.601    prelogclk
    SLICE_X52Y92         FDRE                                         r  logclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  logclk_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.288    logclk_reg_n_0_[0]
    SLICE_X52Y92         LUT1 (Prop_lut1_I0_O)        0.045    -0.243 r  logclk[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.243    logclk[0]_i_4_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.173 r  logclk_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.173    logclk_reg[0]_i_2_n_7
    SLICE_X52Y92         FDRE                                         r  logclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.833    -0.840    prelogclk
    SLICE_X52Y92         FDRE                                         r  logclk_reg[0]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.105    -0.496    logclk_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 logclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563    -0.601    prelogclk
    SLICE_X52Y92         FDRE                                         r  logclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  logclk_reg[1]/Q
                         net (fo=1, routed)           0.180    -0.280    logclk_reg_n_0_[1]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.170 r  logclk_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.170    logclk_reg[0]_i_2_n_6
    SLICE_X52Y92         FDRE                                         r  logclk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.833    -0.840    prelogclk
    SLICE_X52Y92         FDRE                                         r  logclk_reg[1]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.105    -0.496    logclk_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 logclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564    -0.600    prelogclk
    SLICE_X52Y93         FDRE                                         r  logclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  logclk_reg[5]/Q
                         net (fo=2, routed)           0.191    -0.268    logclk_reg__0[5]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.158 r  logclk_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.158    logclk_reg[4]_i_1_n_6
    SLICE_X52Y93         FDRE                                         r  logclk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.834    -0.839    prelogclk
    SLICE_X52Y93         FDRE                                         r  logclk_reg[5]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.105    -0.495    logclk_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 logclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564    -0.600    prelogclk
    SLICE_X52Y94         FDRE                                         r  logclk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  logclk_reg[9]/Q
                         net (fo=2, routed)           0.191    -0.268    logclk_reg__0[9]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.158 r  logclk_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.158    logclk_reg[8]_i_1_n_6
    SLICE_X52Y94         FDRE                                         r  logclk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.834    -0.839    prelogclk
    SLICE_X52Y94         FDRE                                         r  logclk_reg[9]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105    -0.495    logclk_reg[9]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 105.785 }
Period(ns):         211.570
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         211.570     209.415    BUFGCTRL_X0Y17   clock_wizard/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         211.570     210.321    MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X52Y93     logclk_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X52Y93     logclk_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X52Y93     logclk_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X52Y94     logclk_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X52Y94     logclk_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X52Y92     logclk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X52Y94     logclk_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X52Y94     logclk_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       211.570     1.790      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y92     logclk_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y92     logclk_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y92     logclk_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y92     logclk_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y93     logclk_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y93     logclk_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y93     logclk_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y94     logclk_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y94     logclk_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y92     logclk_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y92     logclk_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y92     logclk_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y92     logclk_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y92     logclk_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y93     logclk_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y93     logclk_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y93     logclk_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y93     logclk_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y93     logclk_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X52Y93     logclk_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   clock_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT



