Block Name			X	Y		#Block ID
---------------------------
gray_stencil$d_reg__U10$reg0		8	5		#r2
gray_stencil$d_reg__U12$reg0		6	8		#r4
gray_stencil$d_reg__U13$reg0		6	9		#r5
gray_stencil$d_reg__U14$reg0		5	9		#r6
gray_stencil$d_reg__U16$reg0		5	6		#r8
gray_stencil$d_reg__U17$reg0		3	6		#r9
gray_stencil$d_reg__U18$reg0		2	6		#r10
gray_stencil$d_reg__U20$reg0		7	4		#r12
gray_stencil$d_reg__U21$reg0		7	2		#r13
gray_stencil$d_reg__U22$reg0		6	2		#r14
gray_stencil$d_reg__U4$reg0		14	6		#r16
gray_stencil$d_reg__U5$reg0		14	7		#r17
gray_stencil$d_reg__U6$reg0		13	8		#r18
gray_stencil$d_reg__U8$reg0		12	4		#r20
gray_stencil$d_reg__U9$reg0		8	4		#r21
gray_stencil$ub_gray_stencil_BANK_0_garnet		7	6		#m23
gray_stencil$ub_gray_stencil_BANK_1_garnet		11	5		#m25
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		3	3		#m30
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet		3	1		#m32
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet		7	3		#m34
io16_hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_0		1	0		#I35
io16_hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_0		3	0		#I36
io16_hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_0		5	0		#I37
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_0		0	0		#I38
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_0		2	0		#I39
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_0		4	0		#I40
io1_hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_valid		1	0		#i41
io1_hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_valid		3	0		#i42
io1_hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_valid		5	0		#i43
io1in_reset		0	0		#i44
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_749_802_803$binop		4	1		#p46
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_751_800_801$binop		8	1		#p47
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_753_799_800$binop		9	1		#p48
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_754_798_799$binop		9	3		#p49
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_755_797_798$binop		6	4		#p50
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_756_796_797$binop		1	4		#p51
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_758_795_796$binop		1	6		#p52
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_760_794_795$binop		2	6		#p53
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_761_793_794$binop		2	7		#p54
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_762_792_793$binop		4	7		#p55
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_763_791_792$binop		4	10		#p56
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_764_790_791$binop		2	10		#p57
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_766_789_790$binop		5	10		#p58
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_767_788_789$binop		5	9		#p59
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_768_787_788$binop		5	4		#p60
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_769_786_787$binop		5	3		#p61
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_770_785_786$binop		8	4		#p62
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_771_784_785$binop		8	5		#p63
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_772_783_784$binop		13	5		#p64
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_773_782_783$binop		12	6		#p65
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_774_781_782$binop		12	7		#p66
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_775_780_781$binop		13	7		#p67
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_776_779_780$binop		14	7		#p68
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_777_778_779$binop		14	6		#p69
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_blur_unnormalized_stencil_1_801_802$binop		5	1		#p70
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_10_750_762$binop		5	7		#p96
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_11_752_763$binop		4	9		#p97
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_12_759_764$binop		2	9		#p98
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_13_765_766$binop		5	11		#p99
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_14_759_767$binop		5	8		#p100
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_15_752_768$binop		5	5		#p101
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_16_750_769$binop		4	3		#p102
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_17_757_770$binop		8	3		#p103
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_18_759_771$binop		8	6		#p104
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_19_757_772$binop		13	4		#p105
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_1_748_749$binop		4	2		#p106
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_20_750_773$binop		12	5		#p107
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_21_748_774$binop		12	8		#p108
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_22_750_775$binop		13	6		#p109
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_23_752_776$binop		14	8		#p110
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_24_748_777$binop		14	5		#p111
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_25_750_778$binop		16	6		#p112
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_2_750_751$binop		6	1		#p113
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_3_752_753$binop		9	2		#p114
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_4_750_754$binop		8	2		#p115
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_5_748_755$binop		6	6		#p116
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_6_750_756$binop		1	5		#p117
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_7_757_758$binop		0	6		#p118
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_8_759_760$binop		2	5		#p119
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_9_757_761$binop		4	6		#p120
op_hcompute_gray_stencil$inner_compute$add_665_670_671$binop		10	5		#p121
op_hcompute_gray_stencil$inner_compute$add_667_669_670$binop		9	5		#p122
op_hcompute_gray_stencil$inner_compute$lshr_671_672_673$binop		10	6		#p127
op_hcompute_gray_stencil$inner_compute$mul_hw_input_global_wrapper_stencil_1_664_665$binop		10	3		#p128
op_hcompute_gray_stencil$inner_compute$mul_hw_input_global_wrapper_stencil_2_666_667$binop		9	4		#p129
op_hcompute_gray_stencil$inner_compute$mul_hw_input_global_wrapper_stencil_3_668_669$binop		6	5		#p130
op_hcompute_hw_output_stencil$inner_compute$mult_middle_1215_1216_1217$mult_1		2	3		#p131
op_hcompute_hw_output_stencil_1$inner_compute$mult_middle_1232_1233_1234$mult_1		2	1		#p132
op_hcompute_hw_output_stencil_1_port_controller_garnet		3	2		#m134
op_hcompute_hw_output_stencil_2$inner_compute$mult_middle_1249_1250_1251$mult_1		6	3		#p135
op_hcompute_hw_output_stencil_2_port_controller_garnet		7	1		#m137
op_hcompute_hw_output_stencil_port_controller_garnet		3	4		#m139
op_hcompute_ratio_stencil$inner_compute$add_1170n1_1171$binop		8	10		#p140
op_hcompute_ratio_stencil$inner_compute$lshr_blur_unnormalized_stencil_2_1176_1177$binop		5	2		#p148
op_hcompute_ratio_stencil$inner_compute$mul_1172_1185_1186$binop		10	4		#p149
op_hcompute_ratio_stencil$inner_compute$mul_1173_1174_1175$binop		6	7		#p150
op_hcompute_ratio_stencil$inner_compute$rom_div_lookupa0_ren_lutcnst		10	7		#p151
op_hcompute_ratio_stencil$inner_compute$rom_div_lookupa0_rom		11	7		#m152
op_hcompute_ratio_stencil$inner_compute$smax_1182_1183_1184$cgramax		12	4		#p153
op_hcompute_ratio_stencil$inner_compute$smin_1180_1181_1182$min_mux$mux		12	2		#p154
op_hcompute_ratio_stencil$inner_compute$smin_1180_1181_1182$scomp$compop		10	2		#p155
op_hcompute_ratio_stencil$inner_compute$sub_1175_1179_1180$binop		6	2		#p156
op_hcompute_ratio_stencil$inner_compute$umax_gray_stencil_26_1168_1169$cgramax		6	10		#p157
