{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744326726915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744326726928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 18:12:06 2025 " "Processing started: Thu Apr 10 18:12:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744326726928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326726928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mem_Synth -c Mem_Synth " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mem_Synth -c Mem_Synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326726928 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744326729296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744326729297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.sv" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326734341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326734341 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \"end\" mem_synth.v(81) " "Verilog HDL syntax error at mem_synth.v(81) near text: \"(\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 81 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744326734813 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "'0 mem_synth.v(82) " "Verilog HDL error at mem_synth.v(82): '0 is a SystemVerilog feature" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 82 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744326734815 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" mem_synth.v(84) " "Verilog HDL syntax error at mem_synth.v(84) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 84 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744326734815 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "'0 mem_synth.v(95) " "Verilog HDL error at mem_synth.v(95): '0 is a SystemVerilog feature" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 95 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744326734817 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "'0 mem_synth.v(111) " "Verilog HDL error at mem_synth.v(111): '0 is a SystemVerilog feature" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 111 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744326734817 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "'0 mem_synth.v(127) " "Verilog HDL error at mem_synth.v(127): '0 is a SystemVerilog feature" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 127 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744326734817 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Mem_Synth mem_synth.v(6) " "Ignored design unit \"Mem_Synth\" at mem_synth.v(6) due to previous errors" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1744326734818 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744326735489 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 10 18:12:15 2025 " "Processing ended: Thu Apr 10 18:12:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744326735489 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744326735489 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744326735489 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326735489 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326737052 ""}
