$date
	Wed Feb  8 19:29:35 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module luv_reader_test $end
$var wire 1 ! I $end
$var wire 1 " L $end
$var wire 1 # U $end
$var wire 1 $ V $end
$var reg 3 % bits [2:0] $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$scope module lr $end
$var wire 1 ! I $end
$var wire 1 " L $end
$var wire 1 # U $end
$var wire 1 $ V $end
$var wire 3 ( bits [2:0] $end
$var wire 1 ) clk $end
$var wire 1 * in000 $end
$var wire 1 + in001 $end
$var wire 1 , in110 $end
$var wire 1 - in111 $end
$var wire 1 . reset $end
$var wire 1 / sBlank $end
$var wire 1 0 sBlank2 $end
$var wire 1 1 sBlank2_next $end
$var wire 1 2 sBlank3 $end
$var wire 1 3 sBlank3_next $end
$var wire 1 4 sBlank4 $end
$var wire 1 5 sBlank4_next $end
$var wire 1 6 sBlank_next $end
$var wire 1 7 sGarbage $end
$var wire 1 8 sGarbage2 $end
$var wire 1 9 sGarbage2_next $end
$var wire 1 : sGarbage3 $end
$var wire 1 ; sGarbage3_next $end
$var wire 1 < sGarbage4 $end
$var wire 1 = sGarbage4_next $end
$var wire 1 > sGarbage_next $end
$var wire 1 ? sI $end
$var wire 1 @ sI_end $end
$var wire 1 A sI_end_next $end
$var wire 1 B sI_next $end
$var wire 1 C sL1 $end
$var wire 1 D sL1_next $end
$var wire 1 E sL2 $end
$var wire 1 F sL2_next $end
$var wire 1 G sL_end $end
$var wire 1 H sL_end_next $end
$var wire 1 I sU1 $end
$var wire 1 J sU1_next $end
$var wire 1 K sU2 $end
$var wire 1 L sU2_next $end
$var wire 1 M sU3 $end
$var wire 1 N sU3_next $end
$var wire 1 O sU_end $end
$var wire 1 P sU_end_next $end
$var wire 1 Q sV1 $end
$var wire 1 R sV1_next $end
$var wire 1 S sV2 $end
$var wire 1 T sV2_next $end
$var wire 1 U sV3 $end
$var wire 1 V sV3_next $end
$var wire 1 W sV_end $end
$var wire 1 X sV_end_next $end
$scope module fsGarbage $end
$var wire 1 ) clk $end
$var wire 1 > d $end
$var wire 1 Y enable $end
$var wire 1 Z reset $end
$var reg 1 [ q $end
$upscope $end
$scope module fsBlank $end
$var wire 1 ) clk $end
$var wire 1 6 d $end
$var wire 1 \ enable $end
$var wire 1 ] reset $end
$var reg 1 ^ q $end
$upscope $end
$scope module fsI $end
$var wire 1 ) clk $end
$var wire 1 B d $end
$var wire 1 _ enable $end
$var wire 1 ` reset $end
$var reg 1 a q $end
$upscope $end
$scope module fsI_end $end
$var wire 1 ) clk $end
$var wire 1 A d $end
$var wire 1 b enable $end
$var wire 1 c reset $end
$var reg 1 d q $end
$upscope $end
$scope module fsGarbage2 $end
$var wire 1 ) clk $end
$var wire 1 9 d $end
$var wire 1 e enable $end
$var wire 1 f reset $end
$var reg 1 g q $end
$upscope $end
$scope module fsBlank2 $end
$var wire 1 ) clk $end
$var wire 1 1 d $end
$var wire 1 h enable $end
$var wire 1 i reset $end
$var reg 1 j q $end
$upscope $end
$scope module fsL1 $end
$var wire 1 ) clk $end
$var wire 1 D d $end
$var wire 1 k enable $end
$var wire 1 l reset $end
$var reg 1 m q $end
$upscope $end
$scope module fsL2 $end
$var wire 1 ) clk $end
$var wire 1 F d $end
$var wire 1 n enable $end
$var wire 1 o reset $end
$var reg 1 p q $end
$upscope $end
$scope module fsL_end $end
$var wire 1 ) clk $end
$var wire 1 H d $end
$var wire 1 q enable $end
$var wire 1 r reset $end
$var reg 1 s q $end
$upscope $end
$scope module fsGarbage3 $end
$var wire 1 ) clk $end
$var wire 1 ; d $end
$var wire 1 t enable $end
$var wire 1 u reset $end
$var reg 1 v q $end
$upscope $end
$scope module fsBlank3 $end
$var wire 1 ) clk $end
$var wire 1 3 d $end
$var wire 1 w enable $end
$var wire 1 x reset $end
$var reg 1 y q $end
$upscope $end
$scope module fsU1 $end
$var wire 1 ) clk $end
$var wire 1 J d $end
$var wire 1 z enable $end
$var wire 1 { reset $end
$var reg 1 | q $end
$upscope $end
$scope module fsU2 $end
$var wire 1 ) clk $end
$var wire 1 L d $end
$var wire 1 } enable $end
$var wire 1 ~ reset $end
$var reg 1 !" q $end
$upscope $end
$scope module fsU3 $end
$var wire 1 ) clk $end
$var wire 1 N d $end
$var wire 1 "" enable $end
$var wire 1 #" reset $end
$var reg 1 $" q $end
$upscope $end
$scope module fsU_end $end
$var wire 1 ) clk $end
$var wire 1 P d $end
$var wire 1 %" enable $end
$var wire 1 &" reset $end
$var reg 1 '" q $end
$upscope $end
$scope module fsGarbage4 $end
$var wire 1 ) clk $end
$var wire 1 = d $end
$var wire 1 (" enable $end
$var wire 1 )" reset $end
$var reg 1 *" q $end
$upscope $end
$scope module fsBlank4 $end
$var wire 1 ) clk $end
$var wire 1 5 d $end
$var wire 1 +" enable $end
$var wire 1 ," reset $end
$var reg 1 -" q $end
$upscope $end
$scope module fsV1 $end
$var wire 1 ) clk $end
$var wire 1 R d $end
$var wire 1 ." enable $end
$var wire 1 /" reset $end
$var reg 1 0" q $end
$upscope $end
$scope module fsV2 $end
$var wire 1 ) clk $end
$var wire 1 T d $end
$var wire 1 1" enable $end
$var wire 1 2" reset $end
$var reg 1 3" q $end
$upscope $end
$scope module fsV3 $end
$var wire 1 ) clk $end
$var wire 1 V d $end
$var wire 1 4" enable $end
$var wire 1 5" reset $end
$var reg 1 6" q $end
$upscope $end
$scope module fsV_end $end
$var wire 1 ) clk $end
$var wire 1 X d $end
$var wire 1 7" enable $end
$var wire 1 8" reset $end
$var reg 1 9" q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x9"
08"
17"
x6"
05"
14"
x3"
02"
11"
x0"
0/"
1."
x-"
0,"
1+"
x*"
0)"
1("
x'"
0&"
1%"
x$"
0#"
1""
x!"
0~
1}
x|
0{
1z
xy
0x
1w
xv
0u
1t
xs
0r
1q
xp
0o
1n
xm
0l
1k
xj
0i
1h
xg
0f
1e
xd
0c
1b
xa
0`
1_
x^
0]
1\
x[
0Z
1Y
0X
xW
0V
xU
0T
xS
0R
xQ
0P
xO
0N
xM
0L
xK
0J
xI
0H
xG
0F
xE
0D
xC
0B
0A
x@
x?
1>
1=
x<
1;
x:
19
x8
x7
06
05
x4
03
x2
01
x0
x/
1.
0-
0,
0+
1*
0)
b0 (
1'
0&
b0 %
x$
x#
x"
x!
$end
#5
1[
17
0^
0/
0a
0?
0d
0@
0!
1g
18
0j
00
0m
0C
0p
0E
0s
0G
0"
1v
1:
0y
02
0|
0I
0!"
0K
0$"
0M
0'"
0O
0#
1*"
1<
0-"
04
00"
0Q
03"
0S
06"
0U
09"
0W
0$
1&
1)
#10
0&
0)
#12
0;
0=
09
0>
16
11
13
15
0'
0.
#15
11
16
1-"
14
0*"
0<
1y
12
0v
0:
1j
10
0g
08
1^
1/
0[
07
1&
1)
#20
0&
0)
#25
1&
1)
#30
0&
0)
#35
1&
1)
#40
0&
0)
#42
1=
05
03
01
06
1J
1D
1B
b111 %
b111 (
0*
1-
#45
1=
1;
0B
1>
0D
19
0J
0^
0/
1a
1?
0j
00
1m
1C
0y
02
1|
1I
1*"
1<
0-"
04
1&
1)
#50
0&
0)
#52
0=
0;
09
0>
15
13
11
1A
b0 %
b0 (
1*
0-
#55
16
0A
1-"
14
0*"
0<
0|
0I
1y
12
0m
0C
1j
10
1d
1@
1!
0a
0?
1&
1)
#60
0&
0)
#62
1=
05
03
01
06
1J
1D
1B
b111 %
b111 (
0*
1-
#65
1=
1;
1>
0B
0D
19
0J
1a
1?
0d
0@
0!
0j
00
1m
1C
0y
02
1|
1I
1*"
1<
0-"
04
1&
1)
#70
0&
0)
#72
0;
09
1L
1F
b1 %
b1 (
0-
1+
#75
1;
0L
19
0F
1!"
1K
0|
0I
1p
1E
0m
0C
0a
0?
1[
17
1&
1)
#80
0&
0)
#82
0=
0;
09
0>
15
13
1H
16
b0 %
b0 (
1*
0+
#85
11
13
0H
0[
07
1^
1/
0p
0E
1s
1G
1"
1y
12
0!"
0K
0*"
0<
1-"
14
1&
1)
#90
0&
0)
#92
1=
05
03
01
06
1J
1D
1B
b111 %
b111 (
0*
1-
#95
1;
0J
0D
19
1>
0B
0-"
04
1*"
1<
1|
1I
0y
02
0s
0G
0"
1m
1C
1a
1?
0^
0/
1&
1)
#100
0&
0)
#102
0;
09
1L
1F
b1 %
b1 (
0-
1+
#105
1;
0F
19
0L
1[
17
0a
0?
0m
0C
1p
1E
0|
0I
1!"
1K
1&
1)
#110
0&
0)
#112
0;
1N
b111 %
b111 (
1-
0+
#115
1;
0N
19
1$"
1M
0!"
0K
0p
0E
1g
18
1&
1)
#120
0&
0)
#122
0=
09
0;
0>
15
1P
11
16
b0 %
b0 (
1*
0-
#125
11
13
0P
0[
07
1^
1/
0g
08
1j
10
0$"
0M
1'"
1O
1#
0*"
0<
1-"
14
1&
1)
#130
0&
0)
#132
19
1>
1;
05
03
01
06
1R
b110 %
b110 (
0*
1,
#135
1=
0R
1;
10"
1Q
0-"
04
0'"
0O
0#
1v
1:
0j
00
1g
18
0^
0/
1[
17
1&
1)
#140
0&
0)
#142
0=
1T
b1 %
b1 (
1+
0,
#145
1=
0T
00"
0Q
13"
1S
1&
1)
#150
0&
0)
#152
0=
1V
b110 %
b110 (
0+
1,
#155
1=
0V
16"
1U
03"
0S
1&
1)
#160
0&
0)
#162
0;
09
0=
0>
1X
13
11
16
b0 %
b0 (
1*
0,
#165
11
15
0X
0[
07
1^
1/
0g
08
1j
10
0v
0:
1y
12
06"
0U
19"
1W
1$
1&
1)
#170
0&
0)
#172
1=
05
03
01
06
1J
1D
1B
b111 %
b111 (
0*
1-
#175
1;
0J
19
0D
1>
0B
1=
09"
0W
0$
1*"
1<
1|
1I
0y
02
1m
1C
0j
00
1a
1?
0^
0/
1&
1)
#180
0&
0)
#182
0;
09
1L
1F
b1 %
b1 (
0-
1+
#185
1;
0F
19
0L
1[
17
0a
0?
0m
0C
1p
1E
0|
0I
1!"
1K
1&
1)
#190
0&
0)
#192
0;
1N
b111 %
b111 (
1-
0+
#195
1;
0N
19
1$"
1M
0!"
0K
0p
0E
1g
18
1&
1)
#200
0&
0)
#202
0=
09
0;
0>
15
1P
11
16
b0 %
b0 (
1*
0-
#205
11
13
0P
0[
07
1^
1/
0g
08
1j
10
0$"
0M
1'"
1O
1#
0*"
0<
1-"
14
1&
1)
#210
0&
0)
#215
13
0'"
0O
0#
1y
12
1&
1)
#220
0&
0)
#222
1=
05
03
01
06
1J
1D
1B
b111 %
b111 (
0*
1-
#225
1=
1;
0B
1>
0D
19
0J
0^
0/
1a
1?
0j
00
1m
1C
0y
02
1|
1I
1*"
1<
0-"
04
1&
1)
#230
0&
0)
#232
b11 %
b11 (
0-
#235
1;
19
0|
0I
1v
1:
0m
0C
1g
18
0a
0?
1[
17
1&
1)
#240
0&
0)
#242
0=
0;
09
0>
15
13
11
16
b0 %
b0 (
1*
#245
11
0[
07
1^
1/
0g
08
1j
10
0v
0:
1y
12
0*"
0<
1-"
14
1&
1)
#250
0&
0)
#252
1=
05
03
01
06
1J
1D
1B
b111 %
b111 (
0*
1-
#255
1;
0J
19
0D
1>
0B
0-"
04
1*"
1<
1|
1I
0y
02
1m
1C
0j
00
1a
1?
0^
0/
1&
1)
#260
0&
0)
#262
0;
09
1L
1F
b1 %
b1 (
0-
1+
#265
1;
0F
19
0L
1[
17
0a
0?
0m
0C
1p
1E
0|
0I
1!"
1K
1&
1)
#270
0&
0)
#275
1;
19
0!"
0K
1v
1:
0p
0E
1g
18
1&
1)
#280
0&
0)
#282
0=
0;
09
0>
15
13
11
16
b0 %
b0 (
1*
0+
#285
11
0[
07
1^
1/
0g
08
1j
10
0v
0:
1y
12
0*"
0<
1-"
14
1&
1)
#290
0&
0)
#292
1=
05
03
01
06
1J
1D
1B
b111 %
b111 (
0*
1-
#295
1;
0J
19
0D
1>
0B
0-"
04
1*"
1<
1|
1I
0y
02
1m
1C
0j
00
1a
1?
0^
0/
1&
1)
#300
0&
0)
#302
0;
09
1L
1F
b1 %
b1 (
0-
1+
#305
1;
0F
19
0L
1[
17
0a
0?
0m
0C
1p
1E
0|
0I
1!"
1K
1&
1)
#310
0&
0)
#312
0;
1N
b111 %
b111 (
1-
0+
#315
1;
0N
19
1$"
1M
0!"
0K
0p
0E
1g
18
1&
1)
#320
0&
0)
#325
1;
1v
1:
0$"
0M
1&
1)
#330
0&
0)
#332
0=
0;
09
0>
15
13
11
16
b0 %
b0 (
1*
0-
#335
11
16
1-"
14
0*"
0<
1y
12
0v
0:
1j
10
0g
08
1^
1/
0[
07
1&
1)
#340
0&
0)
#342
1;
19
1>
05
03
01
06
1R
b110 %
b110 (
0*
1,
#345
1;
1=
0R
1[
17
0^
0/
1g
18
0j
00
1v
1:
0y
02
0-"
04
10"
1Q
1&
1)
#350
0&
0)
#352
0=
1T
b1 %
b1 (
1+
0,
#355
1=
0T
13"
1S
00"
0Q
1&
1)
#360
0&
0)
#362
0=
1V
b110 %
b110 (
0+
1,
#365
1=
0V
03"
0S
16"
1U
1&
1)
#370
0&
0)
#372
b1 %
b1 (
1+
0,
#375
1=
06"
0U
1*"
1<
1&
1)
#380
0&
0)
#382
0=
0;
09
0>
15
13
11
16
b0 %
b0 (
1*
0+
#385
11
0[
07
1^
1/
0g
08
1j
10
0v
0:
1y
12
0*"
0<
1-"
14
1&
1)
#390
0&
0)
#395
1&
1)
#400
0&
0)
#405
1&
1)
#410
0&
0)
#412
