INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Thu Aug  1 15:19:32 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matvec
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 oehb6/fifo/Head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mem_controller0/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.182ns (36.045%)  route 2.097ns (63.955%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.198ns = ( 5.198 - 4.000 ) 
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=602, unset)          1.278     1.278    oehb6/fifo/clk
    SLICE_X9Y114         FDRE                                         r  oehb6/fifo/Head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.204     1.482 r  oehb6/fifo/Head_reg[1]/Q
                         net (fo=5, routed)           0.546     2.028    oehb6/fifo/Memory_reg_0_3_0_0/DPRA1
    SLICE_X10Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.126     2.154 r  oehb6/fifo/Memory_reg_0_3_0_0/DP/O
                         net (fo=3, routed)           0.281     2.435    oehb6/tehb/fifo_dataOut
    SLICE_X10Y113        LUT3 (Prop_lut3_I2_O)        0.043     2.478 r  oehb6/tehb/out_address0[7]_INST_0_i_2/O
                         net (fo=2, routed)           0.191     2.669    oehb6/tehb/out_address0[7]_INST_0_i_2_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I5_O)        0.043     2.712 r  oehb6/tehb/out_address0[7]_INST_0_i_1/O
                         net (fo=52, routed)          0.431     3.142    tehb11/reg_value_reg
    SLICE_X2Y113         LUT5 (Prop_lut5_I2_O)        0.043     3.185 r  tehb11/minusOp__0_carry_i_1/O
                         net (fo=1, routed)           0.301     3.486    mem_controller0/DI[0]
    SLICE_X3Y113         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     3.736 r  mem_controller0/minusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.736    mem_controller0/minusOp__0_carry_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.789 r  mem_controller0/minusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.789    mem_controller0/minusOp__0_carry__0_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.842 r  mem_controller0/minusOp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.842    mem_controller0/minusOp__0_carry__1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.895 r  mem_controller0/minusOp__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.895    mem_controller0/minusOp__0_carry__2_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.948 r  mem_controller0/minusOp__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.948    mem_controller0/minusOp__0_carry__3_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.001 r  mem_controller0/minusOp__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.001    mem_controller0/minusOp__0_carry__4_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.054 r  mem_controller0/minusOp__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.054    mem_controller0/minusOp__0_carry__5_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155     4.209 r  mem_controller0/minusOp__0_carry__6/O[3]
                         net (fo=2, routed)           0.348     4.557    mem_controller0/counter[31]
    SLICE_X2Y120         FDCE                                         r  mem_controller0/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=602, unset)          1.198     5.198    mem_controller0/clk
    SLICE_X2Y120         FDCE                                         r  mem_controller0/counter_reg[31]/C
                         clock pessimism              0.085     5.283    
                         clock uncertainty           -0.035     5.248    
    SLICE_X2Y120         FDCE (Setup_fdce_C_D)       -0.077     5.171    mem_controller0/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          5.171    
                         arrival time                          -4.557    
  -------------------------------------------------------------------
                         slack                                  0.613    




