INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:24:37 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 buffer20/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            load2/addr_tehb/dataReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.793ns (20.437%)  route 3.087ns (79.563%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=863, unset)          0.508     0.508    buffer20/fifo/clk
    SLICE_X60Y117        FDRE                                         r  buffer20/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer20/fifo/Empty_reg/Q
                         net (fo=23, routed)          0.536     1.260    buffer20/fifo/Empty_reg_0
    SLICE_X58Y117        LUT4 (Prop_lut4_I0_O)        0.043     1.303 r  buffer20/fifo/result0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.303    cmpi0/S[2]
    SLICE_X58Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     1.480 r  cmpi0/result0_carry/CO[3]
                         net (fo=39, routed)          0.473     1.954    buffer20/fifo/CO[0]
    SLICE_X59Y117        LUT4 (Prop_lut4_I0_O)        0.043     1.997 r  buffer20/fifo/dataReg[0]_i_2/O
                         net (fo=4, routed)           0.219     2.216    control_merge1/tehb/control/dataReg_reg[0]_0
    SLICE_X59Y118        LUT6 (Prop_lut6_I1_O)        0.043     2.259 f  control_merge1/tehb/control/fullReg_i_5__1/O
                         net (fo=18, routed)          0.313     2.572    control_merge1/tehb/control/fullReg_reg_1
    SLICE_X59Y119        LUT2 (Prop_lut2_I0_O)        0.054     2.626 f  control_merge1/tehb/control/a_loadEn_INST_0_i_2/O
                         net (fo=5, routed)           0.412     3.038    control_merge1/tehb/control/a_loadEn_INST_0_i_2_n_0
    SLICE_X61Y117        LUT6 (Prop_lut6_I1_O)        0.131     3.169 f  control_merge1/tehb/control/a_loadAddr[0]_INST_0_i_2/O
                         net (fo=18, routed)          0.290     3.459    buffer5/control/outs_reg[1]
    SLICE_X60Y120        LUT4 (Prop_lut4_I1_O)        0.043     3.502 r  buffer5/control/s_storeAddr[3]_INST_0_i_3/O
                         net (fo=17, routed)          0.511     4.013    buffer12/fifo/buffer5_outs[3]
    SLICE_X65Y126        LUT4 (Prop_lut4_I0_O)        0.043     4.056 r  buffer12/fifo/s_loadAddr[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.332     4.388    load2/addr_tehb/D[3]
    SLICE_X64Y126        FDRE                                         r  load2/addr_tehb/dataReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=863, unset)          0.483     4.683    load2/addr_tehb/clk
    SLICE_X64Y126        FDRE                                         r  load2/addr_tehb/dataReg_reg[3]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X64Y126        FDRE (Setup_fdre_C_D)        0.001     4.648    load2/addr_tehb/dataReg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.648    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                  0.260    




