****************************************
Report : design
Design : alu
Version: U-2022.12-SP5
Date   : Sun Nov 17 18:58:21 2024
****************************************

Design Attribute                         Value
---------------------------------------------------------------------------
Operating Conditions:
  analysis_type                          on_chip_variation
  operating_condition_min_name           tt_1p2v_25c
  process_min                            1
  temperature_min                        25
  voltage_min                            1.2
  tree_type_min                          balanced_case

  operating_condition_max_name           tt_1p2v_25c
  process_max                            1
  temperature_max                        25
  voltage_max                            1.2
  tree_type_max                          balanced_case

Wire Load:                               (use report_wire_load for more information)
  wire_load_mode                         top
  wire_load_model_max                    --
  wire_load_model_min                    --
  wire_load_selection_group_max          --
  wire_load_selection_group_min          --
  wire_load_min_block_size               0

Design Rules:
  max_capacitance                        --
  min_capacitance                        --
  max_fanout                             --
  max_transition                         --
  static_integrity                       --
  dynamic_integrity                      --
  max_coupled_transition                 --
  max_area                               --

Timing Ranges:
  early_factor                           --
  late_factor                            --

Pin Input Delays:
None specified.

Pin Output Delays:
None specified.
Fast Analysis:                           disabled

1
****************************************
Report : reference
Design : alu
Version: U-2022.12-SP5
Date   : Sun Nov 17 18:58:21 2024
****************************************


Attributes:
    b - black-box (unknown)
    h - hierarchical
    n - noncombinational
    u - contains unmapped logic
    A - abstracted timing model
    E - extracted timing model
    S - Stamp timing model
    Q - Quick timing model (QTM)

Reference          Library       Unit Area   Count    Total Area   Attributes
--------------------------------------------------------------------------------
ADDFHX1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   36.00     1          36.00      
ADDFHX2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   53.28     22       1172.16      
ADDFHX4TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   83.52     8         668.16      
ADDHX1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   18.72     1          18.72      
AND2X2TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     7          50.40      
AND2X8TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   15.84     2          31.68      
AO21X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     1           8.64      
AO21X2TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     1          10.08      
AO21X4TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     6          77.76      
AO22X2TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     1          11.52      
AOI21X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     22        158.40      
AOI21X2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     4          51.84      
AOI21X4TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   17.28     14        241.92      
BUFX12TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   15.84     3          47.52      
BUFX2TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     1           7.20      
BUFX3TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     18        129.60      
BUFX4TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     17        146.88      
BUFX6TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     9         103.68      
BUFX8TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     6          77.76      
CLKAND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     1           7.20      
CLKBUFX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     52        299.52      
CLKINVX12TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   14.40     9         129.60      
CLKINVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     33        142.56      
CLKINVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     10         43.20      
CLKINVX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     12         69.12      
CLKINVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     16        115.20      
CMPR22X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   30.24     3          90.72      
CMPR32X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   31.68     3          95.04      
DFFHQX4TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   41.76     3         125.28      n
DFFHQX8TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   47.52     19        902.88      n
DFFQX1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   24.48     14        342.72      n
DFFTRX1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   30.24     1          30.24      n
INVX12TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     4          51.84      
INVX1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     23         99.36      
INVX2TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     221       954.72      
INVX3TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     9          51.84      
INVX4TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     49        282.24      
INVX6TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     28        241.92      
INVX8TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     14        141.12      
MDFFHQX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   54.72     2         109.44      n
NAND2BX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     13         93.60      
NAND2BX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     15        151.20      
NAND2BX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   14.40     5          72.00      
NAND2X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     65        374.40      
NAND2X2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     36        259.20      
NAND2X4TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     53        610.56      
NAND2X6TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   14.40     7         100.80      
NAND2X8TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   18.72     6         112.32      
NAND2XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     10         57.60      
NAND3X2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     1          10.08      
NOR2BX1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     2          14.40      
NOR2BX2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     15        151.20      
NOR2BX4TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     11        142.56      
NOR2X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     18        103.68      
NOR2X2TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     34        244.80      
NOR2X4TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     16        184.32      
NOR2X6TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   14.40     4          57.60      
NOR2X8TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   18.72     6         112.32      
NOR2XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     2          11.52      
OA21X2TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     1          10.08      
OA21XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     2          17.28      
OA22X4TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   14.40     1          14.40      
OAI21X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     45        324.00      
OAI21X2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     60        777.60      
OAI21X4TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   17.28     32        552.96      
OAI21XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     3          21.60      
OAI22X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     20        172.80      
OAI22X2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   15.84     49        776.16      
OAI22X4TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   23.04     49       1128.96      
OAI2BB1X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     11         95.04      
OAI2BB1X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     49        564.48      
OAI2BB1X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   14.40     54        777.60      
OAI2BB2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   23.04     2          46.08      
OR2X1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     1           7.20      
OR2X2TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     6          43.20      
OR2X4TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     14        141.12      
OR2X6TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   14.40     1          14.40      
OR2X8TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   15.84     4          63.36      
XNOR2X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     67        771.84      
XNOR2X2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   18.72     66       1235.52      
XNOR2X4TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   27.36     55       1504.80      
XOR2X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     17        195.84      
XOR2X2TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   18.72     26        486.72      
XOR2X4TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   28.80     182      5241.60      
--------------------------------------------------------------------------------
Total 84 references                                   25224.48
1
****************************************
Report : constraint
Design : alu
Version: U-2022.12-SP5
Date   : Sun Nov 17 18:58:21 2024
****************************************

                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost
    -----------------------------------------------------
    clk                          0.00      1.00      0.00
    -----------------------------------------------------
    max_delay/setup                                  0.00

                                                   Weighted
    Group (min_delay/hold)       Cost     Weight     Cost
    -----------------------------------------------------
    clk                          0.00      1.00      0.00
    -----------------------------------------------------
    min_delay/hold                                   0.00

    Constraint                                       Cost
    -----------------------------------------------------
    max_delay/setup                                  0.00  (MET)
    min_delay/hold                                   0.00  (MET)
    sequential_clock_pulse_width                     0.00  (MET)
    sequential_clock_min_period                      0.00  (MET)
    max_capacitance                                  0.00  (MET)
    max_transition                                   0.00  (MET)

1
****************************************
Report : constraint
	-all_violators
	-path slack_only
Design : alu
Version: U-2022.12-SP5
Date   : Sun Nov 17 18:58:21 2024
****************************************




1
****************************************
Report : timing
	-path_type full
	-delay_type min_max
	-max_paths 1
	-sort_by slack
Design : alu
Version: U-2022.12-SP5
Date   : Sun Nov 17 18:58:21 2024
****************************************


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  0.0500     0.0500 f
  rstn (in)                                             0.0357     0.0857 f
  totalSumOut_reg_0_/RN (DFFTRX1TS)                     0.0000     0.0857 f
  data arrival time                                                0.0857

  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  clock reconvergence pessimism                         0.0000     0.0000
  totalSumOut_reg_0_/CK (DFFTRX1TS)                                0.0000 r
  library hold time                                    -0.0483    -0.0483
  data required time                                              -0.0483
  ------------------------------------------------------------------------------
  data required time                                              -0.0483
  data arrival time                                               -0.0857
  ------------------------------------------------------------------------------
  slack (MET)                                                      0.1340



  Startpoint: inputB[8] (input port clocked by clk)
  Endpoint: totalSumOut_reg_34_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  0.0500     0.0500 r
  inputB[8] (in)                                        0.0424     0.0924 r
  U1465/Y (INVX2TS)                                     0.0968     0.1892 f
  U414/Y (INVX4TS)                                      0.0781     0.2672 r
  U1557/Y (XNOR2X4TS)                                   0.2271     0.4943 r
  U1145/Y (NAND2X4TS)                                   0.1709     0.6652 f
  U1241/Y (CLKINVX12TS)                                 0.0828     0.7480 r
  U402/Y (INVX8TS)                                      0.0482     0.7962 f
  U1135/Y (OAI22X4TS)                                   0.1462     0.9424 r
  U1493/Y (XOR2X4TS)                                    0.2705     1.2129 r
  U1517/Y (XOR2X4TS)                                    0.2036     1.4165 r
  U1516/Y (XOR2X4TS)                                    0.2745     1.6910 r
  U1272/Y (XOR2X4TS)                                    0.2169     1.9079 r
  U985/Y (OAI2BB1X4TS)                                  0.2838     2.1917 r
  U984/Y (XOR2X4TS)                                     0.1527     2.3444 r
  U1373/Y (XOR2X4TS)                                    0.2067     2.5511 r
  U577/Y (NOR2X4TS)                                     0.1309     2.6820 f
  U575/Y (NOR2X2TS)                                     0.1758     2.8578 r
  U969/Y (AOI21X4TS)                                    0.1439     3.0017 f
  U968/Y (OAI21X4TS)                                    0.1361     3.1378 r
  U618/Y (AOI21X4TS)                                    0.1524     3.2902 f
  U1722/Y (OAI21X1TS)                                   0.1636     3.4538 r
  U517/Y (XNOR2X1TS)                                    0.2128     3.6666 r
  U1724/Y (NOR2X2TS)                                    0.1488     3.8155 f
  totalSumOut_reg_34_/D (DFFHQX4TS)                     0.0000     3.8155 f
  data arrival time                                                3.8155

  clock clk (rise edge)                                10.0000    10.0000
  clock network delay (ideal)                           0.0000    10.0000
  clock reconvergence pessimism                         0.0000    10.0000
  totalSumOut_reg_34_/CK (DFFHQX4TS)                              10.0000 r
  library setup time                                   -0.2430     9.7570
  data required time                                               9.7570
  ------------------------------------------------------------------------------
  data required time                                               9.7570
  data arrival time                                               -3.8155
  ------------------------------------------------------------------------------
  slack (MET)                                                      5.9415


1
