{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598247773540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598247773545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 13:42:53 2020 " "Processing started: Mon Aug 24 13:42:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598247773545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598247773545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gpio -c gpio " "Command: quartus_map --read_settings_files=on --write_settings_files=off gpio -c gpio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598247773545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598247773804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598247773804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598247781287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598247781287 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gpio " "Elaborating entity \"gpio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598247781309 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "gpio.v(92) " "Verilog HDL Case Statement warning at gpio.v(92): case item expression covers a value already covered by a previous case item" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 92 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1598247781310 "|gpio"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "gpio.v(87) " "Verilog HDL Case Statement information at gpio.v(87): all case item expressions in this case statement are onehot" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 87 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598247781310 "|gpio"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "gpio.v(107) " "Verilog HDL Case Statement warning at gpio.v(107): case item expression covers a value already covered by a previous case item" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 107 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1598247781310 "|gpio"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "gpio.v(102) " "Verilog HDL Case Statement information at gpio.v(102): all case item expressions in this case statement are onehot" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 102 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598247781310 "|gpio"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "io\[0\] rd_data\[0\] " "Converted the fan-out from the tri-state buffer \"io\[0\]\" to the node \"rd_data\[0\]\" into an OR gate" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1598247781890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "io\[1\] rd_data\[1\] " "Converted the fan-out from the tri-state buffer \"io\[1\]\" to the node \"rd_data\[1\]\" into an OR gate" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1598247781890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "io\[2\] rd_data\[2\] " "Converted the fan-out from the tri-state buffer \"io\[2\]\" to the node \"rd_data\[2\]\" into an OR gate" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1598247781890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "io\[3\] rd_data\[3\] " "Converted the fan-out from the tri-state buffer \"io\[3\]\" to the node \"rd_data\[3\]\" into an OR gate" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1598247781890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "io\[4\] rd_data\[4\] " "Converted the fan-out from the tri-state buffer \"io\[4\]\" to the node \"rd_data\[4\]\" into an OR gate" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1598247781890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "io\[5\] rd_data\[5\] " "Converted the fan-out from the tri-state buffer \"io\[5\]\" to the node \"rd_data\[5\]\" into an OR gate" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1598247781890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "io\[6\] rd_data\[6\] " "Converted the fan-out from the tri-state buffer \"io\[6\]\" to the node \"rd_data\[6\]\" into an OR gate" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1598247781890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "io\[7\] rd_data\[7\] " "Converted the fan-out from the tri-state buffer \"io\[7\]\" to the node \"rd_data\[7\]\" into an OR gate" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1598247781890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "io\[8\] rd_data\[8\] " "Converted the fan-out from the tri-state buffer \"io\[8\]\" to the node \"rd_data\[8\]\" into an OR gate" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1598247781890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "io\[9\] rd_data\[9\] " "Converted the fan-out from the tri-state buffer \"io\[9\]\" to the node \"rd_data\[9\]\" into an OR gate" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1598247781890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "io\[10\] rd_data\[10\] " "Converted the fan-out from the tri-state buffer \"io\[10\]\" to the node \"rd_data\[10\]\" into an OR gate" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1598247781890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "io\[11\] rd_data\[11\] " "Converted the fan-out from the tri-state buffer \"io\[11\]\" to the node \"rd_data\[11\]\" into an OR gate" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1598247781890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "io\[12\] rd_data\[12\] " "Converted the fan-out from the tri-state buffer \"io\[12\]\" to the node \"rd_data\[12\]\" into an OR gate" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1598247781890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "io\[13\] rd_data\[13\] " "Converted the fan-out from the tri-state buffer \"io\[13\]\" to the node \"rd_data\[13\]\" into an OR gate" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1598247781890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "io\[14\] rd_data\[14\] " "Converted the fan-out from the tri-state buffer \"io\[14\]\" to the node \"rd_data\[14\]\" into an OR gate" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1598247781890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "io\[15\] rd_data\[15\] " "Converted the fan-out from the tri-state buffer \"io\[15\]\" to the node \"rd_data\[15\]\" into an OR gate" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1598247781890 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1598247781890 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1598247781891 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1598247781891 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "io\[0\]~synth " "Node \"io\[0\]~synth\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247781897 ""} { "Warning" "WMLS_MLS_NODE_NAME" "io\[1\]~synth " "Node \"io\[1\]~synth\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247781897 ""} { "Warning" "WMLS_MLS_NODE_NAME" "io\[2\]~synth " "Node \"io\[2\]~synth\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247781897 ""} { "Warning" "WMLS_MLS_NODE_NAME" "io\[3\]~synth " "Node \"io\[3\]~synth\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247781897 ""} { "Warning" "WMLS_MLS_NODE_NAME" "io\[4\]~synth " "Node \"io\[4\]~synth\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247781897 ""} { "Warning" "WMLS_MLS_NODE_NAME" "io\[5\]~synth " "Node \"io\[5\]~synth\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247781897 ""} { "Warning" "WMLS_MLS_NODE_NAME" "io\[6\]~synth " "Node \"io\[6\]~synth\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247781897 ""} { "Warning" "WMLS_MLS_NODE_NAME" "io\[7\]~synth " "Node \"io\[7\]~synth\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247781897 ""} { "Warning" "WMLS_MLS_NODE_NAME" "io\[8\]~synth " "Node \"io\[8\]~synth\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247781897 ""} { "Warning" "WMLS_MLS_NODE_NAME" "io\[9\]~synth " "Node \"io\[9\]~synth\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247781897 ""} { "Warning" "WMLS_MLS_NODE_NAME" "io\[10\]~synth " "Node \"io\[10\]~synth\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247781897 ""} { "Warning" "WMLS_MLS_NODE_NAME" "io\[11\]~synth " "Node \"io\[11\]~synth\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247781897 ""} { "Warning" "WMLS_MLS_NODE_NAME" "io\[12\]~synth " "Node \"io\[12\]~synth\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247781897 ""} { "Warning" "WMLS_MLS_NODE_NAME" "io\[13\]~synth " "Node \"io\[13\]~synth\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247781897 ""} { "Warning" "WMLS_MLS_NODE_NAME" "io\[14\]~synth " "Node \"io\[14\]~synth\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247781897 ""} { "Warning" "WMLS_MLS_NODE_NAME" "io\[15\]~synth " "Node \"io\[15\]~synth\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247781897 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1598247781897 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[16\] GND " "Pin \"rd_data\[16\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598247781897 "|gpio|rd_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[17\] GND " "Pin \"rd_data\[17\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598247781897 "|gpio|rd_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[18\] GND " "Pin \"rd_data\[18\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598247781897 "|gpio|rd_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[19\] GND " "Pin \"rd_data\[19\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598247781897 "|gpio|rd_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[20\] GND " "Pin \"rd_data\[20\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598247781897 "|gpio|rd_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[21\] GND " "Pin \"rd_data\[21\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598247781897 "|gpio|rd_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[22\] GND " "Pin \"rd_data\[22\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598247781897 "|gpio|rd_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[23\] GND " "Pin \"rd_data\[23\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598247781897 "|gpio|rd_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[24\] GND " "Pin \"rd_data\[24\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598247781897 "|gpio|rd_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[25\] GND " "Pin \"rd_data\[25\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598247781897 "|gpio|rd_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[26\] GND " "Pin \"rd_data\[26\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598247781897 "|gpio|rd_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[27\] GND " "Pin \"rd_data\[27\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598247781897 "|gpio|rd_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[28\] GND " "Pin \"rd_data\[28\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598247781897 "|gpio|rd_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[29\] GND " "Pin \"rd_data\[29\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598247781897 "|gpio|rd_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[30\] GND " "Pin \"rd_data\[30\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598247781897 "|gpio|rd_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[31\] GND " "Pin \"rd_data\[31\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598247781897 "|gpio|rd_data[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1598247781897 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1598247781948 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598247782380 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598247782380 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[16\] " "No output dependent on input pin \"wr_data\[16\]\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247782493 "|gpio|wr_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[17\] " "No output dependent on input pin \"wr_data\[17\]\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247782493 "|gpio|wr_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[18\] " "No output dependent on input pin \"wr_data\[18\]\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247782493 "|gpio|wr_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[19\] " "No output dependent on input pin \"wr_data\[19\]\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247782493 "|gpio|wr_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[20\] " "No output dependent on input pin \"wr_data\[20\]\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247782493 "|gpio|wr_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[21\] " "No output dependent on input pin \"wr_data\[21\]\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247782493 "|gpio|wr_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[22\] " "No output dependent on input pin \"wr_data\[22\]\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247782493 "|gpio|wr_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[23\] " "No output dependent on input pin \"wr_data\[23\]\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247782493 "|gpio|wr_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[24\] " "No output dependent on input pin \"wr_data\[24\]\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247782493 "|gpio|wr_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[25\] " "No output dependent on input pin \"wr_data\[25\]\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247782493 "|gpio|wr_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[26\] " "No output dependent on input pin \"wr_data\[26\]\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247782493 "|gpio|wr_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[27\] " "No output dependent on input pin \"wr_data\[27\]\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247782493 "|gpio|wr_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[28\] " "No output dependent on input pin \"wr_data\[28\]\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247782493 "|gpio|wr_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[29\] " "No output dependent on input pin \"wr_data\[29\]\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247782493 "|gpio|wr_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[30\] " "No output dependent on input pin \"wr_data\[30\]\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247782493 "|gpio|wr_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[31\] " "No output dependent on input pin \"wr_data\[31\]\"" {  } { { "gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598247782493 "|gpio|wr_data[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1598247782493 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598247782494 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598247782494 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1598247782494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598247782494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598247782526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 13:43:02 2020 " "Processing ended: Mon Aug 24 13:43:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598247782526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598247782526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598247782526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598247782526 ""}
