/* SPDX-License-Identifier: MIT */

// Copyright 2020-2021 RnD Center "ELVEES", JSC

#ifndef __MCOM03_H__
#define __MCOM03_H__

#define TOP_URB_BASE		       0xa1800000
#define TOP_UCG0_BASE		       0xa1801000
#define TOP_UCG0_ALL_CH_MASK	       0xff
#define TOP_UCG0_CHANNEL_DDR_DP	       0
#define TOP_UCG0_CHANNEL_DDR_VPU       1
#define TOP_UCG0_CHANNEL_DDR_GPU       2
#define TOP_UCG0_CHANNEL_DDR_ISP       3
#define TOP_UCG0_CHANNEL_DDR_CPU       4
#define TOP_UCG0_CHANNEL_CPU_ACP       5
#define TOP_UCG0_CHANNEL_DDR_LSPERIPH0 6
#define TOP_UCG0_CHANNEL_AXI_COH_COMM  7
#define TOP_UCG1_BASE		       0xa1802000
#define TOP_UCG1_ALL_CH_MASK	       0x1f5
#define TOP_UCG1_CHANNEL_AXI_SLOW_COMM 0
#define TOP_UCG1_CHANNEL_AXI_FAST_COMM 2
#define TOP_UCG1_CHANNEL_DDR_SDR_DSP   4
#define TOP_UCG1_CHANNEL_DDR_SDR_PICE  5
#define TOP_UCG1_CHANNEL_DDR_LSPERIPH1 6
#define TOP_UCG1_CHANNEL_DDR_SERVICE   7
#define TOP_UCG1_CHANNEL_DDR_HSPERIPH  8

#define SERV_URB_BASE			0xbf000000
#define SERV_UCG1_BASE			0xbf020000
#define SERV_UCG1_ALL_CH_MASK		0xffff
#define SERV_UCG1_CHANNEL_CLK_APB	0
#define SERV_UCG1_CHANNEL_CLK_CORE	1
#define SERV_UCG1_CHANNEL_CLK_QSPI0	2
#define SERV_UCG1_CHANNEL_CLK_BPAM	3
#define SERV_UCG1_CHANNEL_CLK_RISC0	4
#define SERV_UCG1_CHANNEL_CLK_MFBSP0	5
#define SERV_UCG1_CHANNEL_CLK_MFBSP1	6
#define SERV_UCG1_CHANNEL_CLK_MAILBOX0	7
#define SERV_UCG1_CHANNEL_CLK_PVTCTR	8
#define SERV_UCG1_CHANNEL_CLK_I2C4	9
#define SERV_UCG1_CHANNEL_CLK_TRNG	10
#define SERV_UCG1_CHANNEL_CLK_SPIOTP	11
#define SERV_UCG1_CHANNEL_CLK_I2C4_EXT	12
#define SERV_UCG1_CHANNEL_CLK_QSPI0_EXT 13
#define SERV_UCG1_CHANNEL_CLKOUT_EXT	14
#define SERV_UCG1_CHANNEL_RISC0_TCK_UCG 15

#define SERV_TOP_CLK_GATE_URB_BASE	   0xBF001008
#define SERV_TOP_CLK_GATE_ALL_CH_MASK	   0x1ff
#define SERV_TOP_CLK_GATE_SERVICE	   0
#define SERV_TOP_CLK_GATE_MEDIA		   1
#define SERV_TOP_CLK_GATE_CPU		   2
#define SERV_TOP_CLK_GATE_SDR		   3
#define SERV_TOP_CLK_GATE_HSPERIPH	   4
#define SERV_TOP_CLK_GATE_LSPERIPH0	   5
#define SERV_TOP_CLK_GATE_LSPERIPH1	   6
#define SERV_TOP_CLK_GATE_DDR		   7
#define SERV_TOP_CLK_GATE_TOP_INTERCONNECT 8

#define CPU_URB_BASE		 0xa1000000
#define CPU_UCG_BASE		 0xa1080000
#define CPU_UCG_ALL_CH_MASK	 0x7
#define CPU_UCG_CHANNEL_CLK_SYS	 0
#define CPU_UCG_CHANNEL_CLK_CORE 1
#define CPU_UCG_CHANNEL_CLK_DBUS 2

#define TOP_PLL_ADDR	 (TOP_URB_BASE)
#define SERV_CPU_PPOLICY (SERV_URB_BASE)
#define CPU_CPU0_PPOLICY (CPU_URB_BASE)
#define CPU_SYS_PPOLICY	 (CPU_URB_BASE + 0x40)
#define CPU_PLL_ADDR	 (CPU_URB_BASE + 0x50)
#define CPU_RVBADDR(i)	 (CPU_URB_BASE + 0x118 + (i)*8)

#define SERV_WDT0_BASE		(SERV_URB_BASE + 0x80000)
#define SERV_WDT_CR		0x0
#define SERV_WDT_TORR		0x4
#define SERV_WDT_CRR		0xC
#define SERV_WDT_CRR_KICK_VALUE 0x76
#define SERV_WDT_EN		BIT(0)

/** @} */
#endif /* __MCOM03_H__ */
