=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.001751 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000752/0 sec (0.00024/0 sec, 0.000287/0 sec, 0.000127/0 sec, 9.8e-05/0 sec )
[LOG] Nr of iterations: 8 (2, 4, 1, 1 )
[LOG] Total clause computation time: 8e-05/0 sec (2.1e-05/2.1e-05 sec, 3.7e-05/3.7e-05 sec, 1.3e-05/1.3e-05 sec, 9e-06/9e-06 sec )
[LOG] Total clause minimization time: 0.000129/0 sec (2.6e-05/2.6e-05 sec, 6.9e-05/6.9e-05 sec, 2.1e-05/2.1e-05 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause size reduction: 115 --> 11 (28 --> 2, 84 --> 6, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 14.375 --> 1.375 (14 --> 1, 21 --> 1.5, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0.002373 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.001461 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000559/0 sec (0.000204/0 sec, 0.00017/0 sec, 9.4e-05/0 sec, 9.1e-05/0 sec )
[LOG] Nr of iterations: 8 (3, 2, 2, 1 )
[LOG] Total clause computation time: 5.6e-05/0 sec (2.2e-05/2.2e-05 sec, 1.5e-05/1.5e-05 sec, 1e-05/1e-05 sec, 9e-06/9e-06 sec )
[LOG] Total clause minimization time: 6.6e-05/0 sec (2.1e-05/2.1e-05 sec, 1.7e-05/1.7e-05 sec, 1.5e-05/1.5e-05 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause size reduction: 69 --> 6 (44 --> 2, 22 --> 1, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 8.625 --> 0.75 (14.6667 --> 0.666667, 11 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.001997 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.005784 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 60 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004463/0 sec (0.000555/0 sec, 0.000792/0 sec, 0.000631/0 sec, 0.000664/0 sec, 0.000503/0 sec, 0.000462/0 sec, 0.000495/0 sec, 0.000361/0 sec )
[LOG] Nr of iterations: 28 (3, 7, 4, 4, 2, 4, 3, 1 )
[LOG] Total clause computation time: 0.000819/0 sec (5.8e-05/5.8e-05 sec, 0.00013/0.00013 sec, 8.6e-05/8.6e-05 sec, 9.9e-05/9.9e-05 sec, 0.000128/0.000128 sec, 0.000106/0.000106 sec, 0.000128/0.000128 sec, 8.4e-05/8.4e-05 sec )
[LOG] Total clause minimization time: 0.001353/0 sec (6.8e-05/6.8e-05 sec, 0.00029/0.00029 sec, 0.000169/0.000169 sec, 0.000155/0.000155 sec, 0.000174/0.000174 sec, 0.000184/0.000184 sec, 0.000201/0.000201 sec, 0.000112/0.000112 sec )
[LOG] Total clause size reduction: 1008 --> 50 (140 --> 2, 420 --> 14, 213 --> 8, 216 --> 7, 2 --> 2, 8 --> 8, 8 --> 8, 1 --> 1 )
[LOG] Average clause size reduction: 36 --> 1.78571 (46.6667 --> 0.666667, 60 --> 2, 53.25 --> 2, 54 --> 1.75, 1 --> 1, 2 --> 2, 2.66667 --> 2.66667, 1 --> 1 )
[LOG] Overall execution time: 0.00651 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.003876 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002687/0 sec (0.00045/0 sec, 0.000402/0 sec, 0.000474/0 sec, 0.000413/0 sec, 0.000253/0 sec, 0.000211/0 sec, 0.000282/0 sec, 0.000202/0 sec )
[LOG] Nr of iterations: 19 (3, 3, 4, 3, 1, 1, 3, 1 )
[LOG] Total clause computation time: 0.000419/0 sec (5.3e-05/5.3e-05 sec, 4.6e-05/4.6e-05 sec, 6.4e-05/6.4e-05 sec, 5.8e-05/5.8e-05 sec, 5.3e-05/5.3e-05 sec, 4.1e-05/4.1e-05 sec, 6.4e-05/6.4e-05 sec, 4e-05/4e-05 sec )
[LOG] Total clause minimization time: 0.000572/0 sec (7e-05/7e-05 sec, 7.8e-05/7.8e-05 sec, 0.000125/0.000125 sec, 6.1e-05/6.1e-05 sec, 5.5e-05/5.5e-05 sec, 4.8e-05/4.8e-05 sec, 9.2e-05/9.2e-05 sec, 4.3e-05/4.3e-05 sec )
[LOG] Total clause size reduction: 503 --> 27 (108 --> 3, 108 --> 4, 165 --> 7, 112 --> 3, 1 --> 1, 1 --> 1, 7 --> 7, 1 --> 1 )
[LOG] Average clause size reduction: 26.4737 --> 1.42105 (36 --> 1, 36 --> 1.33333, 41.25 --> 1.75, 37.3333 --> 1, 1 --> 1, 1 --> 1, 2.33333 --> 2.33333, 1 --> 1 )
[LOG] Overall execution time: 0.004529 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.012411 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010342/0 sec (0.000799/0 sec, 0.00081/0 sec, 0.000618/0 sec, 0.001588/0 sec, 0.000926/0 sec, 0.001222/0 sec, 0.00083/0 sec, 0.000744/0 sec, 0.000746/0 sec, 0.000702/0 sec, 0.000542/0 sec, 0.000815/0 sec )
[LOG] Nr of iterations: 40 (2, 4, 2, 10, 3, 6, 1, 1, 1, 4, 1, 5 )
[LOG] Total clause computation time: 0.001982/0 sec (6.8e-05/6.8e-05 sec, 0.000115/0.000115 sec, 6.1e-05/6.1e-05 sec, 0.00031/0.00031 sec, 0.000102/0.000102 sec, 0.000201/0.000201 sec, 0.000203/0.000203 sec, 0.000231/0.000231 sec, 0.000226/0.000226 sec, 0.000145/0.000145 sec, 0.000145/0.000145 sec, 0.000175/0.000175 sec )
[LOG] Total clause minimization time: 0.003325/0 sec (6.2e-05/6.2e-05 sec, 0.000177/0.000177 sec, 4.8e-05/4.8e-05 sec, 0.000721/0.000721 sec, 0.00021/0.00021 sec, 0.00042/0.00042 sec, 0.000332/0.000332 sec, 0.00025/0.00025 sec, 0.000247/0.000247 sec, 0.000304/0.000304 sec, 0.000161/0.000161 sec, 0.000393/0.000393 sec )
[LOG] Total clause size reduction: 2413 --> 81 (112 --> 1, 336 --> 6, 113 --> 1, 1026 --> 26, 220 --> 7, 580 --> 14, 1 --> 1, 1 --> 1, 1 --> 1, 8 --> 8, 1 --> 1, 14 --> 14 )
[LOG] Average clause size reduction: 60.325 --> 2.025 (56 --> 0.5, 84 --> 1.5, 56.5 --> 0.5, 102.6 --> 2.6, 73.3333 --> 2.33333, 96.6667 --> 2.33333, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2.8 --> 2.8 )
[LOG] Overall execution time: 0.013315 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 160 12 2 1 144
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.008013 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 61 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006442/0 sec (0.000613/0 sec, 0.000648/0 sec, 0.000625/0 sec, 0.000683/0 sec, 0.000614/0 sec, 0.000611/0 sec, 0.000496/0 sec, 0.000489/0 sec, 0.000442/0 sec, 0.0004/0 sec, 0.000401/0 sec, 0.00042/0 sec )
[LOG] Nr of iterations: 32 (3, 4, 3, 4, 3, 3, 2, 3, 2, 1, 2, 2 )
[LOG] Total clause computation time: 0.001132/0 sec (7.4e-05/7.4e-05 sec, 8.8e-05/8.8e-05 sec, 7.8e-05/7.8e-05 sec, 9.6e-05/9.6e-05 sec, 9.1e-05/9.1e-05 sec, 8.2e-05/8.2e-05 sec, 0.000105/0.000105 sec, 0.000107/0.000107 sec, 0.000107/0.000107 sec, 0.000103/0.000103 sec, 0.000107/0.000107 sec, 9.4e-05/9.4e-05 sec )
[LOG] Total clause minimization time: 0.00158/0 sec (7.3e-05/7.3e-05 sec, 0.000152/0.000152 sec, 0.000112/0.000112 sec, 0.000165/0.000165 sec, 8.9e-05/8.9e-05 sec, 9.6e-05/9.6e-05 sec, 0.000173/0.000173 sec, 0.000193/0.000193 sec, 0.000153/0.000153 sec, 0.000108/0.000108 sec, 0.000118/0.000118 sec, 0.000148/0.000148 sec )
[LOG] Total clause size reduction: 1243 --> 40 (172 --> 2, 258 --> 6, 174 --> 3, 264 --> 7, 178 --> 2, 180 --> 3, 2 --> 2, 6 --> 6, 3 --> 3, 1 --> 1, 2 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 38.8438 --> 1.25 (57.3333 --> 0.666667, 64.5 --> 1.5, 58 --> 1, 66 --> 1.75, 59.3333 --> 0.666667, 60 --> 1, 1 --> 1, 2 --> 2, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.008838 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.021684 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 68 new AND gates.
[LOG] Size before ABC: 126 AND gates.
[LOG] Size after ABC: 62 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.019166/0 sec (0.001111/0 sec, 0.001382/0 sec, 0.002101/0 sec, 0.001055/0 sec, 0.001103/0 sec, 0.001691/0 sec, 0.001034/0 sec, 0.001426/0 sec, 0.001271/0 sec, 0.001104/0 sec, 0.001488/0 sec, 0.001011/0 sec, 0.000962/0 sec, 0.000805/0 sec, 0.000867/0 sec, 0.000755/0 sec )
[LOG] Nr of iterations: 50 (2, 6, 10, 2, 3, 7, 2, 4, 1, 1, 7, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.003706/0 sec (8.9e-05/8.9e-05 sec, 0.000175/0.000175 sec, 0.00038/0.00038 sec, 0.000111/0.000111 sec, 9.5e-05/9.5e-05 sec, 0.000221/0.000221 sec, 6.8e-05/6.8e-05 sec, 0.000148/0.000148 sec, 0.000403/0.000403 sec, 0.000304/0.000304 sec, 0.000419/0.000419 sec, 0.000312/0.000312 sec, 0.000308/0.000308 sec, 0.000224/0.000224 sec, 0.000258/0.000258 sec, 0.000191/0.000191 sec )
[LOG] Total clause minimization time: 0.005753/0 sec (8.6e-05/8.6e-05 sec, 0.000439/0.000439 sec, 0.000904/0.000904 sec, 0.000106/0.000106 sec, 0.000173/0.000173 sec, 0.000605/0.000605 sec, 7.4e-05/7.4e-05 sec, 0.000389/0.000389 sec, 0.000453/0.000453 sec, 0.000442/0.000442 sec, 0.000703/0.000703 sec, 0.000351/0.000351 sec, 0.000309/0.000309 sec, 0.000235/0.000235 sec, 0.000263/0.000263 sec, 0.000221/0.000221 sec )
[LOG] Total clause size reduction: 4391 --> 93 (154 --> 1, 770 --> 12, 1395 --> 25, 151 --> 2, 314 --> 3, 948 --> 15, 154 --> 1, 480 --> 9, 1 --> 1, 1 --> 1, 17 --> 17, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 87.82 --> 1.86 (77 --> 0.5, 128.333 --> 2, 139.5 --> 2.5, 75.5 --> 1, 104.667 --> 1, 135.429 --> 2.14286, 77 --> 0.5, 120 --> 2.25, 1 --> 1, 1 --> 1, 2.42857 --> 2.42857, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.022852 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 225 16 2 1 205
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.011157 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009159/0 sec (0.000801/0 sec, 0.000763/0 sec, 0.000658/0 sec, 0.000681/0 sec, 0.000674/0 sec, 0.000802/0 sec, 0.000696/0 sec, 0.000693/0 sec, 0.000541/0 sec, 0.000414/0 sec, 0.000418/0 sec, 0.000384/0 sec, 0.000436/0 sec, 0.000444/0 sec, 0.000376/0 sec, 0.000378/0 sec )
[LOG] Nr of iterations: 28 (2, 3, 2, 2, 2, 4, 2, 2, 1, 1, 1, 1, 1, 2, 1, 1 )
[LOG] Total clause computation time: 0.001309/0 sec (7.9e-05/7.9e-05 sec, 8.8e-05/8.8e-05 sec, 6.9e-05/6.9e-05 sec, 7e-05/7e-05 sec, 6.8e-05/6.8e-05 sec, 0.000117/0.000117 sec, 7.1e-05/7.1e-05 sec, 7.1e-05/7.1e-05 sec, 0.000114/0.000114 sec, 6.6e-05/6.6e-05 sec, 9.7e-05/9.7e-05 sec, 7.1e-05/7.1e-05 sec, 8.1e-05/8.1e-05 sec, 0.000106/0.000106 sec, 6.9e-05/6.9e-05 sec, 7.2e-05/7.2e-05 sec )
[LOG] Total clause minimization time: 0.001603/0 sec (6.7e-05/6.7e-05 sec, 0.00013/0.00013 sec, 7.1e-05/7.1e-05 sec, 8e-05/8e-05 sec, 7.9e-05/7.9e-05 sec, 0.000149/0.000149 sec, 8.4e-05/8.4e-05 sec, 7.4e-05/7.4e-05 sec, 0.000147/0.000147 sec, 0.000121/0.000121 sec, 9.4e-05/9.4e-05 sec, 8.9e-05/8.9e-05 sec, 0.000133/0.000133 sec, 0.000112/0.000112 sec, 8.8e-05/8.8e-05 sec, 8.5e-05/8.5e-05 sec )
[LOG] Total clause size reduction: 1336 --> 22 (118 --> 1, 236 --> 3, 119 --> 1, 120 --> 1, 121 --> 1, 366 --> 4, 123 --> 1, 124 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 47.7143 --> 0.785714 (59 --> 0.5, 78.6667 --> 1, 59.5 --> 0.5, 60 --> 0.5, 60.5 --> 0.5, 91.5 --> 1, 61.5 --> 0.5, 62 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.012146 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.037888 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 83 new AND gates.
[LOG] Size before ABC: 163 AND gates.
[LOG] Size after ABC: 75 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.034576/0 sec (0.001784/0 sec, 0.002211/0 sec, 0.001669/0 sec, 0.00234/0 sec, 0.00141/0 sec, 0.001746/0 sec, 0.001839/0 sec, 0.001215/0 sec, 0.002106/0 sec, 0.002012/0 sec, 0.002572/0 sec, 0.001776/0 sec, 0.001831/0 sec, 0.002507/0 sec, 0.001579/0 sec, 0.001422/0 sec, 0.001209/0 sec, 0.00125/0 sec, 0.001038/0 sec, 0.00106/0 sec )
[LOG] Nr of iterations: 74 (6, 8, 5, 8, 4, 5, 6, 2, 6, 6, 3, 1, 1, 7, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.00798/0 sec (0.000203/0.000203 sec, 0.00034/0.00034 sec, 0.000221/0.000221 sec, 0.000403/0.000403 sec, 0.00015/0.00015 sec, 0.000186/0.000186 sec, 0.000241/0.000241 sec, 7.7e-05/7.7e-05 sec, 0.000258/0.000258 sec, 0.000253/0.000253 sec, 0.000961/0.000961 sec, 0.000739/0.000739 sec, 0.000693/0.000693 sec, 0.000731/0.000731 sec, 0.000588/0.000588 sec, 0.000498/0.000498 sec, 0.000423/0.000423 sec, 0.000422/0.000422 sec, 0.000305/0.000305 sec, 0.000288/0.000288 sec )
[LOG] Total clause minimization time: 0.012382/0 sec (0.000471/0.000471 sec, 0.000963/0.000963 sec, 0.00053/0.00053 sec, 0.00098/0.00098 sec, 0.000275/0.000275 sec, 0.000538/0.000538 sec, 0.000581/0.000581 sec, 0.000105/0.000105 sec, 0.000791/0.000791 sec, 0.000684/0.000684 sec, 0.001094/0.001094 sec, 0.000613/0.000613 sec, 0.000726/0.000726 sec, 0.001355/0.001355 sec, 0.000583/0.000583 sec, 0.000526/0.000526 sec, 0.000394/0.000394 sec, 0.000436/0.000436 sec, 0.000345/0.000345 sec, 0.000392/0.000392 sec )
[LOG] Total clause size reduction: 9106 --> 143 (980 --> 9, 1372 --> 21, 768 --> 11, 1316 --> 20, 597 --> 5, 800 --> 10, 1005 --> 10, 202 --> 1, 1015 --> 13, 1020 --> 12, 3 --> 3, 1 --> 1, 1 --> 1, 20 --> 20, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 123.054 --> 1.93243 (163.333 --> 1.5, 171.5 --> 2.625, 153.6 --> 2.2, 164.5 --> 2.5, 149.25 --> 1.25, 160 --> 2, 167.5 --> 1.66667, 101 --> 0.5, 169.167 --> 2.16667, 170 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2.85714 --> 2.85714, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.03926 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 282 20 2 1 258
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.024354 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 82 new AND gates.
[LOG] Size before ABC: 109 AND gates.
[LOG] Size after ABC: 75 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021671/0 sec (0.001029/0 sec, 0.000919/0 sec, 0.001063/0 sec, 0.001296/0 sec, 0.000961/0 sec, 0.000911/0 sec, 0.001385/0 sec, 0.001317/0 sec, 0.001117/0 sec, 0.001292/0 sec, 0.001098/0 sec, 0.001105/0 sec, 0.001251/0 sec, 0.000982/0 sec, 0.001076/0 sec, 0.000914/0 sec, 0.001121/0 sec, 0.00105/0 sec, 0.000964/0 sec, 0.00082/0 sec )
[LOG] Nr of iterations: 58 (3, 3, 4, 5, 3, 2, 5, 5, 4, 4, 2, 2, 3, 1, 2, 1, 3, 3, 2, 1 )
[LOG] Total clause computation time: 0.004747/0 sec (0.00011/0.00011 sec, 9.7e-05/9.7e-05 sec, 0.000136/0.000136 sec, 0.000221/0.000221 sec, 0.00012/0.00012 sec, 9.6e-05/9.6e-05 sec, 0.000191/0.000191 sec, 0.000217/0.000217 sec, 0.000146/0.000146 sec, 0.000188/0.000188 sec, 0.00033/0.00033 sec, 0.000308/0.000308 sec, 0.000425/0.000425 sec, 0.000287/0.000287 sec, 0.000348/0.000348 sec, 0.000301/0.000301 sec, 0.000343/0.000343 sec, 0.000347/0.000347 sec, 0.000316/0.000316 sec, 0.00022/0.00022 sec )
[LOG] Total clause minimization time: 0.006497/0 sec (0.00013/0.00013 sec, 0.00016/0.00016 sec, 0.000259/0.000259 sec, 0.000374/0.000374 sec, 0.000141/0.000141 sec, 0.000116/0.000116 sec, 0.000474/0.000474 sec, 0.000354/0.000354 sec, 0.000218/0.000218 sec, 0.000321/0.000321 sec, 0.000394/0.000394 sec, 0.00047/0.00047 sec, 0.000512/0.000512 sec, 0.000389/0.000389 sec, 0.000406/0.000406 sec, 0.000295/0.000295 sec, 0.00047/0.00047 sec, 0.000385/0.000385 sec, 0.000338/0.000338 sec, 0.000291/0.000291 sec )
[LOG] Total clause size reduction: 4289 --> 82 (300 --> 2, 300 --> 4, 453 --> 5, 608 --> 9, 306 --> 2, 154 --> 1, 620 --> 11, 604 --> 8, 441 --> 4, 474 --> 7, 2 --> 2, 4 --> 4, 5 --> 5, 1 --> 1, 2 --> 2, 1 --> 1, 6 --> 6, 5 --> 5, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 73.9483 --> 1.41379 (100 --> 0.666667, 100 --> 1.33333, 113.25 --> 1.25, 121.6 --> 1.8, 102 --> 0.666667, 77 --> 0.5, 124 --> 2.2, 120.8 --> 1.6, 110.25 --> 1, 118.5 --> 1.75, 1 --> 1, 2 --> 2, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.025558 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 236 20 2 1 211
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.042498 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 189 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.038464/0 sec (0.001545/0 sec, 0.001752/0 sec, 0.00194/0 sec, 0.002054/0 sec, 0.001385/0 sec, 0.001409/0 sec, 0.001419/0 sec, 0.002057/0 sec, 0.001474/0 sec, 0.001478/0 sec, 0.002646/0 sec, 0.001829/0 sec, 0.001784/0 sec, 0.001799/0 sec, 0.001415/0 sec, 0.001498/0 sec, 0.001354/0 sec, 0.001339/0 sec, 0.001407/0 sec, 0.001478/0 sec, 0.001305/0 sec, 0.001481/0 sec, 0.001428/0 sec, 0.001188/0 sec )
[LOG] Nr of iterations: 61 (3, 4, 5, 5, 2, 2, 2, 5, 2, 2, 7, 3, 2, 3, 1, 2, 1, 1, 1, 3, 1, 1, 2, 1 )
[LOG] Total clause computation time: 0.00759/0 sec (0.000137/0.000137 sec, 0.000235/0.000235 sec, 0.000254/0.000254 sec, 0.000246/0.000246 sec, 8.5e-05/8.5e-05 sec, 8.4e-05/8.4e-05 sec, 8.3e-05/8.3e-05 sec, 0.000228/0.000228 sec, 9.7e-05/9.7e-05 sec, 9.7e-05/9.7e-05 sec, 0.000356/0.000356 sec, 0.000183/0.000183 sec, 0.000533/0.000533 sec, 0.000512/0.000512 sec, 0.000444/0.000444 sec, 0.000517/0.000517 sec, 0.000441/0.000441 sec, 0.000421/0.000421 sec, 0.000486/0.000486 sec, 0.000395/0.000395 sec, 0.000416/0.000416 sec, 0.000515/0.000515 sec, 0.000454/0.000454 sec, 0.000371/0.000371 sec )
[LOG] Total clause minimization time: 0.010292/0 sec (0.000166/0.000166 sec, 0.000342/0.000342 sec, 0.000488/0.000488 sec, 0.000595/0.000595 sec, 9.5e-05/9.5e-05 sec, 9.2e-05/9.2e-05 sec, 0.000104/0.000104 sec, 0.000572/0.000572 sec, 0.000111/0.000111 sec, 0.000107/0.000107 sec, 0.000986/0.000986 sec, 0.000316/0.000316 sec, 0.000701/0.000701 sec, 0.000803/0.000803 sec, 0.000502/0.000502 sec, 0.000512/0.000512 sec, 0.000447/0.000447 sec, 0.000456/0.000456 sec, 0.000461/0.000461 sec, 0.000616/0.000616 sec, 0.00043/0.00043 sec, 0.000506/0.000506 sec, 0.000516/0.000516 sec, 0.000368/0.000368 sec )
[LOG] Total clause size reduction: 7306 --> 93 (476 --> 2, 714 --> 6, 956 --> 9, 960 --> 11, 241 --> 1, 242 --> 1, 243 --> 1, 976 --> 10, 245 --> 1, 246 --> 1, 1482 --> 17, 496 --> 4, 2 --> 2, 6 --> 6, 1 --> 1, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 6 --> 6, 1 --> 1, 1 --> 1, 4 --> 4, 1 --> 1 )
[LOG] Average clause size reduction: 119.77 --> 1.52459 (158.667 --> 0.666667, 178.5 --> 1.5, 191.2 --> 1.8, 192 --> 2.2, 120.5 --> 0.5, 121 --> 0.5, 121.5 --> 0.5, 195.2 --> 2, 122.5 --> 0.5, 123 --> 0.5, 211.714 --> 2.42857, 165.333 --> 1.33333, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0.044225 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.038778 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 97 new AND gates.
[LOG] Size before ABC: 134 AND gates.
[LOG] Size after ABC: 88 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035461/0 sec (0.001295/0 sec, 0.001406/0 sec, 0.001097/0 sec, 0.001573/0 sec, 0.001542/0 sec, 0.001085/0 sec, 0.001261/0 sec, 0.001869/0 sec, 0.002041/0 sec, 0.001599/0 sec, 0.002094/0 sec, 0.001133/0 sec, 0.001896/0 sec, 0.001618/0 sec, 0.001879/0 sec, 0.001679/0 sec, 0.001505/0 sec, 0.001464/0 sec, 0.001442/0 sec, 0.00137/0 sec, 0.001165/0 sec, 0.001143/0 sec, 0.001302/0 sec, 0.001003/0 sec )
[LOG] Nr of iterations: 79 (4, 5, 3, 6, 5, 2, 3, 7, 7, 5, 7, 2, 3, 1, 2, 2, 1, 1, 1, 3, 1, 2, 5, 1 )
[LOG] Total clause computation time: 0.008837/0 sec (0.000165/0.000165 sec, 0.000186/0.000186 sec, 0.00013/0.00013 sec, 0.000285/0.000285 sec, 0.000236/0.000236 sec, 0.000107/0.000107 sec, 0.000144/0.000144 sec, 0.000334/0.000334 sec, 0.000354/0.000354 sec, 0.000234/0.000234 sec, 0.000371/0.000371 sec, 8.1e-05/8.1e-05 sec, 0.000709/0.000709 sec, 0.000576/0.000576 sec, 0.000761/0.000761 sec, 0.000744/0.000744 sec, 0.000536/0.000536 sec, 0.0005/0.0005 sec, 0.000511/0.000511 sec, 0.000439/0.000439 sec, 0.00039/0.00039 sec, 0.000371/0.000371 sec, 0.000386/0.000386 sec, 0.000287/0.000287 sec )
[LOG] Total clause minimization time: 0.011558/0 sec (0.000193/0.000193 sec, 0.000426/0.000426 sec, 0.000161/0.000161 sec, 0.000467/0.000467 sec, 0.000456/0.000456 sec, 0.000128/0.000128 sec, 0.000262/0.000262 sec, 0.000647/0.000647 sec, 0.000767/0.000767 sec, 0.000428/0.000428 sec, 0.000751/0.000751 sec, 9.1e-05/9.1e-05 sec, 0.000731/0.000731 sec, 0.000653/0.000653 sec, 0.00074/0.00074 sec, 0.000563/0.000563 sec, 0.000603/0.000603 sec, 0.000601/0.000601 sec, 0.000569/0.000569 sec, 0.000572/0.000572 sec, 0.000424/0.000424 sec, 0.000409/0.000409 sec, 0.000554/0.000554 sec, 0.000362/0.000362 sec )
[LOG] Total clause size reduction: 8171 --> 121 (546 --> 3, 728 --> 9, 366 --> 2, 920 --> 10, 740 --> 9, 186 --> 1, 374 --> 4, 1128 --> 14, 1134 --> 15, 740 --> 7, 1086 --> 15, 192 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 5 --> 5, 1 --> 1, 2 --> 2, 11 --> 11, 1 --> 1 )
[LOG] Average clause size reduction: 103.43 --> 1.53165 (136.5 --> 0.75, 145.6 --> 1.8, 122 --> 0.666667, 153.333 --> 1.66667, 148 --> 1.8, 93 --> 0.5, 124.667 --> 1.33333, 161.143 --> 2, 162 --> 2.14286, 148 --> 1.4, 155.143 --> 2.14286, 96 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 2.2 --> 2.2, 1 --> 1 )
[LOG] Overall execution time: 0.040139 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 283 24 2 1 254
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.067611 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 118 new AND gates.
[LOG] Size before ABC: 224 AND gates.
[LOG] Size after ABC: 106 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.062477/0 sec (0.00185/0 sec, 0.001548/0 sec, 0.001902/0 sec, 0.00197/0 sec, 0.002053/0 sec, 0.002605/0 sec, 0.001956/0 sec, 0.001932/0 sec, 0.001961/0 sec, 0.002198/0 sec, 0.002512/0 sec, 0.002062/0 sec, 0.002921/0 sec, 0.002473/0 sec, 0.002925/0 sec, 0.002702/0 sec, 0.002467/0 sec, 0.002353/0 sec, 0.002348/0 sec, 0.002475/0 sec, 0.00251/0 sec, 0.002118/0 sec, 0.001979/0 sec, 0.001914/0 sec, 0.001931/0 sec, 0.002018/0 sec, 0.002463/0 sec, 0.002331/0 sec )
[LOG] Nr of iterations: 79 (3, 2, 4, 4, 4, 6, 3, 3, 3, 4, 5, 3, 6, 4, 2, 1, 1, 1, 1, 3, 2, 1, 1, 1, 1, 2, 5, 3 )
[LOG] Total clause computation time: 0.014508/0 sec (0.000131/0.000131 sec, 8.6e-05/8.6e-05 sec, 0.000187/0.000187 sec, 0.000176/0.000176 sec, 0.000184/0.000184 sec, 0.000328/0.000328 sec, 0.000135/0.000135 sec, 0.000148/0.000148 sec, 0.000179/0.000179 sec, 0.000208/0.000208 sec, 0.000263/0.000263 sec, 0.000193/0.000193 sec, 0.000341/0.000341 sec, 0.000242/0.000242 sec, 0.001023/0.001023 sec, 0.001057/0.001057 sec, 0.000977/0.000977 sec, 0.000983/0.000983 sec, 0.000963/0.000963 sec, 0.000855/0.000855 sec, 0.00088/0.00088 sec, 0.000836/0.000836 sec, 0.000695/0.000695 sec, 0.000629/0.000629 sec, 0.000691/0.000691 sec, 0.00067/0.00067 sec, 0.000745/0.000745 sec, 0.000703/0.000703 sec )
[LOG] Total clause minimization time: 0.019516/0 sec (0.000235/0.000235 sec, 0.000113/0.000113 sec, 0.000326/0.000326 sec, 0.000416/0.000416 sec, 0.000463/0.000463 sec, 0.00083/0.00083 sec, 0.00035/0.00035 sec, 0.000307/0.000307 sec, 0.000296/0.000296 sec, 0.000479/0.000479 sec, 0.000723/0.000723 sec, 0.000327/0.000327 sec, 0.000978/0.000978 sec, 0.000598/0.000598 sec, 0.001253/0.001253 sec, 0.001075/0.001075 sec, 0.00093/0.00093 sec, 0.000814/0.000814 sec, 0.000834/0.000834 sec, 0.001069/0.001069 sec, 0.00108/0.00108 sec, 0.000741/0.000741 sec, 0.000742/0.000742 sec, 0.000749/0.000749 sec, 0.000704/0.000704 sec, 0.000814/0.000814 sec, 0.001177/0.001177 sec, 0.001093/0.001093 sec )
[LOG] Total clause size reduction: 11492 --> 133 (560 --> 3, 280 --> 1, 843 --> 5, 846 --> 6, 849 --> 7, 1420 --> 12, 570 --> 5, 572 --> 4, 574 --> 3, 864 --> 5, 1156 --> 10, 580 --> 4, 1455 --> 13, 876 --> 8, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 6 --> 6, 5 --> 5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 4 --> 4, 13 --> 13, 8 --> 8 )
[LOG] Average clause size reduction: 145.468 --> 1.68354 (186.667 --> 1, 140 --> 0.5, 210.75 --> 1.25, 211.5 --> 1.5, 212.25 --> 1.75, 236.667 --> 2, 190 --> 1.66667, 190.667 --> 1.33333, 191.333 --> 1, 216 --> 1.25, 231.2 --> 2, 193.333 --> 1.33333, 242.5 --> 2.16667, 219 --> 2, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2.5 --> 2.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2.6 --> 2.6, 2.66667 --> 2.66667 )
[LOG] Overall execution time: 0.069592 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 401 28 2 1 369
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.048691 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 157 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.044584/0 sec (0.001391/0 sec, 0.001781/0 sec, 0.001544/0 sec, 0.001179/0 sec, 0.002066/0 sec, 0.001252/0 sec, 0.001776/0 sec, 0.001747/0 sec, 0.001672/0 sec, 0.00154/0 sec, 0.001623/0 sec, 0.001638/0 sec, 0.002645/0 sec, 0.001648/0 sec, 0.001985/0 sec, 0.00167/0 sec, 0.001762/0 sec, 0.001659/0 sec, 0.001615/0 sec, 0.001442/0 sec, 0.001545/0 sec, 0.001237/0 sec, 0.001486/0 sec, 0.001445/0 sec, 0.001136/0 sec, 0.001167/0 sec, 0.00163/0 sec, 0.001303/0 sec )
[LOG] Nr of iterations: 78 (2, 5, 4, 2, 7, 2, 5, 4, 4, 3, 3, 3, 7, 3, 1, 1, 2, 1, 2, 1, 2, 1, 2, 2, 1, 1, 5, 2 )
[LOG] Total clause computation time: 0.009879/0 sec (0.000125/0.000125 sec, 0.000226/0.000226 sec, 0.000207/0.000207 sec, 0.000107/0.000107 sec, 0.000349/0.000349 sec, 0.000123/0.000123 sec, 0.000292/0.000292 sec, 0.000258/0.000258 sec, 0.000226/0.000226 sec, 0.000174/0.000174 sec, 0.000173/0.000173 sec, 0.000171/0.000171 sec, 0.000417/0.000417 sec, 0.00017/0.00017 sec, 0.000636/0.000636 sec, 0.000547/0.000547 sec, 0.000584/0.000584 sec, 0.000622/0.000622 sec, 0.000561/0.000561 sec, 0.000456/0.000456 sec, 0.000576/0.000576 sec, 0.000358/0.000358 sec, 0.000514/0.000514 sec, 0.00051/0.00051 sec, 0.000326/0.000326 sec, 0.000318/0.000318 sec, 0.000425/0.000425 sec, 0.000428/0.000428 sec )
[LOG] Total clause minimization time: 0.013687/0 sec (0.000124/0.000124 sec, 0.000608/0.000608 sec, 0.000391/0.000391 sec, 0.000116/0.000116 sec, 0.000749/0.000749 sec, 0.000145/0.000145 sec, 0.000481/0.000481 sec, 0.000335/0.000335 sec, 0.000289/0.000289 sec, 0.000206/0.000206 sec, 0.000284/0.000284 sec, 0.000281/0.000281 sec, 0.001012/0.001012 sec, 0.000245/0.000245 sec, 0.00085/0.00085 sec, 0.000696/0.000696 sec, 0.000753/0.000753 sec, 0.000618/0.000618 sec, 0.000635/0.000635 sec, 0.000576/0.000576 sec, 0.000552/0.000552 sec, 0.00048/0.00048 sec, 0.000572/0.000572 sec, 0.000536/0.000536 sec, 0.000414/0.000414 sec, 0.000456/0.000456 sec, 0.000801/0.000801 sec, 0.000482/0.000482 sec )
[LOG] Total clause size reduction: 8812 --> 121 (214 --> 1, 856 --> 12, 630 --> 7, 216 --> 1, 1302 --> 15, 218 --> 1, 876 --> 8, 660 --> 5, 663 --> 4, 444 --> 2, 446 --> 3, 448 --> 4, 1350 --> 18, 452 --> 3, 1 --> 1, 1 --> 1, 4 --> 4, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 14 --> 14, 3 --> 3 )
[LOG] Average clause size reduction: 112.974 --> 1.55128 (107 --> 0.5, 171.2 --> 2.4, 157.5 --> 1.75, 108 --> 0.5, 186 --> 2.14286, 109 --> 0.5, 175.2 --> 1.6, 165 --> 1.25, 165.75 --> 1, 148 --> 0.666667, 148.667 --> 1, 149.333 --> 1.33333, 192.857 --> 2.57143, 150.667 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.8 --> 2.8, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.050256 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 302
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.09179 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 133 new AND gates.
[LOG] Size before ABC: 262 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.085538/0 sec (0.002155/0 sec, 0.002462/0 sec, 0.002109/0 sec, 0.003325/0 sec, 0.002893/0 sec, 0.002218/0 sec, 0.002799/0 sec, 0.002227/0 sec, 0.002309/0 sec, 0.003247/0 sec, 0.002665/0 sec, 0.002149/0 sec, 0.002956/0 sec, 0.00359/0 sec, 0.002265/0 sec, 0.002301/0 sec, 0.003376/0 sec, 0.00289/0 sec, 0.003107/0 sec, 0.002692/0 sec, 0.003365/0 sec, 0.00245/0 sec, 0.003133/0 sec, 0.002768/0 sec, 0.002519/0 sec, 0.003009/0 sec, 0.002386/0 sec, 0.002393/0 sec, 0.002301/0 sec, 0.002857/0 sec, 0.002282/0 sec, 0.00234/0 sec )
[LOG] Nr of iterations: 95 (3, 5, 3, 7, 5, 3, 5, 3, 3, 6, 4, 2, 5, 7, 2, 2, 2, 1, 2, 1, 4, 1, 3, 1, 1, 4, 1, 1, 1, 5, 1, 1 )
[LOG] Total clause computation time: 0.020794/0 sec (0.000191/0.000191 sec, 0.000345/0.000345 sec, 0.000193/0.000193 sec, 0.000501/0.000501 sec, 0.000327/0.000327 sec, 0.000256/0.000256 sec, 0.000358/0.000358 sec, 0.000225/0.000225 sec, 0.000232/0.000232 sec, 0.000449/0.000449 sec, 0.000309/0.000309 sec, 0.000186/0.000186 sec, 0.000398/0.000398 sec, 0.000653/0.000653 sec, 0.000206/0.000206 sec, 0.000223/0.000223 sec, 0.00125/0.00125 sec, 0.001081/0.001081 sec, 0.001127/0.001127 sec, 0.001054/0.001054 sec, 0.00112/0.00112 sec, 0.000881/0.000881 sec, 0.001087/0.001087 sec, 0.001071/0.001071 sec, 0.000919/0.000919 sec, 0.001062/0.001062 sec, 0.000877/0.000877 sec, 0.000855/0.000855 sec, 0.0008/0.0008 sec, 0.000958/0.000958 sec, 0.000788/0.000788 sec, 0.000812/0.000812 sec )
[LOG] Total clause minimization time: 0.027314/0 sec (0.000271/0.000271 sec, 0.00056/0.00056 sec, 0.000348/0.000348 sec, 0.001183/0.001183 sec, 0.000897/0.000897 sec, 0.000303/0.000303 sec, 0.000764/0.000764 sec, 0.000312/0.000312 sec, 0.000362/0.000362 sec, 0.001064/0.001064 sec, 0.000605/0.000605 sec, 0.000203/0.000203 sec, 0.000761/0.000761 sec, 0.00112/0.00112 sec, 0.000235/0.000235 sec, 0.000224/0.000224 sec, 0.001383/0.001383 sec, 0.001171/0.001171 sec, 0.001332/0.001332 sec, 0.001014/0.001014 sec, 0.001615/0.001615 sec, 0.000951/0.000951 sec, 0.001416/0.001416 sec, 0.001084/0.001084 sec, 0.000985/0.000985 sec, 0.001329/0.001329 sec, 0.000903/0.000903 sec, 0.000934/0.000934 sec, 0.000898/0.000898 sec, 0.001298/0.001298 sec, 0.000868/0.000868 sec, 0.000921/0.000921 sec )
[LOG] Total clause size reduction: 16123 --> 165 (644 --> 4, 1288 --> 8, 646 --> 4, 1944 --> 17, 1300 --> 12, 642 --> 3, 1308 --> 10, 656 --> 3, 658 --> 3, 1650 --> 13, 993 --> 8, 332 --> 1, 1332 --> 8, 2004 --> 14, 335 --> 1, 336 --> 1, 4 --> 4, 1 --> 1, 4 --> 4, 1 --> 1, 12 --> 12, 1 --> 1, 6 --> 6, 1 --> 1, 1 --> 1, 9 --> 9, 1 --> 1, 1 --> 1, 1 --> 1, 10 --> 10, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 169.716 --> 1.73684 (214.667 --> 1.33333, 257.6 --> 1.6, 215.333 --> 1.33333, 277.714 --> 2.42857, 260 --> 2.4, 214 --> 1, 261.6 --> 2, 218.667 --> 1, 219.333 --> 1, 275 --> 2.16667, 248.25 --> 2, 166 --> 0.5, 266.4 --> 1.6, 286.286 --> 2, 167.5 --> 0.5, 168 --> 0.5, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2.25 --> 2.25, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.094133 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 422
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.067336 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 134 new AND gates.
[LOG] Size before ABC: 184 AND gates.
[LOG] Size after ABC: 123 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.062375/0 sec (0.001794/0 sec, 0.001593/0 sec, 0.001908/0 sec, 0.001524/0 sec, 0.002116/0 sec, 0.001678/0 sec, 0.001739/0 sec, 0.002224/0 sec, 0.002227/0 sec, 0.002468/0 sec, 0.001652/0 sec, 0.002371/0 sec, 0.001681/0 sec, 0.002298/0 sec, 0.001723/0 sec, 0.001844/0 sec, 0.002436/0 sec, 0.002041/0 sec, 0.002164/0 sec, 0.001995/0 sec, 0.002132/0 sec, 0.001804/0 sec, 0.001881/0 sec, 0.001972/0 sec, 0.002202/0 sec, 0.002084/0 sec, 0.00177/0 sec, 0.001983/0 sec, 0.001634/0 sec, 0.002115/0 sec, 0.001644/0 sec, 0.001678/0 sec )
[LOG] Nr of iterations: 93 (4, 3, 5, 2, 5, 3, 3, 5, 5, 6, 2, 5, 2, 5, 2, 3, 3, 1, 3, 1, 2, 1, 1, 2, 4, 4, 1, 3, 1, 3, 1, 2 )
[LOG] Total clause computation time: 0.01517/0 sec (0.000238/0.000238 sec, 0.00018/0.00018 sec, 0.000261/0.000261 sec, 0.000143/0.000143 sec, 0.000314/0.000314 sec, 0.000194/0.000194 sec, 0.000185/0.000185 sec, 0.000336/0.000336 sec, 0.00032/0.00032 sec, 0.00038/0.00038 sec, 0.000151/0.000151 sec, 0.000353/0.000353 sec, 0.000155/0.000155 sec, 0.000335/0.000335 sec, 0.000169/0.000169 sec, 0.000211/0.000211 sec, 0.000927/0.000927 sec, 0.000804/0.000804 sec, 0.000692/0.000692 sec, 0.000676/0.000676 sec, 0.000744/0.000744 sec, 0.000659/0.000659 sec, 0.00066/0.00066 sec, 0.00073/0.00073 sec, 0.000743/0.000743 sec, 0.000737/0.000737 sec, 0.000654/0.000654 sec, 0.000691/0.000691 sec, 0.000592/0.000592 sec, 0.000739/0.000739 sec, 0.000586/0.000586 sec, 0.000611/0.000611 sec )
[LOG] Total clause minimization time: 0.018893/0 sec (0.000238/0.000238 sec, 0.000233/0.000233 sec, 0.000453/0.000453 sec, 0.000171/0.000171 sec, 0.000585/0.000585 sec, 0.00026/0.00026 sec, 0.000315/0.000315 sec, 0.000624/0.000624 sec, 0.00062/0.00062 sec, 0.000756/0.000756 sec, 0.000178/0.000178 sec, 0.000658/0.000658 sec, 0.000169/0.000169 sec, 0.000585/0.000585 sec, 0.000171/0.000171 sec, 0.000238/0.000238 sec, 0.000944/0.000944 sec, 0.000751/0.000751 sec, 0.000982/0.000982 sec, 0.00084/0.00084 sec, 0.000906/0.000906 sec, 0.000669/0.000669 sec, 0.000748/0.000748 sec, 0.000769/0.000769 sec, 0.000984/0.000984 sec, 0.000878/0.000878 sec, 0.000651/0.000651 sec, 0.000826/0.000826 sec, 0.00058/0.00058 sec, 0.000913/0.000913 sec, 0.000593/0.000593 sec, 0.000605/0.000605 sec )
[LOG] Total clause size reduction: 11150 --> 132 (738 --> 3, 492 --> 3, 988 --> 8, 248 --> 1, 996 --> 10, 500 --> 3, 502 --> 4, 1008 --> 9, 1012 --> 10, 1270 --> 11, 255 --> 1, 1024 --> 9, 257 --> 1, 1032 --> 7, 259 --> 1, 520 --> 2, 3 --> 3, 1 --> 1, 5 --> 5, 1 --> 1, 3 --> 3, 1 --> 1, 1 --> 1, 2 --> 2, 10 --> 10, 7 --> 7, 1 --> 1, 5 --> 5, 1 --> 1, 5 --> 5, 1 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 119.892 --> 1.41935 (184.5 --> 0.75, 164 --> 1, 197.6 --> 1.6, 124 --> 0.5, 199.2 --> 2, 166.667 --> 1, 167.333 --> 1.33333, 201.6 --> 1.8, 202.4 --> 2, 211.667 --> 1.83333, 127.5 --> 0.5, 204.8 --> 1.8, 128.5 --> 0.5, 206.4 --> 1.4, 129.5 --> 0.5, 173.333 --> 0.666667, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1.75 --> 1.75, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.069161 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 386 32 2 1 347
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.102988 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 152 new AND gates.
[LOG] Size before ABC: 288 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.095705/1 sec (0.002435/1 sec, 0.002162/0 sec, 0.002595/0 sec, 0.002048/0 sec, 0.002065/0 sec, 0.003136/0 sec, 0.003076/0 sec, 0.002104/0 sec, 0.002095/0 sec, 0.002107/0 sec, 0.00335/0 sec, 0.002146/0 sec, 0.002185/0 sec, 0.003811/0 sec, 0.003221/0 sec, 0.002898/0 sec, 0.002464/0 sec, 0.002399/0 sec, 0.003518/0 sec, 0.003074/0 sec, 0.002763/0 sec, 0.002782/0 sec, 0.002822/0 sec, 0.003625/0 sec, 0.002994/0 sec, 0.00271/0 sec, 0.002563/0 sec, 0.00261/0 sec, 0.002508/0 sec, 0.00285/0 sec, 0.002702/0 sec, 0.002182/0 sec, 0.00302/0 sec, 0.002223/0 sec, 0.002411/0 sec, 0.002051/0 sec )
[LOG] Nr of iterations: 85 (3, 2, 4, 2, 2, 5, 5, 2, 2, 2, 6, 2, 2, 7, 5, 4, 2, 2, 2, 1, 1, 1, 1, 4, 2, 1, 1, 1, 1, 1, 1, 1, 4, 1, 1, 1 )
[LOG] Total clause computation time: 0.021613/0 sec (0.000161/0.000161 sec, 0.000158/0.000158 sec, 0.000278/0.000278 sec, 0.000159/0.000159 sec, 0.00016/0.00016 sec, 0.000398/0.000398 sec, 0.000312/0.000312 sec, 0.000121/0.000121 sec, 0.000124/0.000124 sec, 0.000123/0.000123 sec, 0.00048/0.00048 sec, 0.000125/0.000125 sec, 0.000126/0.000126 sec, 0.000537/0.000537 sec, 0.000409/0.000409 sec, 0.000276/0.000276 sec, 0.000135/0.000135 sec, 0.000222/0.000222 sec, 0.001273/0.001273 sec, 0.001107/0.001107 sec, 0.001017/0.001017 sec, 0.001066/0.001066 sec, 0.001124/0.001124 sec, 0.001156/0.001156 sec, 0.00096/0.00096 sec, 0.000961/0.000961 sec, 0.000924/0.000924 sec, 0.000978/0.000978 sec, 0.000866/0.000866 sec, 0.000987/0.000987 sec, 0.00093/0.00093 sec, 0.000824/0.000824 sec, 0.000962/0.000962 sec, 0.000754/0.000754 sec, 0.000744/0.000744 sec, 0.000676/0.000676 sec )
[LOG] Total clause minimization time: 0.027922/0 sec (0.000318/0.000318 sec, 0.000251/0.000251 sec, 0.000547/0.000547 sec, 0.000129/0.000129 sec, 0.000142/0.000142 sec, 0.00092/0.00092 sec, 0.000896/0.000896 sec, 0.000143/0.000143 sec, 0.000135/0.000135 sec, 0.000133/0.000133 sec, 0.000989/0.000989 sec, 0.000131/0.000131 sec, 0.000151/0.000151 sec, 0.001332/0.001332 sec, 0.000838/0.000838 sec, 0.000646/0.000646 sec, 0.000344/0.000344 sec, 0.000166/0.000166 sec, 0.001442/0.001442 sec, 0.00127/0.00127 sec, 0.001053/0.001053 sec, 0.001024/0.001024 sec, 0.001008/0.001008 sec, 0.001777/0.001777 sec, 0.001347/0.001347 sec, 0.00105/0.00105 sec, 0.000954/0.000954 sec, 0.000951/0.000951 sec, 0.000955/0.000955 sec, 0.001186/0.001186 sec, 0.001098/0.001098 sec, 0.000689/0.000689 sec, 0.001384/0.001384 sec, 0.000808/0.000808 sec, 0.000997/0.000997 sec, 0.000718/0.000718 sec )
[LOG] Total clause size reduction: 15294 --> 125 (728 --> 4, 364 --> 1, 1095 --> 6, 366 --> 1, 367 --> 1, 1472 --> 10, 1476 --> 10, 370 --> 1, 371 --> 1, 372 --> 1, 1865 --> 11, 374 --> 1, 375 --> 1, 2256 --> 16, 1508 --> 8, 1134 --> 6, 379 --> 3, 380 --> 1, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 10 --> 10, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 8 --> 8, 1 --> 1, 3 --> 3, 1 --> 1 )
[LOG] Average clause size reduction: 179.929 --> 1.47059 (242.667 --> 1.33333, 182 --> 0.5, 273.75 --> 1.5, 183 --> 0.5, 183.5 --> 0.5, 294.4 --> 2, 295.2 --> 2, 185 --> 0.5, 185.5 --> 0.5, 186 --> 0.5, 310.833 --> 1.83333, 187 --> 0.5, 187.5 --> 0.5, 322.286 --> 2.28571, 301.6 --> 1.6, 283.5 --> 1.5, 189.5 --> 1.5, 190 --> 0.5, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 3 --> 3, 1 --> 1 )
[LOG] Overall execution time: 0.105698 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 520 36 2 1 479
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.087469 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 200 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.081603/0 sec (0.00185/0 sec, 0.002138/0 sec, 0.002066/0 sec, 0.001823/0 sec, 0.001956/0 sec, 0.002103/0 sec, 0.002876/0 sec, 0.001745/0 sec, 0.00229/0 sec, 0.002291/0 sec, 0.002353/0 sec, 0.001832/0 sec, 0.002616/0 sec, 0.003366/0 sec, 0.001868/0 sec, 0.001864/0 sec, 0.002015/0 sec, 0.00212/0 sec, 0.002998/0 sec, 0.003148/0 sec, 0.002758/0 sec, 0.002682/0 sec, 0.002683/0 sec, 0.002352/0 sec, 0.002117/0 sec, 0.002351/0 sec, 0.00226/0 sec, 0.002618/0 sec, 0.002476/0 sec, 0.002209/0 sec, 0.002173/0 sec, 0.002103/0 sec, 0.001787/0 sec, 0.001722/0 sec, 0.001987/0 sec, 0.002007/0 sec )
[LOG] Nr of iterations: 100 (3, 5, 4, 3, 4, 4, 7, 2, 5, 4, 4, 2, 5, 7, 2, 2, 3, 3, 2, 4, 1, 1, 2, 1, 1, 1, 2, 3, 2, 1, 2, 2, 1, 1, 2, 2 )
[LOG] Total clause computation time: 0.020209/0 sec (0.000201/0.000201 sec, 0.000264/0.000264 sec, 0.000276/0.000276 sec, 0.000196/0.000196 sec, 0.000246/0.000246 sec, 0.0003/0.0003 sec, 0.00044/0.00044 sec, 0.000157/0.000157 sec, 0.000313/0.000313 sec, 0.0003/0.0003 sec, 0.000312/0.000312 sec, 0.000166/0.000166 sec, 0.000365/0.000365 sec, 0.000569/0.000569 sec, 0.000116/0.000116 sec, 0.000115/0.000115 sec, 0.000174/0.000174 sec, 0.000206/0.000206 sec, 0.001238/0.001238 sec, 0.00122/0.00122 sec, 0.001103/0.001103 sec, 0.001019/0.001019 sec, 0.000985/0.000985 sec, 0.000917/0.000917 sec, 0.000726/0.000726 sec, 0.000893/0.000893 sec, 0.00073/0.00073 sec, 0.000831/0.000831 sec, 0.000903/0.000903 sec, 0.00088/0.00088 sec, 0.000806/0.000806 sec, 0.00076/0.00076 sec, 0.000565/0.000565 sec, 0.000568/0.000568 sec, 0.00069/0.00069 sec, 0.000659/0.000659 sec )
[LOG] Total clause minimization time: 0.025743/0 sec (0.00022/0.00022 sec, 0.000555/0.000555 sec, 0.000474/0.000474 sec, 0.000289/0.000289 sec, 0.000372/0.000372 sec, 0.000433/0.000433 sec, 0.001035/0.001035 sec, 0.000181/0.000181 sec, 0.000543/0.000543 sec, 0.00054/0.00054 sec, 0.000564/0.000564 sec, 0.000186/0.000186 sec, 0.00073/0.00073 sec, 0.001242/0.001242 sec, 0.000199/0.000199 sec, 0.000188/0.000188 sec, 0.000264/0.000264 sec, 0.00033/0.00033 sec, 0.001115/0.001115 sec, 0.001373/0.001373 sec, 0.001114/0.001114 sec, 0.001115/0.001115 sec, 0.001156/0.001156 sec, 0.000896/0.000896 sec, 0.000855/0.000855 sec, 0.000935/0.000935 sec, 0.001007/0.001007 sec, 0.001264/0.001264 sec, 0.001055/0.001055 sec, 0.000802/0.000802 sec, 0.000852/0.000852 sec, 0.000837/0.000837 sec, 0.000722/0.000722 sec, 0.000657/0.000657 sec, 0.000798/0.000798 sec, 0.000845/0.000845 sec )
[LOG] Total clause size reduction: 14579 --> 143 (556 --> 2, 1112 --> 8, 837 --> 5, 560 --> 3, 843 --> 4, 846 --> 6, 1698 --> 15, 284 --> 1, 1140 --> 7, 858 --> 7, 861 --> 7, 288 --> 1, 1156 --> 10, 1740 --> 17, 291 --> 1, 292 --> 1, 586 --> 2, 588 --> 3, 2 --> 2, 8 --> 8, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 7 --> 7, 4 --> 4, 1 --> 1, 2 --> 2, 3 --> 3, 1 --> 1, 1 --> 1, 2 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 145.79 --> 1.43 (185.333 --> 0.666667, 222.4 --> 1.6, 209.25 --> 1.25, 186.667 --> 1, 210.75 --> 1, 211.5 --> 1.5, 242.571 --> 2.14286, 142 --> 0.5, 228 --> 1.4, 214.5 --> 1.75, 215.25 --> 1.75, 144 --> 0.5, 231.2 --> 2, 248.571 --> 2.42857, 145.5 --> 0.5, 146 --> 0.5, 195.333 --> 0.666667, 196 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.33333 --> 2.33333, 2 --> 2, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.089524 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 394
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.164284 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 174 new AND gates.
[LOG] Size before ABC: 323 AND gates.
[LOG] Size after ABC: 158 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.155474/0 sec (0.002396/0 sec, 0.002261/0 sec, 0.002563/0 sec, 0.002215/0 sec, 0.002259/0 sec, 0.004402/0 sec, 0.002515/0 sec, 0.002902/0 sec, 0.002316/0 sec, 0.003745/0 sec, 0.003544/0 sec, 0.002783/0 sec, 0.00366/0 sec, 0.006014/0 sec, 0.004853/0 sec, 0.005143/0 sec, 0.003252/0 sec, 0.00458/0 sec, 0.004032/0 sec, 0.002765/0 sec, 0.005277/0 sec, 0.005178/0 sec, 0.005745/0 sec, 0.005236/0 sec, 0.004903/0 sec, 0.004959/0 sec, 0.004806/0 sec, 0.004677/0 sec, 0.004454/0 sec, 0.004297/0 sec, 0.004245/0 sec, 0.004555/0 sec, 0.004669/0 sec, 0.003884/0 sec, 0.003571/0 sec, 0.004467/0 sec, 0.003366/0 sec, 0.003061/0 sec, 0.002945/0 sec, 0.002979/0 sec )
[LOG] Nr of iterations: 126 (2, 2, 3, 2, 2, 9, 3, 4, 2, 6, 6, 3, 6, 11, 8, 8, 4, 7, 6, 2, 1, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 4, 3, 1, 5, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.04231/0 sec (0.000117/0.000117 sec, 0.000117/0.000117 sec, 0.000209/0.000209 sec, 0.000125/0.000125 sec, 0.000127/0.000127 sec, 0.000719/0.000719 sec, 0.000197/0.000197 sec, 0.000301/0.000301 sec, 0.000131/0.000131 sec, 0.000488/0.000488 sec, 0.000415/0.000415 sec, 0.000201/0.000201 sec, 0.000471/0.000471 sec, 0.001015/0.001015 sec, 0.000762/0.000762 sec, 0.000829/0.000829 sec, 0.0003/0.0003 sec, 0.000575/0.000575 sec, 0.000538/0.000538 sec, 0.000187/0.000187 sec, 0.002044/0.002044 sec, 0.002029/0.002029 sec, 0.002441/0.002441 sec, 0.001896/0.001896 sec, 0.001912/0.001912 sec, 0.002061/0.002061 sec, 0.002137/0.002137 sec, 0.001763/0.001763 sec, 0.00197/0.00197 sec, 0.001819/0.001819 sec, 0.001666/0.001666 sec, 0.002022/0.002022 sec, 0.00178/0.00178 sec, 0.001417/0.001417 sec, 0.001304/0.001304 sec, 0.001542/0.001542 sec, 0.00129/0.00129 sec, 0.001185/0.001185 sec, 0.001072/0.001072 sec, 0.001136/0.001136 sec )
[LOG] Total clause minimization time: 0.054316/0 sec (0.000204/0.000204 sec, 0.000208/0.000208 sec, 0.000422/0.000422 sec, 0.00015/0.00015 sec, 0.000165/0.000165 sec, 0.001677/0.001677 sec, 0.000305/0.000305 sec, 0.000563/0.000563 sec, 0.000157/0.000157 sec, 0.001173/0.001173 sec, 0.001025/0.001025 sec, 0.000475/0.000475 sec, 0.001045/0.001045 sec, 0.002776/0.002776 sec, 0.001799/0.001799 sec, 0.001992/0.001992 sec, 0.000579/0.000579 sec, 0.001633/0.001633 sec, 0.001071/0.001071 sec, 0.000179/0.000179 sec, 0.002276/0.002276 sec, 0.002307/0.002307 sec, 0.002444/0.002444 sec, 0.002511/0.002511 sec, 0.002161/0.002161 sec, 0.002075/0.002075 sec, 0.001856/0.001856 sec, 0.002102/0.002102 sec, 0.001661/0.001661 sec, 0.001676/0.001676 sec, 0.001782/0.001782 sec, 0.001744/0.001744 sec, 0.002091/0.002091 sec, 0.001686/0.001686 sec, 0.0015/0.0015 sec, 0.002158/0.002158 sec, 0.001324/0.001324 sec, 0.001133/0.001133 sec, 0.001134/0.001134 sec, 0.001097/0.001097 sec )
[LOG] Total clause size reduction: 31654 --> 220 (406 --> 1, 406 --> 2, 814 --> 4, 408 --> 1, 409 --> 1, 3280 --> 19, 822 --> 3, 1236 --> 5, 413 --> 1, 2070 --> 13, 2075 --> 9, 832 --> 5, 2085 --> 11, 4180 --> 29, 2933 --> 18, 2905 --> 20, 1263 --> 5, 2532 --> 16, 2115 --> 10, 424 --> 1, 1 --> 1, 2 --> 2, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 8 --> 8, 6 --> 6, 1 --> 1, 11 --> 11, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 251.222 --> 1.74603 (203 --> 0.5, 203 --> 1, 271.333 --> 1.33333, 204 --> 0.5, 204.5 --> 0.5, 364.444 --> 2.11111, 274 --> 1, 309 --> 1.25, 206.5 --> 0.5, 345 --> 2.16667, 345.833 --> 1.5, 277.333 --> 1.66667, 347.5 --> 1.83333, 380 --> 2.63636, 366.625 --> 2.25, 363.125 --> 2.5, 315.75 --> 1.25, 361.714 --> 2.28571, 352.5 --> 1.66667, 212 --> 0.5, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2.2 --> 2.2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.167416 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 585 40 2 1 539
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.116011 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 223 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.109081/0 sec (0.002054/0 sec, 0.002266/0 sec, 0.003035/0 sec, 0.003103/0 sec, 0.002415/0 sec, 0.002145/0 sec, 0.002078/0 sec, 0.002281/0 sec, 0.002407/0 sec, 0.002633/0 sec, 0.002835/0 sec, 0.002319/0 sec, 0.002526/0 sec, 0.002985/0 sec, 0.002789/0 sec, 0.003058/0 sec, 0.002301/0 sec, 0.002137/0 sec, 0.003911/0 sec, 0.002409/0 sec, 0.004096/0 sec, 0.00348/0 sec, 0.003383/0 sec, 0.003303/0 sec, 0.003273/0 sec, 0.002785/0 sec, 0.003052/0 sec, 0.002845/0 sec, 0.002888/0 sec, 0.00284/0 sec, 0.003292/0 sec, 0.002951/0 sec, 0.002574/0 sec, 0.00273/0 sec, 0.002339/0 sec, 0.002321/0 sec, 0.002402/0 sec, 0.002231/0 sec, 0.002296/0 sec, 0.002313/0 sec )
[LOG] Nr of iterations: 123 (3, 4, 8, 7, 4, 3, 3, 4, 4, 5, 5, 3, 4, 5, 5, 5, 3, 2, 8, 3, 2, 1, 2, 2, 2, 1, 2, 2, 1, 1, 4, 2, 1, 3, 1, 1, 2, 1, 2, 2 )
[LOG] Total clause computation time: 0.028025/0 sec (0.000216/0.000216 sec, 0.000269/0.000269 sec, 0.000496/0.000496 sec, 0.00047/0.00047 sec, 0.000277/0.000277 sec, 0.00026/0.00026 sec, 0.000227/0.000227 sec, 0.000285/0.000285 sec, 0.000306/0.000306 sec, 0.00034/0.00034 sec, 0.000341/0.000341 sec, 0.000272/0.000272 sec, 0.000306/0.000306 sec, 0.000415/0.000415 sec, 0.0004/0.0004 sec, 0.000441/0.000441 sec, 0.000196/0.000196 sec, 0.000137/0.000137 sec, 0.000699/0.000699 sec, 0.000251/0.000251 sec, 0.001644/0.001644 sec, 0.001518/0.001518 sec, 0.001295/0.001295 sec, 0.001359/0.001359 sec, 0.001235/0.001235 sec, 0.001075/0.001075 sec, 0.001106/0.001106 sec, 0.001012/0.001012 sec, 0.00106/0.00106 sec, 0.001087/0.001087 sec, 0.001182/0.001182 sec, 0.001137/0.001137 sec, 0.000972/0.000972 sec, 0.001/0.001 sec, 0.000807/0.000807 sec, 0.000743/0.000743 sec, 0.000813/0.000813 sec, 0.000742/0.000742 sec, 0.000784/0.000784 sec, 0.00085/0.00085 sec )
[LOG] Total clause minimization time: 0.036054/0 sec (0.000239/0.000239 sec, 0.000514/0.000514 sec, 0.001049/0.001049 sec, 0.001114/0.001114 sec, 0.000593/0.000593 sec, 0.000324/0.000324 sec, 0.000284/0.000284 sec, 0.000401/0.000401 sec, 0.000488/0.000488 sec, 0.000667/0.000667 sec, 0.000827/0.000827 sec, 0.000364/0.000364 sec, 0.000529/0.000529 sec, 0.000849/0.000849 sec, 0.000652/0.000652 sec, 0.000838/0.000838 sec, 0.000318/0.000318 sec, 0.000214/0.000214 sec, 0.001368/0.001368 sec, 0.000319/0.000319 sec, 0.001724/0.001724 sec, 0.00134/0.00134 sec, 0.001469/0.001469 sec, 0.001332/0.001332 sec, 0.001436/0.001436 sec, 0.001113/0.001113 sec, 0.001345/0.001345 sec, 0.001238/0.001238 sec, 0.001237/0.001237 sec, 0.001172/0.001172 sec, 0.00152/0.00152 sec, 0.001227/0.001227 sec, 0.001024/0.001024 sec, 0.00115/0.00115 sec, 0.000962/0.000962 sec, 0.001012/0.001012 sec, 0.001019/0.001019 sec, 0.000922/0.000922 sec, 0.000953/0.000953 sec, 0.000908/0.000908 sec )
[LOG] Total clause size reduction: 21673 --> 181 (620 --> 2, 930 --> 7, 2177 --> 15, 1872 --> 15, 924 --> 8, 628 --> 3, 630 --> 2, 948 --> 4, 951 --> 5, 1272 --> 8, 1276 --> 10, 640 --> 3, 963 --> 5, 1288 --> 10, 1292 --> 7, 1296 --> 9, 650 --> 2, 326 --> 1, 2289 --> 17, 656 --> 3, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 10 --> 10, 3 --> 3, 1 --> 1, 5 --> 5, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 176.203 --> 1.47154 (206.667 --> 0.666667, 232.5 --> 1.75, 272.125 --> 1.875, 267.429 --> 2.14286, 231 --> 2, 209.333 --> 1, 210 --> 0.666667, 237 --> 1, 237.75 --> 1.25, 254.4 --> 1.6, 255.2 --> 2, 213.333 --> 1, 240.75 --> 1.25, 257.6 --> 2, 258.4 --> 1.4, 259.2 --> 1.8, 216.667 --> 0.666667, 163 --> 0.5, 286.125 --> 2.125, 218.667 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1.5 --> 1.5, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.118385 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.001232 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000317/0 sec (0.000225/0 sec, 9.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001781 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.000991 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000153/0 sec (0.000102/0 sec, 5.1e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001481 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.001411 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000456/0 sec (0.000323/0 sec, 0.000133/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002007 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001099 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000209/0 sec (0.00014/0 sec, 6.9e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001616 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.001624 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000595/0 sec (0.000435/0 sec, 0.00016/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002279 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001145 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000265/0 sec (0.000184/0 sec, 8.1e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001682 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.001763 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000697/0 sec (0.000507/0 sec, 0.00019/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002487 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001257 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000314/0 sec (0.000218/0 sec, 9.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001824 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.001988 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000822/0 sec (0.000602/0 sec, 0.00022/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002769 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001323 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000361/0 sec (0.000242/0 sec, 0.000119/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001927 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.002168 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000937/0 sec (0.000678/0 sec, 0.000259/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.5e-05/0 sec (2.5e-05/2.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003019 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.001378 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000403/0 sec (0.000273/0 sec, 0.00013/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002005 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.002341 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001041/0 sec (0.000758/0 sec, 0.000283/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003278 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.001482 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000475/0 sec (0.00033/0 sec, 0.000145/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002161 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.002534 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001176/0 sec (0.000862/0 sec, 0.000314/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00355 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.51 sec (Real time) / 0.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.001549 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000499/0 sec (0.000345/0 sec, 0.000154/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002264 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.002724 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001292/0 sec (0.000944/0 sec, 0.000348/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003874 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.68 sec (Real time) / 1.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.001628 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000567/0 sec (0.00039/0 sec, 0.000177/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.0024 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.26 sec (Real time) / 1.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.003045 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001488/0 sec (0.001097/0 sec, 0.000391/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004329 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.21 sec (Real time) / 5.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.001691 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000612/0 sec (0.000425/0 sec, 0.000187/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002468 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.91 sec (Real time) / 3.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.003655 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001947/0 sec (0.001432/0 sec, 0.000515/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005262 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 697.57 sec (Real time) / 687.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.002047 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000815/0 sec (0.000571/0 sec, 0.000244/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002972 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 442.76 sec (Real time) / 433.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.004696 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002585/0 sec (0.00193/0 sec, 0.000655/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007056 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.22 sec (Real time) / 9925.92 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.002452 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001063/0 sec (0.000756/0 sec, 0.000307/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003598 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.30 sec (Real time) / 9922.01 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.005753 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003297/0 sec (0.002481/0 sec, 0.000816/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 5.7e-05/0 sec (5.7e-05/5.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008916 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.33 sec (Real time) / 9925.54 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.002825 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001305/0 sec (0.000932/0 sec, 0.000373/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004243 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.38 sec (Real time) / 9925.62 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.006746 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003947/0 sec (0.002934/0 sec, 0.001013/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010713 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.25 sec (Real time) / 9928.20 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.003248 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001571/0 sec (0.001113/0 sec, 0.000458/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005007 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9874.20 sec (Real time) / 9793.42 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 134)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.001282 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000265/0 sec (0.000185/0 sec, 8e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001869 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.001173 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000199/0 sec (0.000137/0 sec, 6.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001723 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.001344 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000323/0 sec (0.000225/0 sec, 9.8e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001916 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.001159 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000173/0 sec (0.000115/0 sec, 5.8e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001716 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.003413 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002046/0 sec (0.000653/0 sec, 0.000431/0 sec, 0.000395/0 sec, 0.000242/0 sec, 0.000166/0 sec, 0.000159/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000118/0 sec (6.2e-05/6.2e-05 sec, 3.1e-05/3.1e-05 sec, 0/0 sec, 2.5e-05/2.5e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000112/0 sec (9.1e-05/9.1e-05 sec, 0/0 sec, 0/0 sec, 2.1e-05/2.1e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 130 --> 5 (128 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 21.6667 --> 0.833333 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00421 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.002714 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001532/0 sec (0.000484/0 sec, 0.000351/0 sec, 0.000307/0 sec, 0.000168/0 sec, 0.000112/0 sec, 0.00011/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000167/0 sec (5.9e-05/5.9e-05 sec, 5.5e-05/5.5e-05 sec, 3.9e-05/3.9e-05 sec, 1.4e-05/1.4e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000117/0 sec (0.000102/0.000102 sec, 0/0 sec, 0/0 sec, 1.5e-05/1.5e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 68 --> 5 (66 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 11.3333 --> 0.833333 (22 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003436 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.003193 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001915/0 sec (0.000627/0 sec, 0.000394/0 sec, 0.000375/0 sec, 0.000236/0 sec, 0.000144/0 sec, 0.000139/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000155/0 sec (7.1e-05/7.1e-05 sec, 3.4e-05/3.4e-05 sec, 2.8e-05/2.8e-05 sec, 2.2e-05/2.2e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000161/0 sec (0.000125/0.000125 sec, 0/0 sec, 0/0 sec, 3.6e-05/3.6e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 74 --> 5 (72 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 12.3333 --> 0.833333 (24 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003935 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.002198 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00106/0 sec (0.000323/0 sec, 0.000231/0 sec, 0.000192/0 sec, 0.000144/0 sec, 8.6e-05/0 sec, 8.4e-05/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 6.7e-05/0 sec (3.6e-05/3.6e-05 sec, 1.9e-05/1.9e-05 sec, 0/0 sec, 1.2e-05/1.2e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.9e-05/0 sec (4.1e-05/4.1e-05 sec, 0/0 sec, 0/0 sec, 1.8e-05/1.8e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 42 --> 5 (40 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7 --> 0.833333 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002853 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.022087 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019119/0 sec (0.00867/0 sec, 0.001461/0 sec, 0.001333/0 sec, 0.001276/0 sec, 0.00126/0 sec, 0.001239/0 sec, 0.001121/0 sec, 0.000627/0 sec, 0.000367/0 sec, 0.000354/0 sec, 0.000354/0 sec, 0.000355/0 sec, 0.000352/0 sec, 0.00035/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.002258/0 sec (0.001332/0.001332 sec, 0.000246/0.000246 sec, 0.000196/0.000196 sec, 0.000144/0.000144 sec, 0.000121/0.000121 sec, 0.000112/0.000112 sec, 0/0 sec, 0.000107/0.000107 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.006071/0 sec (0.006033/0.006033 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.8e-05/3.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4870 --> 193 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 121.75 --> 4.825 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02339 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.016536 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014187/0 sec (0.006093/0 sec, 0.001293/0 sec, 0.001087/0 sec, 0.001042/0 sec, 0.000973/0 sec, 0.001009/0 sec, 0.00094/0 sec, 0.000406/0 sec, 0.000234/0 sec, 0.000225/0 sec, 0.000223/0 sec, 0.000221/0 sec, 0.000221/0 sec, 0.00022/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.002659/0 sec (0.001172/0.001172 sec, 0.000418/0.000418 sec, 0.000282/0.000282 sec, 0.000239/0.000239 sec, 0.000171/0.000171 sec, 0.000205/0.000205 sec, 0.000136/0.000136 sec, 3.6e-05/3.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.004095/0 sec (0.004056/0.004056 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.9e-05/3.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2342 --> 193 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.55 --> 4.825 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.017622 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.016385 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.013822/0 sec (0.005346/0 sec, 0.001232/0 sec, 0.001088/0 sec, 0.001072/0 sec, 0.001028/0 sec, 0.000997/0 sec, 0.000999/0 sec, 0.00046/0 sec, 0.000276/0 sec, 0.000266/0 sec, 0.000266/0 sec, 0.000263/0 sec, 0.000265/0 sec, 0.000264/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.001794/0 sec (0.000916/0.000916 sec, 0.000254/0.000254 sec, 0.000162/0.000162 sec, 0.000151/0.000151 sec, 0.000119/0.000119 sec, 9e-05/9e-05 sec, 7.6e-05/7.6e-05 sec, 2.6e-05/2.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.00343/0 sec (0.003379/0.003379 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.1e-05/5.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2438 --> 193 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 60.95 --> 4.825 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.017499 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.010755 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00886/0 sec (0.003294/0 sec, 0.00094/0 sec, 0.000734/0 sec, 0.000698/0 sec, 0.0007/0 sec, 0.000656/0 sec, 0.000617/0 sec, 0.000292/0 sec, 0.000169/0 sec, 0.000153/0 sec, 0.000152/0 sec, 0.000151/0 sec, 0.000153/0 sec, 0.000151/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.001136/0 sec (0.000612/0.000612 sec, 0.000223/0.000223 sec, 0.000112/0.000112 sec, 7.3e-05/7.3e-05 sec, 5.6e-05/5.6e-05 sec, 3.8e-05/3.8e-05 sec, 0/0 sec, 2.2e-05/2.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.002061/0 sec (0.002032/0.002032 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.9e-05/2.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1286 --> 193 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.15 --> 4.825 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011632 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.435676 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.417797/0 sec (0.291008/0 sec, 0.028122/0 sec, 0.015831/0 sec, 0.01116/0 sec, 0.00975/0 sec, 0.009401/0 sec, 0.009224/0 sec, 0.00904/0 sec, 0.008906/0 sec, 0.008905/0 sec, 0.00857/0 sec, 0.002254/0 sec, 0.000746/0 sec, 0.000544/0 sec, 0.000536/0 sec, 0.000555/0 sec, 0.000536/0 sec, 0.000544/0 sec, 0.00054/0 sec, 0.000554/0 sec, 0.000533/0 sec, 0.000538/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.061296/0 sec (0.030887/0.030887 sec, 0.018112/0.018112 sec, 0.006752/0.006752 sec, 0.002346/0.002346 sec, 0.000934/0.000934 sec, 0.00058/0.00058 sec, 0.000422/0.000422 sec, 0.000354/0.000354 sec, 0.00031/0.00031 sec, 0.000303/0.000303 sec, 1e-06/1e-06 sec, 0.000295/0.000295 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.251851/0 sec (0.251787/0.251787 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.4e-05/6.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122890 --> 5121 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.523 --> 9.7729 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.437677 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.58 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.393344 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.377035/0 sec (0.255392/0 sec, 0.028233/0 sec, 0.017106/0 sec, 0.010366/0 sec, 0.009208/0 sec, 0.008836/0 sec, 0.008664/0 sec, 0.00859/0 sec, 0.008797/0 sec, 0.008462/0 sec, 0.008271/0 sec, 0.001759/0 sec, 0.000466/0 sec, 0.000321/0 sec, 0.000319/0 sec, 0.000319/0 sec, 0.000319/0 sec, 0.000323/0 sec, 0.000321/0 sec, 0.00032/0 sec, 0.000321/0 sec, 0.000322/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.059864/0 sec (0.024568/0.024568 sec, 0.018969/0.018969 sec, 0.008796/0.008796 sec, 0.002519/0.002519 sec, 0.001257/0.001257 sec, 0.000826/0.000826 sec, 0.000732/0.000732 sec, 0.000602/0.000602 sec, 0.000563/0.000563 sec, 0.00055/0.00055 sec, 0.000401/0.000401 sec, 8.1e-05/8.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.224379/0 sec (0.224317/0.224317 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.2e-05/6.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57866 --> 5121 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.431 --> 9.7729 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.395086 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.344496 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.327947/0 sec (0.208577/0 sec, 0.027029/0 sec, 0.016356/0 sec, 0.010625/0 sec, 0.00907/0 sec, 0.008698/0 sec, 0.008533/0 sec, 0.008489/0 sec, 0.008306/0 sec, 0.008277/0 sec, 0.00824/0 sec, 0.001919/0 sec, 0.000412/0 sec, 0.000381/0 sec, 0.00038/0 sec, 0.000382/0 sec, 0.000377/0 sec, 0.000379/0 sec, 0.000378/0 sec, 0.00038/0 sec, 0.000378/0 sec, 0.000381/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.052375/0 sec (0.02147/0.02147 sec, 0.01752/0.01752 sec, 0.007798/0.007798 sec, 0.002404/0.002404 sec, 0.001019/0.001019 sec, 0.000583/0.000583 sec, 0.000419/0.000419 sec, 0.000334/0.000334 sec, 0.000286/0.000286 sec, 0.000262/0.000262 sec, 0.000235/0.000235 sec, 4.5e-05/4.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.180259/0 sec (0.180184/0.180184 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.5e-05/7.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59402 --> 5121 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.363 --> 9.7729 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.346033 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.23261 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.217179/0 sec (0.100038/0 sec, 0.032332/0 sec, 0.014772/0 sec, 0.010249/0 sec, 0.008611/0 sec, 0.008204/0 sec, 0.007967/0 sec, 0.007972/0 sec, 0.007859/0 sec, 0.007716/0 sec, 0.007588/0 sec, 0.001676/0 sec, 0.000234/0 sec, 0.000223/0 sec, 0.000222/0 sec, 0.000224/0 sec, 0.000217/0 sec, 0.000212/0 sec, 0.000216/0 sec, 0.000215/0 sec, 0.000216/0 sec, 0.000216/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.050386/0 sec (0.015499/0.015499 sec, 0.023376/0.023376 sec, 0.00679/0.00679 sec, 0.002399/0.002399 sec, 0.000887/0.000887 sec, 0.000459/0.000459 sec, 0.00031/0.00031 sec, 0.000243/0.000243 sec, 0.000214/0.000214 sec, 0.000179/0.000179 sec, 0/0 sec, 3e-05/3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.079086/0 sec (0.079044/0.079044 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.2e-05/4.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30730 --> 5121 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.645 --> 9.7729 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.233925 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 18.0222 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.1515/18 sec (8.08611/8 sec, 1.98003/2 sec, 2.9951/3 sec, 0.682861/1 sec, 0.365056/0 sec, 0.342094/1 sec, 0.257344/0 sec, 0.326621/1 sec, 0.294142/0 sec, 0.293023/0 sec, 0.291455/1 sec, 0.290099/0 sec, 0.287756/0 sec, 0.313383/1 sec, 0.30105/0 sec, 0.034872/0 sec, 0.001077/0 sec, 0.000746/0 sec, 0.000736/0 sec, 0.00075/0 sec, 0.000724/0 sec, 0.000727/0 sec, 0.00072/0 sec, 0.000715/0 sec, 0.000725/0 sec, 0.000716/0 sec, 0.000724/0 sec, 0.000716/0 sec, 0.00071/0 sec, 0.000726/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 5.76427/6 sec (0.812329/0.812329 sec, 1.7071/1.7071 sec, 2.6922/2.6922 sec, 0.375702/0.375702 sec, 0.084446/0.084446 sec, 0.031951/0.031951 sec, 0.016819/0.016819 sec, 0.010321/0.010321 sec, 0.006864/0.006864 sec, 0.005995/0.005995 sec, 0.005424/0.005424 sec, 0.005037/0.005037 sec, 0.005025/0.005025 sec, 0.004728/0.004728 sec, 4e-06/4e-06 sec, 0.000334/0.000334 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.08437/5 sec (7.08428/7.08428 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.4e-05/9.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686990 --> 114689 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.362 --> 13.9728 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 18.0353 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 18.20 sec (Real time) / 18.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 24.4916 sec CPU time.
[LOG] Relation determinization time: 24 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 23.8498/24 sec (6.33653/6 sec, 10.9665/11 sec, 2.25699/2 sec, 0.643637/1 sec, 0.381562/0 sec, 0.333923/1 sec, 0.328172/0 sec, 0.297693/0 sec, 0.317759/1 sec, 0.316824/0 sec, 0.311275/0 sec, 0.315156/1 sec, 0.316675/0 sec, 0.312539/1 sec, 0.311086/0 sec, 0.096828/0 sec, 0.00078/0 sec, 0.000491/0 sec, 0.00047/0 sec, 0.000462/0 sec, 0.000459/0 sec, 0.000445/0 sec, 0.000444/0 sec, 0.000457/0 sec, 0.000439/0 sec, 0.000447/0 sec, 0.000446/0 sec, 0.000433/0 sec, 0.000432/0 sec, 0.000444/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 13.7525/15 sec (0.602411/0.602411 sec, 10.6958/10.6958 sec, 1.94056/1.94056 sec, 0.336661/0.336661 sec, 0.080669/0.080669 sec, 0.029145/0.029145 sec, 0.015963/0.015963 sec, 0.010247/0.010247 sec, 0.007567/0.007567 sec, 0.006549/0.006549 sec, 0.005899/0.005899 sec, 0.005614/0.005614 sec, 0.005332/0.005332 sec, 0.005213/0.005213 sec, 0.004798/0.004798 sec, 8.7e-05/8.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.56944/5 sec (5.56935/5.56935 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.2e-05/9.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253390 --> 114689 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.703 --> 13.9728 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 24.5025 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 24.71 sec (Real time) / 24.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 22.0555 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 21.3484/20 sec (6.02092/6 sec, 9.15/10 sec, 1.90369/1 sec, 0.629943/0 sec, 0.421276/1 sec, 0.314898/0 sec, 0.304197/0 sec, 0.320401/1 sec, 0.321437/0 sec, 0.317765/0 sec, 0.292169/0 sec, 0.312154/0 sec, 0.312092/1 sec, 0.311125/0 sec, 0.311146/0 sec, 0.088368/0 sec, 0.009877/0 sec, 0.00063/0 sec, 0.000576/0 sec, 0.000535/0 sec, 0.000528/0 sec, 0.000525/0 sec, 0.000532/0 sec, 0.000519/0 sec, 0.000517/0 sec, 0.000524/0 sec, 0.000518/0 sec, 0.00052/0 sec, 0.000517/0 sec, 0.000534/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 11.5531/11 sec (0.525134/0.525134 sec, 8.87983/8.87983 sec, 1.59526/1.59526 sec, 0.349077/0.349077 sec, 0.115577/0.115577 sec, 0.027198/0.027198 sec, 0.015131/0.015131 sec, 0.00944/0.00944 sec, 0.006936/0.006936 sec, 0.005786/0.005786 sec, 0.005246/0.005246 sec, 0.004835/0.004835 sec, 0.004688/0.004688 sec, 0.004563/0.004563 sec, 0.004359/0.004359 sec, 4.8e-05/4.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.31841/6 sec (5.31831/5.31831 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000104/0.000104 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277966 --> 114689 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.698 --> 13.9728 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 22.0682 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 22.26 sec (Real time) / 22.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 17.9804 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.349/16 sec (3.09409/3 sec, 7.86988/8 sec, 1.80133/1 sec, 0.858325/0 sec, 0.383484/1 sec, 0.356388/0 sec, 0.333556/1 sec, 0.327836/0 sec, 0.319942/0 sec, 0.316736/1 sec, 0.318613/0 sec, 0.315019/0 sec, 0.319492/1 sec, 0.319412/0 sec, 0.313438/0 sec, 0.096927/0 sec, 0.000507/0 sec, 0.000331/0 sec, 0.000308/0 sec, 0.000313/0 sec, 0.000309/0 sec, 0.000325/0 sec, 0.000309/0 sec, 0.000316/0 sec, 0.000302/0 sec, 0.000304/0 sec, 0.000301/0 sec, 0.000303/0 sec, 0.000306/0 sec, 0.000303/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 10.2605/9 sec (0.444921/0.444921 sec, 7.60274/7.60274 sec, 1.49581/1.49581 sec, 0.550856/0.550856 sec, 0.072664/0.072664 sec, 0.037508/0.037508 sec, 0.015211/0.015211 sec, 0.009331/0.009331 sec, 0.006659/0.006659 sec, 0.005681/0.005681 sec, 0.005061/0.005061 sec, 0.004864/0.004864 sec, 0.004586/0.004586 sec, 0.004521/0.004521 sec, 4e-06/4e-06 sec, 4.1e-05/4.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.50299/3 sec (2.50292/2.50292 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-05/7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655374 --> 114689 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8458 --> 13.9728 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 17.9932 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 18.17 sec (Real time) / 17.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 839.788 sec CPU time.
[LOG] Relation determinization time: 842 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 831.135/829 sec (24.7853/25 sec, 726.849/728 sec, 51.6161/51 sec, 9.33732/9 sec, 4.58747/4 sec, 1.52547/1 sec, 1.17992/1 sec, 1.13871/1 sec, 1.1182/1 sec, 1.11383/1 sec, 1.10301/1 sec, 1.09173/1 sec, 1.11569/1 sec, 1.10391/1 sec, 1.13615/1 sec, 1.09584/1 sec, 1.097/1 sec, 0.13039/0 sec, 0.001032/0 sec, 0.000635/0 sec, 0.000627/0 sec, 0.000619/0 sec, 0.000632/0 sec, 0.000621/0 sec, 0.000634/0 sec, 0.000618/0 sec, 0.000619/0 sec, 0.000662/0 sec, 0.000669/0 sec, 0.000663/0 sec, 0.000619/0 sec, 0.000615/0 sec, 0.000623/0 sec, 0.000622/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 793.335/792 sec (4.57041/4.57041 sec, 725.694/725.694 sec, 50.442/50.442 sec, 8.22887/8.22887 sec, 3.48805/3.48805 sec, 0.449144/0.449144 sec, 0.128845/0.128845 sec, 0.069597/0.069597 sec, 0.048226/0.048226 sec, 0.037631/0.037631 sec, 0.029895/0.029895 sec, 0.027204/0.027204 sec, 0.026086/0.026086 sec, 0.024431/0.024431 sec, 0.02435/0.02435 sec, 0.023439/0.023439 sec, 0.022547/0.022547 sec, 0.000107/0.000107 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 19.2756/20 sec (19.2754/19.2754 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000173/0.000173 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767184 --> 524289 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.904 --> 15.9912 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 839.826 sec CPU time.
[LOG] Overall execution time: 842 sec real time.
Synthesis time: 841.78 sec (Real time) / 838.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1161.31 sec CPU time.
[LOG] Relation determinization time: 1164 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1152.91/1156 sec (16.3046/16 sec, 980.129/982 sec, 129.215/129 sec, 10.4911/11 sec, 3.01735/3 sec, 1.58818/1 sec, 1.17976/1 sec, 1.12217/2 sec, 1.09646/1 sec, 1.09083/1 sec, 1.08935/1 sec, 1.09081/1 sec, 1.09019/2 sec, 1.09847/1 sec, 1.06705/1 sec, 1.07645/1 sec, 1.02737/1 sec, 0.126313/1 sec, 0.000675/0 sec, 0.000377/0 sec, 0.000367/0 sec, 0.000368/0 sec, 0.000363/0 sec, 0.000372/0 sec, 0.000364/0 sec, 0.000362/0 sec, 0.000364/0 sec, 0.000359/0 sec, 0.000384/0 sec, 0.000358/0 sec, 0.000374/0 sec, 0.000387/0 sec, 0.00039/0 sec, 0.00039/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1122.26/1123 sec (3.04199/3.04199 sec, 978.885/978.885 sec, 128.047/128.047 sec, 9.40248/9.40248 sec, 1.92493/1.92493 sec, 0.524417/0.524417 sec, 0.118258/0.118258 sec, 0.061887/0.061887 sec, 0.04906/0.04906 sec, 0.038403/0.038403 sec, 0.030787/0.030787 sec, 0.027805/0.027805 sec, 0.025576/0.025576 sec, 0.030448/0.030448 sec, 0.023984/0.023984 sec, 0.028481/0.028481 sec, 4e-06/4e-06 sec, 8.4e-05/8.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 12.464/14 sec (12.4639/12.4639 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000105/0.000105 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949136 --> 524289 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9511 --> 15.9912 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1161.35 sec CPU time.
[LOG] Overall execution time: 1164 sec real time.
Synthesis time: 1164.16 sec (Real time) / 1159.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.32 sec (Real time) / 9974.36 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 5555.81 sec (Real time) / 5538.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs20n.aag =====================
Synthesis time: 10000.34 sec (Real time) / 9975.63 sec (User CPU time)
Timeout: 1
=====================  mvs20y.aag =====================
Synthesis time: 8476.82 sec (Real time) / 8454.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22n.aag =====================
Synthesis time: 3131.85 sec (Real time) / 3121.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22y.aag =====================
Synthesis time: 2240.83 sec (Real time) / 2233.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9978.16 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9971.98 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9972.58 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9970.02 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.002444 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00131/0 sec (0.000258/0 sec, 0.000207/0 sec, 0.000194/0 sec, 0.000203/0 sec, 0.000131/0 sec, 0.000108/0 sec, 0.0001/0 sec, 0.000109/0 sec )
[LOG] Nr of iterations: 16 (3, 2, 2, 3, 2, 1, 1, 2 )
[LOG] Total clause computation time: 0.000144/0 sec (2.9e-05/2.9e-05 sec, 2e-05/2e-05 sec, 1.9e-05/1.9e-05 sec, 2.2e-05/2.2e-05 sec, 1.5e-05/1.5e-05 sec, 1.3e-05/1.3e-05 sec, 1.1e-05/1.1e-05 sec, 1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0.000174/0 sec (2.9e-05/2.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.7e-05/1.7e-05 sec, 1.8e-05/1.8e-05 sec, 2.5e-05/2.5e-05 sec, 2.3e-05/2.3e-05 sec, 1.9e-05/1.9e-05 sec, 2.4e-05/2.4e-05 sec )
[LOG] Total clause size reduction: 159 --> 12 (50 --> 2, 26 --> 1, 27 --> 1, 50 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 9.9375 --> 0.75 (16.6667 --> 0.666667, 13 --> 0.5, 13.5 --> 0.5, 16.6667 --> 0.666667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.003181 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.049513 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 143 new AND gates.
[LOG] Size before ABC: 160 AND gates.
[LOG] Size after ABC: 141 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.046675/0 sec (0.0013/0 sec, 0.001626/0 sec, 0.001554/0 sec, 0.003539/0 sec, 0.001101/0 sec, 0.00237/0 sec, 0.003125/0 sec, 0.00165/0 sec, 0.004438/0 sec, 0.0043/0 sec, 0.004752/0 sec, 0.004094/0 sec, 0.00328/0 sec, 0.003354/0 sec, 0.003932/0 sec, 0.00226/0 sec )
[LOG] Nr of iterations: 82 (5, 6, 6, 13, 2, 6, 11, 5, 2, 2, 4, 9, 1, 1, 8, 1 )
[LOG] Total clause computation time: 0.014589/0 sec (0.000182/0.000182 sec, 0.000186/0.000186 sec, 0.000273/0.000273 sec, 0.000618/0.000618 sec, 0.000146/0.000146 sec, 0.000396/0.000396 sec, 0.000611/0.000611 sec, 0.000245/0.000245 sec, 0.00162/0.00162 sec, 0.002469/0.002469 sec, 0.001888/0.001888 sec, 0.001153/0.001153 sec, 0.001349/0.001349 sec, 0.001377/0.001377 sec, 0.001364/0.001364 sec, 0.000712/0.000712 sec )
[LOG] Total clause minimization time: 0.022762/0 sec (0.000278/0.000278 sec, 0.000749/0.000749 sec, 0.000559/0.000559 sec, 0.002141/0.002141 sec, 0.000156/0.000156 sec, 0.001154/0.001154 sec, 0.001634/0.001634 sec, 0.000482/0.000482 sec, 0.00238/0.00238 sec, 0.001465/0.001465 sec, 0.002511/0.002511 sec, 0.002579/0.002579 sec, 0.001587/0.001587 sec, 0.001643/0.001643 sec, 0.002224/0.002224 sec, 0.00122/0.00122 sec )
[LOG] Total clause size reduction: 6196 --> 197 (548 --> 6, 685 --> 12, 695 --> 12, 1584 --> 42, 128 --> 1, 635 --> 18, 1320 --> 32, 536 --> 9, 2 --> 2, 2 --> 2, 8 --> 8, 27 --> 27, 1 --> 1, 1 --> 1, 23 --> 23, 1 --> 1 )
[LOG] Average clause size reduction: 75.561 --> 2.40244 (109.6 --> 1.2, 114.167 --> 2, 115.833 --> 2, 121.846 --> 3.23077, 64 --> 0.5, 105.833 --> 3, 120 --> 2.90909, 107.2 --> 1.8, 1 --> 1, 1 --> 1, 2 --> 2, 3 --> 3, 1 --> 1, 1 --> 1, 2.875 --> 2.875, 1 --> 1 )
[LOG] Overall execution time: 0.050644 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 285 8 0 1 271
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.23637 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 204 new AND gates.
[LOG] Size before ABC: 255 AND gates.
[LOG] Size after ABC: 204 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.232018/0 sec (0.001599/0 sec, 0.006796/0 sec, 0.003669/0 sec, 0.003085/0 sec, 0.003503/0 sec, 0.003515/0 sec, 0.004078/0 sec, 0.011577/0 sec, 0.00429/0 sec, 0.00961/0 sec, 0.027617/0 sec, 0.02411/0 sec, 0.021909/0 sec, 0.019984/0 sec, 0.022948/0 sec, 0.024675/0 sec, 0.013925/0 sec, 0.01377/0 sec, 0.007486/0 sec, 0.003872/0 sec )
[LOG] Nr of iterations: 119 (2, 15, 9, 6, 5, 6, 6, 16, 7, 16, 1, 13, 4, 2, 1, 2, 1, 1, 1, 5 )
[LOG] Total clause computation time: 0.078928/0 sec (0.000107/0.000107 sec, 0.001017/0.001017 sec, 0.000574/0.000574 sec, 0.000456/0.000456 sec, 0.000378/0.000378 sec, 0.000381/0.000381 sec, 0.000393/0.000393 sec, 0.001385/0.001385 sec, 0.000502/0.000502 sec, 0.001502/0.001502 sec, 0.012194/0.012194 sec, 0.008876/0.008876 sec, 0.009313/0.009313 sec, 0.007859/0.007859 sec, 0.010101/0.010101 sec, 0.008867/0.008867 sec, 0.005393/0.005393 sec, 0.004075/0.004075 sec, 0.004354/0.004354 sec, 0.001201/0.001201 sec )
[LOG] Total clause minimization time: 0.131808/0 sec (0.000198/0.000198 sec, 0.004623/0.004623 sec, 0.001721/0.001721 sec, 0.001141/0.001141 sec, 0.001561/0.001561 sec, 0.001551/0.001551 sec, 0.002204/0.002204 sec, 0.008571/0.008571 sec, 0.002066/0.002066 sec, 0.006316/0.006316 sec, 0.014674/0.014674 sec, 0.0145/0.0145 sec, 0.011959/0.011959 sec, 0.011491/0.011491 sec, 0.012251/0.012251 sec, 0.015208/0.015208 sec, 0.007948/0.007948 sec, 0.009076/0.009076 sec, 0.002596/0.002596 sec, 0.002153/0.002153 sec )
[LOG] Total clause size reduction: 17451 --> 372 (228 --> 1, 3192 --> 58, 1784 --> 25, 1115 --> 14, 872 --> 16, 1135 --> 15, 1135 --> 19, 3420 --> 75, 1242 --> 21, 3255 --> 55, 1 --> 1, 50 --> 50, 6 --> 6, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 8 --> 8 )
[LOG] Average clause size reduction: 146.647 --> 3.12605 (114 --> 0.5, 212.8 --> 3.86667, 198.222 --> 2.77778, 185.833 --> 2.33333, 174.4 --> 3.2, 189.167 --> 2.5, 189.167 --> 3.16667, 213.75 --> 4.6875, 177.429 --> 3, 203.438 --> 3.4375, 1 --> 1, 3.84615 --> 3.84615, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.6 --> 1.6 )
[LOG] Overall execution time: 0.237957 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 441 10 0 1 421
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.853421 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 247 new AND gates.
[LOG] Size before ABC: 290 AND gates.
[LOG] Size after ABC: 244 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.846354/1 sec (0.009263/0 sec, 0.007524/0 sec, 0.010045/0 sec, 0.007758/0 sec, 0.005568/0 sec, 0.025642/0 sec, 0.028741/0 sec, 0.008036/0 sec, 0.020704/0 sec, 0.02153/0 sec, 0.005418/0 sec, 0.004169/0 sec, 0.105845/0 sec, 0.089749/0 sec, 0.102513/0 sec, 0.10661/0 sec, 0.083049/1 sec, 0.090074/0 sec, 0.047524/0 sec, 0.02665/0 sec, 0.013873/0 sec, 0.009511/0 sec, 0.007056/0 sec, 0.009502/0 sec )
[LOG] Nr of iterations: 163 (16, 7, 12, 9, 7, 26, 18, 6, 17, 19, 4, 3, 1, 1, 3, 2, 1, 2, 2, 1, 2, 2, 1, 1 )
[LOG] Total clause computation time: 0.319334/1 sec (0.001809/0.001809 sec, 0.000712/0.000712 sec, 0.001658/0.001658 sec, 0.000978/0.000978 sec, 0.000735/0.000735 sec, 0.003066/0.003066 sec, 0.002414/0.002414 sec, 0.000747/0.000747 sec, 0.003043/0.003043 sec, 0.002643/0.002643 sec, 0.00057/0.00057 sec, 0.000494/0.000494 sec, 0.046783/0.046783 sec, 0.039311/0.039311 sec, 0.040625/0.040625 sec, 0.047314/0.047314 sec, 0.040737/0.040737 sec, 0.035774/0.035774 sec, 0.01882/0.01882 sec, 0.014721/0.014721 sec, 0.00654/0.00654 sec, 0.002385/0.002385 sec, 0.003468/0.003468 sec, 0.003987/0.003987 sec )
[LOG] Total clause minimization time: 0.486354/0 sec (0.00551/0.00551 sec, 0.004896/0.004896 sec, 0.006386/0.006386 sec, 0.0047/0.0047 sec, 0.002483/0.002483 sec, 0.020079/0.020079 sec, 0.023409/0.023409 sec, 0.004605/0.004605 sec, 0.014912/0.014912 sec, 0.015885/0.015885 sec, 0.001808/0.001808 sec, 0.000739/0.000739 sec, 0.057836/0.057836 sec, 0.049324/0.049324 sec, 0.060888/0.060888 sec, 0.058218/0.058218 sec, 0.041361/0.041361 sec, 0.053399/0.053399 sec, 0.02791/0.02791 sec, 0.011176/0.011176 sec, 0.006598/0.006598 sec, 0.006431/0.006431 sec, 0.002941/0.002941 sec, 0.00486/0.00486 sec )
[LOG] Total clause size reduction: 42773 --> 666 (5070 --> 61, 2004 --> 30, 3762 --> 52, 2704 --> 37, 2004 --> 23, 8275 --> 135, 5406 --> 103, 1535 --> 24, 4832 --> 87, 5580 --> 77, 909 --> 10, 670 --> 5, 1 --> 1, 1 --> 1, 5 --> 5, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 3 --> 3, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 262.411 --> 4.08589 (316.875 --> 3.8125, 286.286 --> 4.28571, 313.5 --> 4.33333, 300.444 --> 4.11111, 286.286 --> 3.28571, 318.269 --> 5.19231, 300.333 --> 5.72222, 255.833 --> 4, 284.235 --> 5.11765, 293.684 --> 4.05263, 227.25 --> 2.5, 223.333 --> 1.66667, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.855427 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.07 sec (Real time) / 1.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.88 sec (Real time) / 0.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 590 12 0 1 569
=====================  mult7.aag =====================
[LOG] Relation determinization time: 1.54817 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 351 new AND gates.
[LOG] Size before ABC: 419 AND gates.
[LOG] Size after ABC: 348 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.53781/1 sec (0.009905/0 sec, 0.032731/0 sec, 0.006288/0 sec, 0.020305/0 sec, 0.041807/0 sec, 0.00886/0 sec, 0.006496/0 sec, 0.022414/0 sec, 0.004402/0 sec, 0.006625/0 sec, 0.075657/0 sec, 0.034706/0 sec, 0.005642/0 sec, 0.016327/0 sec, 0.14153/0 sec, 0.173889/0 sec, 0.187554/0 sec, 0.200916/1 sec, 0.092706/0 sec, 0.097526/0 sec, 0.082343/0 sec, 0.115754/0 sec, 0.052811/0 sec, 0.044674/0 sec, 0.025354/0 sec, 0.008685/0 sec, 0.013664/0 sec, 0.008234/0 sec )
[LOG] Nr of iterations: 191 (6, 22, 5, 16, 29, 7, 3, 9, 2, 2, 35, 18, 3, 12, 1, 3, 1, 1, 1, 2, 1, 2, 1, 1, 2, 2, 1, 3 )
[LOG] Total clause computation time: 0.592168/1 sec (0.001489/0.001489 sec, 0.004642/0.004642 sec, 0.001238/0.001238 sec, 0.003559/0.003559 sec, 0.004742/0.004742 sec, 0.000918/0.000918 sec, 0.001671/0.001671 sec, 0.002069/0.002069 sec, 0.000425/0.000425 sec, 0.001341/0.001341 sec, 0.007471/0.007471 sec, 0.005385/0.005385 sec, 0.000469/0.000469 sec, 0.002202/0.002202 sec, 0.076264/0.076264 sec, 0.063064/0.063064 sec, 0.107381/0.107381 sec, 0.071516/0.071516 sec, 0.040801/0.040801 sec, 0.030118/0.030118 sec, 0.043961/0.043961 sec, 0.040075/0.040075 sec, 0.026952/0.026952 sec, 0.019866/0.019866 sec, 0.014459/0.014459 sec, 0.004381/0.004381 sec, 0.009592/0.009592 sec, 0.006117/0.006117 sec )
[LOG] Total clause minimization time: 0.881386/0 sec (0.005556/0.005556 sec, 0.025336/0.025336 sec, 0.002298/0.002298 sec, 0.013848/0.013848 sec, 0.033821/0.033821 sec, 0.004544/0.004544 sec, 0.001534/0.001534 sec, 0.016464/0.016464 sec, 0.000475/0.000475 sec, 0.001838/0.001838 sec, 0.064411/0.064411 sec, 0.025236/0.025236 sec, 0.001144/0.001144 sec, 0.010014/0.010014 sec, 0.063488/0.063488 sec, 0.10945/0.10945 sec, 0.078859/0.078859 sec, 0.128138/0.128138 sec, 0.050713/0.050713 sec, 0.066276/0.066276 sec, 0.037267/0.037267 sec, 0.074562/0.074562 sec, 0.02477/0.02477 sec, 0.023721/0.023721 sec, 0.009865/0.009865 sec, 0.003358/0.003358 sec, 0.003153/0.003153 sec, 0.001247/0.001247 sec )
[LOG] Total clause size reduction: 72127 --> 856 (2375 --> 32, 9975 --> 126, 1868 --> 17, 7125 --> 79, 12824 --> 164, 2706 --> 27, 948 --> 6, 3616 --> 42, 444 --> 1, 459 --> 1, 16048 --> 203, 8041 --> 87, 878 --> 4, 4796 --> 43, 1 --> 1, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 5 --> 5 )
[LOG] Average clause size reduction: 377.628 --> 4.48168 (395.833 --> 5.33333, 453.409 --> 5.72727, 373.6 --> 3.4, 445.312 --> 4.9375, 442.207 --> 5.65517, 386.571 --> 3.85714, 316 --> 2, 401.778 --> 4.66667, 222 --> 0.5, 229.5 --> 0.5, 458.514 --> 5.8, 446.722 --> 4.83333, 292.667 --> 1.33333, 399.667 --> 3.58333, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 1.55088 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.85 sec (Real time) / 1.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.91 sec (Real time) / 2.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.71 sec (Real time) / 7.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 831 14 0 1 806
=====================  mult8.aag =====================
[LOG] Relation determinization time: 4.56866 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 479 new AND gates.
[LOG] Size before ABC: 566 AND gates.
[LOG] Size after ABC: 473 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.55332/5 sec (0.008045/0 sec, 0.047617/0 sec, 0.005242/0 sec, 0.008398/0 sec, 0.021151/0 sec, 0.03081/0 sec, 0.029334/0 sec, 0.063712/0 sec, 0.011386/0 sec, 0.082583/0 sec, 0.067973/0 sec, 0.010681/0 sec, 0.060816/0 sec, 0.011849/1 sec, 0.049681/0 sec, 0.078059/0 sec, 0.442846/0 sec, 0.454426/1 sec, 0.399554/0 sec, 0.368344/0 sec, 0.460244/1 sec, 0.368543/0 sec, 0.413492/1 sec, 0.269997/0 sec, 0.207531/0 sec, 0.271428/0 sec, 0.08943/0 sec, 0.075557/0 sec, 0.061016/1 sec, 0.037784/0 sec, 0.027522/0 sec, 0.018271/0 sec )
[LOG] Nr of iterations: 231 (5, 29, 2, 3, 10, 14, 12, 17, 4, 22, 17, 2, 18, 2, 17, 31, 1, 1, 1, 1, 2, 1, 2, 2, 1, 2, 1, 1, 2, 1, 2, 5 )
[LOG] Total clause computation time: 1.88433/2 sec (0.002009/0.002009 sec, 0.005384/0.005384 sec, 0.000813/0.000813 sec, 0.003165/0.003165 sec, 0.004508/0.004508 sec, 0.005083/0.005083 sec, 0.002032/0.002032 sec, 0.004003/0.004003 sec, 0.001012/0.001012 sec, 0.008785/0.008785 sec, 0.007215/0.007215 sec, 0.002883/0.002883 sec, 0.006823/0.006823 sec, 0.003007/0.003007 sec, 0.005891/0.005891 sec, 0.007331/0.007331 sec, 0.233586/0.233586 sec, 0.243237/0.243237 sec, 0.191362/0.191362 sec, 0.196466/0.196466 sec, 0.183986/0.183986 sec, 0.179204/0.179204 sec, 0.147762/0.147762 sec, 0.115887/0.115887 sec, 0.084966/0.084966 sec, 0.095422/0.095422 sec, 0.038221/0.038221 sec, 0.042019/0.042019 sec, 0.026203/0.026203 sec, 0.016787/0.016787 sec, 0.012148/0.012148 sec, 0.007125/0.007125 sec )
[LOG] Total clause minimization time: 2.56824/2 sec (0.00253/0.00253 sec, 0.038547/0.038547 sec, 0.000821/0.000821 sec, 0.001259/0.001259 sec, 0.012941/0.012941 sec, 0.021813/0.021813 sec, 0.023028/0.023028 sec, 0.055351/0.055351 sec, 0.005955/0.005955 sec, 0.068846/0.068846 sec, 0.055769/0.055769 sec, 0.00281/0.00281 sec, 0.048811/0.048811 sec, 0.003119/0.003119 sec, 0.038307/0.038307 sec, 0.06408/0.06408 sec, 0.206974/0.206974 sec, 0.20906/0.20906 sec, 0.206109/0.206109 sec, 0.170027/0.170027 sec, 0.274458/0.274458 sec, 0.187562/0.187562 sec, 0.263798/0.263798 sec, 0.152425/0.152425 sec, 0.120752/0.120752 sec, 0.174434/0.174434 sec, 0.049735/0.049735 sec, 0.032158/0.032158 sec, 0.033331/0.033331 sec, 0.019639/0.019639 sec, 0.013854/0.013854 sec, 0.009934/0.009934 sec )
[LOG] Total clause size reduction: 117155 --> 1295 (2512 --> 15, 17584 --> 186, 624 --> 1, 1258 --> 7, 5643 --> 51, 8099 --> 81, 6853 --> 93, 9904 --> 122, 1827 --> 14, 13062 --> 139, 9952 --> 133, 604 --> 1, 10659 --> 114, 624 --> 1, 9920 --> 108, 18000 --> 199, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 9 --> 9 )
[LOG] Average clause size reduction: 507.165 --> 5.60606 (502.4 --> 3, 606.345 --> 6.41379, 312 --> 0.5, 419.333 --> 2.33333, 564.3 --> 5.1, 578.5 --> 5.78571, 571.083 --> 7.75, 582.588 --> 7.17647, 456.75 --> 3.5, 593.727 --> 6.31818, 585.412 --> 7.82353, 302 --> 0.5, 592.167 --> 6.33333, 312 --> 0.5, 583.529 --> 6.35294, 580.645 --> 6.41935, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.8 --> 1.8 )
[LOG] Overall execution time: 4.57228 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.88 sec (Real time) / 4.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.94 sec (Real time) / 14.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 61.78 sec (Real time) / 61.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1109 16 0 1 1083
=====================  mult9.aag =====================
[LOG] Relation determinization time: 6.16002 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 632 new AND gates.
[LOG] Size before ABC: 714 AND gates.
[LOG] Size after ABC: 625 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.13513/6 sec (0.18858/0 sec, 0.04639/0 sec, 0.02538/0 sec, 0.016813/0 sec, 0.012676/0 sec, 0.078027/0 sec, 0.046547/0 sec, 0.059109/0 sec, 0.023549/0 sec, 0.061642/0 sec, 0.075818/0 sec, 0.095076/0 sec, 0.056614/1 sec, 0.065186/0 sec, 0.02187/0 sec, 0.036415/0 sec, 0.064179/0 sec, 0.097819/0 sec, 0.404685/0 sec, 0.358811/1 sec, 0.39982/0 sec, 0.482139/0 sec, 0.406718/1 sec, 0.478511/0 sec, 0.412518/1 sec, 0.2801/0 sec, 0.355964/0 sec, 0.311422/1 sec, 0.306919/0 sec, 0.275394/0 sec, 0.161281/0 sec, 0.090596/1 sec, 0.190322/0 sec, 0.06708/0 sec, 0.043035/0 sec, 0.03812/0 sec )
[LOG] Nr of iterations: 342 (74, 16, 8, 6, 5, 28, 14, 16, 7, 15, 18, 20, 13, 14, 5, 10, 15, 25, 5, 1, 1, 1, 1, 2, 2, 1, 2, 2, 2, 2, 2, 1, 1, 2, 2, 3 )
[LOG] Total clause computation time: 2.27925/4 sec (0.015963/0.015963 sec, 0.0037/0.0037 sec, 0.004301/0.004301 sec, 0.001379/0.001379 sec, 0.001135/0.001135 sec, 0.006975/0.006975 sec, 0.0032/0.0032 sec, 0.003913/0.003913 sec, 0.001727/0.001727 sec, 0.004177/0.004177 sec, 0.005434/0.005434 sec, 0.006455/0.006455 sec, 0.005353/0.005353 sec, 0.005228/0.005228 sec, 0.00171/0.00171 sec, 0.004947/0.004947 sec, 0.006975/0.006975 sec, 0.007905/0.007905 sec, 0.142403/0.142403 sec, 0.169864/0.169864 sec, 0.186922/0.186922 sec, 0.185653/0.185653 sec, 0.174562/0.174562 sec, 0.191707/0.191707 sec, 0.154652/0.154652 sec, 0.156853/0.156853 sec, 0.134013/0.134013 sec, 0.113163/0.113163 sec, 0.118964/0.118964 sec, 0.076679/0.076679 sec, 0.08721/0.08721 sec, 0.053426/0.053426 sec, 0.161918/0.161918 sec, 0.044584/0.044584 sec, 0.026954/0.026954 sec, 0.009246/0.009246 sec )
[LOG] Total clause minimization time: 3.68941/2 sec (0.16666/0.16666 sec, 0.037051/0.037051 sec, 0.015638/0.015638 sec, 0.009923/0.009923 sec, 0.005489/0.005489 sec, 0.065045/0.065045 sec, 0.036643/0.036643 sec, 0.048507/0.048507 sec, 0.015134/0.015134 sec, 0.050029/0.050029 sec, 0.062889/0.062889 sec, 0.081029/0.081029 sec, 0.043548/0.043548 sec, 0.051392/0.051392 sec, 0.011454/0.011454 sec, 0.023462/0.023462 sec, 0.04869/0.04869 sec, 0.080936/0.080936 sec, 0.258962/0.258962 sec, 0.18626/0.18626 sec, 0.210281/0.210281 sec, 0.294034/0.294034 sec, 0.229726/0.229726 sec, 0.284484/0.284484 sec, 0.255607/0.255607 sec, 0.120809/0.120809 sec, 0.21993/0.21993 sec, 0.196227/0.196227 sec, 0.185749/0.185749 sec, 0.19684/0.19684 sec, 0.072071/0.072071 sec, 0.035461/0.035461 sec, 0.026741/0.026741 sec, 0.020839/0.020839 sec, 0.01454/0.01454 sec, 0.027335/0.027335 sec )
[LOG] Total clause size reduction: 224756 --> 2338 (57232 --> 600, 11685 --> 113, 5495 --> 56, 3900 --> 41, 3080 --> 19, 20979 --> 213, 10127 --> 100, 11625 --> 143, 4620 --> 49, 10906 --> 126, 13243 --> 162, 14345 --> 172, 9048 --> 104, 9607 --> 114, 3116 --> 28, 6588 --> 60, 10262 --> 78, 18864 --> 126, 5 --> 5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 3 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 657.181 --> 6.83626 (773.405 --> 8.10811, 730.312 --> 7.0625, 686.875 --> 7, 650 --> 6.83333, 616 --> 3.8, 749.25 --> 7.60714, 723.357 --> 7.14286, 726.562 --> 8.9375, 660 --> 7, 727.067 --> 8.4, 735.722 --> 9, 717.25 --> 8.6, 696 --> 8, 686.214 --> 8.14286, 623.2 --> 5.6, 658.8 --> 6, 684.133 --> 5.2, 754.56 --> 5.04, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 6.16487 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.50 sec (Real time) / 6.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 142.04 sec (Real time) / 138.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1069.32 sec (Real time) / 1068.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1420 18 0 1 1391
=====================  mult10.aag =====================
[LOG] Relation determinization time: 32.7601 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 785 new AND gates.
[LOG] Size before ABC: 919 AND gates.
[LOG] Size after ABC: 778 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 32.7192/32 sec (0.019423/0 sec, 0.114388/0 sec, 0.106175/0 sec, 0.078428/0 sec, 0.02414/0 sec, 0.070177/0 sec, 0.09216/0 sec, 0.051641/0 sec, 0.203862/0 sec, 0.124566/1 sec, 0.027408/0 sec, 0.299721/0 sec, 0.081822/0 sec, 0.162472/0 sec, 0.041031/0 sec, 0.560593/1 sec, 0.266957/0 sec, 0.113814/0 sec, 0.284566/0 sec, 0.063561/0 sec, 2.64615/3 sec, 2.48853/3 sec, 2.80448/2 sec, 2.57729/3 sec, 2.60784/3 sec, 2.39433/2 sec, 2.79082/3 sec, 2.02575/2 sec, 2.16438/2 sec, 1.81271/2 sec, 1.58882/1 sec, 1.26683/2 sec, 0.897489/1 sec, 0.641452/0 sec, 0.58384/1 sec, 0.300292/0 sec, 0.154964/0 sec, 0.096388/0 sec, 0.03391/0 sec, 0.056076/0 sec )
[LOG] Nr of iterations: 475 (5, 35, 35, 18, 8, 19, 21, 10, 23, 22, 5, 22, 12, 18, 6, 62, 34, 20, 52, 13, 1, 1, 3, 2, 2, 1, 2, 1, 2, 2, 1, 1, 2, 1, 1, 2, 1, 2, 5, 2 )
[LOG] Total clause computation time: 12.1012/13 sec (0.004312/0.004312 sec, 0.009711/0.009711 sec, 0.01048/0.01048 sec, 0.007719/0.007719 sec, 0.004192/0.004192 sec, 0.009088/0.009088 sec, 0.007878/0.007878 sec, 0.003572/0.003572 sec, 0.011306/0.011306 sec, 0.012004/0.012004 sec, 0.002398/0.002398 sec, 0.014821/0.014821 sec, 0.004836/0.004836 sec, 0.010958/0.010958 sec, 0.004118/0.004118 sec, 0.029716/0.029716 sec, 0.017169/0.017169 sec, 0.01269/0.01269 sec, 0.023858/0.023858 sec, 0.010282/0.010282 sec, 1.02665/1.02665 sec, 1.3275/1.3275 sec, 0.796059/0.796059 sec, 1.23047/1.23047 sec, 1.0397/1.0397 sec, 1.06036/1.06036 sec, 0.932451/0.932451 sec, 0.840879/0.840879 sec, 0.794201/0.794201 sec, 0.688089/0.688089 sec, 0.497582/0.497582 sec, 0.538125/0.538125 sec, 0.307206/0.307206 sec, 0.279821/0.279821 sec, 0.248176/0.248176 sec, 0.141839/0.141839 sec, 0.068311/0.068311 sec, 0.025414/0.025414 sec, 0.015076/0.015076 sec, 0.032162/0.032162 sec )
[LOG] Total clause minimization time: 20.3621/19 sec (0.009109/0.009109 sec, 0.098173/0.098173 sec, 0.089145/0.089145 sec, 0.063199/0.063199 sec, 0.013179/0.013179 sec, 0.054095/0.054095 sec, 0.076822/0.076822 sec, 0.040549/0.040549 sec, 0.183821/0.183821 sec, 0.103789/0.103789 sec, 0.016428/0.016428 sec, 0.275628/0.275628 sec, 0.067308/0.067308 sec, 0.141656/0.141656 sec, 0.02699/0.02699 sec, 0.519221/0.519221 sec, 0.237432/0.237432 sec, 0.088606/0.088606 sec, 0.246776/0.246776 sec, 0.039224/0.039224 sec, 1.61363/1.61363 sec, 1.15609/1.15609 sec, 2.00405/2.00405 sec, 1.34262/1.34262 sec, 1.56406/1.56406 sec, 1.32996/1.32996 sec, 1.85453/1.85453 sec, 1.18109/1.18109 sec, 1.3665/1.3665 sec, 1.12059/1.12059 sec, 1.08781/1.08781 sec, 0.724883/0.724883 sec, 0.587081/0.587081 sec, 0.358628/0.358628 sec, 0.332736/0.332736 sec, 0.155672/0.155672 sec, 0.084128/0.084128 sec, 0.068318/0.068318 sec, 0.016662/0.016662 sec, 0.021933/0.021933 sec )
[LOG] Total clause size reduction: 406939 --> 3639 (3968 --> 30, 33728 --> 283, 33830 --> 256, 16830 --> 155, 6888 --> 36, 17676 --> 139, 19640 --> 174, 8775 --> 92, 21494 --> 243, 20370 --> 200, 3852 --> 19, 20874 --> 211, 10571 --> 89, 16796 --> 149, 4940 --> 41, 58255 --> 550, 31350 --> 301, 18753 --> 143, 47226 --> 413, 11076 --> 68, 1 --> 1, 1 --> 1, 5 --> 5, 2 --> 2, 2 --> 2, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 4 --> 4, 11 --> 11, 3 --> 3 )
[LOG] Average clause size reduction: 856.714 --> 7.66105 (793.6 --> 6, 963.657 --> 8.08571, 966.571 --> 7.31429, 935 --> 8.61111, 861 --> 4.5, 930.316 --> 7.31579, 935.238 --> 8.28571, 877.5 --> 9.2, 934.522 --> 10.5652, 925.909 --> 9.09091, 770.4 --> 3.8, 948.818 --> 9.59091, 880.917 --> 7.41667, 933.111 --> 8.27778, 823.333 --> 6.83333, 939.597 --> 8.87097, 922.059 --> 8.85294, 937.65 --> 7.15, 908.192 --> 7.94231, 852 --> 5.23077, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2.2 --> 2.2, 1.5 --> 1.5 )
[LOG] Overall execution time: 32.766 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 33.25 sec (Real time) / 33.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 337.64 sec (Real time) / 331.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4841.78 sec (Real time) / 4836.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1782 20 0 1 1749
=====================  mult11.aag =====================
[LOG] Relation determinization time: 31.3731 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 935 new AND gates.
[LOG] Size before ABC: 1049 AND gates.
[LOG] Size after ABC: 929 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 31.3227/32 sec (0.023326/0 sec, 0.049601/0 sec, 0.128822/1 sec, 0.049888/0 sec, 0.052625/0 sec, 0.038755/0 sec, 0.155986/0 sec, 0.048789/0 sec, 0.340708/0 sec, 0.082658/0 sec, 0.438406/1 sec, 0.149594/0 sec, 0.180239/0 sec, 0.041592/0 sec, 0.096286/0 sec, 0.049417/0 sec, 0.127177/0 sec, 0.653343/1 sec, 0.065645/0 sec, 0.032641/0 sec, 0.177451/0 sec, 0.069871/1 sec, 1.60544/1 sec, 2.31502/2 sec, 2.15486/3 sec, 1.97567/2 sec, 2.39173/2 sec, 3.14523/3 sec, 2.83497/3 sec, 2.11861/2 sec, 2.00521/2 sec, 1.2996/1 sec, 1.52679/2 sec, 1.21434/1 sec, 1.13266/1 sec, 0.717518/1 sec, 0.568069/1 sec, 0.489387/0 sec, 0.462186/0 sec, 0.110117/1 sec, 0.074632/0 sec, 0.068321/0 sec, 0.031323/0 sec, 0.028201/0 sec )
[LOG] Nr of iterations: 429 (5, 9, 30, 10, 12, 7, 26, 7, 42, 12, 54, 16, 21, 6, 10, 6, 15, 65, 9, 4, 25, 4, 2, 1, 2, 1, 2, 2, 2, 1, 2, 1, 2, 2, 2, 1, 1, 1, 2, 2, 1, 1, 2, 1 )
[LOG] Total clause computation time: 11.6602/12 sec (0.005421/0.005421 sec, 0.004871/0.004871 sec, 0.013608/0.013608 sec, 0.0073/0.0073 sec, 0.008726/0.008726 sec, 0.006477/0.006477 sec, 0.013734/0.013734 sec, 0.006931/0.006931 sec, 0.020769/0.020769 sec, 0.008842/0.008842 sec, 0.026578/0.026578 sec, 0.010956/0.010956 sec, 0.013092/0.013092 sec, 0.003433/0.003433 sec, 0.008302/0.008302 sec, 0.004933/0.004933 sec, 0.011392/0.011392 sec, 0.033159/0.033159 sec, 0.00874/0.00874 sec, 0.003538/0.003538 sec, 0.012964/0.012964 sec, 0.006245/0.006245 sec, 0.529043/0.529043 sec, 1.15633/1.15633 sec, 1.09093/1.09093 sec, 0.841808/0.841808 sec, 0.945265/0.945265 sec, 1.05282/1.05282 sec, 0.993333/0.993333 sec, 1.17443/1.17443 sec, 0.603764/0.603764 sec, 0.565775/0.565775 sec, 0.550265/0.550265 sec, 0.452347/0.452347 sec, 0.333591/0.333591 sec, 0.286817/0.286817 sec, 0.243817/0.243817 sec, 0.266461/0.266461 sec, 0.173506/0.173506 sec, 0.052433/0.052433 sec, 0.035043/0.035043 sec, 0.042967/0.042967 sec, 0.014108/0.014108 sec, 0.015338/0.015338 sec )
[LOG] Total clause minimization time: 19.3387/19 sec (0.011056/0.011056 sec, 0.038402/0.038402 sec, 0.108257/0.108257 sec, 0.034967/0.034967 sec, 0.036745/0.036745 sec, 0.0249/0.0249 sec, 0.133617/0.133617 sec, 0.033869/0.033869 sec, 0.310441/0.310441 sec, 0.06448/0.06448 sec, 0.400879/0.400879 sec, 0.126231/0.126231 sec, 0.155237/0.155237 sec, 0.026362/0.026362 sec, 0.075561/0.075561 sec, 0.032173/0.032173 sec, 0.102242/0.102242 sec, 0.605253/0.605253 sec, 0.041019/0.041019 sec, 0.013399/0.013399 sec, 0.149166/0.149166 sec, 0.04774/0.04774 sec, 1.07004/1.07004 sec, 1.15357/1.15357 sec, 1.05872/1.05872 sec, 1.12875/1.12875 sec, 1.44176/1.44176 sec, 2.08787/2.08787 sec, 1.83715/1.83715 sec, 0.939921/0.939921 sec, 1.39721/1.39721 sec, 0.729608/0.729608 sec, 0.972746/0.972746 sec, 0.758653/0.758653 sec, 0.795797/0.795797 sec, 0.427635/0.427635 sec, 0.321215/0.321215 sec, 0.219966/0.219966 sec, 0.285368/0.285368 sec, 0.055059/0.055059 sec, 0.037214/0.037214 sec, 0.022847/0.022847 sec, 0.014934/0.014934 sec, 0.010653/0.010653 sec )
[LOG] Total clause size reduction: 422102 --> 3876 (4560 --> 19, 9120 --> 90, 33060 --> 260, 10224 --> 97, 12529 --> 85, 6810 --> 59, 28475 --> 259, 6744 --> 68, 45633 --> 477, 12430 --> 123, 60526 --> 602, 17070 --> 183, 22900 --> 222, 5670 --> 42, 10278 --> 100, 5400 --> 42, 14994 --> 139, 72960 --> 708, 9096 --> 53, 3204 --> 13, 26952 --> 189, 3432 --> 11, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1 )
[LOG] Average clause size reduction: 983.921 --> 9.03497 (912 --> 3.8, 1013.33 --> 10, 1102 --> 8.66667, 1022.4 --> 9.7, 1044.08 --> 7.08333, 972.857 --> 8.42857, 1095.19 --> 9.96154, 963.429 --> 9.71429, 1086.5 --> 11.3571, 1035.83 --> 10.25, 1120.85 --> 11.1481, 1066.88 --> 11.4375, 1090.48 --> 10.5714, 945 --> 7, 1027.8 --> 10, 900 --> 7, 999.6 --> 9.26667, 1122.46 --> 10.8923, 1010.67 --> 5.88889, 801 --> 3.25, 1078.08 --> 7.56, 858 --> 2.75, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 31.3798 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 31.86 sec (Real time) / 31.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5871.12 sec (Real time) / 5803.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.02 sec (Real time) / 9988.08 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2080 22 0 1 2042
=====================  mult12.aag =====================
[LOG] Relation determinization time: 123.435 sec CPU time.
[LOG] Relation determinization time: 124 sec real time.
[LOG] Final circuit size: 1156 new AND gates.
[LOG] Size before ABC: 1321 AND gates.
[LOG] Size after ABC: 1146 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 123.33/123 sec (0.030471/0 sec, 0.121221/0 sec, 0.105178/0 sec, 0.148466/0 sec, 0.251722/0 sec, 0.378861/1 sec, 0.122476/0 sec, 0.11502/0 sec, 0.028405/0 sec, 0.952238/1 sec, 0.239516/0 sec, 0.045945/0 sec, 0.702085/1 sec, 0.031295/0 sec, 0.372011/0 sec, 0.026981/0 sec, 0.53939/1 sec, 0.05846/0 sec, 0.76251/1 sec, 0.786036/0 sec, 0.066992/0 sec, 0.154219/1 sec, 0.63036/0 sec, 0.714398/1 sec, 6.54561/7 sec, 6.23139/6 sec, 8.11629/8 sec, 8.01289/8 sec, 6.96071/7 sec, 10.5448/10 sec, 6.85548/7 sec, 11.8685/12 sec, 6.51806/7 sec, 8.53377/8 sec, 5.07805/5 sec, 5.01284/5 sec, 7.09411/7 sec, 3.85917/4 sec, 4.55452/5 sec, 2.69166/3 sec, 2.22528/2 sec, 1.75824/2 sec, 1.20466/1 sec, 0.718562/0 sec, 0.501283/1 sec, 0.445267/0 sec, 0.346229/1 sec, 0.268712/0 sec )
[LOG] Nr of iterations: 735 (11, 26, 25, 26, 40, 44, 18, 18, 4, 81, 24, 4, 50, 3, 21, 2, 34, 5, 47, 51, 6, 16, 47, 90, 4, 2, 3, 1, 1, 2, 1, 2, 1, 2, 1, 1, 2, 1, 1, 1, 2, 1, 2, 2, 1, 2, 2, 4 )
[LOG] Total clause computation time: 46.9906/47 sec (0.003868/0.003868 sec, 0.011132/0.011132 sec, 0.009947/0.009947 sec, 0.012371/0.012371 sec, 0.017695/0.017695 sec, 0.020927/0.020927 sec, 0.009652/0.009652 sec, 0.009172/0.009172 sec, 0.002675/0.002675 sec, 0.041173/0.041173 sec, 0.012037/0.012037 sec, 0.002791/0.002791 sec, 0.02946/0.02946 sec, 0.002711/0.002711 sec, 0.015629/0.015629 sec, 0.001773/0.001773 sec, 0.022384/0.022384 sec, 0.003639/0.003639 sec, 0.030919/0.030919 sec, 0.036794/0.036794 sec, 0.007761/0.007761 sec, 0.012115/0.012115 sec, 0.025854/0.025854 sec, 0.05233/0.05233 sec, 1.35633/1.35633 sec, 2.69054/2.69054 sec, 2.84504/2.84504 sec, 3.89866/3.89866 sec, 3.38339/3.38339 sec, 4.01839/4.01839 sec, 3.59035/3.59035 sec, 3.13068/3.13068 sec, 3.21232/3.21232 sec, 2.17064/2.17064 sec, 2.03105/2.03105 sec, 2.41085/2.41085 sec, 1.92984/1.92984 sec, 1.74792/1.74792 sec, 2.90403/2.90403 sec, 1.52264/1.52264 sec, 0.985223/0.985223 sec, 0.842054/0.842054 sec, 0.599064/0.599064 sec, 0.39521/0.39521 sec, 0.36762/0.36762 sec, 0.28981/0.28981 sec, 0.258258/0.258258 sec, 0.015923/0.015923 sec )
[LOG] Total clause minimization time: 75.7579/76 sec (0.017603/0.017603 sec, 0.100895/0.100895 sec, 0.086196/0.086196 sec, 0.126576/0.126576 sec, 0.223428/0.223428 sec, 0.345989/0.345989 sec, 0.100822/0.100822 sec, 0.093347/0.093347 sec, 0.013129/0.013129 sec, 0.894194/0.894194 sec, 0.211234/0.211234 sec, 0.027204/0.027204 sec, 0.652725/0.652725 sec, 0.010139/0.010139 sec, 0.336656/0.336656 sec, 0.006024/0.006024 sec, 0.495337/0.495337 sec, 0.033503/0.033503 sec, 0.707983/0.707983 sec, 0.724163/0.724163 sec, 0.034501/0.034501 sec, 0.114602/0.114602 sec, 0.576228/0.576228 sec, 0.630149/0.630149 sec, 5.17378/5.17378 sec, 3.53201/3.53201 sec, 5.26272/5.26272 sec, 4.10608/4.10608 sec, 3.56949/3.56949 sec, 6.51762/6.51762 sec, 3.25754/3.25754 sec, 8.73039/8.73039 sec, 3.29856/3.29856 sec, 6.35621/6.35621 sec, 3.04091/3.04091 sec, 2.59572/2.59572 sec, 5.15805/5.15805 sec, 2.10574/2.10574 sec, 1.64509/1.64509 sec, 1.16393/1.16393 sec, 1.2349/1.2349 sec, 0.911011/0.911011 sec, 0.600983/0.600983 sec, 0.31915/0.31915 sec, 0.129755/0.129755 sec, 0.151763/0.151763 sec, 0.084431/0.084431 sec, 0.249408/0.249408 sec )
[LOG] Total clause size reduction: 929282 --> 7090 (14150 --> 50, 35375 --> 225, 33864 --> 191, 35450 --> 247, 55029 --> 412, 60501 --> 501, 23987 --> 173, 23851 --> 158, 4197 --> 27, 112080 --> 1084, 32154 --> 282, 4206 --> 30, 68257 --> 687, 2772 --> 14, 27720 --> 269, 1382 --> 1, 46266 --> 433, 5640 --> 43, 63710 --> 482, 69050 --> 534, 6870 --> 46, 20565 --> 121, 62192 --> 350, 119972 --> 688, 4 --> 4, 2 --> 2, 3 --> 3, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 4 --> 4 )
[LOG] Average clause size reduction: 1264.33 --> 9.64626 (1286.36 --> 4.54545, 1360.58 --> 8.65385, 1354.56 --> 7.64, 1363.46 --> 9.5, 1375.72 --> 10.3, 1375.02 --> 11.3864, 1332.61 --> 9.61111, 1325.06 --> 8.77778, 1049.25 --> 6.75, 1383.7 --> 13.3827, 1339.75 --> 11.75, 1051.5 --> 7.5, 1365.14 --> 13.74, 924 --> 4.66667, 1320 --> 12.8095, 691 --> 0.5, 1360.76 --> 12.7353, 1128 --> 8.6, 1355.53 --> 10.2553, 1353.92 --> 10.4706, 1145 --> 7.66667, 1285.31 --> 7.5625, 1323.23 --> 7.44681, 1333.02 --> 7.64444, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 123.444 sec CPU time.
[LOG] Overall execution time: 125 sec real time.
Synthesis time: 124.07 sec (Real time) / 123.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.00 sec (Real time) / 9901.62 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9989.78 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2573 24 0 1 2535
=====================  mult13.aag =====================
[LOG] Relation determinization time: 90.2684 sec CPU time.
[LOG] Relation determinization time: 91 sec real time.
[LOG] Final circuit size: 1295 new AND gates.
[LOG] Size before ABC: 1450 AND gates.
[LOG] Size after ABC: 1286 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 90.18/90 sec (0.029266/0 sec, 0.043643/0 sec, 0.071151/0 sec, 0.093809/0 sec, 0.075187/0 sec, 0.108279/0 sec, 0.059209/0 sec, 0.456973/1 sec, 0.309597/0 sec, 0.109368/0 sec, 0.250743/0 sec, 0.242966/1 sec, 0.040321/0 sec, 0.121018/0 sec, 0.027686/0 sec, 0.433846/0 sec, 0.564307/1 sec, 0.249326/0 sec, 0.746016/1 sec, 0.56055/0 sec, 0.041217/0 sec, 0.094478/0 sec, 0.038813/0 sec, 0.815268/1 sec, 0.045389/0 sec, 0.131074/0 sec, 3.96452/4 sec, 5.56836/6 sec, 4.65424/5 sec, 6.10729/6 sec, 6.30854/6 sec, 7.37595/8 sec, 6.03489/6 sec, 4.95933/5 sec, 6.3964/6 sec, 4.46981/4 sec, 3.61513/4 sec, 3.88687/4 sec, 3.27428/3 sec, 3.72094/4 sec, 3.29863/3 sec, 4.52487/5 sec, 2.35733/2 sec, 1.40736/2 sec, 0.834107/0 sec, 0.389513/1 sec, 0.331834/0 sec, 0.362644/0 sec, 0.287074/1 sec, 0.161783/0 sec, 0.099548/0 sec, 0.029276/0 sec )
[LOG] Nr of iterations: 513 (9, 9, 14, 15, 13, 19, 9, 49, 35, 11, 22, 23, 4, 10, 3, 28, 32, 16, 37, 29, 3, 9, 3, 64, 4, 5, 4, 2, 2, 1, 2, 1, 1, 1, 2, 1, 1, 1, 1, 2, 1, 2, 2, 1, 2, 1, 1, 1, 1, 2, 1, 1 )
[LOG] Total clause computation time: 35.1785/34 sec (0.003616/0.003616 sec, 0.004213/0.004213 sec, 0.006316/0.006316 sec, 0.006676/0.006676 sec, 0.005375/0.005375 sec, 0.007462/0.007462 sec, 0.003873/0.003873 sec, 0.022636/0.022636 sec, 0.016533/0.016533 sec, 0.005101/0.005101 sec, 0.011786/0.011786 sec, 0.011704/0.011704 sec, 0.002208/0.002208 sec, 0.0058/0.0058 sec, 0.001878/0.001878 sec, 0.015986/0.015986 sec, 0.022451/0.022451 sec, 0.009515/0.009515 sec, 0.022829/0.022829 sec, 0.017858/0.017858 sec, 0.002308/0.002308 sec, 0.005512/0.005512 sec, 0.002412/0.002412 sec, 0.04447/0.04447 sec, 0.007115/0.007115 sec, 0.008552/0.008552 sec, 0.961761/0.961761 sec, 1.97779/1.97779 sec, 2.17283/2.17283 sec, 2.30168/2.30168 sec, 2.99645/2.99645 sec, 4.26141/4.26141 sec, 2.95996/2.95996 sec, 2.07173/2.07173 sec, 1.91823/1.91823 sec, 1.98395/1.98395 sec, 1.62838/1.62838 sec, 1.56526/1.56526 sec, 1.53411/1.53411 sec, 1.32376/1.32376 sec, 1.4741/1.4741 sec, 1.13508/1.13508 sec, 0.777634/0.777634 sec, 0.53077/0.53077 sec, 0.3469/0.3469 sec, 0.196687/0.196687 sec, 0.161336/0.161336 sec, 0.210214/0.210214 sec, 0.190569/0.190569 sec, 0.133408/0.133408 sec, 0.074776/0.074776 sec, 0.015557/0.015557 sec )
[LOG] Total clause minimization time: 54.4657/54 sec (0.016468/0.016468 sec, 0.030747/0.030747 sec, 0.056067/0.056067 sec, 0.077973/0.077973 sec, 0.060345/0.060345 sec, 0.090903/0.090903 sec, 0.045378/0.045378 sec, 0.422338/0.422338 sec, 0.28013/0.28013 sec, 0.091426/0.091426 sec, 0.225329/0.225329 sec, 0.216867/0.216867 sec, 0.02395/0.02395 sec, 0.100557/0.100557 sec, 0.011183/0.011183 sec, 0.401772/0.401772 sec, 0.524285/0.524285 sec, 0.221897/0.221897 sec, 0.703484/0.703484 sec, 0.522199/0.522199 sec, 0.01871/0.01871 sec, 0.067865/0.067865 sec, 0.015437/0.015437 sec, 0.746886/0.746886 sec, 0.01538/0.01538 sec, 0.098614/0.098614 sec, 2.99284/2.99284 sec, 3.58352/3.58352 sec, 2.47439/2.47439 sec, 3.79874/3.79874 sec, 3.30535/3.30535 sec, 3.10789/3.10789 sec, 3.06828/3.06828 sec, 2.88136/2.88136 sec, 4.4722/4.4722 sec, 2.4802/2.4802 sec, 1.9812/1.9812 sec, 2.31633/2.31633 sec, 1.73498/1.73498 sec, 2.39212/2.39212 sec, 1.81949/1.81949 sec, 3.3848/3.3848 sec, 1.57496/1.57496 sec, 0.872197/0.872197 sec, 0.48307/0.48307 sec, 0.189/0.189 sec, 0.166909/0.166909 sec, 0.148926/0.148926 sec, 0.093058/0.093058 sec, 0.025057/0.025057 sec, 0.021783/0.021783 sec, 0.010842/0.010842 sec )
[LOG] Total clause size reduction: 695949 --> 5345 (12512 --> 39, 12512 --> 63, 20371 --> 115, 21924 --> 161, 18720 --> 112, 28134 --> 199, 12480 --> 97, 74928 --> 592, 52904 --> 408, 15430 --> 127, 32739 --> 280, 34320 --> 297, 4662 --> 34, 14004 --> 107, 3112 --> 16, 42039 --> 384, 48019 --> 426, 23295 --> 216, 55908 --> 455, 43512 --> 351, 3112 --> 13, 12424 --> 78, 3106 --> 6, 95193 --> 697, 4521 --> 20, 6028 --> 12, 4 --> 4, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 1356.63 --> 10.4191 (1390.22 --> 4.33333, 1390.22 --> 7, 1455.07 --> 8.21429, 1461.6 --> 10.7333, 1440 --> 8.61538, 1480.74 --> 10.4737, 1386.67 --> 10.7778, 1529.14 --> 12.0816, 1511.54 --> 11.6571, 1402.73 --> 11.5455, 1488.14 --> 12.7273, 1492.17 --> 12.913, 1165.5 --> 8.5, 1400.4 --> 10.7, 1037.33 --> 5.33333, 1501.39 --> 13.7143, 1500.59 --> 13.3125, 1455.94 --> 13.5, 1511.03 --> 12.2973, 1500.41 --> 12.1034, 1037.33 --> 4.33333, 1380.44 --> 8.66667, 1035.33 --> 2, 1487.39 --> 10.8906, 1130.25 --> 5, 1205.6 --> 2.4, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 90.2776 sec CPU time.
[LOG] Overall execution time: 91 sec real time.
Synthesis time: 90.90 sec (Real time) / 90.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.00 sec (Real time) / 9918.33 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.01 sec (Real time) / 9986.80 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2858 26 0 1 2815
=====================  mult14.aag =====================
[LOG] Relation determinization time: 236.739 sec CPU time.
[LOG] Relation determinization time: 237 sec real time.
[LOG] Final circuit size: 1554 new AND gates.
[LOG] Size before ABC: 1773 AND gates.
[LOG] Size after ABC: 1548 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 236.595/236 sec (0.026309/0 sec, 0.260618/0 sec, 0.224108/0 sec, 0.02875/0 sec, 0.14824/0 sec, 0.360743/1 sec, 0.442015/0 sec, 0.461175/1 sec, 0.059712/0 sec, 0.451767/0 sec, 0.909999/1 sec, 0.214847/0 sec, 0.490826/1 sec, 0.52161/0 sec, 0.486819/1 sec, 0.322293/0 sec, 0.030459/0 sec, 0.550499/1 sec, 0.188678/0 sec, 0.698244/1 sec, 0.411773/0 sec, 1.14504/1 sec, 0.213046/0 sec, 0.70796/1 sec, 0.129488/0 sec, 0.077252/0 sec, 1.4992/2 sec, 0.437315/0 sec, 9.14725/9 sec, 10.5114/11 sec, 12.5864/13 sec, 14.2033/14 sec, 16.4025/16 sec, 11.5158/12 sec, 18.9971/19 sec, 13.7294/14 sec, 12.2892/12 sec, 16.7087/17 sec, 13.9544/13 sec, 8.5435/8 sec, 13.2003/13 sec, 12.0763/12 sec, 6.8961/7 sec, 9.77213/10 sec, 4.81314/5 sec, 5.08561/5 sec, 4.06725/4 sec, 2.52397/3 sec, 2.45228/2 sec, 1.44651/1 sec, 1.27244/2 sec, 0.795044/1 sec, 0.802539/0 sec, 0.836575/1 sec, 0.19539/0 sec, 0.271984/1 sec )
[LOG] Nr of iterations: 756 (5, 33, 27, 7, 22, 41, 43, 42, 6, 35, 65, 15, 31, 31, 20, 19, 2, 26, 12, 27, 10, 49, 12, 36, 8, 5, 54, 26, 2, 2, 3, 2, 2, 1, 2, 1, 1, 2, 2, 1, 2, 2, 1, 2, 1, 1, 2, 1, 2, 2, 1, 2, 1, 2, 2, 2 )
[LOG] Total clause computation time: 93.6211/93 sec (0.00268/0.00268 sec, 0.015736/0.015736 sec, 0.013913/0.013913 sec, 0.004158/0.004158 sec, 0.01114/0.01114 sec, 0.020674/0.020674 sec, 0.023481/0.023481 sec, 0.023842/0.023842 sec, 0.00348/0.00348 sec, 0.020387/0.020387 sec, 0.040936/0.040936 sec, 0.008888/0.008888 sec, 0.020314/0.020314 sec, 0.022966/0.022966 sec, 0.014512/0.014512 sec, 0.014747/0.014747 sec, 0.001839/0.001839 sec, 0.021394/0.021394 sec, 0.012915/0.012915 sec, 0.020853/0.020853 sec, 0.012073/0.012073 sec, 0.034728/0.034728 sec, 0.008603/0.008603 sec, 0.026913/0.026913 sec, 0.01155/0.01155 sec, 0.009481/0.009481 sec, 0.039741/0.039741 sec, 0.021961/0.021961 sec, 2.19774/2.19774 sec, 4.3502/4.3502 sec, 4.82702/4.82702 sec, 5.63772/5.63772 sec, 6.37127/6.37127 sec, 5.42853/5.42853 sec, 6.00375/6.00375 sec, 7.7542/7.7542 sec, 5.62993/5.62993 sec, 5.52815/5.52815 sec, 4.42179/4.42179 sec, 4.15751/4.15751 sec, 4.89443/4.89443 sec, 4.04188/4.04188 sec, 3.40936/3.40936 sec, 4.10335/4.10335 sec, 2.7239/2.7239 sec, 2.77748/2.77748 sec, 1.9292/1.9292 sec, 1.51262/1.51262 sec, 1.46774/1.46774 sec, 0.908621/0.908621 sec, 0.96029/0.96029 sec, 0.621885/0.621885 sec, 0.598539/0.598539 sec, 0.692125/0.692125 sec, 0.15032/0.15032 sec, 0.037665/0.037665 sec )
[LOG] Total clause minimization time: 142.05/143 sec (0.012342/0.012342 sec, 0.232456/0.232456 sec, 0.1976/0.1976 sec, 0.012566/0.012566 sec, 0.12409/0.12409 sec, 0.325334/0.325334 sec, 0.402615/0.402615 sec, 0.4201/0.4201 sec, 0.03955/0.03955 sec, 0.412589/0.412589 sec, 0.847438/0.847438 sec, 0.184543/0.184543 sec, 0.447307/0.447307 sec, 0.474247/0.474247 sec, 0.446912/0.446912 sec, 0.281255/0.281255 sec, 0.002392/0.002392 sec, 0.50066/0.50066 sec, 0.147007/0.147007 sec, 0.646859/0.646859 sec, 0.368842/0.368842 sec, 1.07598/1.07598 sec, 0.170319/0.170319 sec, 0.643442/0.643442 sec, 0.080995/0.080995 sec, 0.02817/0.02817 sec, 1.41983/1.41983 sec, 0.375346/0.375346 sec, 6.93176/6.93176 sec, 6.14934/6.14934 sec, 7.7482/7.7482 sec, 8.55459/8.55459 sec, 10.0203/10.0203 sec, 6.07657/6.07657 sec, 12.9831/12.9831 sec, 5.96531/5.96531 sec, 6.64963/6.64963 sec, 11.171/11.171 sec, 9.52345/9.52345 sec, 4.37722/4.37722 sec, 8.29745/8.29745 sec, 8.0262/8.0262 sec, 3.47908/3.47908 sec, 5.66143/5.66143 sec, 2.08223/2.08223 sec, 2.30131/2.30131 sec, 2.13125/2.13125 sec, 1.00492/1.00492 sec, 0.978455/0.978455 sec, 0.532135/0.532135 sec, 0.30672/0.30672 sec, 0.167875/0.167875 sec, 0.199128/0.199128 sec, 0.139707/0.139707 sec, 0.040402/0.040402 sec, 0.230286/0.230286 sec )
[LOG] Total clause size reduction: 1278817 --> 8797 (7584 --> 26, 60672 --> 371, 49374 --> 304, 11388 --> 26, 39417 --> 210, 74920 --> 465, 78834 --> 529, 76793 --> 553, 9335 --> 51, 63988 --> 501, 120448 --> 907, 26292 --> 211, 56820 --> 472, 56370 --> 456, 35454 --> 291, 33660 --> 250, 1894 --> 1, 45725 --> 408, 20086 --> 145, 49192 --> 399, 16659 --> 103, 90720 --> 711, 20790 --> 143, 66185 --> 441, 12635 --> 76, 7164 --> 21, 99746 --> 473, 46625 --> 206, 2 --> 2, 2 --> 2, 3 --> 3, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 1691.56 --> 11.6362 (1516.8 --> 5.2, 1838.55 --> 11.2424, 1828.67 --> 11.2593, 1626.86 --> 3.71429, 1791.68 --> 9.54545, 1827.32 --> 11.3415, 1833.35 --> 12.3023, 1828.4 --> 13.1667, 1555.83 --> 8.5, 1828.23 --> 14.3143, 1853.05 --> 13.9538, 1752.8 --> 14.0667, 1832.9 --> 15.2258, 1818.39 --> 14.7097, 1772.7 --> 14.55, 1771.58 --> 13.1579, 947 --> 0.5, 1758.65 --> 15.6923, 1673.83 --> 12.0833, 1821.93 --> 14.7778, 1665.9 --> 10.3, 1851.43 --> 14.5102, 1732.5 --> 11.9167, 1838.47 --> 12.25, 1579.38 --> 9.5, 1432.8 --> 4.2, 1847.15 --> 8.75926, 1793.27 --> 7.92308, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 236.751 sec CPU time.
[LOG] Overall execution time: 237 sec real time.
Synthesis time: 237.60 sec (Real time) / 237.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9916.95 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9985.14 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3452 28 0 1 3402
=====================  mult15.aag =====================
[LOG] Relation determinization time: 629.338 sec CPU time.
[LOG] Relation determinization time: 631 sec real time.
[LOG] Final circuit size: 1723 new AND gates.
[LOG] Size before ABC: 1922 AND gates.
[LOG] Size after ABC: 1710 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 629.113/630 sec (0.040559/0 sec, 0.032036/0 sec, 0.123957/1 sec, 0.570572/0 sec, 1.16799/1 sec, 0.150027/0 sec, 0.400329/1 sec, 0.258137/0 sec, 1.71075/2 sec, 0.588437/0 sec, 0.234561/1 sec, 0.403551/0 sec, 1.34954/1 sec, 0.177063/1 sec, 0.197704/0 sec, 0.728466/1 sec, 1.23213/1 sec, 0.867947/1 sec, 0.229865/0 sec, 0.238846/0 sec, 2.11325/2 sec, 0.387909/1 sec, 0.478672/0 sec, 0.163278/0 sec, 1.73149/2 sec, 0.728698/1 sec, 0.357316/0 sec, 0.455795/1 sec, 3.65196/3 sec, 1.35008/2 sec, 24.3454/24 sec, 25.5881/26 sec, 34.086/34 sec, 31.8149/32 sec, 38.9495/39 sec, 40.2956/40 sec, 29.1338/29 sec, 39.4348/40 sec, 30.6588/30 sec, 43.3354/44 sec, 29.5139/29 sec, 42.1563/42 sec, 23.2469/24 sec, 25.1824/25 sec, 22.4308/22 sec, 28.0289/28 sec, 22.4329/23 sec, 16.0698/16 sec, 11.5974/12 sec, 10.6322/10 sec, 7.53939/8 sec, 6.2267/6 sec, 5.81261/6 sec, 5.80013/6 sec, 3.35412/3 sec, 2.7596/3 sec, 2.05129/2 sec, 1.86622/2 sec, 1.41225/1 sec, 1.23578/1 sec )
[LOG] Nr of iterations: 1056 (6, 6, 17, 54, 119, 15, 33, 19, 110, 37, 15, 24, 49, 10, 9, 29, 44, 26, 6, 12, 55, 8, 15, 7, 61, 35, 16, 19, 102, 50, 2, 1, 2, 2, 2, 2, 1, 1, 1, 2, 1, 2, 1, 1, 1, 3, 2, 2, 1, 2, 2, 2, 2, 1, 2, 1, 1, 2, 1, 2 )
[LOG] Total clause computation time: 267.843/272 sec (0.0034/0.0034 sec, 0.003743/0.003743 sec, 0.009458/0.009458 sec, 0.030842/0.030842 sec, 0.068181/0.068181 sec, 0.009111/0.009111 sec, 0.017589/0.017589 sec, 0.011881/0.011881 sec, 0.076153/0.076153 sec, 0.032305/0.032305 sec, 0.015891/0.015891 sec, 0.022821/0.022821 sec, 0.037147/0.037147 sec, 0.0078/0.0078 sec, 0.008014/0.008014 sec, 0.026799/0.026799 sec, 0.041324/0.041324 sec, 0.028924/0.028924 sec, 0.00571/0.00571 sec, 0.010081/0.010081 sec, 0.052753/0.052753 sec, 0.008051/0.008051 sec, 0.018716/0.018716 sec, 0.012292/0.012292 sec, 0.052469/0.052469 sec, 0.029156/0.029156 sec, 0.01491/0.01491 sec, 0.022156/0.022156 sec, 0.107309/0.107309 sec, 0.052633/0.052633 sec, 6.61226/6.61226 sec, 11.8258/11.8258 sec, 14.3047/14.3047 sec, 11.7271/11.7271 sec, 15.615/15.615 sec, 17.8382/17.8382 sec, 13.8456/13.8456 sec, 16.7689/16.7689 sec, 14.5183/14.5183 sec, 14.2043/14.2043 sec, 11.8071/11.8071 sec, 13.854/13.854 sec, 12.3579/12.3579 sec, 14.7172/14.7172 sec, 11.9498/11.9498 sec, 8.48528/8.48528 sec, 9.46226/9.46226 sec, 7.39645/7.39645 sec, 7.87233/7.87233 sec, 5.34494/5.34494 sec, 4.77115/4.77115 sec, 3.94921/3.94921 sec, 3.66407/3.66407 sec, 4.73327/4.73327 sec, 2.44726/2.44726 sec, 2.24479/2.24479 sec, 1.71998/1.71998 sec, 1.61257/1.61257 sec, 1.31041/1.31041 sec, 0.045397/0.045397 sec )
[LOG] Total clause minimization time: 359.856/358 sec (0.02465/0.02465 sec, 0.016284/0.016284 sec, 0.101771/0.101771 sec, 0.524268/0.524268 sec, 1.07921/1.07921 sec, 0.122514/0.122514 sec, 0.362583/0.362583 sec, 0.226058/0.226058 sec, 1.60801/1.60801 sec, 0.529788/0.529788 sec, 0.191675/0.191675 sec, 0.352356/0.352356 sec, 1.2797/1.2797 sec, 0.138251/0.138251 sec, 0.157352/0.157352 sec, 0.667063/0.667063 sec, 1.15337/1.15337 sec, 0.800608/0.800608 sec, 0.184536/0.184536 sec, 0.188541/0.188541 sec, 2.016/2.016 sec, 0.336092/0.336092 sec, 0.414088/0.414088 sec, 0.104473/0.104473 sec, 1.62824/1.62824 sec, 0.647455/0.647455 sec, 0.289292/0.289292 sec, 0.378658/0.378658 sec, 3.48337/3.48337 sec, 1.23463/1.23463 sec, 17.705/17.705 sec, 13.7427/13.7427 sec, 19.762/19.762 sec, 20.0695/20.0695 sec, 23.3168/23.3168 sec, 22.4411/22.4411 sec, 15.2718/15.2718 sec, 22.6504/22.6504 sec, 16.1258/16.1258 sec, 29.1176/29.1176 sec, 17.6936/17.6936 sec, 28.2896/28.2896 sec, 10.8766/10.8766 sec, 10.4535/10.4535 sec, 10.4692/10.4692 sec, 19.5321/19.5321 sec, 12.9595/12.9595 sec, 8.66302/8.66302 sec, 3.715/3.715 sec, 5.27749/5.27749 sec, 2.75887/2.75887 sec, 2.26853/2.26853 sec, 2.14002/2.14002 sec, 1.0585/1.0585 sec, 0.898759/0.898759 sec, 0.507242/0.507242 sec, 0.324094/0.324094 sec, 0.246775/0.246775 sec, 0.09531/0.09531 sec, 1.18463/1.18463 sec )
[LOG] Total clause size reduction: 1996385 --> 13425 (10270 --> 45, 10270 --> 20, 32928 --> 195, 109021 --> 693, 241664 --> 1456, 28560 --> 165, 65536 --> 434, 36594 --> 275, 222578 --> 1652, 73224 --> 574, 28476 --> 194, 46805 --> 365, 98496 --> 778, 18405 --> 130, 16392 --> 122, 56924 --> 472, 88365 --> 746, 51275 --> 405, 10255 --> 77, 21846 --> 157, 110376 --> 864, 14336 --> 69, 27650 --> 201, 11844 --> 68, 122040 --> 862, 69564 --> 436, 30540 --> 144, 35460 --> 218, 206141 --> 1039, 100499 --> 518, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 5 --> 5, 3 --> 3, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 1890.52 --> 12.7131 (1711.67 --> 7.5, 1711.67 --> 3.33333, 1936.94 --> 11.4706, 2018.91 --> 12.8333, 2030.79 --> 12.2353, 1904 --> 11, 1985.94 --> 13.1515, 1926 --> 14.4737, 2023.44 --> 15.0182, 1979.03 --> 15.5135, 1898.4 --> 12.9333, 1950.21 --> 15.2083, 2010.12 --> 15.8776, 1840.5 --> 13, 1821.33 --> 13.5556, 1962.9 --> 16.2759, 2008.3 --> 16.9545, 1972.12 --> 15.5769, 1709.17 --> 12.8333, 1820.5 --> 13.0833, 2006.84 --> 15.7091, 1792 --> 8.625, 1843.33 --> 13.4, 1692 --> 9.71429, 2000.66 --> 14.1311, 1987.54 --> 12.4571, 1908.75 --> 9, 1866.32 --> 11.4737, 2020.99 --> 10.1863, 2009.98 --> 10.36, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 629.351 sec CPU time.
[LOG] Overall execution time: 631 sec real time.
Synthesis time: 630.69 sec (Real time) / 629.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.00 sec (Real time) / 9914.12 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.01 sec (Real time) / 9984.04 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3773 30 0 1 3726
=====================  mult16.aag =====================
[LOG] Relation determinization time: 213.091 sec CPU time.
[LOG] Relation determinization time: 214 sec real time.
[LOG] Final circuit size: 2118 new AND gates.
[LOG] Size before ABC: 2367 AND gates.
[LOG] Size after ABC: 2111 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 212.897/213 sec (0.437031/1 sec, 0.06976/0 sec, 0.445598/0 sec, 0.139165/0 sec, 0.402021/1 sec, 0.412386/0 sec, 0.242667/1 sec, 0.371095/0 sec, 0.27502/0 sec, 0.444771/1 sec, 0.131986/0 sec, 0.07856/0 sec, 0.143896/0 sec, 0.587083/1 sec, 0.57741/0 sec, 0.674216/1 sec, 0.471275/0 sec, 0.746769/1 sec, 0.877885/1 sec, 0.66344/1 sec, 0.464355/0 sec, 0.190801/0 sec, 0.875594/1 sec, 0.249814/0 sec, 0.129726/1 sec, 0.451989/0 sec, 0.452576/0 sec, 0.401917/0 sec, 0.125366/0 sec, 0.431732/0 sec, 0.087701/1 sec, 0.770566/0 sec, 9.16869/10 sec, 9.38563/9 sec, 11.774/12 sec, 10.0778/10 sec, 11.3161/11 sec, 12.1373/12 sec, 11.6736/12 sec, 10.0225/10 sec, 9.09844/9 sec, 15.305/15 sec, 8.26988/9 sec, 10.3543/10 sec, 14.5935/15 sec, 7.59176/7 sec, 7.24975/8 sec, 8.53139/8 sec, 7.78333/8 sec, 6.05913/6 sec, 5.11366/5 sec, 2.65485/3 sec, 2.19833/2 sec, 1.99582/2 sec, 1.64824/2 sec, 1.21356/1 sec, 0.981572/1 sec, 0.915719/1 sec, 0.785655/0 sec, 0.595687/1 sec, 0.50862/1 sec, 0.509319/0 sec, 0.495848/1 sec, 0.064177/0 sec )
[LOG] Nr of iterations: 617 (56, 6, 39, 13, 26, 32, 18, 21, 17, 22, 8, 5, 10, 21, 20, 22, 18, 23, 16, 21, 12, 6, 32, 10, 4, 19, 17, 15, 7, 24, 4, 5, 7, 1, 1, 1, 1, 2, 1, 1, 1, 2, 1, 1, 2, 1, 1, 2, 2, 2, 1, 1, 1, 1, 2, 1, 1, 2, 1, 2, 1, 2, 1, 1 )
[LOG] Total clause computation time: 88.1689/91 sec (0.042324/0.042324 sec, 0.009185/0.009185 sec, 0.028141/0.028141 sec, 0.01344/0.01344 sec, 0.024654/0.024654 sec, 0.029331/0.029331 sec, 0.01323/0.01323 sec, 0.014303/0.014303 sec, 0.020847/0.020847 sec, 0.015757/0.015757 sec, 0.005737/0.005737 sec, 0.009424/0.009424 sec, 0.013702/0.013702 sec, 0.023146/0.023146 sec, 0.022359/0.022359 sec, 0.02574/0.02574 sec, 0.022268/0.022268 sec, 0.030211/0.030211 sec, 0.022254/0.022254 sec, 0.029391/0.029391 sec, 0.016856/0.016856 sec, 0.012044/0.012044 sec, 0.036075/0.036075 sec, 0.015283/0.015283 sec, 0.010206/0.010206 sec, 0.02313/0.02313 sec, 0.021972/0.021972 sec, 0.022684/0.022684 sec, 0.010821/0.010821 sec, 0.030214/0.030214 sec, 0.011592/0.011592 sec, 0.012679/0.012679 sec, 4.23347/4.23347 sec, 5.1332/5.1332 sec, 4.546/4.546 sec, 4.80689/4.80689 sec, 5.42077/5.42077 sec, 4.31019/4.31019 sec, 4.98278/4.98278 sec, 4.48184/4.48184 sec, 4.42329/4.42329 sec, 4.81159/4.81159 sec, 4.05105/4.05105 sec, 4.84423/4.84423 sec, 4.57837/4.57837 sec, 3.81665/3.81665 sec, 3.58952/3.58952 sec, 2.7403/2.7403 sec, 2.59786/2.59786 sec, 2.03898/2.03898 sec, 3.20234/3.20234 sec, 1.44474/1.44474 sec, 1.14277/1.14277 sec, 1.21398/1.21398 sec, 0.892874/0.892874 sec, 0.722263/0.722263 sec, 0.676426/0.676426 sec, 0.64731/0.64731 sec, 0.52654/0.52654 sec, 0.354839/0.354839 sec, 0.413492/0.413492 sec, 0.446238/0.446238 sec, 0.413781/0.413781 sec, 0.02538/0.02538 sec )
[LOG] Total clause minimization time: 123.446/121 sec (0.376137/0.376137 sec, 0.044286/0.044286 sec, 0.398549/0.398549 sec, 0.107382/0.107382 sec, 0.357582/0.357582 sec, 0.361928/0.361928 sec, 0.208254/0.208254 sec, 0.334514/0.334514 sec, 0.230989/0.230989 sec, 0.404531/0.404531 sec, 0.102057/0.102057 sec, 0.04464/0.04464 sec, 0.104716/0.104716 sec, 0.536987/0.536987 sec, 0.526796/0.526796 sec, 0.618875/0.618875 sec, 0.418065/0.418065 sec, 0.684108/0.684108 sec, 0.822353/0.822353 sec, 0.598577/0.598577 sec, 0.411417/0.411417 sec, 0.142046/0.142046 sec, 0.800079/0.800079 sec, 0.195467/0.195467 sec, 0.079757/0.079757 sec, 0.387035/0.387035 sec, 0.388298/0.388298 sec, 0.334883/0.334883 sec, 0.069956/0.069956 sec, 0.354799/0.354799 sec, 0.030177/0.030177 sec, 0.711361/0.711361 sec, 4.9154/4.9154 sec, 4.2401/4.2401 sec, 7.21587/7.21587 sec, 5.25913/5.25913 sec, 5.88404/5.88404 sec, 7.81604/7.81604 sec, 6.68004/6.68004 sec, 5.53014/5.53014 sec, 4.66503/4.66503 sec, 10.4834/10.4834 sec, 4.20911/4.20911 sec, 5.50047/5.50047 sec, 10.0056/10.0056 sec, 3.76568/3.76568 sec, 3.65108/3.65108 sec, 5.78228/5.78228 sec, 5.17697/5.17697 sec, 4.0119/4.0119 sec, 1.90319/1.90319 sec, 1.20239/1.20239 sec, 1.04828/1.04828 sec, 0.774778/0.774778 sec, 0.74851/0.74851 sec, 0.484678/0.484678 sec, 0.298655/0.298655 sec, 0.261961/0.261961 sec, 0.252952/0.252952 sec, 0.234776/0.234776 sec, 0.089298/0.089298 sec, 0.057413/0.057413 sec, 0.076541/0.076541 sec, 0.033581/0.033581 sec )
[LOG] Total clause size reduction: 1339847 --> 7598 (137775 --> 454, 12525 --> 68, 95152 --> 469, 29928 --> 158, 62600 --> 361, 77717 --> 398, 42500 --> 251, 49480 --> 322, 39776 --> 244, 51702 --> 346, 17213 --> 121, 10020 --> 50, 22545 --> 113, 50020 --> 349, 47519 --> 342, 52521 --> 358, 42483 --> 292, 54912 --> 353, 37395 --> 268, 49780 --> 354, 27269 --> 196, 12440 --> 83, 77376 --> 439, 22176 --> 119, 7437 --> 36, 44568 --> 238, 39968 --> 232, 34916 --> 201, 15030 --> 68, 57546 --> 226, 7506 --> 19, 10004 --> 22, 7 --> 7, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 2171.55 --> 12.3144 (2460.27 --> 8.10714, 2087.5 --> 11.3333, 2439.79 --> 12.0256, 2302.15 --> 12.1538, 2407.69 --> 13.8846, 2428.66 --> 12.4375, 2361.11 --> 13.9444, 2356.19 --> 15.3333, 2339.76 --> 14.3529, 2350.09 --> 15.7273, 2151.62 --> 15.125, 2004 --> 10, 2254.5 --> 11.3, 2381.9 --> 16.619, 2375.95 --> 17.1, 2387.32 --> 16.2727, 2360.17 --> 16.2222, 2387.48 --> 15.3478, 2337.19 --> 16.75, 2370.48 --> 16.8571, 2272.42 --> 16.3333, 2073.33 --> 13.8333, 2418 --> 13.7188, 2217.6 --> 11.9, 1859.25 --> 9, 2345.68 --> 12.5263, 2351.06 --> 13.6471, 2327.73 --> 13.4, 2147.14 --> 9.71429, 2397.75 --> 9.41667, 1876.5 --> 4.75, 2000.8 --> 4.4, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 213.107 sec CPU time.
[LOG] Overall execution time: 214 sec real time.
Synthesis time: 214.30 sec (Real time) / 213.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.00 sec (Real time) / 9917.25 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9982.29 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4625 32 0 1 4568
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.002069 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000852/0 sec (0.000621/0 sec, 0.000231/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 3.9e-05/0 sec (3.8e-05/3.8e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 1.7e-05/0 sec (8e-06/8e-06 sec, 9e-06/9e-06 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.6667 --> 0 (35.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002949 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.001982 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000788/0 sec (0.000566/0 sec, 0.000222/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 3.8e-05/0 sec (3.7e-05/3.7e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 1.5e-05/0 sec (5e-06/5e-06 sec, 1e-05/1e-05 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23 --> 0 (34.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002784 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.004158 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002197/0 sec (0.001605/0 sec, 0.000592/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 9.7e-05/0 sec (9.6e-05/9.6e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 2.6e-05/0 sec (9e-06/9e-06 sec, 1.7e-05/1.7e-05 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77.6667 --> 0 (116.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005855 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.004121 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002177/0 sec (0.001584/0 sec, 0.000593/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 9.9e-05/0 sec (9.8e-05/9.8e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 2.6e-05/0 sec (9e-06/9e-06 sec, 1.7e-05/1.7e-05 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77 --> 0 (115.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005775 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.008424 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00495/0 sec (0.003677/0 sec, 0.001273/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000216/0 sec (0.000215/0.000215 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 5.5e-05/0 sec (2.3e-05/2.3e-05 sec, 3.2e-05/3.2e-05 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184.667 --> 0 (277 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.012157 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.008519 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005118/0 sec (0.003844/0 sec, 0.001274/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000214/0 sec (0.000214/0.000214 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.7e-05/0 sec (2.6e-05/2.6e-05 sec, 3.1e-05/3.1e-05 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184 --> 0 (276 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.012273 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.019336 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012066/0 sec (0.009131/0 sec, 0.002935/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000502/0 sec (0.000502/0.000502 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000118/0 sec (5.3e-05/5.3e-05 sec, 6.5e-05/6.5e-05 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 430.333 --> 0 (645.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.029806 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.019197 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011955/0 sec (0.009074/0 sec, 0.002881/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000471/0 sec (0.000471/0.000471 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000118/0 sec (5.4e-05/5.4e-05 sec, 6.4e-05/6.4e-05 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 429.667 --> 0 (644.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.029676 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.047343 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.031096/0 sec (0.023905/0 sec, 0.007191/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001127/0 sec (0.001126/0.001126 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000277/0 sec (0.000133/0.000133 sec, 0.000144/0.000144 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 985.333 --> 0 (1478 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.080481 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.047852 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.031581/0 sec (0.024179/0 sec, 0.007402/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001207/0 sec (0.001207/0.001207 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000257/0 sec (0.000113/0.000113 sec, 0.000144/0.000144 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 984.667 --> 0 (1477 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.081436 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.001944 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000907/0 sec (0.000232/0 sec, 0.000197/0 sec, 0.000211/0 sec, 0.0001/0 sec, 8.4e-05/0 sec, 8.3e-05/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 2.6e-05/0 sec (0/0 sec, 1e-06/1e-06 sec, 2.5e-05/2.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 4e-06/0 sec (0/0 sec, 0/0 sec, 4e-06/4e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 36 --> 0 (0 --> 0, 0 --> 0, 36 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.2 --> 0 (0 --> 0, 0 --> 0, 18 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002603 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.001616 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000616/0 sec (0.000166/0 sec, 0.000125/0 sec, 0.000138/0 sec, 7e-05/0 sec, 5.9e-05/0 sec, 5.8e-05/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (0/0 sec, 1e-06/1e-06 sec, 1.2e-05/1.2e-05 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 5e-06/0 sec (0/0 sec, 0/0 sec, 4e-06/4e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 26 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.2 --> 0 (0 --> 0, 0 --> 0, 13 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002272 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.004793 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003304/0 sec (0.000547/0 sec, 0.000445/0 sec, 0.000452/0 sec, 0.000438/0 sec, 0.000475/0 sec, 0.000215/0 sec, 0.000191/0 sec, 0.00018/0 sec, 0.000178/0 sec, 0.000183/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 5e-05/0 sec (1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.8e-05/4.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 6e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6e-06/6e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 95 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.5714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005659 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.00372 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002415/0 sec (0.000388/0 sec, 0.000313/0 sec, 0.000335/0 sec, 0.000317/0 sec, 0.000352/0 sec, 0.000164/0 sec, 0.000137/0 sec, 0.000137/0 sec, 0.000134/0 sec, 0.000138/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 4.5e-05/0 sec (1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 4.1e-05/4.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 6e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-06/5e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 10.2857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004506 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.01309 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010364/0 sec (0.001299/0 sec, 0.001049/0 sec, 0.001065/0 sec, 0.001064/0 sec, 0.001066/0 sec, 0.000978/0 sec, 0.001036/0 sec, 0.000462/0 sec, 0.000416/0 sec, 0.000386/0 sec, 0.000391/0 sec, 0.000385/0 sec, 0.000381/0 sec, 0.000386/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 9.3e-05/0 sec (0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.2e-05/9.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 9e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9e-06/9e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 215 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 215 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.8889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 107.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.014596 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.009071 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007009/0 sec (0.000869/0 sec, 0.000683/0 sec, 0.000685/0 sec, 0.000684/0 sec, 0.000693/0 sec, 0.000706/0 sec, 0.000704/0 sec, 0.000321/0 sec, 0.000281/0 sec, 0.000278/0 sec, 0.000277/0 sec, 0.000277/0 sec, 0.000274/0 sec, 0.000277/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 5.5e-05/0 sec (1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 5.2e-05/5.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-06/7e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 149 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 149 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 16.5556 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 74.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010175 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.029215 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.024442/0 sec (0.002122/0 sec, 0.001984/0 sec, 0.002016/0 sec, 0.001997/0 sec, 0.001992/0 sec, 0.001981/0 sec, 0.00197/0 sec, 0.001977/0 sec, 0.002049/0 sec, 0.000795/0 sec, 0.000699/0 sec, 0.000695/0 sec, 0.000694/0 sec, 0.000693/0 sec, 0.000695/0 sec, 0.000702/0 sec, 0.000692/0 sec, 0.000689/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000159/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000155/0.000155 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.5e-05/1.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 399 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 399 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 36.2727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 199.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.031442 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.019324 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0159/0 sec (0.001392/0 sec, 0.001298/0 sec, 0.001278/0 sec, 0.001284/0 sec, 0.001286/0 sec, 0.001295/0 sec, 0.001287/0 sec, 0.001284/0 sec, 0.001333/0 sec, 0.000523/0 sec, 0.000454/0 sec, 0.000457/0 sec, 0.000454/0 sec, 0.000454/0 sec, 0.000454/0 sec, 0.000461/0 sec, 0.000453/0 sec, 0.000453/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 9.1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 8.7e-05/8.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 1.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.1e-05/1.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 264 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 264 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 132 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.020964 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.057012 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.048723/0 sec (0.003538/0 sec, 0.003226/0 sec, 0.003273/0 sec, 0.003279/0 sec, 0.003285/0 sec, 0.003267/0 sec, 0.003247/0 sec, 0.0033/0 sec, 0.003302/0 sec, 0.003227/0 sec, 0.003378/0 sec, 0.001278/0 sec, 0.001113/0 sec, 0.001113/0 sec, 0.00112/0 sec, 0.001111/0 sec, 0.001108/0 sec, 0.001119/0 sec, 0.001109/0 sec, 0.001111/0 sec, 0.001103/0 sec, 0.001116/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000292/0 sec (1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0.000287/0.000287 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.2e-05/2.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 647 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 647 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 49.7692 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 323.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.060605 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.03627 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030817/0 sec (0.002225/0 sec, 0.002032/0 sec, 0.002065/0 sec, 0.002047/0 sec, 0.002072/0 sec, 0.002075/0 sec, 0.002073/0 sec, 0.002062/0 sec, 0.002063/0 sec, 0.002072/0 sec, 0.002109/0 sec, 0.000815/0 sec, 0.000708/0 sec, 0.000725/0 sec, 0.000707/0 sec, 0.000708/0 sec, 0.000714/0 sec, 0.000713/0 sec, 0.000706/0 sec, 0.000709/0 sec, 0.000706/0 sec, 0.000711/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000137/0 sec (0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000131/0.000131 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.6e-05/1.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 415 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 415 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 31.9231 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 207.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.038726 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.099055 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.085812/0 sec (0.005293/0 sec, 0.004902/0 sec, 0.004874/0 sec, 0.004907/0 sec, 0.004967/0 sec, 0.004908/0 sec, 0.004933/0 sec, 0.004874/0 sec, 0.004857/0 sec, 0.004849/0 sec, 0.004879/0 sec, 0.004899/0 sec, 0.005078/0 sec, 0.001884/0 sec, 0.001648/0 sec, 0.001643/0 sec, 0.001645/0 sec, 0.001636/0 sec, 0.001636/0 sec, 0.00164/0 sec, 0.001662/0 sec, 0.001646/0 sec, 0.001634/0 sec, 0.001643/0 sec, 0.001627/0 sec, 0.001648/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000426/0 sec (1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000418/0.000418 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 3.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.4e-05/3.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 959 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 959 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 63.9333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 479.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.104602 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.061743 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.053098/0 sec (0.003273/0 sec, 0.002973/0 sec, 0.002988/0 sec, 0.002992/0 sec, 0.003017/0 sec, 0.003023/0 sec, 0.003024/0 sec, 0.003037/0 sec, 0.003042/0 sec, 0.00302/0 sec, 0.003033/0 sec, 0.003027/0 sec, 0.003089/0 sec, 0.001205/0 sec, 0.001031/0 sec, 0.001032/0 sec, 0.001036/0 sec, 0.001028/0 sec, 0.001026/0 sec, 0.001028/0 sec, 0.001028/0 sec, 0.00103/0 sec, 0.00103/0 sec, 0.00103/0 sec, 0.001029/0 sec, 0.001027/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.00019/0 sec (0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000186/0.000186 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 2.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.2e-05/2.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 602 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 602 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 40.1333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 301 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.065373 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.160658 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.139901/0 sec (0.007656/0 sec, 0.006913/0 sec, 0.006936/0 sec, 0.006581/0 sec, 0.007074/0 sec, 0.007048/0 sec, 0.00706/0 sec, 0.007031/0 sec, 0.007034/0 sec, 0.006961/0 sec, 0.006942/0 sec, 0.007056/0 sec, 0.007005/0 sec, 0.00699/0 sec, 0.007185/0 sec, 0.002639/0 sec, 0.002282/0 sec, 0.002278/0 sec, 0.002285/0 sec, 0.002275/0 sec, 0.002271/0 sec, 0.002275/0 sec, 0.00226/0 sec, 0.002274/0 sec, 0.002252/0 sec, 0.002278/0 sec, 0.00226/0 sec, 0.002267/0 sec, 0.00226/0 sec, 0.002273/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000496/0 sec (2e-06/2e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000486/0.000486 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 4.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.8e-05/4.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1335 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1335 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 78.5294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 667.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.168708 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.098605 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.085758/1 sec (0.00455/0 sec, 0.004177/0 sec, 0.00417/0 sec, 0.004242/0 sec, 0.004349/0 sec, 0.004401/1 sec, 0.004375/0 sec, 0.004381/0 sec, 0.004313/0 sec, 0.004254/0 sec, 0.004254/0 sec, 0.004261/0 sec, 0.004283/0 sec, 0.004282/0 sec, 0.004365/0 sec, 0.001619/0 sec, 0.001413/0 sec, 0.001394/0 sec, 0.001394/0 sec, 0.001393/0 sec, 0.001387/0 sec, 0.001396/0 sec, 0.001402/0 sec, 0.001389/0 sec, 0.001384/0 sec, 0.001388/0 sec, 0.001386/0 sec, 0.001389/0 sec, 0.001374/0 sec, 0.001393/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000261/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000254/0.000254 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.9e-05/2.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 825 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 825 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 48.5294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 412.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.104004 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.260849 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.230204/0 sec (0.011474/0 sec, 0.01007/0 sec, 0.009919/0 sec, 0.010024/0 sec, 0.010257/0 sec, 0.010229/0 sec, 0.010447/0 sec, 0.010477/0 sec, 0.010512/0 sec, 0.010454/0 sec, 0.010428/0 sec, 0.010364/0 sec, 0.010366/0 sec, 0.010598/0 sec, 0.010491/0 sec, 0.01055/0 sec, 0.011089/0 sec, 0.003684/0 sec, 0.00306/0 sec, 0.003051/0 sec, 0.003047/0 sec, 0.003058/0 sec, 0.003041/0 sec, 0.003036/0 sec, 0.003043/0 sec, 0.003058/0 sec, 0.00304/0 sec, 0.003052/0 sec, 0.003034/0 sec, 0.00306/0 sec, 0.003051/0 sec, 0.003048/0 sec, 0.003041/0 sec, 0.003051/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000943/0 sec (2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000924/0.000924 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 6.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.3e-05/6.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 1775 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1775 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 93.4211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 887.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.272522 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.146067 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.127858/1 sec (0.006007/0 sec, 0.005436/0 sec, 0.005617/0 sec, 0.005528/0 sec, 0.005612/0 sec, 0.005594/0 sec, 0.005647/0 sec, 0.005661/0 sec, 0.005673/0 sec, 0.005638/0 sec, 0.005637/0 sec, 0.005683/0 sec, 0.005715/0 sec, 0.005682/0 sec, 0.005696/0 sec, 0.005753/0 sec, 0.0058/0 sec, 0.002111/0 sec, 0.001833/0 sec, 0.001838/0 sec, 0.001827/0 sec, 0.001838/0 sec, 0.001825/0 sec, 0.001836/0 sec, 0.001825/0 sec, 0.001833/0 sec, 0.001825/0 sec, 0.001832/0 sec, 0.001836/1 sec, 0.001833/0 sec, 0.00184/0 sec, 0.001834/0 sec, 0.001827/0 sec, 0.001886/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000339/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.00033/0.00033 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 4.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.5e-05/4.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1084 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1084 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 57.0526 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 542 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.153179 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.384329 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.340995/0 sec (0.013244/0 sec, 0.012615/0 sec, 0.012849/0 sec, 0.013325/0 sec, 0.013685/0 sec, 0.013732/0 sec, 0.013795/0 sec, 0.01397/0 sec, 0.014232/0 sec, 0.014544/0 sec, 0.014145/0 sec, 0.014176/0 sec, 0.014248/0 sec, 0.014266/0 sec, 0.014347/0 sec, 0.01446/0 sec, 0.014432/0 sec, 0.014445/0 sec, 0.015835/0 sec, 0.004813/0 sec, 0.003883/0 sec, 0.003891/0 sec, 0.00386/0 sec, 0.00388/0 sec, 0.003949/0 sec, 0.003898/0 sec, 0.003866/0 sec, 0.003887/0 sec, 0.003857/0 sec, 0.003886/0 sec, 0.003861/0 sec, 0.003882/0 sec, 0.003862/0 sec, 0.003887/0 sec, 0.003865/0 sec, 0.003881/0 sec, 0.003859/0 sec, 0.003883/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001949/0 sec (2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 0.00191/0.00191 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.0001/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.9e-05/9.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 2279 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2279 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 108.524 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1139.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.400641 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.211509 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.18623/1 sec (0.007848/0 sec, 0.007142/0 sec, 0.007092/1 sec, 0.007184/0 sec, 0.007277/0 sec, 0.007319/0 sec, 0.007377/0 sec, 0.00742/0 sec, 0.007514/0 sec, 0.00748/0 sec, 0.007482/0 sec, 0.007468/0 sec, 0.00756/0 sec, 0.007589/0 sec, 0.007565/0 sec, 0.007538/0 sec, 0.007599/0 sec, 0.007636/0 sec, 0.007686/0 sec, 0.002718/0 sec, 0.002328/0 sec, 0.002316/0 sec, 0.002313/0 sec, 0.00233/0 sec, 0.002307/0 sec, 0.00232/0 sec, 0.002349/0 sec, 0.002317/0 sec, 0.002316/0 sec, 0.002314/0 sec, 0.002343/0 sec, 0.002319/0 sec, 0.002308/0 sec, 0.002321/0 sec, 0.002303/0 sec, 0.002321/0 sec, 0.002306/0 sec, 0.002305/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000428/0 sec (2e-06/2e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000417/0.000417 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 4.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.8e-05/4.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1379 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1379 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 65.6667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 689.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.221484 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.56187 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.499866/1 sec (0.017082/0 sec, 0.016988/0 sec, 0.017545/0 sec, 0.018002/0 sec, 0.018334/0 sec, 0.018441/0 sec, 0.018611/0 sec, 0.018848/0 sec, 0.019204/0 sec, 0.019195/0 sec, 0.019187/0 sec, 0.019122/0 sec, 0.01913/0 sec, 0.019108/0 sec, 0.019175/0 sec, 0.019258/0 sec, 0.019369/0 sec, 0.01945/0 sec, 0.0198/0 sec, 0.019741/0 sec, 0.020055/0 sec, 0.006454/0 sec, 0.004942/0 sec, 0.004968/0 sec, 0.004868/0 sec, 0.004887/0 sec, 0.004866/0 sec, 0.004894/0 sec, 0.00487/0 sec, 0.004898/0 sec, 0.00487/0 sec, 0.004915/0 sec, 0.004868/0 sec, 0.00489/0 sec, 0.004869/0 sec, 0.004892/1 sec, 0.004865/0 sec, 0.004888/0 sec, 0.004881/0 sec, 0.004874/0 sec, 0.004867/0 sec, 0.004895/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001157/0 sec (2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0.001108/0.001108 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 9.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.7e-05/9.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 2847 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2847 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 123.783 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1423.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.583143 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.72 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.303252 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.269137/0 sec (0.009801/0 sec, 0.008932/0 sec, 0.008984/0 sec, 0.009173/0 sec, 0.009514/0 sec, 0.009437/0 sec, 0.009495/0 sec, 0.00962/0 sec, 0.009852/0 sec, 0.00992/0 sec, 0.010058/0 sec, 0.010018/0 sec, 0.010194/0 sec, 0.01013/0 sec, 0.010153/0 sec, 0.010135/0 sec, 0.010202/0 sec, 0.010187/0 sec, 0.01027/0 sec, 0.010252/0 sec, 0.010806/0 sec, 0.003453/0 sec, 0.002939/0 sec, 0.002944/0 sec, 0.002911/0 sec, 0.002933/0 sec, 0.002941/0 sec, 0.003068/0 sec, 0.002929/0 sec, 0.003064/0 sec, 0.002954/0 sec, 0.002916/0 sec, 0.002896/0 sec, 0.002889/0 sec, 0.002877/0 sec, 0.002892/0 sec, 0.002875/0 sec, 0.002915/0 sec, 0.002862/0 sec, 0.002894/0 sec, 0.002872/0 sec, 0.00298/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000539/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 0.000515/0.000515 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000149/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.1e-05/6.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.8e-05/8.8e-05 sec )
[LOG] Total clause size reduction: 1710 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1710 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 74.3478 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 855 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.316057 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.785417 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.701815/1 sec (0.021307/1 sec, 0.021226/0 sec, 0.021932/0 sec, 0.022779/0 sec, 0.023349/0 sec, 0.02366/0 sec, 0.023786/0 sec, 0.024137/0 sec, 0.024596/0 sec, 0.024866/0 sec, 0.024758/0 sec, 0.024761/0 sec, 0.024744/0 sec, 0.024998/0 sec, 0.024911/0 sec, 0.025106/0 sec, 0.025323/0 sec, 0.025236/0 sec, 0.025726/0 sec, 0.025838/0 sec, 0.025853/0 sec, 0.02588/0 sec, 0.026434/0 sec, 0.008464/0 sec, 0.006064/0 sec, 0.006032/0 sec, 0.005969/0 sec, 0.005987/0 sec, 0.005987/0 sec, 0.006072/0 sec, 0.005982/0 sec, 0.005989/0 sec, 0.005967/0 sec, 0.006062/0 sec, 0.005971/0 sec, 0.005987/0 sec, 0.005956/0 sec, 0.006055/0 sec, 0.00596/0 sec, 0.006054/0 sec, 0.006036/0 sec, 0.005979/0 sec, 0.006036/0 sec, 0.00601/0 sec, 0.005948/0 sec, 0.006042/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001539/0 sec (2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 0.001481/0.001481 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000119/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000118/0.000118 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 3479 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3479 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 139.16 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1739.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.813928 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.95 sec (Real time) / 0.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.421773 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.376186/0 sec (0.012182/0 sec, 0.011206/0 sec, 0.011311/0 sec, 0.011582/0 sec, 0.011927/0 sec, 0.012084/0 sec, 0.012315/0 sec, 0.01243/0 sec, 0.01291/0 sec, 0.012881/0 sec, 0.013147/0 sec, 0.013233/0 sec, 0.013144/0 sec, 0.013103/0 sec, 0.013281/0 sec, 0.013454/0 sec, 0.013654/0 sec, 0.013444/0 sec, 0.013441/0 sec, 0.013563/0 sec, 0.01359/0 sec, 0.013706/0 sec, 0.013751/0 sec, 0.00426/0 sec, 0.0035/0 sec, 0.003558/0 sec, 0.003496/0 sec, 0.003468/0 sec, 0.003458/0 sec, 0.003473/0 sec, 0.00354/0 sec, 0.003482/0 sec, 0.003457/0 sec, 0.003501/0 sec, 0.003506/0 sec, 0.003491/0 sec, 0.003464/0 sec, 0.003482/0 sec, 0.003461/0 sec, 0.003477/0 sec, 0.00346/0 sec, 0.003473/0 sec, 0.00346/0 sec, 0.003471/0 sec, 0.00345/0 sec, 0.003459/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000677/0 sec (3e-06/3e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0.00064/0.00064 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 7.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.4e-05/7.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 2077 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2077 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 83.08 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1038.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.438533 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.58 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.06649 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.956335/1 sec (0.025667/0 sec, 0.026969/0 sec, 0.027606/1 sec, 0.028458/0 sec, 0.02922/0 sec, 0.029683/0 sec, 0.029992/0 sec, 0.030272/0 sec, 0.031124/0 sec, 0.031384/0 sec, 0.031439/0 sec, 0.031303/0 sec, 0.031299/0 sec, 0.031287/0 sec, 0.031406/0 sec, 0.03168/0 sec, 0.031266/0 sec, 0.031469/0 sec, 0.031587/0 sec, 0.031903/0 sec, 0.03221/0 sec, 0.032862/0 sec, 0.033053/0 sec, 0.033298/0 sec, 0.035034/0 sec, 0.010882/0 sec, 0.007529/0 sec, 0.007318/0 sec, 0.007253/0 sec, 0.007308/0 sec, 0.007244/0 sec, 0.007267/0 sec, 0.00721/0 sec, 0.007289/0 sec, 0.007207/0 sec, 0.007243/0 sec, 0.007196/0 sec, 0.007238/0 sec, 0.007198/0 sec, 0.007236/0 sec, 0.007195/0 sec, 0.007234/0 sec, 0.007203/0 sec, 0.007231/0 sec, 0.007197/0 sec, 0.007227/0 sec, 0.007206/0 sec, 0.007327/0 sec, 0.007174/0 sec, 0.007252/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.002751/0 sec (3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 0.002682/0.002682 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.00014/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000138/0.000138 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec )
[LOG] Total clause size reduction: 4175 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4175 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 154.63 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2087.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.10207 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.26 sec (Real time) / 1.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.575183 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.51476/0 sec (0.014762/0 sec, 0.013923/0 sec, 0.014189/0 sec, 0.014609/0 sec, 0.015102/0 sec, 0.01532/0 sec, 0.015536/0 sec, 0.015843/0 sec, 0.016347/0 sec, 0.016309/0 sec, 0.016679/0 sec, 0.016466/0 sec, 0.016551/0 sec, 0.016722/0 sec, 0.016727/0 sec, 0.016979/0 sec, 0.017086/0 sec, 0.017091/0 sec, 0.017196/0 sec, 0.017394/0 sec, 0.017313/0 sec, 0.017307/0 sec, 0.017497/0 sec, 0.017571/0 sec, 0.017641/0 sec, 0.005339/0 sec, 0.004272/0 sec, 0.004208/0 sec, 0.004196/0 sec, 0.004209/0 sec, 0.004197/0 sec, 0.004227/0 sec, 0.004211/0 sec, 0.004265/0 sec, 0.004261/0 sec, 0.004266/0 sec, 0.004194/0 sec, 0.004211/0 sec, 0.004203/0 sec, 0.004205/0 sec, 0.004199/0 sec, 0.004202/0 sec, 0.004206/0 sec, 0.004202/0 sec, 0.004195/0 sec, 0.004201/0 sec, 0.004193/0 sec, 0.004246/0 sec, 0.004279/0 sec, 0.004213/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000849/0 sec (3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 0.000786/0.000786 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.5e-05/8.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 2480 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2480 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 91.8519 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1240 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.59624 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.76 sec (Real time) / 0.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.118165 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 95 new AND gates.
[LOG] Size before ABC: 111 AND gates.
[LOG] Size after ABC: 94 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.101054/0 sec (0.006698/0 sec, 0.007036/0 sec, 0.003658/0 sec, 0.00559/0 sec, 0.007564/0 sec, 0.005752/0 sec, 0.010627/0 sec, 0.012943/0 sec, 0.009801/0 sec, 0.010721/0 sec, 0.010752/0 sec, 0.009912/0 sec )
[LOG] Nr of iterations: 82 (11, 12, 3, 2, 8, 14, 9, 11, 2, 1, 7, 2 )
[LOG] Total clause computation time: 0.023335/0 sec (0.0012/0.0012 sec, 0.001693/0.001693 sec, 0.000222/0.000222 sec, 0.001079/0.001079 sec, 0.003151/0.003151 sec, 0.001204/0.001204 sec, 0.002955/0.002955 sec, 0.004736/0.004736 sec, 0.002629/0.002629 sec, 0/0 sec, 0.002252/0.002252 sec, 0.002214/0.002214 sec )
[LOG] Total clause minimization time: 0.063126/0 sec (0.003879/0.003879 sec, 0.003764/0.003764 sec, 0.001831/0.001831 sec, 0.002884/0.002884 sec, 0.002777/0.002777 sec, 0.00286/0.00286 sec, 0.006794/0.006794 sec, 0.007402/0.007402 sec, 0.006373/0.006373 sec, 0.009934/0.009934 sec, 0.007703/0.007703 sec, 0.006925/0.006925 sec )
[LOG] Total clause size reduction: 5391 --> 154 (1380 --> 19, 1496 --> 29, 220 --> 3, 157 --> 0, 749 --> 13, 1326 --> 28, 16 --> 16, 29 --> 28, 3 --> 3, 0 --> 0, 13 --> 13, 2 --> 2 )
[LOG] Average clause size reduction: 65.7439 --> 1.87805 (125.455 --> 1.72727, 124.667 --> 2.41667, 73.3333 --> 1, 78.5 --> 0, 93.625 --> 1.625, 94.7143 --> 2, 1.77778 --> 1.77778, 2.63636 --> 2.54545, 1.5 --> 1.5, 0 --> 0, 1.85714 --> 1.85714, 1 --> 1 )
[LOG] Overall execution time: 0.119727 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 260 5 21 1 229
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.565684 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 210 new AND gates.
[LOG] Size before ABC: 240 AND gates.
[LOG] Size after ABC: 210 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.517238/1 sec (0.027292/0 sec, 0.030727/0 sec, 0.010592/1 sec, 0.01297/0 sec, 0.012746/0 sec, 0.038103/0 sec, 0.005314/0 sec, 0.052837/0 sec, 0.054154/0 sec, 0.058496/0 sec, 0.047317/0 sec, 0.044528/0 sec, 0.05029/0 sec, 0.071872/0 sec )
[LOG] Nr of iterations: 149 (21, 24, 4, 4, 8, 16, 5, 16, 22, 3, 3, 6, 15, 2 )
[LOG] Total clause computation time: 0.122021/0 sec (0.007744/0.007744 sec, 0.006946/0.006946 sec, 0.000591/0.000591 sec, 0.0006/0.0006 sec, 0.002409/0.002409 sec, 0.01773/0.01773 sec, 0.000485/0.000485 sec, 0.013625/0.013625 sec, 0.015138/0.015138 sec, 0.021963/0.021963 sec, 0.009929/0.009929 sec, 0.005266/0.005266 sec, 0.011605/0.011605 sec, 0.00799/0.00799 sec )
[LOG] Total clause minimization time: 0.364217/1 sec (0.016615/0.016615 sec, 0.02098/0.02098 sec, 0.007088/0.007088 sec, 0.009527/0.009527 sec, 0.007434/0.007434 sec, 0.01743/0.01743 sec, 0.001817/0.001817 sec, 0.037674/0.037674 sec, 0.037472/0.037472 sec, 0.035048/0.035048 sec, 0.035875/0.035875 sec, 0.037747/0.037747 sec, 0.037138/0.037138 sec, 0.062372/0.062372 sec )
[LOG] Total clause size reduction: 11643 --> 368 (3540 --> 68, 3749 --> 79, 435 --> 4, 402 --> 4, 917 --> 12, 1935 --> 32, 496 --> 8, 45 --> 44, 74 --> 67, 4 --> 4, 4 --> 4, 8 --> 8, 32 --> 32, 2 --> 2 )
[LOG] Average clause size reduction: 78.1409 --> 2.4698 (168.571 --> 3.2381, 156.208 --> 3.29167, 108.75 --> 1, 100.5 --> 1, 114.625 --> 1.5, 120.938 --> 2, 99.2 --> 1.6, 2.8125 --> 2.75, 3.36364 --> 3.04545, 1.33333 --> 1.33333, 1.33333 --> 1.33333, 1.33333 --> 1.33333, 2.13333 --> 2.13333, 1 --> 1 )
[LOG] Overall execution time: 0.567744 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.73 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.73 sec (Real time) / 0.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 416 6 24 1 379
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 2.18897 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 267 new AND gates.
[LOG] Size before ABC: 305 AND gates.
[LOG] Size after ABC: 266 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.07178/2 sec (0.047561/0 sec, 0.081978/0 sec, 0.023785/0 sec, 0.021442/0 sec, 0.037505/0 sec, 0.022478/0 sec, 0.206409/1 sec, 0.102223/0 sec, 0.007632/0 sec, 0.156848/0 sec, 0.133742/0 sec, 0.140614/0 sec, 0.155934/0 sec, 0.214379/0 sec, 0.257466/1 sec, 0.159239/0 sec, 0.175093/0 sec, 0.12745/0 sec )
[LOG] Nr of iterations: 185 (18, 28, 5, 4, 8, 7, 7, 27, 4, 15, 22, 3, 2, 6, 6, 5, 17, 1 )
[LOG] Total clause computation time: 0.445552/0 sec (0.007279/0.007279 sec, 0.02262/0.02262 sec, 0.00113/0.00113 sec, 0.000712/0.000712 sec, 0.009596/0.009596 sec, 0.012002/0.012002 sec, 0.035803/0.035803 sec, 0.039402/0.039402 sec, 0.001059/0.001059 sec, 0.061791/0.061791 sec, 0.038535/0.038535 sec, 0.026666/0.026666 sec, 0.029662/0.029662 sec, 0.018396/0.018396 sec, 0.051474/0.051474 sec, 0.025754/0.025754 sec, 0.043744/0.043744 sec, 0.019927/0.019927 sec )
[LOG] Total clause minimization time: 1.55919/2 sec (0.035465/0.035465 sec, 0.054766/0.054766 sec, 0.017834/0.017834 sec, 0.016152/0.016152 sec, 0.02332/0.02332 sec, 0.005751/0.005751 sec, 0.16584/0.16584 sec, 0.05778/0.05778 sec, 0.001602/0.001602 sec, 0.092379/0.092379 sec, 0.092506/0.092506 sec, 0.111309/0.111309 sec, 0.123618/0.123618 sec, 0.193327/0.193327 sec, 0.203275/0.203275 sec, 0.130749/0.130749 sec, 0.128634/0.128634 sec, 0.104885/0.104885 sec )
[LOG] Total clause size reduction: 17639 --> 505 (3672 --> 58, 5454 --> 116, 716 --> 7, 489 --> 6, 1155 --> 14, 882 --> 14, 876 --> 11, 3770 --> 81, 420 --> 5, 46 --> 44, 82 --> 73, 4 --> 4, 3 --> 3, 9 --> 9, 14 --> 13, 8 --> 8, 38 --> 38, 1 --> 1 )
[LOG] Average clause size reduction: 95.3459 --> 2.72973 (204 --> 3.22222, 194.786 --> 4.14286, 143.2 --> 1.4, 122.25 --> 1.5, 144.375 --> 1.75, 126 --> 2, 125.143 --> 1.57143, 139.63 --> 3, 105 --> 1.25, 3.06667 --> 2.93333, 3.72727 --> 3.31818, 1.33333 --> 1.33333, 1.5 --> 1.5, 1.5 --> 1.5, 2.33333 --> 2.16667, 1.6 --> 1.6, 2.23529 --> 2.23529, 1 --> 1 )
[LOG] Overall execution time: 2.19185 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.36 sec (Real time) / 2.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.53 sec (Real time) / 1.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 511 7 27 1 469
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 5.22725 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 313 new AND gates.
[LOG] Size before ABC: 366 AND gates.
[LOG] Size after ABC: 312 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.93382/5 sec (0.150019/0 sec, 0.187011/1 sec, 0.05443/0 sec, 0.053529/0 sec, 0.067803/0 sec, 0.06166/0 sec, 0.110573/0 sec, 0.131674/0 sec, 0.180109/0 sec, 0.012932/0 sec, 0.424127/1 sec, 0.348475/0 sec, 0.342783/0 sec, 0.314481/1 sec, 0.316393/0 sec, 0.372831/0 sec, 0.480771/1 sec, 0.453052/0 sec, 0.432681/1 sec, 0.438491/0 sec )
[LOG] Nr of iterations: 227 (34, 30, 9, 4, 3, 6, 16, 7, 21, 2, 30, 13, 6, 3, 2, 5, 10, 5, 20, 1 )
[LOG] Total clause computation time: 0.912962/0 sec (0.016546/0.016546 sec, 0.026728/0.026728 sec, 0.003842/0.003842 sec, 0.001207/0.001207 sec, 0.001047/0.001047 sec, 0.002208/0.002208 sec, 0.048158/0.048158 sec, 0.036988/0.036988 sec, 0.092995/0.092995 sec, 0.003357/0.003357 sec, 0.097198/0.097198 sec, 0.114007/0.114007 sec, 0.032179/0.032179 sec, 0.035008/0.035008 sec, 0.048717/0.048717 sec, 0.04433/0.04433 sec, 0.039537/0.039537 sec, 0.05948/0.05948 sec, 0.129345/0.129345 sec, 0.080085/0.080085 sec )
[LOG] Total clause minimization time: 3.88328/5 sec (0.124266/0.124266 sec, 0.151834/0.151834 sec, 0.042077/0.042077 sec, 0.04372/0.04372 sec, 0.058319/0.058319 sec, 0.051021/0.051021 sec, 0.053739/0.053739 sec, 0.08581/0.08581 sec, 0.078338/0.078338 sec, 0.000704/0.000704 sec, 0.321934/0.321934 sec, 0.22934/0.22934 sec, 0.305548/0.305548 sec, 0.274426/0.274426 sec, 0.262605/0.262605 sec, 0.323408/0.323408 sec, 0.436134/0.436134 sec, 0.388516/0.388516 sec, 0.298208/0.298208 sec, 0.353334/0.353334 sec )
[LOG] Total clause size reduction: 26669 --> 657 (8679 --> 130, 7163 --> 136, 1704 --> 18, 603 --> 5, 396 --> 4, 940 --> 7, 2505 --> 57, 996 --> 18, 3280 --> 43, 159 --> 1, 107 --> 103, 34 --> 34, 7 --> 7, 5 --> 5, 4 --> 4, 7 --> 7, 24 --> 22, 12 --> 12, 43 --> 43, 1 --> 1 )
[LOG] Average clause size reduction: 117.485 --> 2.89427 (255.265 --> 3.82353, 238.767 --> 4.53333, 189.333 --> 2, 150.75 --> 1.25, 132 --> 1.33333, 156.667 --> 1.16667, 156.562 --> 3.5625, 142.286 --> 2.57143, 156.19 --> 2.04762, 79.5 --> 0.5, 3.56667 --> 3.43333, 2.61538 --> 2.61538, 1.16667 --> 1.16667, 1.66667 --> 1.66667, 2 --> 2, 1.4 --> 1.4, 2.4 --> 2.2, 2.4 --> 2.4, 2.15 --> 2.15, 1 --> 1 )
[LOG] Overall execution time: 5.23157 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.44 sec (Real time) / 5.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.61 sec (Real time) / 1.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 602 8 30 1 555
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 17.0463 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 786 new AND gates.
[LOG] Size before ABC: 921 AND gates.
[LOG] Size after ABC: 786 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 16.4817/16 sec (0.017961/0 sec, 0.028913/0 sec, 0.220811/0 sec, 0.051744/0 sec, 0.114479/0 sec, 0.11016/0 sec, 0.127525/0 sec, 0.398063/1 sec, 0.524024/0 sec, 1.80502/2 sec, 1.31446/1 sec, 1.7183/2 sec, 0.636358/1 sec, 0.721008/1 sec, 1.27931/1 sec, 0.722883/1 sec, 0.648226/0 sec, 0.807319/1 sec, 0.792917/1 sec, 0.78269/1 sec, 0.703685/0 sec, 1.2646/2 sec, 0.734105/0 sec, 0.957116/1 sec )
[LOG] Nr of iterations: 521 (6, 12, 35, 8, 6, 10, 6, 41, 46, 68, 29, 17, 4, 10, 27, 7, 4, 8, 4, 36, 42, 53, 27, 15 )
[LOG] Total clause computation time: 2.46168/2 sec (0.001373/0.001373 sec, 0.005116/0.005116 sec, 0.02376/0.02376 sec, 0.00335/0.00335 sec, 0.00296/0.00296 sec, 0.003212/0.003212 sec, 0.002799/0.002799 sec, 0.106254/0.106254 sec, 0.074582/0.074582 sec, 0.44295/0.44295 sec, 0.086547/0.086547 sec, 0.208494/0.208494 sec, 0.095832/0.095832 sec, 0.125525/0.125525 sec, 0.185221/0.185221 sec, 0.059488/0.059488 sec, 0.112994/0.112994 sec, 0.064256/0.064256 sec, 0.104098/0.104098 sec, 0.137311/0.137311 sec, 0.196413/0.196413 sec, 0.215697/0.215697 sec, 0.058543/0.058543 sec, 0.1449/0.1449 sec )
[LOG] Total clause minimization time: 13.7647/14 sec (0.003828/0.003828 sec, 0.012192/0.012192 sec, 0.185257/0.185257 sec, 0.036323/0.036323 sec, 0.099442/0.099442 sec, 0.094877/0.094877 sec, 0.112615/0.112615 sec, 0.279179/0.279179 sec, 0.436287/0.436287 sec, 1.34779/1.34779 sec, 1.21231/1.21231 sec, 1.49473/1.49473 sec, 0.532014/0.532014 sec, 0.587107/0.587107 sec, 1.08572/1.08572 sec, 0.655025/0.655025 sec, 0.526915/0.526915 sec, 0.734739/0.734739 sec, 0.680508/0.680508 sec, 0.636991/0.636991 sec, 0.4989/0.4989 sec, 1.04044/1.04044 sec, 0.667257/0.667257 sec, 0.80421/0.80421 sec )
[LOG] Total clause size reduction: 61340 --> 1849 (1640 --> 8, 3421 --> 29, 9078 --> 130, 1764 --> 9, 1195 --> 9, 2016 --> 17, 1130 --> 9, 10040 --> 195, 10755 --> 209, 11792 --> 371, 4900 --> 74, 2784 --> 36, 5 --> 5, 24 --> 24, 78 --> 78, 9 --> 9, 7 --> 7, 14 --> 14, 6 --> 6, 159 --> 145, 177 --> 159, 246 --> 206, 67 --> 67, 33 --> 33 )
[LOG] Average clause size reduction: 117.735 --> 3.54894 (273.333 --> 1.33333, 285.083 --> 2.41667, 259.371 --> 3.71429, 220.5 --> 1.125, 199.167 --> 1.5, 201.6 --> 1.7, 188.333 --> 1.5, 244.878 --> 4.7561, 233.804 --> 4.54348, 173.412 --> 5.45588, 168.966 --> 2.55172, 163.765 --> 2.11765, 1.25 --> 1.25, 2.4 --> 2.4, 2.88889 --> 2.88889, 1.28571 --> 1.28571, 1.75 --> 1.75, 1.75 --> 1.75, 1.5 --> 1.5, 4.41667 --> 4.02778, 4.21429 --> 3.78571, 4.64151 --> 3.88679, 2.48148 --> 2.48148, 2.2 --> 2.2 )
[LOG] Overall execution time: 17.0521 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.31 sec (Real time) / 17.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.12 sec (Real time) / 6.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 1124 9 33 1 1070
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 34.8477 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 839 new AND gates.
[LOG] Size before ABC: 985 AND gates.
[LOG] Size after ABC: 839 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 34.0712/34 sec (0.022618/0 sec, 0.035355/0 sec, 0.211969/0 sec, 0.07909/0 sec, 0.228095/0 sec, 0.232444/1 sec, 0.163344/0 sec, 0.168874/0 sec, 0.535736/0 sec, 0.765853/1 sec, 2.78681/3 sec, 1.26298/1 sec, 3.61807/4 sec, 1.94021/2 sec, 1.05981/1 sec, 1.90076/2 sec, 1.96717/2 sec, 1.82124/2 sec, 1.71927/1 sec, 1.59188/2 sec, 1.73132/2 sec, 1.43942/1 sec, 1.5905/2 sec, 2.19993/2 sec, 3.01681/3 sec, 1.98168/2 sec )
[LOG] Nr of iterations: 560 (6, 9, 44, 6, 13, 4, 13, 13, 32, 31, 44, 76, 10, 5, 2, 41, 5, 12, 3, 10, 12, 29, 29, 38, 64, 9 )
[LOG] Total clause computation time: 4.7671/7 sec (0.00165/0.00165 sec, 0.004349/0.004349 sec, 0.040997/0.040997 sec, 0.002975/0.002975 sec, 0.01942/0.01942 sec, 0.001837/0.001837 sec, 0.005397/0.005397 sec, 0.007238/0.007238 sec, 0.080649/0.080649 sec, 0.111974/0.111974 sec, 0.18498/0.18498 sec, 0.245743/0.245743 sec, 0.722614/0.722614 sec, 0.191581/0.191581 sec, 0.351601/0.351601 sec, 0.111867/0.111867 sec, 0.095806/0.095806 sec, 0.202942/0.202942 sec, 0.152288/0.152288 sec, 0.180632/0.180632 sec, 0.1209/0.1209 sec, 0.236736/0.236736 sec, 0.438374/0.438374 sec, 0.217981/0.217981 sec, 0.573027/0.573027 sec, 0.463537/0.463537 sec )
[LOG] Total clause minimization time: 28.9431/27 sec (0.004027/0.004027 sec, 0.015956/0.015956 sec, 0.155521/0.155521 sec, 0.060061/0.060061 sec, 0.191869/0.191869 sec, 0.214511/0.214511 sec, 0.142159/0.142159 sec, 0.145675/0.145675 sec, 0.438713/0.438713 sec, 0.636965/0.636965 sec, 2.58341/2.58341 sec, 0.998479/0.998479 sec, 2.87614/2.87614 sec, 1.73747/1.73747 sec, 0.697209/0.697209 sec, 1.77778/1.77778 sec, 1.86048/1.86048 sec, 1.60748/1.60748 sec, 1.55618/1.55618 sec, 1.40037/1.40037 sec, 1.59933/1.59933 sec, 1.19167/1.19167 sec, 1.14107/1.14107 sec, 1.97092/1.97092 sec, 2.43261/2.43261 sec, 1.50702/1.50702 sec )
[LOG] Total clause size reduction: 70355 --> 1908 (1855 --> 8, 2800 --> 26, 12599 --> 137, 1415 --> 7, 3336 --> 18, 792 --> 6, 3024 --> 22, 3072 --> 21, 8556 --> 130, 7860 --> 136, 8213 --> 171, 14250 --> 390, 1701 --> 22, 8 --> 8, 2 --> 2, 120 --> 119, 7 --> 7, 18 --> 17, 6 --> 6, 16 --> 16, 21 --> 21, 111 --> 110, 124 --> 113, 138 --> 118, 289 --> 255, 22 --> 22 )
[LOG] Average clause size reduction: 125.634 --> 3.40714 (309.167 --> 1.33333, 311.111 --> 2.88889, 286.341 --> 3.11364, 235.833 --> 1.16667, 256.615 --> 1.38462, 198 --> 1.5, 232.615 --> 1.69231, 236.308 --> 1.61538, 267.375 --> 4.0625, 253.548 --> 4.3871, 186.659 --> 3.88636, 187.5 --> 5.13158, 170.1 --> 2.2, 1.6 --> 1.6, 1 --> 1, 2.92683 --> 2.90244, 1.4 --> 1.4, 1.5 --> 1.41667, 2 --> 2, 1.6 --> 1.6, 1.75 --> 1.75, 3.82759 --> 3.7931, 4.27586 --> 3.89655, 3.63158 --> 3.10526, 4.51562 --> 3.98438, 2.44444 --> 2.44444 )
[LOG] Overall execution time: 34.8551 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 35.16 sec (Real time) / 34.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.54 sec (Real time) / 5.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1220 10 35 1 1162
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 61.8952 sec CPU time.
[LOG] Relation determinization time: 62 sec real time.
[LOG] Final circuit size: 1288 new AND gates.
[LOG] Size before ABC: 1570 AND gates.
[LOG] Size after ABC: 1287 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 60.8131/61 sec (0.027596/0 sec, 0.032349/0 sec, 0.533618/1 sec, 0.210159/0 sec, 0.202219/0 sec, 0.240246/0 sec, 0.269955/1 sec, 0.349154/0 sec, 1.32879/1 sec, 0.420453/1 sec, 1.67319/1 sec, 2.29979/3 sec, 2.7554/2 sec, 4.5571/5 sec, 2.8974/3 sec, 2.09279/2 sec, 2.88646/3 sec, 3.70618/4 sec, 3.00215/3 sec, 2.96524/3 sec, 3.7137/3 sec, 3.71051/4 sec, 3.59469/4 sec, 3.44875/3 sec, 2.65145/3 sec, 4.79713/5 sec, 3.6688/3 sec, 2.77784/3 sec )
[LOG] Nr of iterations: 792 (5, 6, 60, 7, 12, 8, 10, 9, 48, 11, 54, 92, 91, 15, 4, 1, 45, 6, 10, 7, 9, 7, 42, 8, 47, 82, 86, 10 )
[LOG] Total clause computation time: 10.7826/13 sec (0.002037/0.002037 sec, 0.00431/0.00431 sec, 0.052268/0.052268 sec, 0.003732/0.003732 sec, 0.04219/0.04219 sec, 0.004183/0.004183 sec, 0.020611/0.020611 sec, 0.005361/0.005361 sec, 0.149855/0.149855 sec, 0.021382/0.021382 sec, 0.178275/0.178275 sec, 0.36404/0.36404 sec, 0.758216/0.758216 sec, 1.4716/1.4716 sec, 0.396112/0.396112 sec, 0.61723/0.61723 sec, 0.17831/0.17831 sec, 0.35295/0.35295 sec, 0.275401/0.275401 sec, 0.29727/0.29727 sec, 0.363877/0.363877 sec, 0.25341/0.25341 sec, 0.567311/0.567311 sec, 0.261466/0.261466 sec, 0.764836/0.764836 sec, 1.44859/1.44859 sec, 0.864263/0.864263 sec, 1.0635/1.0635 sec )
[LOG] Total clause minimization time: 49.5051/48 sec (0.004692/0.004692 sec, 0.008823/0.008823 sec, 0.461315/0.461315 sec, 0.185982/0.185982 sec, 0.13811/0.13811 sec, 0.215367/0.215367 sec, 0.228524/0.228524 sec, 0.322958/0.322958 sec, 1.15711/1.15711 sec, 0.376959/0.376959 sec, 1.47188/1.47188 sec, 1.91116/1.91116 sec, 1.971/1.971 sec, 3.0552/3.0552 sec, 2.4864/2.4864 sec, 1.46019/1.46019 sec, 2.69309/2.69309 sec, 3.33819/3.33819 sec, 2.71177/2.71177 sec, 2.6529/2.6529 sec, 3.33482/3.33482 sec, 3.4421/3.4421 sec, 3.01223/3.01223 sec, 3.17224/3.17224 sec, 1.87113/1.87113 sec, 3.33304/3.33304 sec, 2.78887/2.78887 sec, 1.69908/1.69908 sec )
[LOG] Total clause size reduction: 103527 --> 3276 (1652 --> 8, 1940 --> 13, 18939 --> 214, 1866 --> 11, 3344 --> 28, 2107 --> 11, 2673 --> 17, 2256 --> 15, 11656 --> 247, 2390 --> 19, 12561 --> 282, 19019 --> 449, 18720 --> 514, 2898 --> 44, 8 --> 8, 1 --> 1, 135 --> 131, 11 --> 11, 21 --> 21, 11 --> 11, 17 --> 17, 12 --> 12, 198 --> 190, 13 --> 13, 216 --> 200, 371 --> 335, 468 --> 430, 24 --> 24 )
[LOG] Average clause size reduction: 130.716 --> 4.13636 (330.4 --> 1.6, 323.333 --> 2.16667, 315.65 --> 3.56667, 266.571 --> 1.57143, 278.667 --> 2.33333, 263.375 --> 1.375, 267.3 --> 1.7, 250.667 --> 1.66667, 242.833 --> 5.14583, 217.273 --> 1.72727, 232.611 --> 5.22222, 206.728 --> 4.88043, 205.714 --> 5.64835, 193.2 --> 2.93333, 2 --> 2, 1 --> 1, 3 --> 2.91111, 1.83333 --> 1.83333, 2.1 --> 2.1, 1.57143 --> 1.57143, 1.88889 --> 1.88889, 1.71429 --> 1.71429, 4.71429 --> 4.52381, 1.625 --> 1.625, 4.59574 --> 4.25532, 4.52439 --> 4.08537, 5.44186 --> 5, 2.4 --> 2.4 )
[LOG] Overall execution time: 61.9043 sec CPU time.
[LOG] Overall execution time: 62 sec real time.
Synthesis time: 62.31 sec (Real time) / 62.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.61 sec (Real time) / 17.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1710 11 37 1 1649
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 126.041 sec CPU time.
[LOG] Relation determinization time: 127 sec real time.
[LOG] Final circuit size: 1002 new AND gates.
[LOG] Size before ABC: 1195 AND gates.
[LOG] Size after ABC: 1001 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 122.953/124 sec (0.08332/0 sec, 0.058074/1 sec, 0.520294/0 sec, 0.551168/1 sec, 0.330673/0 sec, 0.824173/1 sec, 1.04294/1 sec, 1.15051/1 sec, 1.83172/2 sec, 1.10212/1 sec, 3.47554/3 sec, 1.11222/2 sec, 3.8746/3 sec, 9.36756/10 sec, 6.24343/6 sec, 8.6278/9 sec, 5.14216/5 sec, 4.8815/5 sec, 4.05775/4 sec, 4.74007/5 sec, 5.12727/5 sec, 4.38768/4 sec, 6.16948/6 sec, 6.00454/6 sec, 7.77144/8 sec, 4.40519/5 sec, 6.39503/6 sec, 7.72723/8 sec, 7.20397/7 sec, 8.74371/9 sec )
[LOG] Nr of iterations: 670 (11, 2, 40, 6, 5, 7, 8, 8, 29, 8, 43, 6, 86, 63, 34, 7, 1, 36, 5, 4, 5, 7, 7, 26, 6, 37, 5, 79, 58, 31 )
[LOG] Total clause computation time: 13.9976/17 sec (0.010491/0.010491 sec, 0.002455/0.002455 sec, 0.088541/0.088541 sec, 0.022822/0.022822 sec, 0.005208/0.005208 sec, 0.219264/0.219264 sec, 0.008511/0.008511 sec, 0.007942/0.007942 sec, 0.569827/0.569827 sec, 0.006638/0.006638 sec, 0.414554/0.414554 sec, 0.006627/0.006627 sec, 0.931818/0.931818 sec, 1.17809/1.17809 sec, 0.798022/0.798022 sec, 0.736454/0.736454 sec, 0.863288/0.863288 sec, 0.867869/0.867869 sec, 0.468647/0.468647 sec, 0.595628/0.595628 sec, 0.743545/0.743545 sec, 0.532332/0.532332 sec, 0.318473/0.318473 sec, 1.13519/1.13519 sec, 0.270295/0.270295 sec, 1.30415/1.30415 sec, 0.378008/0.378008 sec, 0.41361/0.41361 sec, 0.523564/0.523564 sec, 0.575733/0.575733 sec )
[LOG] Total clause minimization time: 107.671/106 sec (0.027364/0.027364 sec, 0.006284/0.006284 sec, 0.39151/0.39151 sec, 0.478937/0.478937 sec, 0.275272/0.275272 sec, 0.555475/0.555475 sec, 0.985227/0.985227 sec, 1.09329/1.09329 sec, 1.21073/1.21073 sec, 1.04233/1.04233 sec, 3.00882/3.00882 sec, 1.05083/1.05083 sec, 2.88788/2.88788 sec, 8.13274/8.13274 sec, 5.38342/5.38342 sec, 7.85784/7.85784 sec, 4.24209/4.24209 sec, 3.98112/3.98112 sec, 3.55592/3.55592 sec, 4.112/4.112 sec, 4.35075/4.35075 sec, 3.82209/3.82209 sec, 5.81779/5.81779 sec, 4.836/4.836 sec, 7.46049/7.46049 sec, 3.0679/3.0679 sec, 5.98374/5.98374 sec, 7.27567/7.27567 sec, 6.64244/6.64244 sec, 8.13491/8.13491 sec )
[LOG] Total clause size reduction: 97937 --> 2309 (4630 --> 32, 434 --> 2, 14118 --> 132, 1750 --> 6, 1392 --> 6, 1980 --> 9, 2226 --> 9, 2044 --> 12, 9828 --> 114, 1939 --> 9, 14196 --> 216, 1210 --> 9, 19465 --> 430, 14136 --> 248, 7491 --> 91, 11 --> 11, 2 --> 2, 109 --> 104, 6 --> 6, 6 --> 6, 7 --> 7, 9 --> 9, 12 --> 12, 94 --> 91, 7 --> 7, 161 --> 153, 9 --> 9, 371 --> 305, 214 --> 182, 80 --> 80 )
[LOG] Average clause size reduction: 146.175 --> 3.44627 (420.909 --> 2.90909, 217 --> 1, 352.95 --> 3.3, 291.667 --> 1, 278.4 --> 1.2, 282.857 --> 1.28571, 278.25 --> 1.125, 255.5 --> 1.5, 338.897 --> 3.93103, 242.375 --> 1.125, 330.14 --> 5.02326, 201.667 --> 1.5, 226.337 --> 5, 224.381 --> 3.93651, 220.324 --> 2.67647, 1.57143 --> 1.57143, 2 --> 2, 3.02778 --> 2.88889, 1.2 --> 1.2, 1.5 --> 1.5, 1.4 --> 1.4, 1.28571 --> 1.28571, 1.71429 --> 1.71429, 3.61538 --> 3.5, 1.16667 --> 1.16667, 4.35135 --> 4.13514, 1.8 --> 1.8, 4.6962 --> 3.86076, 3.68966 --> 3.13793, 2.58065 --> 2.58065 )
[LOG] Overall execution time: 126.057 sec CPU time.
[LOG] Overall execution time: 127 sec real time.
Synthesis time: 126.52 sec (Real time) / 125.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.96 sec (Real time) / 8.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1474 12 40 1 1408
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 106.066 sec CPU time.
[LOG] Relation determinization time: 107 sec real time.
[LOG] Final circuit size: 1235 new AND gates.
[LOG] Size before ABC: 1496 AND gates.
[LOG] Size after ABC: 1234 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 104.458/105 sec (0.048529/0 sec, 0.059252/0 sec, 0.335039/0 sec, 0.304143/1 sec, 0.638098/0 sec, 0.350357/1 sec, 0.362016/0 sec, 0.68369/1 sec, 1.00825/1 sec, 0.563219/0 sec, 1.11828/1 sec, 0.360743/1 sec, 0.657104/0 sec, 11.1221/12 sec, 9.08184/9 sec, 7.12774/7 sec, 6.2877/6 sec, 3.50499/4 sec, 2.58213/2 sec, 2.85759/3 sec, 3.05858/3 sec, 2.8673/3 sec, 3.80579/4 sec, 3.99887/4 sec, 5.09421/5 sec, 2.86445/3 sec, 4.35292/4 sec, 3.88587/4 sec, 4.94532/5 sec, 3.20071/3 sec, 5.48208/6 sec, 3.52387/3 sec, 3.31617/4 sec, 5.0091/5 sec )
[LOG] Nr of iterations: 870 (5, 9, 36, 7, 16, 15, 9, 5, 53, 13, 43, 8, 12, 142, 56, 36, 22, 4, 3, 23, 5, 7, 8, 8, 4, 49, 7, 40, 6, 9, 109, 46, 35, 20 )
[LOG] Total clause computation time: 12.9502/16 sec (0.006716/0.006716 sec, 0.013826/0.013826 sec, 0.099809/0.099809 sec, 0.01521/0.01521 sec, 0.017613/0.017613 sec, 0.021492/0.021492 sec, 0.018537/0.018537 sec, 0.051934/0.051934 sec, 0.240527/0.240527 sec, 0.013575/0.013575 sec, 0.140192/0.140192 sec, 0.008318/0.008318 sec, 0.011887/0.011887 sec, 3.01788/3.01788 sec, 0.650408/0.650408 sec, 0.40471/0.40471 sec, 0.704667/0.704667 sec, 0.216514/0.216514 sec, 0.815846/0.815846 sec, 0.215445/0.215445 sec, 0.253854/0.253854 sec, 0.175327/0.175327 sec, 0.195455/0.195455 sec, 0.200588/0.200588 sec, 0.261633/0.261633 sec, 0.597139/0.597139 sec, 0.177703/0.177703 sec, 1.20804/1.20804 sec, 0.232653/0.232653 sec, 0.235189/0.235189 sec, 0.833981/0.833981 sec, 0.328584/0.328584 sec, 0.624033/0.624033 sec, 0.940921/0.940921 sec )
[LOG] Total clause minimization time: 90.7131/89 sec (0.016709/0.016709 sec, 0.021138/0.021138 sec, 0.210276/0.210276 sec, 0.262937/0.262937 sec, 0.593971/0.593971 sec, 0.3021/0.3021 sec, 0.317315/0.317315 sec, 0.605766/0.605766 sec, 0.740766/0.740766 sec, 0.522021/0.522021 sec, 0.95002/0.95002 sec, 0.323987/0.323987 sec, 0.616713/0.616713 sec, 8.07227/8.07227 sec, 8.39766/8.39766 sec, 6.68869/6.68869 sec, 5.54812/5.54812 sec, 3.27059/3.27059 sec, 1.74829/1.74829 sec, 2.6236/2.6236 sec, 2.78612/2.78612 sec, 2.67363/2.67363 sec, 3.59174/3.59174 sec, 3.77979/3.77979 sec, 4.81408/4.81408 sec, 2.24777/2.24777 sec, 4.15678/4.15678 sec, 2.65924/2.65924 sec, 4.69395/4.69395 sec, 2.94717/2.94717 sec, 4.62882/4.62882 sec, 3.17703/3.17703 sec, 2.67392/2.67392 sec, 4.05008/4.05008 sec )
[LOG] Total clause size reduction: 150530 --> 3315 (2104 --> 8, 3944 --> 21, 14910 --> 124, 2448 --> 10, 5850 --> 31, 5208 --> 24, 2864 --> 11, 1400 --> 6, 21476 --> 230, 3780 --> 26, 16716 --> 192, 2051 --> 13, 3245 --> 21, 35391 --> 976, 13750 --> 230, 8715 --> 103, 5208 --> 48, 8 --> 8, 6 --> 6, 62 --> 60, 7 --> 7, 12 --> 12, 11 --> 11, 11 --> 11, 6 --> 6, 194 --> 165, 12 --> 11, 169 --> 154, 10 --> 10, 16 --> 13, 628 --> 468, 171 --> 153, 103 --> 102, 44 --> 44 )
[LOG] Average clause size reduction: 173.023 --> 3.81034 (420.8 --> 1.6, 438.222 --> 2.33333, 414.167 --> 3.44444, 349.714 --> 1.42857, 365.625 --> 1.9375, 347.2 --> 1.6, 318.222 --> 1.22222, 280 --> 1.2, 405.208 --> 4.33962, 290.769 --> 2, 388.744 --> 4.46512, 256.375 --> 1.625, 270.417 --> 1.75, 249.232 --> 6.87324, 245.536 --> 4.10714, 242.083 --> 2.86111, 236.727 --> 2.18182, 2 --> 2, 2 --> 2, 2.69565 --> 2.6087, 1.4 --> 1.4, 1.71429 --> 1.71429, 1.375 --> 1.375, 1.375 --> 1.375, 1.5 --> 1.5, 3.95918 --> 3.36735, 1.71429 --> 1.57143, 4.225 --> 3.85, 1.66667 --> 1.66667, 1.77778 --> 1.44444, 5.76147 --> 4.29358, 3.71739 --> 3.32609, 2.94286 --> 2.91429, 2.2 --> 2.2 )
[LOG] Overall execution time: 106.076 sec CPU time.
[LOG] Overall execution time: 107 sec real time.
Synthesis time: 106.54 sec (Real time) / 106.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.25 sec (Real time) / 15.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1770 13 43 1 1698
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 187.982 sec CPU time.
[LOG] Relation determinization time: 188 sec real time.
[LOG] Final circuit size: 1366 new AND gates.
[LOG] Size before ABC: 1653 AND gates.
[LOG] Size after ABC: 1366 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 185.914/186 sec (0.046153/0 sec, 0.065937/0 sec, 0.558875/0 sec, 0.378837/1 sec, 0.280585/0 sec, 0.524522/1 sec, 0.415513/0 sec, 0.63799/1 sec, 1.49502/1 sec, 0.591579/1 sec, 1.01916/1 sec, 0.87134/1 sec, 0.739645/0 sec, 0.708184/1 sec, 20.9306/21 sec, 13.4443/13 sec, 8.7959/9 sec, 9.91829/10 sec, 8.12395/8 sec, 6.32079/7 sec, 7.09466/7 sec, 6.40773/6 sec, 8.80915/9 sec, 5.43464/6 sec, 6.08758/6 sec, 6.63432/6 sec, 6.87037/7 sec, 6.98192/7 sec, 5.62227/6 sec, 6.66491/6 sec, 6.35996/7 sec, 7.13196/7 sec, 5.23865/5 sec, 9.79855/10 sec, 6.09156/6 sec, 8.81859/9 sec )
[LOG] Nr of iterations: 930 (4, 6, 40, 10, 11, 17, 20, 18, 52, 16, 40, 20, 7, 9, 89, 93, 35, 15, 3, 3, 36, 6, 7, 11, 16, 13, 47, 15, 37, 15, 5, 6, 77, 83, 34, 14 )
[LOG] Total clause computation time: 23.4218/23 sec (0.00196/0.00196 sec, 0.008233/0.008233 sec, 0.060229/0.060229 sec, 0.018833/0.018833 sec, 0.011386/0.011386 sec, 0.053615/0.053615 sec, 0.03132/0.03132 sec, 0.027595/0.027595 sec, 0.269039/0.269039 sec, 0.020654/0.020654 sec, 0.181592/0.181592 sec, 0.030596/0.030596 sec, 0.038726/0.038726 sec, 0.012253/0.012253 sec, 1.11696/1.11696 sec, 4.41349/4.41349 sec, 0.476723/0.476723 sec, 2.3017/2.3017 sec, 1.0054/1.0054 sec, 0.940107/0.940107 sec, 0.29036/0.29036 sec, 0.290726/0.290726 sec, 0.336825/0.336825 sec, 0.346621/0.346621 sec, 0.388839/0.388839 sec, 0.326201/0.326201 sec, 1.11062/1.11062 sec, 0.218792/0.218792 sec, 1.52499/1.52499 sec, 0.267882/0.267882 sec, 0.420529/0.420529 sec, 0.438713/0.438713 sec, 0.608936/0.608936 sec, 2.64344/2.64344 sec, 0.559308/0.559308 sec, 2.62857/2.62857 sec )
[LOG] Total clause minimization time: 161.459/162 sec (0.013872/0.013872 sec, 0.027602/0.027602 sec, 0.467011/0.467011 sec, 0.326552/0.326552 sec, 0.237782/0.237782 sec, 0.439194/0.439194 sec, 0.352193/0.352193 sec, 0.578163/0.578163 sec, 1.19292/1.19292 sec, 0.536696/0.536696 sec, 0.803097/0.803097 sec, 0.806589/0.806589 sec, 0.666771/0.666771 sec, 0.661645/0.661645 sec, 19.7767/19.7767 sec, 8.99044/8.99044 sec, 8.27706/8.27706 sec, 7.57546/7.57546 sec, 7.09662/7.09662 sec, 5.35797/5.35797 sec, 6.78116/6.78116 sec, 6.09405/6.09405 sec, 8.44949/8.44949 sec, 5.06466/5.06466 sec, 5.67619/5.67619 sec, 6.28532/6.28532 sec, 5.73676/5.73676 sec, 6.73985/6.73985 sec, 4.07466/4.07466 sec, 6.37314/6.37314 sec, 5.91609/5.91609 sec, 6.66986/6.66986 sec, 4.60653/4.60653 sec, 7.13137/7.13137 sec, 5.50887/5.50887 sec, 6.16674/6.16674 sec )
[LOG] Total clause size reduction: 164632 --> 3319 (1683 --> 3, 2620 --> 18, 17745 --> 115, 3960 --> 16, 4260 --> 17, 6832 --> 43, 7448 --> 32, 6375 --> 32, 20961 --> 201, 5205 --> 27, 15444 --> 172, 6156 --> 37, 1794 --> 10, 2392 --> 14, 23320 --> 489, 24288 --> 536, 8942 --> 107, 3668 --> 40, 3 --> 3, 8 --> 8, 96 --> 94, 9 --> 8, 10 --> 10, 19 --> 18, 26 --> 21, 19 --> 18, 164 --> 158, 27 --> 23, 148 --> 142, 25 --> 22, 8 --> 8, 10 --> 10, 385 --> 334, 435 --> 386, 107 --> 107, 40 --> 40 )
[LOG] Average clause size reduction: 177.024 --> 3.56882 (420.75 --> 0.75, 436.667 --> 3, 443.625 --> 2.875, 396 --> 1.6, 387.273 --> 1.54545, 401.882 --> 2.52941, 372.4 --> 1.6, 354.167 --> 1.77778, 403.096 --> 3.86538, 325.312 --> 1.6875, 386.1 --> 4.3, 307.8 --> 1.85, 256.286 --> 1.42857, 265.778 --> 1.55556, 262.022 --> 5.49438, 261.161 --> 5.76344, 255.486 --> 3.05714, 244.533 --> 2.66667, 1 --> 1, 2.66667 --> 2.66667, 2.66667 --> 2.61111, 1.5 --> 1.33333, 1.42857 --> 1.42857, 1.72727 --> 1.63636, 1.625 --> 1.3125, 1.46154 --> 1.38462, 3.48936 --> 3.3617, 1.8 --> 1.53333, 4 --> 3.83784, 1.66667 --> 1.46667, 1.6 --> 1.6, 1.66667 --> 1.66667, 5 --> 4.33766, 5.24096 --> 4.6506, 3.14706 --> 3.14706, 2.85714 --> 2.85714 )
[LOG] Overall execution time: 187.994 sec CPU time.
[LOG] Overall execution time: 188 sec real time.
Synthesis time: 188.62 sec (Real time) / 188.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.56 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.41 sec (Real time) / 19.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1937 14 45 1 1860
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 154.851 sec CPU time.
[LOG] Relation determinization time: 156 sec real time.
[LOG] Final circuit size: 818 new AND gates.
[LOG] Size before ABC: 968 AND gates.
[LOG] Size after ABC: 818 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 152.188/152 sec (3.761/4 sec, 1.2249/1 sec, 0.103044/0 sec, 1.02962/1 sec, 1.45232/1 sec, 0.707295/1 sec, 0.64359/1 sec, 0.58872/0 sec, 0.513988/1 sec, 0.740586/1 sec, 0.881939/1 sec, 0.741983/0 sec, 0.688074/1 sec, 0.989634/1 sec, 0.604831/1 sec, 0.95765/1 sec, 0.943329/1 sec, 14.7914/14 sec, 11.263/12 sec, 4.40881/4 sec, 5.72726/6 sec, 5.85382/6 sec, 4.31644/4 sec, 5.24654/5 sec, 3.94725/4 sec, 4.19191/4 sec, 5.75308/6 sec, 4.23477/4 sec, 6.86198/7 sec, 4.45703/5 sec, 9.91779/10 sec, 5.72446/5 sec, 6.84324/7 sec, 7.50715/8 sec, 4.15465/4 sec, 3.73737/4 sec, 9.31157/9 sec, 7.36554/7 sec )
[LOG] Nr of iterations: 612 (9, 8, 9, 50, 44, 6, 6, 11, 5, 12, 14, 9, 11, 13, 17, 21, 44, 23, 29, 6, 5, 8, 31, 34, 4, 5, 9, 4, 11, 11, 7, 10, 12, 13, 19, 34, 22, 26 )
[LOG] Total clause computation time: 32.2528/37 sec (1.28201/1.28201 sec, 1.15391/1.15391 sec, 0.011754/0.011754 sec, 0.177428/0.177428 sec, 0.165885/0.165885 sec, 0.032784/0.032784 sec, 0.05274/0.05274 sec, 0.019305/0.019305 sec, 0.014954/0.014954 sec, 0.035552/0.035552 sec, 0.060275/0.060275 sec, 0.01892/0.01892 sec, 0.017693/0.017693 sec, 0.084614/0.084614 sec, 0.120004/0.120004 sec, 0.091322/0.091322 sec, 0.262299/0.262299 sec, 2.67069/2.67069 sec, 4.67153/4.67153 sec, 3.81835/3.81835 sec, 4.92703/4.92703 sec, 0.497511/0.497511 sec, 0.727302/0.727302 sec, 1.87874/1.87874 sec, 0.230221/0.230221 sec, 0.166749/0.166749 sec, 0.200339/0.200339 sec, 0.282275/0.282275 sec, 0.209075/0.209075 sec, 0.213095/0.213095 sec, 0.354035/0.354035 sec, 0.226174/0.226174 sec, 0.214758/0.214758 sec, 0.144624/0.144624 sec, 0.206807/0.206807 sec, 0.660953/0.660953 sec, 3.32445/3.32445 sec, 3.02666/3.02666 sec )
[LOG] Total clause minimization time: 118.657/115 sec (2.44346/2.44346 sec, 0.029972/0.029972 sec, 0.052978/0.052978 sec, 0.813222/0.813222 sec, 1.24658/1.24658 sec, 0.63331/0.63331 sec, 0.549996/0.549996 sec, 0.528512/0.528512 sec, 0.45766/0.45766 sec, 0.663287/0.663287 sec, 0.780669/0.780669 sec, 0.681851/0.681851 sec, 0.627807/0.627807 sec, 0.862301/0.862301 sec, 0.442146/0.442146 sec, 0.8231/0.8231 sec, 0.637296/0.637296 sec, 12.0765/12.0765 sec, 6.54046/6.54046 sec, 0.566007/0.566007 sec, 0.774915/0.774915 sec, 5.33096/5.33096 sec, 3.56298/3.56298 sec, 3.34246/3.34246 sec, 3.69113/3.69113 sec, 3.99997/3.99997 sec, 5.52704/5.52704 sec, 3.92754/3.92754 sec, 6.62721/6.62721 sec, 4.21905/4.21905 sec, 9.53743/9.53743 sec, 5.4725/5.4725 sec, 6.60269/6.60269 sec, 7.33735/7.33735 sec, 3.92168/3.92168 sec, 3.05094/3.05094 sec, 5.96094/5.96094 sec, 4.31297/4.31297 sec )
[LOG] Total clause size reduction: 128023 --> 1810 (4272 --> 24, 3731 --> 16, 4816 --> 17, 27538 --> 197, 23091 --> 237, 2075 --> 14, 2075 --> 6, 3900 --> 19, 1500 --> 7, 3971 --> 29, 4498 --> 31, 2664 --> 18, 3180 --> 17, 3888 --> 33, 4752 --> 47, 5760 --> 54, 11954 --> 144, 6006 --> 86, 7616 --> 102, 9 --> 9, 8 --> 8, 17 --> 17, 87 --> 80, 130 --> 116, 6 --> 6, 6 --> 6, 14 --> 14, 7 --> 7, 29 --> 29, 19 --> 19, 12 --> 12, 17 --> 17, 33 --> 33, 28 --> 28, 45 --> 45, 93 --> 93, 86 --> 83, 90 --> 90 )
[LOG] Average clause size reduction: 209.188 --> 2.95752 (474.667 --> 2.66667, 466.375 --> 2, 535.111 --> 1.88889, 550.76 --> 3.94, 524.795 --> 5.38636, 345.833 --> 2.33333, 345.833 --> 1, 354.545 --> 1.72727, 300 --> 1.4, 330.917 --> 2.41667, 321.286 --> 2.21429, 296 --> 2, 289.091 --> 1.54545, 299.077 --> 2.53846, 279.529 --> 2.76471, 274.286 --> 2.57143, 271.682 --> 3.27273, 261.13 --> 3.73913, 262.621 --> 3.51724, 1.5 --> 1.5, 1.6 --> 1.6, 2.125 --> 2.125, 2.80645 --> 2.58065, 3.82353 --> 3.41176, 1.5 --> 1.5, 1.2 --> 1.2, 1.55556 --> 1.55556, 1.75 --> 1.75, 2.63636 --> 2.63636, 1.72727 --> 1.72727, 1.71429 --> 1.71429, 1.7 --> 1.7, 2.75 --> 2.75, 2.15385 --> 2.15385, 2.36842 --> 2.36842, 2.73529 --> 2.73529, 3.90909 --> 3.77273, 3.46154 --> 3.46154 )
[LOG] Overall execution time: 154.864 sec CPU time.
[LOG] Overall execution time: 156 sec real time.
Synthesis time: 155.35 sec (Real time) / 154.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.39 sec (Real time) / 9.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1430 15 47 1 1349
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 134.704 sec CPU time.
[LOG] Relation determinization time: 135 sec real time.
[LOG] Final circuit size: 1339 new AND gates.
[LOG] Size before ABC: 1561 AND gates.
[LOG] Size after ABC: 1339 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 132.449/132 sec (0.798551/0 sec, 0.744066/1 sec, 0.047445/0 sec, 0.570282/1 sec, 1.0876/1 sec, 0.248249/0 sec, 0.264268/0 sec, 0.236315/1 sec, 0.232175/0 sec, 0.374294/0 sec, 0.388785/1 sec, 0.436728/0 sec, 0.377993/0 sec, 0.463288/1 sec, 0.595333/1 sec, 0.936822/0 sec, 0.97524/1 sec, 0.99831/1 sec, 13.7047/14 sec, 7.61166/8 sec, 4.86875/5 sec, 5.76384/5 sec, 5.59339/6 sec, 3.4273/4 sec, 3.30209/3 sec, 3.87032/4 sec, 3.43893/3 sec, 4.26999/4 sec, 5.27168/6 sec, 5.05937/5 sec, 4.83181/5 sec, 5.06599/5 sec, 5.18813/5 sec, 5.73064/6 sec, 6.77552/6 sec, 6.62483/7 sec, 3.90389/4 sec, 4.73608/5 sec, 7.90563/8 sec, 5.72869/5 sec )
[LOG] Nr of iterations: 850 (8, 3, 7, 25, 54, 7, 7, 8, 11, 13, 13, 11, 12, 18, 21, 27, 99, 39, 40, 19, 7, 2, 6, 23, 52, 6, 6, 6, 9, 12, 11, 10, 11, 17, 16, 26, 97, 36, 37, 18 )
[LOG] Total clause computation time: 25.8449/23 sec (0.738437/0.738437 sec, 0.688525/0.688525 sec, 0.005749/0.005749 sec, 0.130304/0.130304 sec, 0.248634/0.248634 sec, 0.010089/0.010089 sec, 0.02449/0.02449 sec, 0.01157/0.01157 sec, 0.008573/0.008573 sec, 0.050949/0.050949 sec, 0.045025/0.045025 sec, 0.0171/0.0171 sec, 0.022848/0.022848 sec, 0.124922/0.124922 sec, 0.041103/0.041103 sec, 0.090496/0.090496 sec, 0.399125/0.399125 sec, 0.09636/0.09636 sec, 2.60263/2.60263 sec, 1.86373/1.86373 sec, 4.10288/4.10288 sec, 5.20216/5.20216 sec, 0.357071/0.357071 sec, 0.81467/0.81467 sec, 1.10657/1.10657 sec, 0.179339/0.179339 sec, 0.190927/0.190927 sec, 0.1931/0.1931 sec, 0.202328/0.202328 sec, 0.182816/0.182816 sec, 0.285877/0.285877 sec, 0.162113/0.162113 sec, 0.190966/0.190966 sec, 0.237215/0.237215 sec, 0.226691/0.226691 sec, 0.203679/0.203679 sec, 0.608822/0.608822 sec, 0.18277/0.18277 sec, 2.6551/2.6551 sec, 1.33917/1.33917 sec )
[LOG] Total clause minimization time: 105.538/105 sec (0.031408/0.031408 sec, 0.026281/0.026281 sec, 0.012767/0.012767 sec, 0.410531/0.410531 sec, 0.808055/0.808055 sec, 0.206277/0.206277 sec, 0.208594/0.208594 sec, 0.193026/0.193026 sec, 0.191846/0.191846 sec, 0.291303/0.291303 sec, 0.311665/0.311665 sec, 0.387274/0.387274 sec, 0.32258/0.32258 sec, 0.305758/0.305758 sec, 0.521311/0.521311 sec, 0.812919/0.812919 sec, 0.541187/0.541187 sec, 0.86642/0.86642 sec, 11.0635/11.0635 sec, 5.70868/5.70868 sec, 0.745979/0.745979 sec, 0.541688/0.541688 sec, 5.21578/5.21578 sec, 2.59238/2.59238 sec, 2.17445/2.17445 sec, 3.6704/3.6704 sec, 3.22767/3.22767 sec, 4.05669/4.05669 sec, 5.04881/5.04881 sec, 4.85567/4.85567 sec, 4.52544/4.52544 sec, 4.88255/4.88255 sec, 4.97323/4.97323 sec, 5.4731/5.4731 sec, 6.52807/6.52807 sec, 6.40009/6.40009 sec, 3.27434/3.27434 sec, 4.53274/4.53274 sec, 5.22958/5.22958 sec, 4.36836/4.36836 sec )
[LOG] Total clause size reduction: 163125 --> 2832 (3934 --> 19, 1122 --> 2, 3816 --> 8, 14280 --> 102, 30740 --> 338, 2694 --> 8, 2616 --> 10, 3024 --> 13, 4070 --> 18, 4716 --> 33, 4548 --> 25, 3760 --> 17, 3861 --> 21, 5916 --> 53, 6640 --> 56, 8034 --> 64, 30086 --> 404, 11248 --> 137, 11349 --> 170, 5220 --> 52, 19 --> 19, 2 --> 2, 8 --> 8, 91 --> 77, 319 --> 227, 8 --> 8, 10 --> 10, 10 --> 10, 15 --> 15, 33 --> 29, 21 --> 21, 17 --> 17, 21 --> 21, 53 --> 49, 35 --> 35, 64 --> 61, 396 --> 371, 125 --> 125, 152 --> 125, 52 --> 52 )
[LOG] Average clause size reduction: 191.912 --> 3.33176 (491.75 --> 2.375, 374 --> 0.666667, 545.143 --> 1.14286, 571.2 --> 4.08, 569.259 --> 6.25926, 384.857 --> 1.14286, 373.714 --> 1.42857, 378 --> 1.625, 370 --> 1.63636, 362.769 --> 2.53846, 349.846 --> 1.92308, 341.818 --> 1.54545, 321.75 --> 1.75, 328.667 --> 2.94444, 316.19 --> 2.66667, 297.556 --> 2.37037, 303.899 --> 4.08081, 288.41 --> 3.51282, 283.725 --> 4.25, 274.737 --> 2.73684, 2.71429 --> 2.71429, 1 --> 1, 1.33333 --> 1.33333, 3.95652 --> 3.34783, 6.13462 --> 4.36538, 1.33333 --> 1.33333, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 2.75 --> 2.41667, 1.90909 --> 1.90909, 1.7 --> 1.7, 1.90909 --> 1.90909, 3.11765 --> 2.88235, 2.1875 --> 2.1875, 2.46154 --> 2.34615, 4.08247 --> 3.82474, 3.47222 --> 3.47222, 4.10811 --> 3.37838, 2.88889 --> 2.88889 )
[LOG] Overall execution time: 134.717 sec CPU time.
[LOG] Overall execution time: 136 sec real time.
Synthesis time: 135.23 sec (Real time) / 134.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.53 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.50 sec (Real time) / 9.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1985 16 49 1 1900
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 267.077 sec CPU time.
[LOG] Relation determinization time: 268 sec real time.
[LOG] Final circuit size: 1535 new AND gates.
[LOG] Size before ABC: 1778 AND gates.
[LOG] Size after ABC: 1535 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 263.818/264 sec (0.136619/0 sec, 1.43893/1 sec, 0.096239/1 sec, 1.06093/1 sec, 1.63458/1 sec, 0.553114/1 sec, 0.436898/0 sec, 0.423804/1 sec, 0.392867/0 sec, 0.602281/1 sec, 0.521398/0 sec, 1.05271/1 sec, 0.675827/1 sec, 1.50276/1 sec, 1.63455/2 sec, 1.25381/1 sec, 2.11175/3 sec, 1.47361/1 sec, 1.76673/2 sec, 25.4859/25 sec, 16.3346/17 sec, 16.2032/16 sec, 17.0981/17 sec, 9.48623/10 sec, 6.54676/6 sec, 6.92529/7 sec, 6.2651/6 sec, 8.34938/9 sec, 6.89583/7 sec, 9.27512/9 sec, 6.75019/7 sec, 8.20767/8 sec, 8.83479/9 sec, 7.0452/7 sec, 10.9994/11 sec, 7.96686/8 sec, 8.22143/8 sec, 6.27247/6 sec, 11.0883/11 sec, 9.29832/10 sec, 22.4234/22 sec, 9.07489/9 sec )
[LOG] Nr of iterations: 1107 (7, 7, 10, 47, 27, 7, 14, 12, 7, 21, 11, 11, 14, 20, 16, 13, 169, 52, 35, 51, 66, 6, 5, 8, 37, 14, 6, 13, 9, 6, 19, 9, 10, 13, 18, 14, 11, 109, 47, 34, 37, 65 )
[LOG] Total clause computation time: 48.7074/54 sec (0.078076/0.078076 sec, 1.32967/1.32967 sec, 0.015753/0.015753 sec, 0.121947/0.121947 sec, 0.227099/0.227099 sec, 0.032273/0.032273 sec, 0.02293/0.02293 sec, 0.043012/0.043012 sec, 0.045923/0.045923 sec, 0.174154/0.174154 sec, 0.054998/0.054998 sec, 0.134153/0.134153 sec, 0.1193/0.1193 sec, 0.12757/0.12757 sec, 0.423272/0.423272 sec, 0.090475/0.090475 sec, 0.426389/0.426389 sec, 0.119456/0.119456 sec, 0.127134/0.127134 sec, 4.03079/4.03079 sec, 4.13188/4.13188 sec, 9.55414/9.55414 sec, 8.55402/8.55402 sec, 0.472415/0.472415 sec, 1.02058/1.02058 sec, 2.36106/2.36106 sec, 0.248418/0.248418 sec, 0.175795/0.175795 sec, 0.276222/0.276222 sec, 0.490984/0.490984 sec, 0.290267/0.290267 sec, 0.275327/0.275327 sec, 0.275462/0.275462 sec, 0.407502/0.407502 sec, 0.425533/0.425533 sec, 0.337868/0.337868 sec, 0.16864/0.16864 sec, 0.677057/0.677057 sec, 0.277751/0.277751 sec, 0.484105/0.484105 sec, 7.40408/7.40408 sec, 2.65394/2.65394 sec )
[LOG] Total clause minimization time: 213.515/208 sec (0.018295/0.018295 sec, 0.066243/0.066243 sec, 0.036467/0.036467 sec, 0.89566/0.89566 sec, 1.36447/1.36447 sec, 0.476912/0.476912 sec, 0.369632/0.369632 sec, 0.33661/0.33661 sec, 0.302771/0.302771 sec, 0.383256/0.383256 sec, 0.421041/0.421041 sec, 0.873506/0.873506 sec, 0.511219/0.511219 sec, 1.32932/1.32932 sec, 1.16491/1.16491 sec, 1.11679/1.11679 sec, 1.63501/1.63501 sec, 1.30499/1.30499 sec, 1.58883/1.58883 sec, 21.4026/21.4026 sec, 12.1456/12.1456 sec, 6.62077/6.62077 sec, 8.51427/8.51427 sec, 8.98375/8.98375 sec, 5.49571/5.49571 sec, 4.5345/4.5345 sec, 5.98596/5.98596 sec, 8.14383/8.14383 sec, 6.59039/6.59039 sec, 8.75491/8.75491 sec, 6.4301/6.4301 sec, 7.90264/7.90264 sec, 8.53027/8.53027 sec, 6.60714/6.60714 sec, 10.5448/10.5448 sec, 7.59926/7.59926 sec, 8.02332/8.02332 sec, 5.56508/5.56508 sec, 10.7811/10.7811 sec, 8.78445/8.78445 sec, 14.989/14.989 sec, 6.38993/6.38993 sec )
[LOG] Total clause size reduction: 230967 --> 3831 (3606 --> 11, 3600 --> 15, 6129 --> 22, 28934 --> 185, 15990 --> 196, 2838 --> 9, 6136 --> 22, 4917 --> 19, 2592 --> 9, 8540 --> 43, 4230 --> 23, 4100 --> 19, 4849 --> 25, 7030 --> 52, 5310 --> 34, 3984 --> 29, 55608 --> 884, 16065 --> 180, 10404 --> 111, 15050 --> 228, 19500 --> 234, 11 --> 11, 11 --> 11, 16 --> 16, 125 --> 119, 36 --> 35, 9 --> 9, 22 --> 22, 13 --> 13, 9 --> 9, 37 --> 37, 16 --> 16, 19 --> 19, 25 --> 25, 42 --> 42, 27 --> 27, 23 --> 23, 473 --> 425, 156 --> 156, 111 --> 111, 140 --> 121, 234 --> 234 )
[LOG] Average clause size reduction: 208.642 --> 3.4607 (515.143 --> 1.57143, 514.286 --> 2.14286, 612.9 --> 2.2, 615.617 --> 3.93617, 592.222 --> 7.25926, 405.429 --> 1.28571, 438.286 --> 1.57143, 409.75 --> 1.58333, 370.286 --> 1.28571, 406.667 --> 2.04762, 384.545 --> 2.09091, 372.727 --> 1.72727, 346.357 --> 1.78571, 351.5 --> 2.6, 331.875 --> 2.125, 306.462 --> 2.23077, 329.041 --> 5.23077, 308.942 --> 3.46154, 297.257 --> 3.17143, 295.098 --> 4.47059, 295.455 --> 3.54545, 1.83333 --> 1.83333, 2.2 --> 2.2, 2 --> 2, 3.37838 --> 3.21622, 2.57143 --> 2.5, 1.5 --> 1.5, 1.69231 --> 1.69231, 1.44444 --> 1.44444, 1.5 --> 1.5, 1.94737 --> 1.94737, 1.77778 --> 1.77778, 1.9 --> 1.9, 1.92308 --> 1.92308, 2.33333 --> 2.33333, 1.92857 --> 1.92857, 2.09091 --> 2.09091, 4.33945 --> 3.89908, 3.31915 --> 3.31915, 3.26471 --> 3.26471, 3.78378 --> 3.27027, 3.6 --> 3.6 )
[LOG] Overall execution time: 267.093 sec CPU time.
[LOG] Overall execution time: 268 sec real time.
Synthesis time: 267.87 sec (Real time) / 267.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.63 sec (Real time) / 0.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 21.51 sec (Real time) / 21.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2226 17 51 1 2137
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 343 sec CPU time.
[LOG] Relation determinization time: 344 sec real time.
[LOG] Final circuit size: 1549 new AND gates.
[LOG] Size before ABC: 1809 AND gates.
[LOG] Size after ABC: 1549 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 339.002/339 sec (4.14622/4 sec, 1.15783/1 sec, 0.088147/0 sec, 1.70367/2 sec, 2.01316/2 sec, 0.642801/0 sec, 0.401154/1 sec, 0.413106/0 sec, 0.553636/1 sec, 0.859839/1 sec, 0.70876/0 sec, 1.46956/2 sec, 1.13497/1 sec, 1.02043/1 sec, 1.17121/1 sec, 1.28791/2 sec, 2.27786/2 sec, 2.26626/2 sec, 2.44908/3 sec, 2.17086/2 sec, 17.5353/17 sec, 22.7547/23 sec, 16.6716/17 sec, 17.2348/17 sec, 9.92476/10 sec, 6.56774/7 sec, 10.852/11 sec, 17.9376/17 sec, 9.88604/10 sec, 9.20918/10 sec, 9.97776/10 sec, 10.9832/11 sec, 10.0193/10 sec, 10.5188/10 sec, 10.5549/11 sec, 10.6553/10 sec, 19.0801/20 sec, 13.8956/13 sec, 7.00565/7 sec, 10.2607/11 sec, 14.8536/15 sec, 14.3958/14 sec, 12.5452/13 sec, 17.7461/17 sec )
[LOG] Nr of iterations: 1024 (15, 7, 8, 38, 37, 12, 7, 12, 16, 10, 15, 17, 16, 20, 10, 9, 98, 53, 40, 12, 62, 26, 9, 5, 6, 37, 33, 11, 5, 11, 13, 8, 13, 15, 13, 19, 8, 7, 97, 52, 27, 11, 60, 24 )
[LOG] Total clause computation time: 45.1721/46 sec (0.159879/0.159879 sec, 1.07001/1.07001 sec, 0.019069/0.019069 sec, 0.208006/0.208006 sec, 0.138549/0.138549 sec, 0.069952/0.069952 sec, 0.040494/0.040494 sec, 0.019985/0.019985 sec, 0.055439/0.055439 sec, 0.036783/0.036783 sec, 0.156565/0.156565 sec, 0.093807/0.093807 sec, 0.146819/0.146819 sec, 0.192414/0.192414 sec, 0.160572/0.160572 sec, 0.212972/0.212972 sec, 0.633951/0.633951 sec, 0.153815/0.153815 sec, 0.148354/0.148354 sec, 0.143213/0.143213 sec, 1.78235/1.78235 sec, 3.87218/3.87218 sec, 8.09033/8.09033 sec, 5.13704/5.13704 sec, 0.951947/0.951947 sec, 1.78562/1.78562 sec, 4.3605/4.3605 sec, 0.339791/0.339791 sec, 0.407956/0.407956 sec, 0.193126/0.193126 sec, 0.235249/0.235249 sec, 0.237594/0.237594 sec, 0.369903/0.369903 sec, 0.369673/0.369673 sec, 0.375973/0.375973 sec, 0.285208/0.285208 sec, 0.40452/0.40452 sec, 0.593106/0.593106 sec, 1.43879/1.43879 sec, 0.697911/0.697911 sec, 0.566397/0.566397 sec, 0.367082/0.367082 sec, 0.693386/0.693386 sec, 7.75584/7.75584 sec )
[LOG] Total clause minimization time: 291.903/290 sec (3.93976/3.93976 sec, 0.035853/0.035853 sec, 0.027804/0.027804 sec, 1.44574/1.44574 sec, 1.82367/1.82367 sec, 0.520704/0.520704 sec, 0.317586/0.317586 sec, 0.341054/0.341054 sec, 0.446573/0.446573 sec, 0.779655/0.779655 sec, 0.498724/0.498724 sec, 1.32213/1.32213 sec, 0.93547/0.93547 sec, 0.775578/0.775578 sec, 0.958218/0.958218 sec, 1.02128/1.02128 sec, 1.58833/1.58833 sec, 2.0563/2.0563 sec, 2.24402/2.24402 sec, 1.97136/1.97136 sec, 15.6937/15.6937 sec, 18.8206/18.8206 sec, 8.54223/8.54223 sec, 12.0584/12.0584 sec, 8.93408/8.93408 sec, 4.7466/4.7466 sec, 6.45611/6.45611 sec, 17.5619/17.5619 sec, 9.44437/9.44437 sec, 8.98102/8.98102 sec, 9.70828/9.70828 sec, 10.7106/10.7106 sec, 9.61386/9.61386 sec, 10.1153/10.1153 sec, 10.1442/10.1442 sec, 10.336/10.336 sec, 18.6409/18.6409 sec, 13.2679/13.2679 sec, 5.53083/5.53083 sec, 9.52748/9.52748 sec, 14.2525/14.2525 sec, 13.9943/13.9943 sec, 11.8162/11.8162 sec, 9.95536/9.95536 sec )
[LOG] Total clause size reduction: 221576 --> 3324 (8904 --> 56, 3810 --> 16, 5054 --> 15, 24790 --> 147, 23508 --> 165, 5544 --> 13, 2952 --> 10, 5258 --> 18, 6930 --> 28, 4032 --> 20, 6062 --> 31, 6736 --> 40, 6045 --> 40, 7600 --> 41, 3573 --> 21, 3064 --> 20, 34823 --> 492, 17836 --> 149, 12870 --> 153, 3520 --> 23, 19215 --> 243, 7850 --> 89, 21 --> 20, 10 --> 10, 12 --> 12, 147 --> 138, 124 --> 114, 13 --> 12, 7 --> 7, 18 --> 18, 22 --> 22, 15 --> 15, 24 --> 24, 33 --> 32, 25 --> 25, 41 --> 40, 17 --> 16, 16 --> 16, 492 --> 417, 149 --> 149, 73 --> 73, 23 --> 23, 235 --> 228, 83 --> 83 )
[LOG] Average clause size reduction: 216.383 --> 3.24609 (593.6 --> 3.73333, 544.286 --> 2.28571, 631.75 --> 1.875, 652.368 --> 3.86842, 635.351 --> 4.45946, 462 --> 1.08333, 421.714 --> 1.42857, 438.167 --> 1.5, 433.125 --> 1.75, 403.2 --> 2, 404.133 --> 2.06667, 396.235 --> 2.35294, 377.812 --> 2.5, 380 --> 2.05, 357.3 --> 2.1, 340.444 --> 2.22222, 355.337 --> 5.02041, 336.528 --> 2.81132, 321.75 --> 3.825, 293.333 --> 1.91667, 309.919 --> 3.91935, 301.923 --> 3.42308, 2.33333 --> 2.22222, 2 --> 2, 2 --> 2, 3.97297 --> 3.72973, 3.75758 --> 3.45455, 1.18182 --> 1.09091, 1.4 --> 1.4, 1.63636 --> 1.63636, 1.69231 --> 1.69231, 1.875 --> 1.875, 1.84615 --> 1.84615, 2.2 --> 2.13333, 1.92308 --> 1.92308, 2.15789 --> 2.10526, 2.125 --> 2, 2.28571 --> 2.28571, 5.07216 --> 4.29897, 2.86538 --> 2.86538, 2.7037 --> 2.7037, 2.09091 --> 2.09091, 3.91667 --> 3.8, 3.45833 --> 3.45833 )
[LOG] Overall execution time: 343.018 sec CPU time.
[LOG] Overall execution time: 344 sec real time.
Synthesis time: 343.92 sec (Real time) / 342.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.67 sec (Real time) / 0.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20.61 sec (Real time) / 20.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2281 18 53 1 2188
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 444.559 sec CPU time.
[LOG] Relation determinization time: 446 sec real time.
[LOG] Final circuit size: 1836 new AND gates.
[LOG] Size before ABC: 2184 AND gates.
[LOG] Size after ABC: 1836 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 440.129/440 sec (0.218321/1 sec, 0.209383/0 sec, 0.109544/0 sec, 1.9848/2 sec, 1.80897/2 sec, 0.843431/1 sec, 0.388692/0 sec, 0.698297/1 sec, 0.697595/0 sec, 1.00134/1 sec, 0.913151/1 sec, 0.637633/1 sec, 0.712864/1 sec, 0.623678/0 sec, 1.65358/2 sec, 1.18009/1 sec, 2.2771/2 sec, 3.33668/4 sec, 2.44065/2 sec, 2.16816/2 sec, 2.56449/3 sec, 8.20105/8 sec, 25.7032/26 sec, 19.5041/19 sec, 29.7564/30 sec, 15.1851/16 sec, 12.6076/12 sec, 12.3364/12 sec, 20.5793/20 sec, 9.80883/10 sec, 10.9833/11 sec, 11.9695/12 sec, 14.3436/14 sec, 15.6147/16 sec, 15.3156/15 sec, 13.6787/14 sec, 13.0939/13 sec, 18.6463/19 sec, 14.3934/14 sec, 17.0199/17 sec, 13.417/14 sec, 18.712/18 sec, 16.9083/17 sec, 15.4821/16 sec, 24.1792/24 sec, 26.2211/26 sec )
[LOG] Nr of iterations: 1175 (8, 8, 10, 31, 41, 10, 11, 8, 7, 16, 14, 9, 15, 18, 16, 13, 67, 54, 59, 8, 19, 156, 39, 5, 6, 7, 30, 22, 7, 10, 6, 6, 13, 12, 6, 13, 17, 13, 10, 54, 48, 55, 6, 16, 139, 37 )
[LOG] Total clause computation time: 68.3471/60 sec (0.113829/0.113829 sec, 0.069227/0.069227 sec, 0.016852/0.016852 sec, 0.296793/0.296793 sec, 0.240886/0.240886 sec, 0.057187/0.057187 sec, 0.031121/0.031121 sec, 0.018605/0.018605 sec, 0.015712/0.015712 sec, 0.083992/0.083992 sec, 0.082778/0.082778 sec, 0.089573/0.089573 sec, 0.153409/0.153409 sec, 0.09123/0.09123 sec, 0.085367/0.085367 sec, 0.10902/0.10902 sec, 0.740373/0.740373 sec, 0.1803/0.1803 sec, 0.176364/0.176364 sec, 0.232884/0.232884 sec, 0.154768/0.154768 sec, 1.45835/1.45835 sec, 7.77375/7.77375 sec, 7.23018/7.23018 sec, 9.81883/9.81883 sec, 0.951627/0.951627 sec, 2.6718/2.6718 sec, 4.83967/4.83967 sec, 0.484304/0.484304 sec, 0.451451/0.451451 sec, 0.626876/0.626876 sec, 0.358686/0.358686 sec, 0.418926/0.418926 sec, 0.449568/0.449568 sec, 0.606169/0.606169 sec, 0.411893/0.411893 sec, 0.614415/0.614415 sec, 0.467863/0.467863 sec, 0.617078/0.617078 sec, 2.85563/2.85563 sec, 0.46966/0.46966 sec, 0.381663/0.381663 sec, 0.530322/0.530322 sec, 0.482247/0.482247 sec, 7.75935/7.75935 sec, 12.5765/12.5765 sec )
[LOG] Total clause minimization time: 369.56/378 sec (0.056586/0.056586 sec, 0.088866/0.088866 sec, 0.041528/0.041528 sec, 1.64242/1.64242 sec, 1.51349/1.51349 sec, 0.731705/0.731705 sec, 0.30332/0.30332 sec, 0.625235/0.625235 sec, 0.626593/0.626593 sec, 0.861735/0.861735 sec, 0.774467/0.774467 sec, 0.501746/0.501746 sec, 0.503122/0.503122 sec, 0.475811/0.475811 sec, 1.51119/1.51119 sec, 1.01395/1.01395 sec, 1.47757/1.47757 sec, 3.09688/3.09688 sec, 2.20257/2.20257 sec, 1.87571/1.87571 sec, 2.34933/2.34933 sec, 6.67588/6.67588 sec, 17.8623/17.8623 sec, 12.2274/12.2274 sec, 19.891/19.891 sec, 14.1948/14.1948 sec, 9.89617/9.89617 sec, 7.45813/7.45813 sec, 20.058/20.058 sec, 9.31862/9.31862 sec, 10.3192/10.3192 sec, 11.5722/11.5722 sec, 13.8872/13.8872 sec, 15.1259/15.1259 sec, 14.6645/14.6645 sec, 13.228/13.228 sec, 12.4362/12.4362 sec, 18.1397/18.1397 sec, 13.738/13.738 sec, 14.1254/14.1254 sec, 12.9031/12.9031 sec, 18.286/18.286 sec, 16.3406/16.3406 sec, 14.9605/14.9605 sec, 16.3773/16.3773 sec, 13.5998/13.5998 sec )
[LOG] Total clause size reduction: 265837 --> 4537 (4760 --> 24, 4753 --> 19, 6948 --> 20, 21540 --> 150, 27840 --> 290, 4815 --> 13, 5210 --> 14, 3619 --> 12, 2958 --> 9, 7185 --> 31, 6032 --> 24, 3688 --> 20, 6062 --> 31, 7497 --> 36, 6030 --> 41, 4668 --> 26, 27588 --> 365, 19716 --> 162, 20822 --> 187, 2408 --> 22, 6030 --> 49, 51150 --> 992, 12502 --> 142, 12 --> 12, 14 --> 14, 13 --> 13, 150 --> 137, 80 --> 69, 8 --> 8, 14 --> 14, 9 --> 9, 9 --> 9, 22 --> 22, 20 --> 20, 10 --> 10, 25 --> 25, 36 --> 36, 28 --> 28, 19 --> 19, 261 --> 236, 136 --> 136, 167 --> 167, 13 --> 13, 37 --> 37, 799 --> 690, 134 --> 134 )
[LOG] Average clause size reduction: 226.244 --> 3.86128 (595 --> 3, 594.125 --> 2.375, 694.8 --> 2, 694.839 --> 4.83871, 679.024 --> 7.07317, 481.5 --> 1.3, 473.636 --> 1.27273, 452.375 --> 1.5, 422.571 --> 1.28571, 449.062 --> 1.9375, 430.857 --> 1.71429, 409.778 --> 2.22222, 404.133 --> 2.06667, 416.5 --> 2, 376.875 --> 2.5625, 359.077 --> 2, 411.761 --> 5.44776, 365.111 --> 3, 352.915 --> 3.16949, 301 --> 2.75, 317.368 --> 2.57895, 327.885 --> 6.35897, 320.564 --> 3.64103, 2.4 --> 2.4, 2.33333 --> 2.33333, 1.85714 --> 1.85714, 5 --> 4.56667, 3.63636 --> 3.13636, 1.14286 --> 1.14286, 1.4 --> 1.4, 1.5 --> 1.5, 1.5 --> 1.5, 1.69231 --> 1.69231, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 1.92308 --> 1.92308, 2.11765 --> 2.11765, 2.15385 --> 2.15385, 1.9 --> 1.9, 4.83333 --> 4.37037, 2.83333 --> 2.83333, 3.03636 --> 3.03636, 2.16667 --> 2.16667, 2.3125 --> 2.3125, 5.7482 --> 4.96403, 3.62162 --> 3.62162 )
[LOG] Overall execution time: 444.578 sec CPU time.
[LOG] Overall execution time: 446 sec real time.
Synthesis time: 445.68 sec (Real time) / 443.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.85 sec (Real time) / 0.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 40.54 sec (Real time) / 40.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2618 19 55 1 2521
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 391.09 sec CPU time.
[LOG] Relation determinization time: 392 sec real time.
[LOG] Final circuit size: 1579 new AND gates.
[LOG] Size before ABC: 1847 AND gates.
[LOG] Size after ABC: 1579 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 385.828/387 sec (7.45729/8 sec, 2.01134/2 sec, 0.102268/0 sec, 1.53431/1 sec, 2.18507/3 sec, 0.302522/0 sec, 0.699986/1 sec, 0.349325/0 sec, 0.451929/0 sec, 0.562875/1 sec, 0.788538/1 sec, 1.09208/1 sec, 0.900972/1 sec, 0.897684/1 sec, 1.12612/1 sec, 1.08116/1 sec, 1.99824/2 sec, 1.46185/1 sec, 1.61573/2 sec, 1.76162/2 sec, 1.5854/1 sec, 1.41164/2 sec, 10.1757/10 sec, 6.61639/7 sec, 17.8041/18 sec, 15.9556/16 sec, 15.0315/15 sec, 10.181/10 sec, 13.3161/13 sec, 15.9113/16 sec, 13.4643/14 sec, 15.0282/15 sec, 10.3118/10 sec, 11.6441/12 sec, 19.7374/19 sec, 10.2433/11 sec, 13.3398/13 sec, 13.4209/13 sec, 16.3136/17 sec, 19.5149/19 sec, 12.4043/13 sec, 13.9479/14 sec, 12.6065/12 sec, 14.2538/15 sec, 13.599/13 sec, 11.2108/12 sec, 17.5878/17 sec, 10.8301/11 sec )
[LOG] Nr of iterations: 1109 (15, 5, 8, 51, 45, 18, 5, 15, 11, 17, 10, 15, 8, 15, 12, 16, 90, 8, 48, 21, 13, 12, 79, 64, 7, 3, 7, 38, 37, 15, 4, 12, 9, 14, 9, 14, 7, 13, 9, 15, 63, 6, 46, 19, 12, 10, 77, 62 )
[LOG] Total clause computation time: 25.6258/29 sec (0.047571/0.047571 sec, 0.075362/0.075362 sec, 0.020479/0.020479 sec, 0.178863/0.178863 sec, 0.214404/0.214404 sec, 0.020753/0.020753 sec, 0.08787/0.08787 sec, 0.052099/0.052099 sec, 0.093526/0.093526 sec, 0.042392/0.042392 sec, 0.164871/0.164871 sec, 0.17848/0.17848 sec, 0.105293/0.105293 sec, 0.221691/0.221691 sec, 0.096407/0.096407 sec, 0.273723/0.273723 sec, 0.447882/0.447882 sec, 0.208546/0.208546 sec, 0.16849/0.16849 sec, 0.192736/0.192736 sec, 0.154083/0.154083 sec, 0.143779/0.143779 sec, 1.88509/1.88509 sec, 0.834873/0.834873 sec, 1.13682/1.13682 sec, 1.3364/1.3364 sec, 1.0143/1.0143 sec, 1.70291/1.70291 sec, 5.36604/5.36604 sec, 0.476303/0.476303 sec, 0.467699/0.467699 sec, 0.236578/0.236578 sec, 0.398408/0.398408 sec, 0.199384/0.199384 sec, 0.439113/0.439113 sec, 0.198856/0.198856 sec, 0.372954/0.372954 sec, 0.269786/0.269786 sec, 0.323831/0.323831 sec, 0.460933/0.460933 sec, 1.75662/1.75662 sec, 0.524383/0.524383 sec, 0.522179/0.522179 sec, 0.318592/0.318592 sec, 0.369706/0.369706 sec, 0.30498/0.30498 sec, 0.858056/0.858056 sec, 0.661708/0.661708 sec )
[LOG] Total clause minimization time: 357.668/356 sec (7.35469/7.35469 sec, 1.87089/1.87089 sec, 0.020454/0.020454 sec, 1.29429/1.29429 sec, 1.9084/1.9084 sec, 0.218152/0.218152 sec, 0.547399/0.547399 sec, 0.233127/0.233127 sec, 0.294954/0.294954 sec, 0.456598/0.456598 sec, 0.560016/0.560016 sec, 0.848289/0.848289 sec, 0.730429/0.730429 sec, 0.610412/0.610412 sec, 0.96475/0.96475 sec, 0.748264/0.748264 sec, 1.48308/1.48308 sec, 1.18576/1.18576 sec, 1.38567/1.38567 sec, 1.50686/1.50686 sec, 1.36347/1.36347 sec, 1.19878/1.19878 sec, 8.21855/8.21855 sec, 5.70348/5.70348 sec, 16.6258/16.6258 sec, 14.5783/14.5783 sec, 13.9785/13.9785 sec, 8.43772/8.43772 sec, 7.91029/7.91029 sec, 15.3942/15.3942 sec, 12.9574/12.9574 sec, 14.7517/14.7517 sec, 9.87405/9.87405 sec, 11.4057/11.4057 sec, 19.2581/19.2581 sec, 10.005/10.005 sec, 12.928/12.928 sec, 13.109/13.109 sec, 15.9495/15.9495 sec, 19.0142/19.0142 sec, 10.6066/10.6066 sec, 13.3858/13.3858 sec, 12.0409/12.0409 sec, 13.8955/13.8955 sec, 13.1859/13.1859 sec, 10.8652/10.8652 sec, 16.685/16.685 sec, 10.119/10.119 sec )
[LOG] Total clause size reduction: 291669 --> 3601 (10178 --> 41, 2940 --> 6, 5775 --> 12, 38550 --> 202, 32912 --> 209, 9877 --> 31, 2276 --> 7, 7756 --> 27, 5480 --> 13, 8400 --> 39, 4581 --> 21, 7084 --> 26, 3423 --> 11, 6776 --> 35, 4950 --> 30, 6705 --> 34, 42186 --> 515, 3003 --> 16, 19928 --> 155, 8000 --> 53, 4740 --> 45, 4004 --> 26, 28002 --> 344, 22554 --> 214, 11 --> 11, 4 --> 4, 12 --> 12, 118 --> 113, 123 --> 111, 24 --> 24, 7 --> 7, 20 --> 20, 11 --> 11, 25 --> 25, 21 --> 21, 26 --> 26, 11 --> 11, 24 --> 24, 20 --> 20, 34 --> 32, 285 --> 258, 12 --> 12, 146 --> 146, 48 --> 48, 45 --> 44, 22 --> 22, 334 --> 281, 206 --> 206 )
[LOG] Average clause size reduction: 263.002 --> 3.24707 (678.533 --> 2.73333, 588 --> 1.2, 721.875 --> 1.5, 755.882 --> 3.96078, 731.378 --> 4.64444, 548.722 --> 1.72222, 455.2 --> 1.4, 517.067 --> 1.8, 498.182 --> 1.18182, 494.118 --> 2.29412, 458.1 --> 2.1, 472.267 --> 1.73333, 427.875 --> 1.375, 451.733 --> 2.33333, 412.5 --> 2.5, 419.062 --> 2.125, 468.733 --> 5.72222, 375.375 --> 2, 415.167 --> 3.22917, 380.952 --> 2.52381, 364.615 --> 3.46154, 333.667 --> 2.16667, 354.456 --> 4.35443, 352.406 --> 3.34375, 1.57143 --> 1.57143, 1.33333 --> 1.33333, 1.71429 --> 1.71429, 3.10526 --> 2.97368, 3.32432 --> 3, 1.6 --> 1.6, 1.75 --> 1.75, 1.66667 --> 1.66667, 1.22222 --> 1.22222, 1.78571 --> 1.78571, 2.33333 --> 2.33333, 1.85714 --> 1.85714, 1.57143 --> 1.57143, 1.84615 --> 1.84615, 2.22222 --> 2.22222, 2.26667 --> 2.13333, 4.52381 --> 4.09524, 2 --> 2, 3.17391 --> 3.17391, 2.52632 --> 2.52632, 3.75 --> 3.66667, 2.2 --> 2.2, 4.33766 --> 3.64935, 3.32258 --> 3.32258 )
[LOG] Overall execution time: 391.11 sec CPU time.
[LOG] Overall execution time: 392 sec real time.
Synthesis time: 392.11 sec (Real time) / 390.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.75 sec (Real time) / 0.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.76 sec (Real time) / 22.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2414 20 58 1 2312
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.11608 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 144 new AND gates.
[LOG] Size before ABC: 163 AND gates.
[LOG] Size after ABC: 143 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.102569/0 sec (0.008045/0 sec, 0.008231/0 sec, 0.005007/0 sec, 0.008788/0 sec, 0.008002/0 sec, 0.003907/0 sec, 0.009662/0 sec, 0.009792/0 sec, 0.009447/0 sec, 0.01084/0 sec, 0.011209/0 sec, 0.009639/0 sec )
[LOG] Nr of iterations: 106 (18, 15, 7, 2, 9, 8, 13, 12, 6, 1, 8, 7 )
[LOG] Total clause computation time: 0.019291/0 sec (0.002063/0.002063 sec, 0.001906/0.001906 sec, 0.00067/0.00067 sec, 0.000708/0.000708 sec, 0.002362/0.002362 sec, 0.000792/0.000792 sec, 0.002173/0.002173 sec, 0.002381/0.002381 sec, 0.002798/0.002798 sec, 1e-06/1e-06 sec, 0.002005/0.002005 sec, 0.001432/0.001432 sec )
[LOG] Total clause minimization time: 0.069628/0 sec (0.004409/0.004409 sec, 0.004823/0.004823 sec, 0.002793/0.002793 sec, 0.006518/0.006518 sec, 0.004064/0.004064 sec, 0.001523/0.001523 sec, 0.006691/0.006691 sec, 0.00669/0.00669 sec, 0.00595/0.00595 sec, 0.010161/0.010161 sec, 0.008502/0.008502 sec, 0.007504/0.007504 sec )
[LOG] Total clause size reduction: 6999 --> 219 (2312 --> 42, 1792 --> 39, 666 --> 10, 109 --> 0, 864 --> 18, 1155 --> 15, 27 --> 25, 31 --> 28, 10 --> 9, 0 --> 0, 18 --> 18, 15 --> 15 )
[LOG] Average clause size reduction: 66.0283 --> 2.06604 (128.444 --> 2.33333, 119.467 --> 2.6, 95.1429 --> 1.42857, 54.5 --> 0, 96 --> 2, 144.375 --> 1.875, 2.07692 --> 1.92308, 2.58333 --> 2.33333, 1.66667 --> 1.5, 0 --> 0, 2.25 --> 2.25, 2.14286 --> 2.14286 )
[LOG] Overall execution time: 0.117734 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 318 5 23 1 285
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.276863 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 173 new AND gates.
[LOG] Size before ABC: 206 AND gates.
[LOG] Size after ABC: 173 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.251927/0 sec (0.014931/0 sec, 0.013023/0 sec, 0.008985/0 sec, 0.0114/0 sec, 0.00611/0 sec, 0.017403/0 sec, 0.005801/0 sec, 0.030956/0 sec, 0.023278/0 sec, 0.028794/0 sec, 0.021969/0 sec, 0.016085/0 sec, 0.024774/0 sec, 0.028418/0 sec )
[LOG] Nr of iterations: 125 (18, 18, 4, 5, 5, 13, 7, 11, 16, 3, 3, 4, 12, 6 )
[LOG] Total clause computation time: 0.067546/0 sec (0.003785/0.003785 sec, 0.003157/0.003157 sec, 0.000805/0.000805 sec, 0.001282/0.001282 sec, 0.002208/0.002208 sec, 0.008336/0.008336 sec, 0.001042/0.001042 sec, 0.012593/0.012593 sec, 0.007312/0.007312 sec, 0.0063/0.0063 sec, 0.005698/0.005698 sec, 0.002904/0.002904 sec, 0.007644/0.007644 sec, 0.00448/0.00448 sec )
[LOG] Total clause minimization time: 0.162284/0 sec (0.009075/0.009075 sec, 0.007768/0.007768 sec, 0.006106/0.006106 sec, 0.00803/0.00803 sec, 0.001775/0.001775 sec, 0.006891/0.006891 sec, 0.002526/0.002526 sec, 0.017213/0.017213 sec, 0.014935/0.014935 sec, 0.021477/0.021477 sec, 0.015263/0.015263 sec, 0.01216/0.01216 sec, 0.016109/0.016109 sec, 0.022956/0.022956 sec )
[LOG] Total clause size reduction: 9786 --> 301 (2941 --> 65, 2941 --> 50, 432 --> 4, 564 --> 7, 516 --> 7, 1524 --> 28, 732 --> 13, 35 --> 28, 45 --> 43, 4 --> 4, 4 --> 4, 7 --> 7, 28 --> 28, 13 --> 13 )
[LOG] Average clause size reduction: 78.288 --> 2.408 (163.389 --> 3.61111, 163.389 --> 2.77778, 108 --> 1, 112.8 --> 1.4, 103.2 --> 1.4, 117.231 --> 2.15385, 104.571 --> 1.85714, 3.18182 --> 2.54545, 2.8125 --> 2.6875, 1.33333 --> 1.33333, 1.33333 --> 1.33333, 1.75 --> 1.75, 2.33333 --> 2.33333, 2.16667 --> 2.16667 )
[LOG] Overall execution time: 0.278735 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.51 sec (Real time) / 0.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 386 6 26 1 347
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 1.00077 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 215 new AND gates.
[LOG] Size before ABC: 243 AND gates.
[LOG] Size after ABC: 215 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.947821/1 sec (0.030696/0 sec, 0.030996/0 sec, 0.01438/0 sec, 0.014727/0 sec, 0.01829/0 sec, 0.015745/0 sec, 0.107719/0 sec, 0.052183/0 sec, 0.008035/0 sec, 0.067746/0 sec, 0.063728/0 sec, 0.072441/0 sec, 0.06909/0 sec, 0.059722/0 sec, 0.083908/1 sec, 0.102867/0 sec, 0.041325/0 sec, 0.094223/0 sec )
[LOG] Nr of iterations: 179 (24, 25, 7, 4, 6, 7, 10, 17, 8, 13, 14, 5, 3, 4, 5, 6, 14, 7 )
[LOG] Total clause computation time: 0.222625/0 sec (0.008832/0.008832 sec, 0.007239/0.007239 sec, 0.001284/0.001284 sec, 0.000831/0.000831 sec, 0.002656/0.002656 sec, 0.008036/0.008036 sec, 0.018988/0.018988 sec, 0.027316/0.027316 sec, 0.001831/0.001831 sec, 0.019193/0.019193 sec, 0.024672/0.024672 sec, 0.015342/0.015342 sec, 0.010153/0.010153 sec, 0.016275/0.016275 sec, 0.014799/0.014799 sec, 0.020683/0.020683 sec, 0.014198/0.014198 sec, 0.010297/0.010297 sec )
[LOG] Total clause minimization time: 0.683466/1 sec (0.01881/0.01881 sec, 0.020752/0.020752 sec, 0.010037/0.010037 sec, 0.010835/0.010835 sec, 0.012597/0.012597 sec, 0.004599/0.004599 sec, 0.085563/0.085563 sec, 0.021602/0.021602 sec, 0.002903/0.002903 sec, 0.046859/0.046859 sec, 0.037535/0.037535 sec, 0.055601/0.055601 sec, 0.057454/0.057454 sec, 0.041936/0.041936 sec, 0.067613/0.067613 sec, 0.080698/0.080698 sec, 0.025623/0.025623 sec, 0.082449/0.082449 sec )
[LOG] Total clause size reduction: 17912 --> 450 (4922 --> 84, 4944 --> 100, 1068 --> 12, 513 --> 4, 885 --> 9, 870 --> 15, 1296 --> 20, 2288 --> 43, 966 --> 15, 30 --> 28, 42 --> 35, 9 --> 7, 4 --> 4, 6 --> 6, 11 --> 10, 10 --> 10, 33 --> 33, 15 --> 15 )
[LOG] Average clause size reduction: 100.067 --> 2.51397 (205.083 --> 3.5, 197.76 --> 4, 152.571 --> 1.71429, 128.25 --> 1, 147.5 --> 1.5, 124.286 --> 2.14286, 129.6 --> 2, 134.588 --> 2.52941, 120.75 --> 1.875, 2.30769 --> 2.15385, 3 --> 2.5, 1.8 --> 1.4, 1.33333 --> 1.33333, 1.5 --> 1.5, 2.2 --> 2, 1.66667 --> 1.66667, 2.35714 --> 2.35714, 2.14286 --> 2.14286 )
[LOG] Overall execution time: 1.00317 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.18 sec (Real time) / 1.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.85 sec (Real time) / 0.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 469 7 30 1 423
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 1.33675 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 395 new AND gates.
[LOG] Size before ABC: 454 AND gates.
[LOG] Size after ABC: 393 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.26825/1 sec (0.004561/0 sec, 0.005586/0 sec, 0.020479/0 sec, 0.014984/0 sec, 0.014836/0 sec, 0.0177/0 sec, 0.065274/0 sec, 0.049728/0 sec, 0.090848/0 sec, 0.080327/0 sec, 0.09045/0 sec, 0.078414/1 sec, 0.100931/0 sec, 0.098214/0 sec, 0.079627/0 sec, 0.09609/0 sec, 0.097809/0 sec, 0.093509/0 sec, 0.087287/0 sec, 0.081598/0 sec )
[LOG] Nr of iterations: 275 (2, 3, 17, 5, 8, 5, 30, 22, 39, 24, 1, 1, 15, 3, 3, 4, 23, 20, 31, 19 )
[LOG] Total clause computation time: 0.253546/0 sec (0.000424/0.000424 sec, 0.000724/0.000724 sec, 0.005299/0.005299 sec, 0.001529/0.001529 sec, 0.001451/0.001451 sec, 0.000931/0.000931 sec, 0.018547/0.018547 sec, 0.015592/0.015592 sec, 0.016681/0.016681 sec, 0.015337/0.015337 sec, 0.014906/0.014906 sec, 0.022273/0.022273 sec, 0.008997/0.008997 sec, 0.006842/0.006842 sec, 0.010519/0.010519 sec, 0.012385/0.012385 sec, 0.040551/0.040551 sec, 0.034799/0.034799 sec, 0.011571/0.011571 sec, 0.014188/0.014188 sec )
[LOG] Total clause minimization time: 0.962509/1 sec (0.00095/0.00095 sec, 0.001962/0.001962 sec, 0.012133/0.012133 sec, 0.010283/0.010283 sec, 0.010258/0.010258 sec, 0.013651/0.013651 sec, 0.043331/0.043331 sec, 0.030524/0.030524 sec, 0.070249/0.070249 sec, 0.060935/0.060935 sec, 0.073492/0.073492 sec, 0.054291/0.054291 sec, 0.09004/0.09004 sec, 0.089536/0.089536 sec, 0.067266/0.067266 sec, 0.081868/0.081868 sec, 0.055385/0.055385 sec, 0.056877/0.056877 sec, 0.073856/0.073856 sec, 0.065622/0.065622 sec )
[LOG] Total clause size reduction: 26778 --> 872 (286 --> 1, 546 --> 5, 3568 --> 44, 848 --> 7, 1463 --> 24, 752 --> 5, 5539 --> 145, 3843 --> 91, 5966 --> 145, 3588 --> 62, 1 --> 1, 1 --> 1, 39 --> 38, 5 --> 5, 4 --> 4, 5 --> 5, 99 --> 87, 83 --> 64, 97 --> 93, 45 --> 45 )
[LOG] Average clause size reduction: 97.3745 --> 3.17091 (143 --> 0.5, 182 --> 1.66667, 209.882 --> 2.58824, 169.6 --> 1.4, 182.875 --> 3, 150.4 --> 1, 184.633 --> 4.83333, 174.682 --> 4.13636, 152.974 --> 3.71795, 149.5 --> 2.58333, 1 --> 1, 1 --> 1, 2.6 --> 2.53333, 1.66667 --> 1.66667, 1.33333 --> 1.33333, 1.25 --> 1.25, 4.30435 --> 3.78261, 4.15 --> 3.2, 3.12903 --> 3, 2.36842 --> 2.36842 )
[LOG] Overall execution time: 1.33953 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.53 sec (Real time) / 1.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.06 sec (Real time) / 2.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 689 8 33 1 640
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 4.64422 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 811 new AND gates.
[LOG] Size before ABC: 978 AND gates.
[LOG] Size after ABC: 809 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.53038/4 sec (0.007973/0 sec, 0.009857/0 sec, 0.023219/0 sec, 0.029356/0 sec, 0.020597/0 sec, 0.024091/0 sec, 0.028335/0 sec, 0.127983/0 sec, 0.101861/0 sec, 0.537335/1 sec, 0.429769/0 sec, 0.503366/1 sec, 0.176411/0 sec, 0.166631/0 sec, 0.143903/0 sec, 0.24333/0 sec, 0.189172/1 sec, 0.248394/0 sec, 0.275795/0 sec, 0.256841/0 sec, 0.22818/1 sec, 0.277695/0 sec, 0.196712/0 sec, 0.283578/0 sec )
[LOG] Nr of iterations: 585 (3, 5, 16, 14, 14, 7, 9, 30, 38, 135, 45, 16, 2, 1, 14, 6, 10, 3, 8, 26, 33, 95, 41, 14 )
[LOG] Total clause computation time: 0.701981/0 sec (0.001676/0.001676 sec, 0.001644/0.001644 sec, 0.006114/0.006114 sec, 0.005292/0.005292 sec, 0.00335/0.00335 sec, 0.002834/0.002834 sec, 0.002232/0.002232 sec, 0.038105/0.038105 sec, 0.024037/0.024037 sec, 0.083325/0.083325 sec, 0.036104/0.036104 sec, 0.066671/0.066671 sec, 0.030502/0.030502 sec, 0.054134/0.054134 sec, 0.014808/0.014808 sec, 0.011932/0.011932 sec, 0.01577/0.01577 sec, 0.020747/0.020747 sec, 0.03398/0.03398 sec, 0.070095/0.070095 sec, 0.06231/0.06231 sec, 0.042029/0.042029 sec, 0.025911/0.025911 sec, 0.048379/0.048379 sec )
[LOG] Total clause minimization time: 3.73365/4 sec (0.001983/0.001983 sec, 0.004332/0.004332 sec, 0.01312/0.01312 sec, 0.019967/0.019967 sec, 0.013114/0.013114 sec, 0.017135/0.017135 sec, 0.021988/0.021988 sec, 0.085457/0.085457 sec, 0.073055/0.073055 sec, 0.447753/0.447753 sec, 0.387021/0.387021 sec, 0.429695/0.429695 sec, 0.142646/0.142646 sec, 0.109403/0.109403 sec, 0.126036/0.126036 sec, 0.22833/0.22833 sec, 0.17031/0.17031 sec, 0.224576/0.224576 sec, 0.238691/0.238691 sec, 0.183589/0.183589 sec, 0.162726/0.162726 sec, 0.232458/0.232458 sec, 0.167888/0.167888 sec, 0.232378/0.232378 sec )
[LOG] Total clause size reduction: 64277 --> 2328 (660 --> 4, 1252 --> 11, 3930 --> 33, 3211 --> 60, 3042 --> 23, 1314 --> 12, 1776 --> 14, 6641 --> 143, 8177 --> 184, 23182 --> 851, 7568 --> 122, 2565 --> 37, 4 --> 4, 1 --> 1, 29 --> 28, 8 --> 8, 16 --> 16, 5 --> 5, 14 --> 14, 116 --> 101, 147 --> 129, 477 --> 386, 109 --> 109, 33 --> 33 )
[LOG] Average clause size reduction: 109.875 --> 3.97949 (220 --> 1.33333, 250.4 --> 2.2, 245.625 --> 2.0625, 229.357 --> 4.28571, 217.286 --> 1.64286, 187.714 --> 1.71429, 197.333 --> 1.55556, 221.367 --> 4.76667, 215.184 --> 4.84211, 171.719 --> 6.3037, 168.178 --> 2.71111, 160.312 --> 2.3125, 2 --> 2, 1 --> 1, 2.07143 --> 2, 1.33333 --> 1.33333, 1.6 --> 1.6, 1.66667 --> 1.66667, 1.75 --> 1.75, 4.46154 --> 3.88462, 4.45455 --> 3.90909, 5.02105 --> 4.06316, 2.65854 --> 2.65854, 2.35714 --> 2.35714 )
[LOG] Overall execution time: 4.64758 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.90 sec (Real time) / 4.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.39 sec (Real time) / 5.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1149 9 37 1 1093
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 9.86326 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 1003 new AND gates.
[LOG] Size before ABC: 1288 AND gates.
[LOG] Size after ABC: 1002 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.65722/10 sec (0.013272/1 sec, 0.017867/0 sec, 0.077574/0 sec, 0.030122/0 sec, 0.024093/0 sec, 0.03998/0 sec, 0.045553/0 sec, 0.030645/0 sec, 0.20686/0 sec, 0.201489/0 sec, 0.94549/1 sec, 0.912844/1 sec, 0.917682/1 sec, 0.366826/0 sec, 0.378806/1 sec, 0.483446/0 sec, 0.566416/1 sec, 0.504106/0 sec, 0.415591/1 sec, 0.462849/0 sec, 0.474876/1 sec, 0.448491/0 sec, 0.63106/1 sec, 0.416458/0 sec, 0.517542/1 sec, 0.527285/0 sec )
[LOG] Nr of iterations: 763 (8, 8, 47, 9, 10, 16, 7, 10, 39, 33, 79, 154, 16, 3, 1, 43, 7, 8, 10, 5, 9, 37, 32, 58, 99, 15 )
[LOG] Total clause computation time: 1.6357/0 sec (0.001359/0.001359 sec, 0.00229/0.00229 sec, 0.012645/0.012645 sec, 0.003691/0.003691 sec, 0.003095/0.003095 sec, 0.006889/0.006889 sec, 0.003246/0.003246 sec, 0.003571/0.003571 sec, 0.071604/0.071604 sec, 0.050673/0.050673 sec, 0.084054/0.084054 sec, 0.133472/0.133472 sec, 0.204561/0.204561 sec, 0.071845/0.071845 sec, 0.161602/0.161602 sec, 0.034747/0.034747 sec, 0.025612/0.025612 sec, 0.031483/0.031483 sec, 0.037237/0.037237 sec, 0.07941/0.07941 sec, 0.032894/0.032894 sec, 0.103752/0.103752 sec, 0.134762/0.134762 sec, 0.064177/0.064177 sec, 0.084901/0.084901 sec, 0.192127/0.192127 sec )
[LOG] Total clause minimization time: 7.87101/10 sec (0.005653/0.005653 sec, 0.010021/0.010021 sec, 0.059018/0.059018 sec, 0.020458/0.020458 sec, 0.015036/0.015036 sec, 0.027061/0.027061 sec, 0.036281/0.036281 sec, 0.020966/0.020966 sec, 0.128666/0.128666 sec, 0.143873/0.143873 sec, 0.853718/0.853718 sec, 0.769582/0.769582 sec, 0.703299/0.703299 sec, 0.290057/0.290057 sec, 0.212453/0.212453 sec, 0.443808/0.443808 sec, 0.536089/0.536089 sec, 0.467871/0.467871 sec, 0.373588/0.373588 sec, 0.378811/0.378811 sec, 0.437176/0.437176 sec, 0.339968/0.339968 sec, 0.491506/0.491506 sec, 0.347427/0.347427 sec, 0.427886/0.427886 sec, 0.330742/0.330742 sec )
[LOG] Total clause size reduction: 90164 --> 3209 (2625 --> 18, 2478 --> 24, 12880 --> 164, 2160 --> 13, 2403 --> 17, 3810 --> 25, 1380 --> 18, 2394 --> 13, 7676 --> 196, 6208 --> 164, 14274 --> 396, 27846 --> 991, 2715 --> 37, 3 --> 3, 1 --> 1, 134 --> 131, 10 --> 10, 14 --> 14, 15 --> 15, 10 --> 10, 13 --> 13, 186 --> 178, 164 --> 140, 218 --> 200, 510 --> 381, 37 --> 37 )
[LOG] Average clause size reduction: 118.17 --> 4.20577 (328.125 --> 2.25, 309.75 --> 3, 274.043 --> 3.48936, 240 --> 1.44444, 240.3 --> 1.7, 238.125 --> 1.5625, 197.143 --> 2.57143, 239.4 --> 1.3, 196.821 --> 5.02564, 188.121 --> 4.9697, 180.684 --> 5.01266, 180.818 --> 6.43506, 169.688 --> 2.3125, 1 --> 1, 1 --> 1, 3.11628 --> 3.04651, 1.42857 --> 1.42857, 1.75 --> 1.75, 1.5 --> 1.5, 2 --> 2, 1.44444 --> 1.44444, 5.02703 --> 4.81081, 5.125 --> 4.375, 3.75862 --> 3.44828, 5.15152 --> 3.84848, 2.46667 --> 2.46667 )
[LOG] Overall execution time: 9.86743 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.15 sec (Real time) / 10.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.59 sec (Real time) / 5.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1387 10 40 1 1325
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 11.1245 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 1338 new AND gates.
[LOG] Size before ABC: 1693 AND gates.
[LOG] Size after ABC: 1337 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.9207/11 sec (0.01137/0 sec, 0.01708/0 sec, 0.041417/0 sec, 0.023743/0 sec, 0.024105/0 sec, 0.040081/0 sec, 0.041333/0 sec, 0.055359/0 sec, 0.231177/0 sec, 0.077132/0 sec, 0.20943/0 sec, 0.633309/1 sec, 0.843219/1 sec, 1.0142/1 sec, 0.573768/0 sec, 0.474986/1 sec, 0.423286/0 sec, 0.624916/1 sec, 0.5285/0 sec, 0.591663/1 sec, 0.809757/1 sec, 0.544946/0 sec, 0.511518/1 sec, 0.486383/0 sec, 0.475947/1 sec, 0.56461/0 sec, 0.54907/1 sec, 0.498359/1 sec )
[LOG] Nr of iterations: 837 (2, 10, 22, 8, 6, 9, 8, 21, 42, 15, 33, 132, 132, 20, 1, 3, 19, 7, 4, 7, 5, 17, 33, 13, 29, 104, 119, 16 )
[LOG] Total clause computation time: 2.07981/1 sec (0.000789/0.000789 sec, 0.004287/0.004287 sec, 0.00648/0.00648 sec, 0.002584/0.002584 sec, 0.002441/0.002441 sec, 0.004564/0.004564 sec, 0.006037/0.006037 sec, 0.007279/0.007279 sec, 0.069393/0.069393 sec, 0.00559/0.00559 sec, 0.053878/0.053878 sec, 0.078289/0.078289 sec, 0.137457/0.137457 sec, 0.305241/0.305241 sec, 0.082235/0.082235 sec, 0.188805/0.188805 sec, 0.043901/0.043901 sec, 0.040477/0.040477 sec, 0.040468/0.040468 sec, 0.028806/0.028806 sec, 0.058975/0.058975 sec, 0.036473/0.036473 sec, 0.184993/0.184993 sec, 0.060907/0.060907 sec, 0.13152/0.13152 sec, 0.135395/0.135395 sec, 0.168721/0.168721 sec, 0.193827/0.193827 sec )
[LOG] Total clause minimization time: 8.67704/10 sec (0.004513/0.004513 sec, 0.007464/0.007464 sec, 0.029426/0.029426 sec, 0.015544/0.015544 sec, 0.016066/0.016066 sec, 0.02996/0.02996 sec, 0.029755/0.029755 sec, 0.04239/0.04239 sec, 0.155563/0.155563 sec, 0.065145/0.065145 sec, 0.14893/0.14893 sec, 0.546617/0.546617 sec, 0.695383/0.695383 sec, 0.698604/0.698604 sec, 0.4864/0.4864 sec, 0.281147/0.281147 sec, 0.374277/0.374277 sec, 0.579521/0.579521 sec, 0.483123/0.483123 sec, 0.557753/0.557753 sec, 0.745606/0.745606 sec, 0.503461/0.503461 sec, 0.321577/0.321577 sec, 0.420343/0.420343 sec, 0.339269/0.339269 sec, 0.424168/0.424168 sec, 0.375415/0.375415 sec, 0.299622/0.299622 sec )
[LOG] Total clause size reduction: 102576 --> 3971 (416 --> 1, 3519 --> 31, 6573 --> 57, 2135 --> 10, 1495 --> 10, 2208 --> 19, 1841 --> 17, 5680 --> 38, 9922 --> 227, 3248 --> 25, 7488 --> 163, 26331 --> 951, 26200 --> 818, 3781 --> 63, 1 --> 1, 6 --> 6, 48 --> 48, 10 --> 10, 6 --> 6, 14 --> 14, 10 --> 10, 27 --> 27, 143 --> 117, 21 --> 21, 132 --> 108, 591 --> 522, 682 --> 603, 48 --> 48 )
[LOG] Average clause size reduction: 122.552 --> 4.74432 (208 --> 0.5, 351.9 --> 3.1, 298.773 --> 2.59091, 266.875 --> 1.25, 249.167 --> 1.66667, 245.333 --> 2.11111, 230.125 --> 2.125, 270.476 --> 1.80952, 236.238 --> 5.40476, 216.533 --> 1.66667, 226.909 --> 4.93939, 199.477 --> 7.20455, 198.485 --> 6.19697, 189.05 --> 3.15, 1 --> 1, 2 --> 2, 2.52632 --> 2.52632, 1.42857 --> 1.42857, 1.5 --> 1.5, 2 --> 2, 2 --> 2, 1.58824 --> 1.58824, 4.33333 --> 3.54545, 1.61538 --> 1.61538, 4.55172 --> 3.72414, 5.68269 --> 5.01923, 5.73109 --> 5.06723, 3 --> 3 )
[LOG] Overall execution time: 11.1289 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.45 sec (Real time) / 11.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.94 sec (Real time) / 6.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 1763 11 43 1 1696
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 9.67303 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 981 new AND gates.
[LOG] Size before ABC: 1167 AND gates.
[LOG] Size after ABC: 979 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.38409/9 sec (0.013359/0 sec, 0.015402/0 sec, 0.08267/0 sec, 0.042461/0 sec, 0.03971/0 sec, 0.081691/0 sec, 0.039091/0 sec, 0.03486/0 sec, 0.2658/1 sec, 0.048045/0 sec, 0.211047/0 sec, 0.103808/0 sec, 0.639535/1 sec, 0.598038/0 sec, 0.501516/1 sec, 0.44876/0 sec, 0.47207/1 sec, 0.468315/0 sec, 0.416963/1 sec, 0.458351/0 sec, 0.343285/0 sec, 0.426759/1 sec, 0.539428/0 sec, 0.389449/1 sec, 0.47688/0 sec, 0.400612/1 sec, 0.493395/0 sec, 0.46706/1 sec, 0.444976/0 sec, 0.420751/0 sec )
[LOG] Nr of iterations: 724 (4, 5, 43, 7, 8, 14, 7, 6, 39, 8, 32, 8, 115, 81, 40, 1, 1, 42, 6, 5, 7, 5, 5, 36, 6, 28, 7, 67, 59, 32 )
[LOG] Total clause computation time: 1.206/0 sec (0.002116/0.002116 sec, 0.003699/0.003699 sec, 0.015815/0.015815 sec, 0.002947/0.002947 sec, 0.002894/0.002894 sec, 0.01335/0.01335 sec, 0.004114/0.004114 sec, 0.001992/0.001992 sec, 0.070109/0.070109 sec, 0.002781/0.002781 sec, 0.051287/0.051287 sec, 0.0045/0.0045 sec, 0.06004/0.06004 sec, 0.100929/0.100929 sec, 0.080527/0.080527 sec, 0.070368/0.070368 sec, 0.097365/0.097365 sec, 0.029868/0.029868 sec, 0.020949/0.020949 sec, 0.020672/0.020672 sec, 0.024274/0.024274 sec, 0.036706/0.036706 sec, 0.019925/0.019925 sec, 0.126386/0.126386 sec, 0.025981/0.025981 sec, 0.10257/0.10257 sec, 0.032383/0.032383 sec, 0.050321/0.050321 sec, 0.053081/0.053081 sec, 0.07805/0.07805 sec )
[LOG] Total clause minimization time: 7.98289/9 sec (0.003784/0.003784 sec, 0.005096/0.005096 sec, 0.060113/0.060113 sec, 0.032579/0.032579 sec, 0.029914/0.029914 sec, 0.061384/0.061384 sec, 0.027999/0.027999 sec, 0.025935/0.025935 sec, 0.188192/0.188192 sec, 0.037562/0.037562 sec, 0.151828/0.151828 sec, 0.091229/0.091229 sec, 0.570009/0.570009 sec, 0.48664/0.48664 sec, 0.41022/0.41022 sec, 0.373224/0.373224 sec, 0.369579/0.369579 sec, 0.433215/0.433215 sec, 0.390836/0.390836 sec, 0.432535/0.432535 sec, 0.313864/0.313864 sec, 0.384897/0.384897 sec, 0.514248/0.514248 sec, 0.257762/0.257762 sec, 0.445697/0.445697 sec, 0.292716/0.292716 sec, 0.455776/0.455776 sec, 0.411479/0.411479 sec, 0.38685/0.38685 sec, 0.337724/0.337724 sec )
[LOG] Total clause size reduction: 101681 --> 2831 (1374 --> 5, 1716 --> 7, 14322 --> 124, 1986 --> 9, 2240 --> 10, 3965 --> 41, 1752 --> 9, 1390 --> 7, 10906 --> 226, 1876 --> 10, 8494 --> 169, 1806 --> 10, 23940 --> 750, 16720 --> 357, 8112 --> 109, 1 --> 1, 1 --> 1, 124 --> 121, 9 --> 9, 6 --> 6, 12 --> 12, 6 --> 6, 7 --> 7, 200 --> 177, 8 --> 8, 131 --> 104, 10 --> 10, 270 --> 251, 223 --> 201, 74 --> 74 )
[LOG] Average clause size reduction: 140.443 --> 3.91022 (343.5 --> 1.25, 343.2 --> 1.4, 333.07 --> 2.88372, 283.714 --> 1.28571, 280 --> 1.25, 283.214 --> 2.92857, 250.286 --> 1.28571, 231.667 --> 1.16667, 279.641 --> 5.79487, 234.5 --> 1.25, 265.438 --> 5.28125, 225.75 --> 1.25, 208.174 --> 6.52174, 206.42 --> 4.40741, 202.8 --> 2.725, 1 --> 1, 1 --> 1, 2.95238 --> 2.88095, 1.5 --> 1.5, 1.2 --> 1.2, 1.71429 --> 1.71429, 1.2 --> 1.2, 1.4 --> 1.4, 5.55556 --> 4.91667, 1.33333 --> 1.33333, 4.67857 --> 3.71429, 1.42857 --> 1.42857, 4.02985 --> 3.74627, 3.77966 --> 3.40678, 2.3125 --> 2.3125 )
[LOG] Overall execution time: 9.67801 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.09 sec (Real time) / 9.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.62 sec (Real time) / 6.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1447 12 46 1 1376
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 26.4231 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 1407 new AND gates.
[LOG] Size before ABC: 1704 AND gates.
[LOG] Size after ABC: 1405 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 25.9666/26 sec (0.016904/0 sec, 0.018247/0 sec, 0.082476/0 sec, 0.049826/0 sec, 0.065663/0 sec, 0.065023/0 sec, 0.035734/0 sec, 0.057239/1 sec, 0.488577/0 sec, 0.082655/0 sec, 0.272063/0 sec, 0.109748/0 sec, 0.112557/1 sec, 2.25388/2 sec, 2.22208/2 sec, 3.05955/3 sec, 2.26299/2 sec, 0.792931/1 sec, 0.612718/1 sec, 0.905257/1 sec, 0.966822/1 sec, 0.827925/1 sec, 0.968392/1 sec, 0.927313/0 sec, 0.865938/1 sec, 0.864831/1 sec, 0.874201/1 sec, 0.838946/1 sec, 0.93601/1 sec, 0.784224/1 sec, 0.966559/1 sec, 0.743227/0 sec, 0.830176/1 sec, 1.00588/1 sec )
[LOG] Nr of iterations: 1009 (3, 4, 28, 6, 6, 8, 5, 16, 43, 13, 49, 9, 9, 160, 82, 92, 28, 1, 1, 27, 5, 5, 7, 4, 11, 42, 10, 46, 6, 5, 107, 71, 85, 15 )
[LOG] Total clause computation time: 2.75864/3 sec (0.001014/0.001014 sec, 0.003219/0.003219 sec, 0.011943/0.011943 sec, 0.003356/0.003356 sec, 0.003235/0.003235 sec, 0.003333/0.003333 sec, 0.002115/0.002115 sec, 0.006459/0.006459 sec, 0.098462/0.098462 sec, 0.005514/0.005514 sec, 0.058701/0.058701 sec, 0.004736/0.004736 sec, 0.007941/0.007941 sec, 0.427651/0.427651 sec, 0.162209/0.162209 sec, 0.177754/0.177754 sec, 0.136337/0.136337 sec, 0.093542/0.093542 sec, 0.173786/0.173786 sec, 0.041004/0.041004 sec, 0.021772/0.021772 sec, 0.036115/0.036115 sec, 0.037801/0.037801 sec, 0.028502/0.028502 sec, 0.038589/0.038589 sec, 0.259888/0.259888 sec, 0.024691/0.024691 sec, 0.261045/0.261045 sec, 0.028036/0.028036 sec, 0.086867/0.086867 sec, 0.190844/0.190844 sec, 0.075334/0.075334 sec, 0.084471/0.084471 sec, 0.162374/0.162374 sec )
[LOG] Total clause minimization time: 22.8881/22 sec (0.005837/0.005837 sec, 0.006166/0.006166 sec, 0.061445/0.061445 sec, 0.037324/0.037324 sec, 0.053077/0.053077 sec, 0.052455/0.052455 sec, 0.024492/0.024492 sec, 0.041459/0.041459 sec, 0.379949/0.379949 sec, 0.066808/0.066808 sec, 0.202452/0.202452 sec, 0.094057/0.094057 sec, 0.09366/0.09366 sec, 1.81246/1.81246 sec, 2.04483/2.04483 sec, 2.86597/2.86597 sec, 2.11056/2.11056 sec, 0.691498/0.691498 sec, 0.431058/0.431058 sec, 0.856307/0.856307 sec, 0.937273/0.937273 sec, 0.784142/0.784142 sec, 0.922872/0.922872 sec, 0.891172/0.891172 sec, 0.819544/0.819544 sec, 0.597079/0.597079 sec, 0.841723/0.841723 sec, 0.570076/0.570076 sec, 0.900207/0.900207 sec, 0.689638/0.689638 sec, 0.767786/0.767786 sec, 0.660386/0.660386 sec, 0.738179/0.738179 sec, 0.836169/0.836169 sec )
[LOG] Total clause size reduction: 149561 --> 4171 (1026 --> 3, 1440 --> 8, 10449 --> 82, 1855 --> 7, 1855 --> 9, 2499 --> 13, 1416 --> 6, 5265 --> 26, 15498 --> 233, 3828 --> 21, 17088 --> 291, 2424 --> 15, 2552 --> 18, 35934 --> 1175, 18225 --> 380, 20384 --> 313, 6021 --> 74, 1 --> 1, 1 --> 1, 82 --> 80, 7 --> 7, 9 --> 9, 13 --> 12, 6 --> 6, 18 --> 18, 233 --> 161, 16 --> 16, 261 --> 187, 10 --> 10, 10 --> 9, 552 --> 432, 277 --> 242, 277 --> 277, 29 --> 29 )
[LOG] Average clause size reduction: 148.227 --> 4.1338 (342 --> 1, 360 --> 2, 373.179 --> 2.92857, 309.167 --> 1.16667, 309.167 --> 1.5, 312.375 --> 1.625, 283.2 --> 1.2, 329.062 --> 1.625, 360.419 --> 5.4186, 294.462 --> 1.61538, 348.735 --> 5.93878, 269.333 --> 1.66667, 283.556 --> 2, 224.588 --> 7.34375, 222.256 --> 4.63415, 221.565 --> 3.40217, 215.036 --> 2.64286, 1 --> 1, 1 --> 1, 3.03704 --> 2.96296, 1.4 --> 1.4, 1.8 --> 1.8, 1.85714 --> 1.71429, 1.5 --> 1.5, 1.63636 --> 1.63636, 5.54762 --> 3.83333, 1.6 --> 1.6, 5.67391 --> 4.06522, 1.66667 --> 1.66667, 2 --> 1.8, 5.15888 --> 4.03738, 3.90141 --> 3.40845, 3.25882 --> 3.25882, 1.93333 --> 1.93333 )
[LOG] Overall execution time: 26.4292 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 27.12 sec (Real time) / 26.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.58 sec (Real time) / 11.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 1928 13 50 1 1850
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 16.8122 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 738 new AND gates.
[LOG] Size before ABC: 896 AND gates.
[LOG] Size after ABC: 737 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 16.258/17 sec (0.292323/1 sec, 0.095119/0 sec, 0.014427/0 sec, 0.290538/0 sec, 0.190922/0 sec, 0.068478/0 sec, 0.089219/0 sec, 0.075643/1 sec, 0.102775/0 sec, 0.078484/0 sec, 0.088018/0 sec, 0.13263/0 sec, 0.236253/0 sec, 0.1745/0 sec, 0.192547/1 sec, 0.430925/0 sec, 1.92106/2 sec, 1.76615/2 sec, 0.678093/0 sec, 0.513237/1 sec, 0.572655/0 sec, 0.513453/1 sec, 0.543984/1 sec, 0.522534/0 sec, 0.65041/1 sec, 0.522614/0 sec, 0.498112/1 sec, 0.468218/0 sec, 0.587333/1 sec, 0.581908/0 sec, 0.567523/1 sec, 0.585889/1 sec, 0.549918/0 sec, 0.385986/0 sec, 0.733272/1 sec, 0.542799/1 sec )
[LOG] Nr of iterations: 698 (6, 9, 2, 42, 36, 9, 8, 10, 13, 17, 17, 15, 23, 17, 20, 80, 53, 44, 5, 3, 1, 19, 22, 8, 7, 8, 11, 12, 14, 13, 16, 11, 10, 55, 30, 32 )
[LOG] Total clause computation time: 3.17514/5 sec (0.120578/0.120578 sec, 0.072737/0.072737 sec, 0.00114/0.00114 sec, 0.047473/0.047473 sec, 0.039113/0.039113 sec, 0.005477/0.005477 sec, 0.006721/0.006721 sec, 0.003561/0.003561 sec, 0.020061/0.020061 sec, 0.019129/0.019129 sec, 0.019588/0.019588 sec, 0.025258/0.025258 sec, 0.027315/0.027315 sec, 0.02044/0.02044 sec, 0.024851/0.024851 sec, 0.121933/0.121933 sec, 0.239148/0.239148 sec, 0.300669/0.300669 sec, 0.563492/0.563492 sec, 0.422401/0.422401 sec, 0.078013/0.078013 sec, 0.148763/0.148763 sec, 0.109765/0.109765 sec, 0.025054/0.025054 sec, 0.02052/0.02052 sec, 0.020511/0.020511 sec, 0.021777/0.021777 sec, 0.022003/0.022003 sec, 0.030881/0.030881 sec, 0.027148/0.027148 sec, 0.025588/0.025588 sec, 0.021811/0.021811 sec, 0.019482/0.019482 sec, 0.13374/0.13374 sec, 0.208451/0.208451 sec, 0.16055/0.16055 sec )
[LOG] Total clause minimization time: 12.769/12 sec (0.161353/0.161353 sec, 0.01283/0.01283 sec, 0.003966/0.003966 sec, 0.233247/0.233247 sec, 0.141161/0.141161 sec, 0.052685/0.052685 sec, 0.072112/0.072112 sec, 0.061846/0.061846 sec, 0.072398/0.072398 sec, 0.048936/0.048936 sec, 0.057754/0.057754 sec, 0.096719/0.096719 sec, 0.198053/0.198053 sec, 0.142819/0.142819 sec, 0.156521/0.156521 sec, 0.296955/0.296955 sec, 1.66911/1.66911 sec, 1.45201/1.45201 sec, 0.107645/0.107645 sec, 0.083923/0.083923 sec, 0.487893/0.487893 sec, 0.35791/0.35791 sec, 0.427622/0.427622 sec, 0.490842/0.490842 sec, 0.623349/0.623349 sec, 0.495548/0.495548 sec, 0.469741/0.469741 sec, 0.439681/0.439681 sec, 0.549833/0.549833 sec, 0.548123/0.548123 sec, 0.535323/0.535323 sec, 0.557419/0.557419 sec, 0.523881/0.523881 sec, 0.245601/0.245601 sec, 0.518413/0.518413 sec, 0.375818/0.375818 sec )
[LOG] Total clause size reduction: 130088 --> 2244 (2440 --> 12, 3896 --> 20, 550 --> 1, 20746 --> 294, 17430 --> 184, 2864 --> 12, 2520 --> 11, 3015 --> 17, 3996 --> 21, 4944 --> 38, 4912 --> 33, 3990 --> 29, 6204 --> 65, 4304 --> 61, 4940 --> 55, 19592 --> 318, 12636 --> 247, 10406 --> 145, 12 --> 12, 4 --> 4, 1 --> 1, 57 --> 53, 65 --> 61, 12 --> 12, 11 --> 11, 13 --> 13, 19 --> 19, 21 --> 21, 26 --> 26, 25 --> 25, 38 --> 38, 26 --> 26, 21 --> 21, 156 --> 156, 109 --> 95, 87 --> 87 )
[LOG] Average clause size reduction: 186.372 --> 3.2149 (406.667 --> 2, 432.889 --> 2.22222, 275 --> 0.5, 493.952 --> 7, 484.167 --> 5.11111, 318.222 --> 1.33333, 315 --> 1.375, 301.5 --> 1.7, 307.385 --> 1.61538, 290.824 --> 2.23529, 288.941 --> 1.94118, 266 --> 1.93333, 269.739 --> 2.82609, 253.176 --> 3.58824, 247 --> 2.75, 244.9 --> 3.975, 238.415 --> 4.66038, 236.5 --> 3.29545, 2.4 --> 2.4, 1.33333 --> 1.33333, 1 --> 1, 3 --> 2.78947, 2.95455 --> 2.77273, 1.5 --> 1.5, 1.57143 --> 1.57143, 1.625 --> 1.625, 1.72727 --> 1.72727, 1.75 --> 1.75, 1.85714 --> 1.85714, 1.92308 --> 1.92308, 2.375 --> 2.375, 2.36364 --> 2.36364, 2.1 --> 2.1, 2.83636 --> 2.83636, 3.63333 --> 3.16667, 2.71875 --> 2.71875 )
[LOG] Overall execution time: 16.8188 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 17.09 sec (Real time) / 17.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.41 sec (Real time) / 12.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1297 14 53 1 1213
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 22.7294 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 770 new AND gates.
[LOG] Size before ABC: 922 AND gates.
[LOG] Size after ABC: 770 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 21.9216/22 sec (0.299473/1 sec, 0.144452/0 sec, 0.02381/0 sec, 0.178822/0 sec, 0.23781/0 sec, 0.066386/0 sec, 0.106898/1 sec, 0.124058/0 sec, 0.07246/0 sec, 0.152018/0 sec, 0.155645/0 sec, 0.09104/0 sec, 0.118945/0 sec, 0.189534/0 sec, 0.155082/1 sec, 0.242888/0 sec, 0.480751/0 sec, 2.16061/3 sec, 2.87352/2 sec, 0.679407/1 sec, 0.857847/1 sec, 0.644002/1 sec, 0.666178/0 sec, 0.598335/1 sec, 0.839822/1 sec, 0.790427/0 sec, 0.591811/1 sec, 0.668147/1 sec, 0.564485/0 sec, 0.917645/1 sec, 0.831055/1 sec, 0.816334/1 sec, 0.82509/1 sec, 0.734947/0 sec, 0.675423/1 sec, 0.52323/1 sec, 1.07823/1 sec, 0.744989/0 sec )
[LOG] Nr of iterations: 683 (7, 3, 7, 32, 42, 8, 10, 14, 9, 18, 25, 11, 5, 17, 13, 20, 81, 23, 62, 4, 1, 2, 16, 26, 7, 8, 9, 8, 12, 23, 10, 4, 12, 9, 14, 53, 19, 39 )
[LOG] Total clause computation time: 4.53378/6 sec (0.10394/0.10394 sec, 0.126213/0.126213 sec, 0.004969/0.004969 sec, 0.066623/0.066623 sec, 0.051662/0.051662 sec, 0.003906/0.003906 sec, 0.005422/0.005422 sec, 0.009734/0.009734 sec, 0.004291/0.004291 sec, 0.011376/0.011376 sec, 0.023393/0.023393 sec, 0.01782/0.01782 sec, 0.013265/0.013265 sec, 0.022047/0.022047 sec, 0.015666/0.015666 sec, 0.038092/0.038092 sec, 0.094774/0.094774 sec, 0.476409/0.476409 sec, 0.390137/0.390137 sec, 0.554951/0.554951 sec, 0.717822/0.717822 sec, 0.097725/0.097725 sec, 0.143151/0.143151 sec, 0.221041/0.221041 sec, 0.045528/0.045528 sec, 0.032631/0.032631 sec, 0.021756/0.021756 sec, 0.023511/0.023511 sec, 0.030039/0.030039 sec, 0.037216/0.037216 sec, 0.034131/0.034131 sec, 0.026101/0.026101 sec, 0.042767/0.042767 sec, 0.026418/0.026418 sec, 0.033582/0.033582 sec, 0.175815/0.175815 sec, 0.500834/0.500834 sec, 0.289018/0.289018 sec )
[LOG] Total clause minimization time: 17.0152/16 sec (0.183714/0.183714 sec, 0.007232/0.007232 sec, 0.007969/0.007969 sec, 0.101196/0.101196 sec, 0.174437/0.174437 sec, 0.050939/0.050939 sec, 0.090009/0.090009 sec, 0.102712/0.102712 sec, 0.056451/0.056451 sec, 0.128933/0.128933 sec, 0.120345/0.120345 sec, 0.061166/0.061166 sec, 0.093712/0.093712 sec, 0.155372/0.155372 sec, 0.127155/0.127155 sec, 0.192322/0.192322 sec, 0.371879/0.371879 sec, 1.66989/1.66989 sec, 2.46791/2.46791 sec, 0.116804/0.116804 sec, 0.132277/0.132277 sec, 0.538505/0.538505 sec, 0.515434/0.515434 sec, 0.369897/0.369897 sec, 0.78692/0.78692 sec, 0.750488/0.750488 sec, 0.562737/0.562737 sec, 0.637343/0.637343 sec, 0.527128/0.527128 sec, 0.87309/0.87309 sec, 0.789485/0.789485 sec, 0.78289/0.78289 sec, 0.774914/0.774914 sec, 0.701136/0.701136 sec, 0.634427/0.634427 sec, 0.339817/0.339817 sec, 0.570092/0.570092 sec, 0.448502/0.448502 sec )
[LOG] Total clause size reduction: 133328 --> 2175 (3132 --> 17, 1042 --> 6, 3540 --> 11, 16678 --> 146, 21730 --> 269, 2646 --> 12, 3312 --> 15, 4732 --> 24, 2816 --> 13, 5763 --> 52, 7848 --> 64, 3050 --> 20, 1172 --> 8, 4960 --> 44, 3684 --> 30, 5092 --> 53, 20560 --> 359, 5544 --> 102, 15311 --> 240, 9 --> 9, 1 --> 1, 2 --> 2, 42 --> 41, 89 --> 76, 12 --> 12, 12 --> 12, 14 --> 14, 13 --> 13, 26 --> 26, 48 --> 48, 20 --> 20, 8 --> 8, 25 --> 25, 19 --> 19, 31 --> 31, 174 --> 174, 70 --> 58, 101 --> 101 )
[LOG] Average clause size reduction: 195.209 --> 3.18448 (447.429 --> 2.42857, 347.333 --> 2, 505.714 --> 1.57143, 521.188 --> 4.5625, 517.381 --> 6.40476, 330.75 --> 1.5, 331.2 --> 1.5, 338 --> 1.71429, 312.889 --> 1.44444, 320.167 --> 2.88889, 313.92 --> 2.56, 277.273 --> 1.81818, 234.4 --> 1.6, 291.765 --> 2.58824, 283.385 --> 2.30769, 254.6 --> 2.65, 253.827 --> 4.4321, 241.043 --> 4.43478, 246.952 --> 3.87097, 2.25 --> 2.25, 1 --> 1, 1 --> 1, 2.625 --> 2.5625, 3.42308 --> 2.92308, 1.71429 --> 1.71429, 1.5 --> 1.5, 1.55556 --> 1.55556, 1.625 --> 1.625, 2.16667 --> 2.16667, 2.08696 --> 2.08696, 2 --> 2, 2 --> 2, 2.08333 --> 2.08333, 2.11111 --> 2.11111, 2.21429 --> 2.21429, 3.28302 --> 3.28302, 3.68421 --> 3.05263, 2.58974 --> 2.58974 )
[LOG] Overall execution time: 22.737 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 23.02 sec (Real time) / 22.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.37 sec (Real time) / 5.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1370 15 56 1 1280
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 30.1303 sec CPU time.
[LOG] Relation determinization time: 31 sec real time.
[LOG] Final circuit size: 979 new AND gates.
[LOG] Size before ABC: 1144 AND gates.
[LOG] Size after ABC: 978 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 29.3928/30 sec (0.045556/0 sec, 0.179138/0 sec, 0.024932/0 sec, 0.427539/1 sec, 0.332727/0 sec, 0.098676/0 sec, 0.234629/0 sec, 0.172654/1 sec, 0.124364/0 sec, 0.148907/0 sec, 0.189973/0 sec, 0.148055/0 sec, 0.206386/0 sec, 0.179975/1 sec, 0.1882/0 sec, 0.201883/0 sec, 0.718078/1 sec, 0.376902/0 sec, 3.39561/4 sec, 1.90465/1 sec, 1.10099/2 sec, 0.811548/0 sec, 0.781631/1 sec, 0.915293/1 sec, 1.11164/1 sec, 1.28168/1 sec, 0.825628/1 sec, 0.97023/1 sec, 0.896142/1 sec, 1.11128/1 sec, 0.927393/1 sec, 1.00765/1 sec, 1.17813/1 sec, 0.780513/1 sec, 0.931524/1 sec, 1.28611/1 sec, 0.807872/1 sec, 1.1497/1 sec, 1.18357/2 sec, 1.03542/1 sec )
[LOG] Nr of iterations: 750 (10, 7, 5, 36, 28, 8, 10, 15, 9, 13, 13, 9, 10, 20, 10, 16, 82, 59, 55, 25, 6, 5, 1, 24, 26, 6, 8, 13, 7, 11, 10, 8, 8, 15, 8, 13, 57, 48, 16, 20 )
[LOG] Total clause computation time: 5.46002/4 sec (0.00773/0.00773 sec, 0.14756/0.14756 sec, 0.004259/0.004259 sec, 0.104911/0.104911 sec, 0.092017/0.092017 sec, 0.009387/0.009387 sec, 0.00532/0.00532 sec, 0.010842/0.010842 sec, 0.005458/0.005458 sec, 0.011166/0.011166 sec, 0.009433/0.009433 sec, 0.015716/0.015716 sec, 0.021814/0.021814 sec, 0.029976/0.029976 sec, 0.026256/0.026256 sec, 0.022338/0.022338 sec, 0.134597/0.134597 sec, 0.036832/0.036832 sec, 0.407551/0.407551 sec, 0.395439/0.395439 sec, 0.953844/0.953844 sec, 0.655219/0.655219 sec, 0.10006/0.10006 sec, 0.229844/0.229844 sec, 0.366793/0.366793 sec, 0.032096/0.032096 sec, 0.033806/0.033806 sec, 0.035304/0.035304 sec, 0.050148/0.050148 sec, 0.051806/0.051806 sec, 0.036924/0.036924 sec, 0.044403/0.044403 sec, 0.046462/0.046462 sec, 0.038624/0.038624 sec, 0.046511/0.046511 sec, 0.035393/0.035393 sec, 0.19123/0.19123 sec, 0.04216/0.04216 sec, 0.46689/0.46689 sec, 0.503901/0.503901 sec )
[LOG] Total clause minimization time: 23.4825/26 sec (0.024808/0.024808 sec, 0.019727/0.019727 sec, 0.008479/0.008479 sec, 0.310066/0.310066 sec, 0.227328/0.227328 sec, 0.076247/0.076247 sec, 0.216028/0.216028 sec, 0.148471/0.148471 sec, 0.105398/0.105398 sec, 0.124404/0.124404 sec, 0.16773/0.16773 sec, 0.118759/0.118759 sec, 0.170897/0.170897 sec, 0.135671/0.135671 sec, 0.148148/0.148148 sec, 0.165004/0.165004 sec, 0.568341/0.568341 sec, 0.324191/0.324191 sec, 2.97143/2.97143 sec, 1.49156/1.49156 sec, 0.138346/0.138346 sec, 0.147435/0.147435 sec, 0.672801/0.672801 sec, 0.67672/0.67672 sec, 0.736131/0.736131 sec, 1.24096/1.24096 sec, 0.783227/0.783227 sec, 0.926317/0.926317 sec, 0.837523/0.837523 sec, 1.05083/1.05083 sec, 0.881733/0.881733 sec, 0.95458/0.95458 sec, 1.12291/1.12291 sec, 0.733389/0.733389 sec, 0.876439/0.876439 sec, 1.24215/1.24215 sec, 0.608015/0.608015 sec, 1.09901/1.09901 sec, 0.708247/0.708247 sec, 0.523025/0.523025 sec )
[LOG] Total clause size reduction: 147071 --> 2626 (5022 --> 29, 3342 --> 12, 2528 --> 8, 18480 --> 298, 14040 --> 178, 2877 --> 11, 3708 --> 16, 5418 --> 23, 3000 --> 16, 4452 --> 24, 4308 --> 31, 2696 --> 15, 2925 --> 21, 5947 --> 46, 2700 --> 23, 4455 --> 32, 23085 --> 377, 16008 --> 178, 14634 --> 292, 6480 --> 101, 12 --> 12, 8 --> 8, 1 --> 1, 111 --> 98, 160 --> 116, 9 --> 9, 13 --> 13, 21 --> 21, 12 --> 12, 20 --> 20, 22 --> 22, 15 --> 15, 16 --> 16, 31 --> 31, 16 --> 16, 24 --> 24, 214 --> 208, 130 --> 128, 58 --> 52, 73 --> 73 )
[LOG] Average clause size reduction: 196.095 --> 3.50133 (502.2 --> 2.9, 477.429 --> 1.71429, 505.6 --> 1.6, 513.333 --> 8.27778, 501.429 --> 6.35714, 359.625 --> 1.375, 370.8 --> 1.6, 361.2 --> 1.53333, 333.333 --> 1.77778, 342.462 --> 1.84615, 331.385 --> 2.38462, 299.556 --> 1.66667, 292.5 --> 2.1, 297.35 --> 2.3, 270 --> 2.3, 278.438 --> 2, 281.524 --> 4.59756, 271.322 --> 3.01695, 266.073 --> 5.30909, 259.2 --> 4.04, 2 --> 2, 1.6 --> 1.6, 1 --> 1, 4.625 --> 4.08333, 6.15385 --> 4.46154, 1.5 --> 1.5, 1.625 --> 1.625, 1.61538 --> 1.61538, 1.71429 --> 1.71429, 1.81818 --> 1.81818, 2.2 --> 2.2, 1.875 --> 1.875, 2 --> 2, 2.06667 --> 2.06667, 2 --> 2, 1.84615 --> 1.84615, 3.75439 --> 3.64912, 2.70833 --> 2.66667, 3.625 --> 3.25, 3.65 --> 3.65 )
[LOG] Overall execution time: 30.1381 sec CPU time.
[LOG] Overall execution time: 31 sec real time.
Synthesis time: 30.44 sec (Real time) / 30.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.86 sec (Real time) / 12.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1620 16 59 1 1526
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 38.1503 sec CPU time.
[LOG] Relation determinization time: 39 sec real time.
[LOG] Final circuit size: 1477 new AND gates.
[LOG] Size before ABC: 1772 AND gates.
[LOG] Size after ABC: 1476 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 37.1779/37 sec (0.250471/0 sec, 0.045249/0 sec, 0.022278/0 sec, 0.456659/1 sec, 0.396703/0 sec, 0.089115/0 sec, 0.125816/0 sec, 0.120579/1 sec, 0.19497/0 sec, 0.251014/0 sec, 0.172836/0 sec, 0.188688/0 sec, 0.155647/1 sec, 0.237871/0 sec, 0.283386/0 sec, 0.238678/0 sec, 1.25383/2 sec, 0.465615/0 sec, 0.588574/1 sec, 3.15626/3 sec, 3.29831/3 sec, 1.86946/2 sec, 2.36022/2 sec, 1.06679/1 sec, 1.01443/1 sec, 1.13488/2 sec, 1.1172/1 sec, 0.862563/1 sec, 0.838814/0 sec, 1.11205/1 sec, 1.25242/2 sec, 0.936291/1 sec, 1.32078/1 sec, 0.927445/1 sec, 1.05992/1 sec, 1.36594/1 sec, 1.05259/1 sec, 0.87059/1 sec, 1.05595/1 sec, 1.12836/1 sec, 1.39786/2 sec, 1.44081/1 sec )
[LOG] Nr of iterations: 1032 (11, 9, 2, 46, 32, 12, 9, 18, 11, 11, 19, 12, 12, 22, 14, 20, 159, 45, 45, 33, 31, 8, 7, 1, 21, 20, 10, 8, 12, 9, 10, 13, 9, 9, 19, 12, 15, 155, 42, 41, 16, 22 )
[LOG] Total clause computation time: 6.85996/7 sec (0.010887/0.010887 sec, 0.013339/0.013339 sec, 0.002505/0.002505 sec, 0.13552/0.13552 sec, 0.09246/0.09246 sec, 0.004794/0.004794 sec, 0.010207/0.010207 sec, 0.008809/0.008809 sec, 0.010805/0.010805 sec, 0.023799/0.023799 sec, 0.027144/0.027144 sec, 0.011008/0.011008 sec, 0.012811/0.012811 sec, 0.027193/0.027193 sec, 0.04962/0.04962 sec, 0.014136/0.014136 sec, 0.213701/0.213701 sec, 0.050255/0.050255 sec, 0.045081/0.045081 sec, 0.711814/0.711814 sec, 0.648176/0.648176 sec, 0.893052/0.893052 sec, 1.29722/1.29722 sec, 0.126256/0.126256 sec, 0.333528/0.333528 sec, 0.292039/0.292039 sec, 0.027509/0.027509 sec, 0.028368/0.028368 sec, 0.034476/0.034476 sec, 0.037526/0.037526 sec, 0.048222/0.048222 sec, 0.043817/0.043817 sec, 0.040047/0.040047 sec, 0.031356/0.031356 sec, 0.043291/0.043291 sec, 0.034049/0.034049 sec, 0.043366/0.043366 sec, 0.242442/0.242442 sec, 0.048937/0.048937 sec, 0.050583/0.050583 sec, 0.57865/0.57865 sec, 0.461165/0.461165 sec )
[LOG] Total clause minimization time: 29.7355/30 sec (0.223872/0.223872 sec, 0.017125/0.017125 sec, 0.005338/0.005338 sec, 0.306184/0.306184 sec, 0.288169/0.288169 sec, 0.068509/0.068509 sec, 0.099823/0.099823 sec, 0.095732/0.095732 sec, 0.168114/0.168114 sec, 0.210923/0.210923 sec, 0.129281/0.129281 sec, 0.161186/0.161186 sec, 0.126143/0.126143 sec, 0.193812/0.193812 sec, 0.216928/0.216928 sec, 0.20703/0.20703 sec, 1.02015/1.02015 sec, 0.395417/0.395417 sec, 0.520534/0.520534 sec, 2.42387/2.42387 sec, 2.62833/2.62833 sec, 0.965807/0.965807 sec, 1.05063/1.05063 sec, 0.929919/0.929919 sec, 0.670491/0.670491 sec, 0.832388/0.832388 sec, 1.07931/1.07931 sec, 0.824046/0.824046 sec, 0.794108/0.794108 sec, 1.06433/1.06433 sec, 1.1939/1.1939 sec, 0.88217/0.88217 sec, 1.27058/1.27058 sec, 0.885596/0.885596 sec, 1.00627/1.00627 sec, 1.32156/1.32156 sec, 0.998932/0.998932 sec, 0.617334/0.617334 sec, 0.996559/0.996559 sec, 1.06718/1.06718 sec, 0.808808/0.808808 sec, 0.969096/0.969096 sec )
[LOG] Total clause size reduction: 209292 --> 3783 (5920 --> 27, 4728 --> 24, 672 --> 1, 27990 --> 277, 19034 --> 187, 4807 --> 18, 3408 --> 12, 7021 --> 34, 4110 --> 15, 3970 --> 17, 7110 --> 50, 3993 --> 23, 4081 --> 28, 7539 --> 59, 4511 --> 30, 5966 --> 52, 49296 --> 855, 13156 --> 163, 12760 --> 123, 9120 --> 150, 8520 --> 134, 20 --> 20, 13 --> 13, 1 --> 1, 66 --> 58, 53 --> 49, 15 --> 15, 12 --> 12, 20 --> 20, 12 --> 12, 17 --> 17, 27 --> 26, 15 --> 15, 19 --> 19, 47 --> 47, 27 --> 27, 33 --> 33, 802 --> 750, 137 --> 134, 108 --> 108, 58 --> 50, 78 --> 78 )
[LOG] Average clause size reduction: 202.802 --> 3.6657 (538.182 --> 2.45455, 525.333 --> 2.66667, 336 --> 0.5, 608.478 --> 6.02174, 594.812 --> 5.84375, 400.583 --> 1.5, 378.667 --> 1.33333, 390.056 --> 1.88889, 373.636 --> 1.36364, 360.909 --> 1.54545, 374.211 --> 2.63158, 332.75 --> 1.91667, 340.083 --> 2.33333, 342.682 --> 2.68182, 322.214 --> 2.14286, 298.3 --> 2.6, 310.038 --> 5.37736, 292.356 --> 3.62222, 283.556 --> 2.73333, 276.364 --> 4.54545, 274.839 --> 4.32258, 2.5 --> 2.5, 1.85714 --> 1.85714, 1 --> 1, 3.14286 --> 2.7619, 2.65 --> 2.45, 1.5 --> 1.5, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.33333 --> 1.33333, 1.7 --> 1.7, 2.07692 --> 2, 1.66667 --> 1.66667, 2.11111 --> 2.11111, 2.47368 --> 2.47368, 2.25 --> 2.25, 2.2 --> 2.2, 5.17419 --> 4.83871, 3.2619 --> 3.19048, 2.63415 --> 2.63415, 3.625 --> 3.125, 3.54545 --> 3.54545 )
[LOG] Overall execution time: 38.1591 sec CPU time.
[LOG] Overall execution time: 39 sec real time.
Synthesis time: 38.57 sec (Real time) / 38.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.25 sec (Real time) / 12.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2158 17 62 1 2059
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 51.8511 sec CPU time.
[LOG] Relation determinization time: 52 sec real time.
[LOG] Final circuit size: 1374 new AND gates.
[LOG] Size before ABC: 1648 AND gates.
[LOG] Size after ABC: 1374 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 50.4627/50 sec (0.08554/0 sec, 0.084025/0 sec, 0.041484/0 sec, 0.66945/1 sec, 0.652593/0 sec, 0.142982/0 sec, 0.242831/1 sec, 0.255068/0 sec, 0.169692/0 sec, 0.232393/0 sec, 0.148173/1 sec, 0.149054/0 sec, 0.294095/0 sec, 0.339173/0 sec, 0.406053/1 sec, 0.261873/0 sec, 1.03117/1 sec, 0.827978/1 sec, 1.01889/1 sec, 0.732353/1 sec, 3.13085/3 sec, 5.33894/5 sec, 2.12133/2 sec, 1.84495/2 sec, 1.26898/1 sec, 1.58651/2 sec, 1.63663/2 sec, 1.3402/1 sec, 1.07921/1 sec, 1.08707/1 sec, 1.43661/2 sec, 1.21691/1 sec, 1.55537/1 sec, 1.35055/2 sec, 1.84081/2 sec, 1.85586/1 sec, 1.75901/2 sec, 1.49296/2 sec, 1.35346/1 sec, 1.75751/2 sec, 1.68421/1 sec, 1.63362/2 sec, 1.331/1 sec, 1.97529/2 sec )
[LOG] Nr of iterations: 1149 (18, 15, 5, 46, 25, 9, 8, 12, 10, 11, 6, 18, 16, 24, 16, 22, 108, 55, 79, 20, 92, 35, 9, 11, 4, 24, 12, 8, 7, 11, 7, 10, 5, 15, 13, 17, 12, 21, 85, 35, 74, 17, 78, 24 )
[LOG] Total clause computation time: 6.9395/8 sec (0.021362/0.021362 sec, 0.023071/0.023071 sec, 0.009597/0.009597 sec, 0.201059/0.201059 sec, 0.06768/0.06768 sec, 0.006681/0.006681 sec, 0.006823/0.006823 sec, 0.007496/0.007496 sec, 0.009507/0.009507 sec, 0.020079/0.020079 sec, 0.02273/0.02273 sec, 0.025932/0.025932 sec, 0.03922/0.03922 sec, 0.04391/0.04391 sec, 0.02843/0.02843 sec, 0.038351/0.038351 sec, 0.181738/0.181738 sec, 0.050271/0.050271 sec, 0.069126/0.069126 sec, 0.039555/0.039555 sec, 0.303921/0.303921 sec, 0.858334/0.858334 sec, 0.93424/0.93424 sec, 0.70792/0.70792 sec, 0.197011/0.197011 sec, 0.535024/0.535024 sec, 0.489501/0.489501 sec, 0.062521/0.062521 sec, 0.044461/0.044461 sec, 0.034611/0.034611 sec, 0.035689/0.035689 sec, 0.061527/0.061527 sec, 0.082117/0.082117 sec, 0.048186/0.048186 sec, 0.060789/0.060789 sec, 0.075782/0.075782 sec, 0.073364/0.073364 sec, 0.056599/0.056599 sec, 0.407167/0.407167 sec, 0.040663/0.040663 sec, 0.073972/0.073972 sec, 0.041228/0.041228 sec, 0.198253/0.198253 sec, 0.603999/0.603999 sec )
[LOG] Total clause minimization time: 42.7401/42 sec (0.044207/0.044207 sec, 0.042046/0.042046 sec, 0.013201/0.013201 sec, 0.448291/0.448291 sec, 0.564843/0.564843 sec, 0.117741/0.117741 sec, 0.215503/0.215503 sec, 0.226937/0.226937 sec, 0.139696/0.139696 sec, 0.191147/0.191147 sec, 0.104497/0.104497 sec, 0.101969/0.101969 sec, 0.23369/0.23369 sec, 0.273186/0.273186 sec, 0.355994/0.355994 sec, 0.201828/0.201828 sec, 0.825857/0.825857 sec, 0.753732/0.753732 sec, 0.924852/0.924852 sec, 0.66766/0.66766 sec, 2.79867/2.79867 sec, 4.45249/4.45249 sec, 1.17359/1.17359 sec, 1.12321/1.12321 sec, 1.0582/1.0582 sec, 1.03769/1.03769 sec, 1.1333/1.1333 sec, 1.26371/1.26371 sec, 1.02108/1.02108 sec, 1.03825/1.03825 sec, 1.38679/1.38679 sec, 1.14179/1.14179 sec, 1.45968/1.45968 sec, 1.28876/1.28876 sec, 1.76673/1.76673 sec, 1.76667/1.76667 sec, 1.67209/1.67209 sec, 1.42268/1.42268 sec, 0.932279/0.932279 sec, 1.70315/1.70315 sec, 1.59652/1.59652 sec, 1.57906/1.57906 sec, 1.11909/1.11909 sec, 1.3577/1.3577 sec )
[LOG] Total clause size reduction: 238406 --> 3791 (10642 --> 65, 8750 --> 40, 2476 --> 8, 26505 --> 360, 13944 --> 97, 3656 --> 11, 3122 --> 10, 4763 --> 19, 3789 --> 17, 4070 --> 18, 1975 --> 8, 6681 --> 38, 5565 --> 31, 8487 --> 70, 5355 --> 38, 7665 --> 44, 35738 --> 550, 17334 --> 155, 24024 --> 260, 5681 --> 58, 26754 --> 397, 9962 --> 137, 21 --> 21, 26 --> 25, 8 --> 8, 78 --> 67, 31 --> 29, 11 --> 11, 10 --> 10, 19 --> 19, 11 --> 11, 18 --> 18, 8 --> 8, 29 --> 22, 23 --> 23, 41 --> 39, 25 --> 25, 44 --> 43, 362 --> 314, 72 --> 72, 234 --> 232, 44 --> 43, 288 --> 255, 65 --> 65 )
[LOG] Average clause size reduction: 207.49 --> 3.29939 (591.222 --> 3.61111, 583.333 --> 2.66667, 495.2 --> 1.6, 576.196 --> 7.82609, 557.76 --> 3.88, 406.222 --> 1.22222, 390.25 --> 1.25, 396.917 --> 1.58333, 378.9 --> 1.7, 370 --> 1.63636, 329.167 --> 1.33333, 371.167 --> 2.11111, 347.812 --> 1.9375, 353.625 --> 2.91667, 334.688 --> 2.375, 348.409 --> 2, 330.907 --> 5.09259, 315.164 --> 2.81818, 304.101 --> 3.29114, 284.05 --> 2.9, 290.804 --> 4.31522, 284.629 --> 3.91429, 2.33333 --> 2.33333, 2.36364 --> 2.27273, 2 --> 2, 3.25 --> 2.79167, 2.58333 --> 2.41667, 1.375 --> 1.375, 1.42857 --> 1.42857, 1.72727 --> 1.72727, 1.57143 --> 1.57143, 1.8 --> 1.8, 1.6 --> 1.6, 1.93333 --> 1.46667, 1.76923 --> 1.76923, 2.41176 --> 2.29412, 2.08333 --> 2.08333, 2.09524 --> 2.04762, 4.25882 --> 3.69412, 2.05714 --> 2.05714, 3.16216 --> 3.13514, 2.58824 --> 2.52941, 3.69231 --> 3.26923, 2.70833 --> 2.70833 )
[LOG] Overall execution time: 51.8614 sec CPU time.
[LOG] Overall execution time: 53 sec real time.
Synthesis time: 52.27 sec (Real time) / 52.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 33.74 sec (Real time) / 33.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2096 18 65 1 1991
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 94.5507 sec CPU time.
[LOG] Relation determinization time: 95 sec real time.
[LOG] Final circuit size: 2500 new AND gates.
[LOG] Size before ABC: 3057 AND gates.
[LOG] Size after ABC: 2500 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 93.0595/94 sec (0.065179/0 sec, 0.049375/1 sec, 0.039466/0 sec, 0.663859/0 sec, 0.475506/1 sec, 0.307144/0 sec, 0.149978/0 sec, 0.307717/0 sec, 0.220741/1 sec, 0.307632/0 sec, 0.166903/0 sec, 0.370796/1 sec, 0.31669/0 sec, 0.194375/0 sec, 0.272181/0 sec, 0.163361/1 sec, 1.03134/1 sec, 0.358646/0 sec, 0.665175/1 sec, 0.553746/0 sec, 0.669396/1 sec, 4.76919/5 sec, 8.82152/8 sec, 4.26321/5 sec, 4.34106/4 sec, 3.34605/3 sec, 3.04899/3 sec, 2.92123/3 sec, 3.40189/4 sec, 2.82272/3 sec, 2.83439/2 sec, 3.42869/4 sec, 3.34394/3 sec, 2.9029/3 sec, 3.2553/3 sec, 2.75362/3 sec, 2.57455/3 sec, 3.01283/3 sec, 2.79911/3 sec, 2.38634/2 sec, 3.05549/3 sec, 3.47642/4 sec, 3.1049/3 sec, 4.07258/4 sec, 2.80796/3 sec, 2.16543/2 sec )
[LOG] Nr of iterations: 1609 (17, 8, 7, 35, 45, 10, 3, 12, 11, 15, 6, 15, 17, 24, 15, 11, 103, 56, 60, 20, 22, 306, 92, 8, 5, 6, 18, 21, 9, 2, 7, 9, 13, 5, 11, 16, 18, 13, 10, 90, 51, 50, 17, 16, 237, 67 )
[LOG] Total clause computation time: 12.9303/15 sec (0.012337/0.012337 sec, 0.013943/0.013943 sec, 0.008014/0.008014 sec, 0.167558/0.167558 sec, 0.166422/0.166422 sec, 0.010127/0.010127 sec, 0.004777/0.004777 sec, 0.009102/0.009102 sec, 0.015825/0.015825 sec, 0.029126/0.029126 sec, 0.013303/0.013303 sec, 0.03021/0.03021 sec, 0.021726/0.021726 sec, 0.036305/0.036305 sec, 0.0377/0.0377 sec, 0.037492/0.037492 sec, 0.151092/0.151092 sec, 0.046921/0.046921 sec, 0.066754/0.066754 sec, 0.065036/0.065036 sec, 0.04857/0.04857 sec, 0.543315/0.543315 sec, 1.81301/1.81301 sec, 1.22192/1.22192 sec, 1.5514/1.5514 sec, 0.540208/0.540208 sec, 1.12431/1.12431 sec, 0.805738/0.805738 sec, 0.140771/0.140771 sec, 0.04699/0.04699 sec, 0.168356/0.168356 sec, 0.088566/0.088566 sec, 0.103879/0.103879 sec, 0.061969/0.061969 sec, 0.274616/0.274616 sec, 0.071048/0.071048 sec, 0.088759/0.088759 sec, 0.058515/0.058515 sec, 0.148691/0.148691 sec, 0.83453/0.83453 sec, 0.091955/0.091955 sec, 0.118689/0.118689 sec, 0.070061/0.070061 sec, 0.198683/0.198683 sec, 0.802116/0.802116 sec, 0.969907/0.969907 sec )
[LOG] Total clause minimization time: 79.205/77 sec (0.032655/0.032655 sec, 0.016593/0.016593 sec, 0.012716/0.012716 sec, 0.477016/0.477016 sec, 0.288097/0.288097 sec, 0.276303/0.276303 sec, 0.124307/0.124307 sec, 0.279361/0.279361 sec, 0.183524/0.183524 sec, 0.258251/0.258251 sec, 0.132046/0.132046 sec, 0.318928/0.318928 sec, 0.273483/0.273483 sec, 0.136133/0.136133 sec, 0.212281/0.212281 sec, 0.103927/0.103927 sec, 0.857758/0.857758 sec, 0.287279/0.287279 sec, 0.572888/0.572888 sec, 0.462586/0.462586 sec, 0.594849/0.594849 sec, 4.19056/4.19056 sec, 6.97289/6.97289 sec, 3.02497/3.02497 sec, 2.773/2.773 sec, 2.78895/2.78895 sec, 1.90772/1.90772 sec, 2.0982/2.0982 sec, 3.24411/3.24411 sec, 2.75889/2.75889 sec, 2.64952/2.64952 sec, 3.32248/3.32248 sec, 3.22305/3.22305 sec, 2.82348/2.82348 sec, 2.9634/2.9634 sec, 2.66506/2.66506 sec, 2.46821/2.46821 sec, 2.93717/2.93717 sec, 2.63242/2.63242 sec, 1.53358/1.53358 sec, 2.94587/2.94587 sec, 3.33992/3.33992 sec, 3.01782/3.01782 sec, 3.85649/3.85649 sec, 1.98778/1.98778 sec, 1.17844/1.17844 sec )
[LOG] Total clause size reduction: 339272 --> 7759 (10560 --> 60, 4613 --> 19, 4512 --> 12, 21420 --> 206, 27676 --> 331, 4401 --> 14, 956 --> 3, 5115 --> 28, 4530 --> 16, 6146 --> 29, 2185 --> 10, 5810 --> 33, 6448 --> 33, 9223 --> 68, 5446 --> 31, 3770 --> 20, 37230 --> 610, 19415 --> 175, 20060 --> 168, 6213 --> 56, 6678 --> 69, 95465 --> 2543, 28392 --> 468, 20 --> 20, 10 --> 10, 12 --> 12, 51 --> 46, 59 --> 57, 14 --> 14, 3 --> 3, 11 --> 11, 14 --> 14, 24 --> 24, 10 --> 10, 21 --> 21, 33 --> 33, 31 --> 31, 26 --> 26, 20 --> 20, 464 --> 433, 137 --> 137, 125 --> 125, 44 --> 42, 43 --> 43, 1561 --> 1350, 275 --> 275 )
[LOG] Average clause size reduction: 210.859 --> 4.82225 (621.176 --> 3.52941, 576.625 --> 2.375, 644.571 --> 1.71429, 612 --> 5.88571, 615.022 --> 7.35556, 440.1 --> 1.4, 318.667 --> 1, 426.25 --> 2.33333, 411.818 --> 1.45455, 409.733 --> 1.93333, 364.167 --> 1.66667, 387.333 --> 2.2, 379.294 --> 1.94118, 384.292 --> 2.83333, 363.067 --> 2.06667, 342.727 --> 1.81818, 361.456 --> 5.92233, 346.696 --> 3.125, 334.333 --> 2.8, 310.65 --> 2.8, 303.545 --> 3.13636, 311.977 --> 8.31046, 308.609 --> 5.08696, 2.5 --> 2.5, 2 --> 2, 2 --> 2, 2.83333 --> 2.55556, 2.80952 --> 2.71429, 1.55556 --> 1.55556, 1.5 --> 1.5, 1.57143 --> 1.57143, 1.55556 --> 1.55556, 1.84615 --> 1.84615, 2 --> 2, 1.90909 --> 1.90909, 2.0625 --> 2.0625, 1.72222 --> 1.72222, 2 --> 2, 2 --> 2, 5.15556 --> 4.81111, 2.68627 --> 2.68627, 2.5 --> 2.5, 2.58824 --> 2.47059, 2.6875 --> 2.6875, 6.5865 --> 5.6962, 4.10448 --> 4.10448 )
[LOG] Overall execution time: 94.5617 sec CPU time.
[LOG] Overall execution time: 95 sec real time.
Synthesis time: 95.19 sec (Real time) / 94.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.93 sec (Real time) / 0.93 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.51 sec (Real time) / 28.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 3262 19 68 1 3152
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 74.9936 sec CPU time.
[LOG] Relation determinization time: 75 sec real time.
[LOG] Final circuit size: 1874 new AND gates.
[LOG] Size before ABC: 2207 AND gates.
[LOG] Size after ABC: 1874 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 73.0341/73 sec (0.058838/0 sec, 0.831302/0 sec, 0.043516/1 sec, 0.609421/0 sec, 0.693268/1 sec, 0.229779/0 sec, 0.202343/0 sec, 0.277331/1 sec, 0.553889/0 sec, 0.301231/0 sec, 0.221482/1 sec, 0.195393/0 sec, 0.249947/0 sec, 0.378275/0 sec, 0.204148/1 sec, 0.279505/0 sec, 0.941024/1 sec, 0.339796/0 sec, 0.668563/1 sec, 0.641526/1 sec, 0.477097/0 sec, 0.868858/1 sec, 3.86885/4 sec, 2.13202/2 sec, 3.16197/3 sec, 2.78813/3 sec, 1.82774/2 sec, 2.51623/2 sec, 2.36846/3 sec, 2.97606/3 sec, 2.59712/2 sec, 2.83216/3 sec, 2.00904/2 sec, 2.11824/2 sec, 2.21787/2 sec, 2.90452/3 sec, 1.95677/2 sec, 1.81205/2 sec, 2.45088/3 sec, 1.86847/1 sec, 1.75525/2 sec, 2.87648/3 sec, 1.84869/2 sec, 2.06735/2 sec, 2.37714/2 sec, 3.6581/4 sec, 2.55658/3 sec, 2.22137/2 sec )
[LOG] Nr of iterations: 1344 (12, 7, 6, 20, 35, 13, 8, 13, 11, 21, 10, 15, 16, 18, 11, 17, 92, 17, 54, 22, 16, 12, 195, 85, 8, 6, 4, 16, 24, 9, 7, 9, 10, 16, 9, 11, 10, 14, 9, 14, 78, 14, 51, 14, 13, 10, 186, 76 )
[LOG] Total clause computation time: 6.57844/8 sec (0.011349/0.011349 sec, 0.008113/0.008113 sec, 0.005551/0.005551 sec, 0.163295/0.163295 sec, 0.20306/0.20306 sec, 0.008194/0.008194 sec, 0.00697/0.00697 sec, 0.017533/0.017533 sec, 0.009843/0.009843 sec, 0.056742/0.056742 sec, 0.017591/0.017591 sec, 0.033949/0.033949 sec, 0.035614/0.035614 sec, 0.027072/0.027072 sec, 0.029266/0.029266 sec, 0.029693/0.029693 sec, 0.13376/0.13376 sec, 0.037242/0.037242 sec, 0.045598/0.045598 sec, 0.052721/0.052721 sec, 0.058757/0.058757 sec, 0.021584/0.021584 sec, 0.484695/0.484695 sec, 0.362477/0.362477 sec, 0.276849/0.276849 sec, 0.30132/0.30132 sec, 0.276299/0.276299 sec, 1.01553/1.01553 sec, 0.544116/0.544116 sec, 0.086052/0.086052 sec, 0.046335/0.046335 sec, 0.070449/0.070449 sec, 0.06165/0.06165 sec, 0.102818/0.102818 sec, 0.078312/0.078312 sec, 0.086566/0.086566 sec, 0.053512/0.053512 sec, 0.070841/0.070841 sec, 0.064292/0.064292 sec, 0.077019/0.077019 sec, 0.50115/0.50115 sec, 0.061329/0.061329 sec, 0.075289/0.075289 sec, 0.072445/0.072445 sec, 0.072616/0.072616 sec, 0.049805/0.049805 sec, 0.251748/0.251748 sec, 0.421431/0.421431 sec )
[LOG] Total clause minimization time: 65.394/65 sec (0.023027/0.023027 sec, 0.799967/0.799967 sec, 0.013545/0.013545 sec, 0.422526/0.422526 sec, 0.465541/0.465541 sec, 0.196809/0.196809 sec, 0.170477/0.170477 sec, 0.237364/0.237364 sec, 0.518601/0.518601 sec, 0.218244/0.218244 sec, 0.177518/0.177518 sec, 0.135195/0.135195 sec, 0.190459/0.190459 sec, 0.324483/0.324483 sec, 0.148269/0.148269 sec, 0.222845/0.222845 sec, 0.778992/0.778992 sec, 0.27362/0.27362 sec, 0.593549/0.593549 sec, 0.559268/0.559268 sec, 0.388666/0.388666 sec, 0.81755/0.81755 sec, 3.34906/3.34906 sec, 1.73454/1.73454 sec, 2.86835/2.86835 sec, 2.46957/2.46957 sec, 1.53433/1.53433 sec, 1.48327/1.48327 sec, 1.80711/1.80711 sec, 2.87244/2.87244 sec, 2.53362/2.53362 sec, 2.74407/2.74407 sec, 1.93047/1.93047 sec, 1.99818/1.99818 sec, 2.12256/2.12256 sec, 2.80075/2.80075 sec, 1.88607/1.88607 sec, 1.72378/1.72378 sec, 2.36935/2.36935 sec, 1.77428/1.77428 sec, 1.23662/1.23662 sec, 2.79793/2.79793 sec, 1.75601/1.75601 sec, 1.97756/1.97756 sec, 2.28737/2.28737 sec, 3.5911/3.5911 sec, 2.28638/2.28638 sec, 1.78272/1.78272 sec )
[LOG] Total clause size reduction: 287206 --> 4788 (7634 --> 17, 4158 --> 8, 3960 --> 6, 13984 --> 84, 24548 --> 223, 6108 --> 25, 3486 --> 11, 5940 --> 23, 4830 --> 16, 9380 --> 44, 4113 --> 14, 6230 --> 29, 6345 --> 42, 6987 --> 45, 3990 --> 22, 6352 --> 36, 36036 --> 542, 6144 --> 50, 19186 --> 150, 7329 --> 58, 5040 --> 36, 3839 --> 30, 62468 --> 1087, 26964 --> 299, 10 --> 10, 8 --> 8, 4 --> 4, 49 --> 45, 68 --> 65, 12 --> 12, 11 --> 11, 14 --> 14, 16 --> 16, 27 --> 27, 14 --> 14, 17 --> 17, 19 --> 19, 33 --> 33, 18 --> 18, 28 --> 28, 357 --> 303, 37 --> 35, 140 --> 140, 29 --> 29, 30 --> 29, 22 --> 22, 965 --> 765, 227 --> 227 )
[LOG] Average clause size reduction: 213.695 --> 3.5625 (636.167 --> 1.41667, 594 --> 1.14286, 660 --> 1, 699.2 --> 4.2, 701.371 --> 6.37143, 469.846 --> 1.92308, 435.75 --> 1.375, 456.923 --> 1.76923, 439.091 --> 1.45455, 446.667 --> 2.09524, 411.3 --> 1.4, 415.333 --> 1.93333, 396.562 --> 2.625, 388.167 --> 2.5, 362.727 --> 2, 373.647 --> 2.11765, 391.696 --> 5.8913, 361.412 --> 2.94118, 355.296 --> 2.77778, 333.136 --> 2.63636, 315 --> 2.25, 319.917 --> 2.5, 320.349 --> 5.57436, 317.224 --> 3.51765, 1.25 --> 1.25, 1.33333 --> 1.33333, 1 --> 1, 3.0625 --> 2.8125, 2.83333 --> 2.70833, 1.33333 --> 1.33333, 1.57143 --> 1.57143, 1.55556 --> 1.55556, 1.6 --> 1.6, 1.6875 --> 1.6875, 1.55556 --> 1.55556, 1.54545 --> 1.54545, 1.9 --> 1.9, 2.35714 --> 2.35714, 2 --> 2, 2 --> 2, 4.57692 --> 3.88462, 2.64286 --> 2.5, 2.7451 --> 2.7451, 2.07143 --> 2.07143, 2.30769 --> 2.23077, 2.2 --> 2.2, 5.18817 --> 4.1129, 2.98684 --> 2.98684 )
[LOG] Overall execution time: 75.0061 sec CPU time.
[LOG] Overall execution time: 75 sec real time.
Synthesis time: 75.50 sec (Real time) / 75.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.67 sec (Real time) / 0.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.26 sec (Real time) / 19.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 2676 20 71 1 2561
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.103597 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 94 new AND gates.
[LOG] Size before ABC: 112 AND gates.
[LOG] Size after ABC: 92 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.089514/0 sec (0.007289/0 sec, 0.008271/0 sec, 0.004992/0 sec, 0.009495/0 sec, 0.006776/0 sec, 0.002171/0 sec, 0.009984/0 sec, 0.00667/0 sec, 0.007466/0 sec, 0.010051/0 sec, 0.007889/0 sec, 0.00846/0 sec )
[LOG] Nr of iterations: 79 (15, 15, 3, 2, 8, 2, 12, 11, 2, 1, 7, 1 )
[LOG] Total clause computation time: 0.019492/0 sec (0.001888/0.001888 sec, 0.002201/0.002201 sec, 0.000376/0.000376 sec, 0.001998/0.001998 sec, 0.001613/0.001613 sec, 0.000218/0.000218 sec, 0.002845/0.002845 sec, 0.001841/0.001841 sec, 0.002526/0.002526 sec, 0/0 sec, 0.002247/0.002247 sec, 0.001739/0.001739 sec )
[LOG] Total clause minimization time: 0.056854/0 sec (0.003813/0.003813 sec, 0.004583/0.004583 sec, 0.003131/0.003131 sec, 0.006006/0.006006 sec, 0.003638/0.003638 sec, 0.000436/0.000436 sec, 0.006378/0.006378 sec, 0.004148/0.004148 sec, 0.004277/0.004277 sec, 0.0094/0.0094 sec, 0.004972/0.004972 sec, 0.006072/0.006072 sec )
[LOG] Total clause size reduction: 4870 --> 150 (1862 --> 33, 1750 --> 36, 222 --> 3, 109 --> 0, 756 --> 13, 103 --> 2, 25 --> 22, 25 --> 23, 3 --> 3, 0 --> 0, 13 --> 13, 2 --> 2 )
[LOG] Average clause size reduction: 61.6456 --> 1.89873 (124.133 --> 2.2, 116.667 --> 2.4, 74 --> 1, 54.5 --> 0, 94.5 --> 1.625, 51.5 --> 1, 2.08333 --> 1.83333, 2.27273 --> 2.09091, 1.5 --> 1.5, 0 --> 0, 1.85714 --> 1.85714, 2 --> 2 )
[LOG] Overall execution time: 0.105271 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 264 5 23 1 232
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.362991 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 240 new AND gates.
[LOG] Size before ABC: 268 AND gates.
[LOG] Size after ABC: 240 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.335119/0 sec (0.022819/0 sec, 0.022728/0 sec, 0.010059/0 sec, 0.008635/0 sec, 0.009623/0 sec, 0.039091/0 sec, 0.005527/0 sec, 0.033637/0 sec, 0.034089/0 sec, 0.028495/0 sec, 0.032415/0 sec, 0.029919/0 sec, 0.031796/0 sec, 0.026286/0 sec )
[LOG] Nr of iterations: 165 (28, 23, 3, 5, 6, 22, 6, 22, 17, 2, 4, 5, 20, 2 )
[LOG] Total clause computation time: 0.08853/0 sec (0.004759/0.004759 sec, 0.005435/0.005435 sec, 0.000912/0.000912 sec, 0.00083/0.00083 sec, 0.004112/0.004112 sec, 0.015143/0.015143 sec, 0.00082/0.00082 sec, 0.011182/0.011182 sec, 0.009774/0.009774 sec, 0.007088/0.007088 sec, 0.006643/0.006643 sec, 0.006695/0.006695 sec, 0.008926/0.008926 sec, 0.006211/0.006211 sec )
[LOG] Total clause minimization time: 0.222222/0 sec (0.015847/0.015847 sec, 0.015011/0.015011 sec, 0.006843/0.006843 sec, 0.005478/0.005478 sec, 0.003186/0.003186 sec, 0.021527/0.021527 sec, 0.002213/0.002213 sec, 0.021161/0.021161 sec, 0.023158/0.023158 sec, 0.020291/0.020291 sec, 0.024671/0.024671 sec, 0.022109/0.022109 sec, 0.021742/0.021742 sec, 0.018985/0.018985 sec )
[LOG] Total clause size reduction: 13112 --> 455 (4509 --> 105, 3674 --> 77, 284 --> 3, 556 --> 5, 640 --> 8, 2646 --> 62, 605 --> 11, 74 --> 62, 51 --> 49, 3 --> 3, 5 --> 5, 8 --> 8, 55 --> 55, 2 --> 2 )
[LOG] Average clause size reduction: 79.4667 --> 2.75758 (161.036 --> 3.75, 159.739 --> 3.34783, 94.6667 --> 1, 111.2 --> 1, 106.667 --> 1.33333, 120.273 --> 2.81818, 100.833 --> 1.83333, 3.36364 --> 2.81818, 3 --> 2.88235, 1.5 --> 1.5, 1.25 --> 1.25, 1.6 --> 1.6, 2.75 --> 2.75, 1 --> 1 )
[LOG] Overall execution time: 0.364899 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.09 sec (Real time) / 1.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 447 6 26 1 408
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 1.68344 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 432 new AND gates.
[LOG] Size before ABC: 497 AND gates.
[LOG] Size after ABC: 432 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.61908/1 sec (0.056557/0 sec, 0.077792/0 sec, 0.018977/0 sec, 0.023333/0 sec, 0.02745/0 sec, 0.037685/0 sec, 0.142995/0 sec, 0.09035/0 sec, 0.008995/0 sec, 0.125018/0 sec, 0.144062/0 sec, 0.10561/0 sec, 0.101188/1 sec, 0.152841/0 sec, 0.169799/0 sec, 0.147601/0 sec, 0.091374/0 sec, 0.097454/0 sec )
[LOG] Nr of iterations: 285 (38, 52, 7, 7, 6, 13, 5, 30, 5, 28, 39, 4, 4, 5, 8, 3, 27, 4 )
[LOG] Total clause computation time: 0.432519/1 sec (0.014704/0.014704 sec, 0.014277/0.014277 sec, 0.001608/0.001608 sec, 0.002084/0.002084 sec, 0.002613/0.002613 sec, 0.012024/0.012024 sec, 0.043713/0.043713 sec, 0.041961/0.041961 sec, 0.001502/0.001502 sec, 0.040596/0.040596 sec, 0.045122/0.045122 sec, 0.020366/0.020366 sec, 0.016434/0.016434 sec, 0.022542/0.022542 sec, 0.04234/0.04234 sec, 0.053333/0.053333 sec, 0.035553/0.035553 sec, 0.021747/0.021747 sec )
[LOG] Total clause minimization time: 1.13464/0 sec (0.038352/0.038352 sec, 0.0599/0.0599 sec, 0.01362/0.01362 sec, 0.017466/0.017466 sec, 0.021074/0.021074 sec, 0.021782/0.021782 sec, 0.095363/0.095363 sec, 0.044293/0.044293 sec, 0.003357/0.003357 sec, 0.082384/0.082384 sec, 0.096931/0.096931 sec, 0.083343/0.083343 sec, 0.082845/0.082845 sec, 0.12841/0.12841 sec, 0.125547/0.125547 sec, 0.092348/0.092348 sec, 0.053843/0.053843 sec, 0.073778/0.073778 sec )
[LOG] Total clause size reduction: 27867 --> 1004 (7622 --> 182, 10098 --> 246, 1050 --> 15, 960 --> 14, 755 --> 10, 1728 --> 36, 572 --> 8, 4118 --> 97, 548 --> 8, 118 --> 101, 158 --> 147, 7 --> 7, 6 --> 6, 10 --> 10, 19 --> 19, 5 --> 5, 85 --> 85, 8 --> 8 )
[LOG] Average clause size reduction: 97.7789 --> 3.52281 (200.579 --> 4.78947, 194.192 --> 4.73077, 150 --> 2.14286, 137.143 --> 2, 125.833 --> 1.66667, 132.923 --> 2.76923, 114.4 --> 1.6, 137.267 --> 3.23333, 109.6 --> 1.6, 4.21429 --> 3.60714, 4.05128 --> 3.76923, 1.75 --> 1.75, 1.5 --> 1.5, 2 --> 2, 2.375 --> 2.375, 1.66667 --> 1.66667, 3.14815 --> 3.14815, 2 --> 2 )
[LOG] Overall execution time: 1.68592 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.88 sec (Real time) / 1.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.63 sec (Real time) / 3.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 678 7 30 1 632
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 8.89056 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 925 new AND gates.
[LOG] Size before ABC: 1091 AND gates.
[LOG] Size after ABC: 924 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.70029/9 sec (0.01306/0 sec, 0.017729/0 sec, 0.183403/1 sec, 0.062848/0 sec, 0.090231/0 sec, 0.091134/0 sec, 0.368243/0 sec, 0.401533/1 sec, 0.466747/0 sec, 0.537544/1 sec, 0.701803/0 sec, 0.513002/1 sec, 0.45849/0 sec, 0.691751/1 sec, 0.684332/1 sec, 0.795909/0 sec, 0.600744/1 sec, 0.688372/1 sec, 0.761028/1 sec, 0.572389/0 sec )
[LOG] Nr of iterations: 560 (2, 5, 48, 10, 19, 27, 49, 44, 58, 36, 1, 3, 41, 9, 13, 23, 48, 43, 46, 35 )
[LOG] Total clause computation time: 1.32403/1 sec (0.000986/0.000986 sec, 0.004016/0.004016 sec, 0.037924/0.037924 sec, 0.018733/0.018733 sec, 0.012863/0.012863 sec, 0.017376/0.017376 sec, 0.095337/0.095337 sec, 0.078072/0.078072 sec, 0.083005/0.083005 sec, 0.068778/0.068778 sec, 0.110912/0.110912 sec, 0.101667/0.101667 sec, 0.089388/0.089388 sec, 0.075748/0.075748 sec, 0.049036/0.049036 sec, 0.037786/0.037786 sec, 0.158493/0.158493 sec, 0.158588/0.158588 sec, 0.057091/0.057091 sec, 0.068233/0.068233 sec )
[LOG] Total clause minimization time: 7.26782/8 sec (0.00607/0.00607 sec, 0.008358/0.008358 sec, 0.139677/0.139677 sec, 0.038183/0.038183 sec, 0.071381/0.071381 sec, 0.067666/0.067666 sec, 0.266313/0.266313 sec, 0.316091/0.316091 sec, 0.375778/0.375778 sec, 0.460492/0.460492 sec, 0.586655/0.586655 sec, 0.407093/0.407093 sec, 0.364632/0.364632 sec, 0.611849/0.611849 sec, 0.631104/0.631104 sec, 0.753865/0.753865 sec, 0.437766/0.437766 sec, 0.52541/0.52541 sec, 0.699632/0.699632 sec, 0.499808/0.499808 sec )
[LOG] Total clause size reduction: 52269 --> 2147 (276 --> 1, 1052 --> 11, 10293 --> 206, 1881 --> 23, 3528 --> 49, 4862 --> 74, 8112 --> 230, 6923 --> 245, 8892 --> 231, 5425 --> 104, 1 --> 1, 7 --> 7, 162 --> 158, 23 --> 23, 29 --> 29, 60 --> 59, 230 --> 210, 245 --> 231, 164 --> 151, 104 --> 104 )
[LOG] Average clause size reduction: 93.3375 --> 3.83393 (138 --> 0.5, 210.4 --> 2.2, 214.438 --> 4.29167, 188.1 --> 2.3, 185.684 --> 2.57895, 180.074 --> 2.74074, 165.551 --> 4.69388, 157.341 --> 5.56818, 153.31 --> 3.98276, 150.694 --> 2.88889, 1 --> 1, 2.33333 --> 2.33333, 3.95122 --> 3.85366, 2.55556 --> 2.55556, 2.23077 --> 2.23077, 2.6087 --> 2.56522, 4.79167 --> 4.375, 5.69767 --> 5.37209, 3.56522 --> 3.28261, 2.97143 --> 2.97143 )
[LOG] Overall execution time: 8.89429 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.15 sec (Real time) / 9.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.65 sec (Real time) / 18.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1210 8 33 1 1160
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 55.3819 sec CPU time.
[LOG] Relation determinization time: 56 sec real time.
[LOG] Final circuit size: 1658 new AND gates.
[LOG] Size before ABC: 1989 AND gates.
[LOG] Size after ABC: 1657 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 54.8668/55 sec (0.032418/0 sec, 0.031202/0 sec, 0.298881/0 sec, 0.261859/0 sec, 0.214908/1 sec, 0.216027/0 sec, 0.377017/0 sec, 1.71465/2 sec, 1.19408/1 sec, 6.67538/7 sec, 4.88101/5 sec, 4.46528/4 sec, 3.12686/3 sec, 2.56769/3 sec, 1.91923/2 sec, 2.36146/2 sec, 2.86422/3 sec, 2.36431/2 sec, 2.85249/3 sec, 3.3986/4 sec, 3.03955/3 sec, 3.50422/3 sec, 3.4526/4 sec, 3.05287/3 sec )
[LOG] Nr of iterations: 993 (3, 2, 64, 38, 32, 26, 31, 78, 59, 160, 32, 9, 2, 1, 58, 36, 31, 24, 27, 68, 52, 123, 29, 8 )
[LOG] Total clause computation time: 7.43866/7 sec (0.007591/0.007591 sec, 0.010821/0.010821 sec, 0.067805/0.067805 sec, 0.034124/0.034124 sec, 0.027444/0.027444 sec, 0.026104/0.026104 sec, 0.032727/0.032727 sec, 0.404291/0.404291 sec, 0.237833/0.237833 sec, 1.17711/1.17711 sec, 0.34135/0.34135 sec, 0.740279/0.740279 sec, 0.445418/0.445418 sec, 0.396836/0.396836 sec, 0.193282/0.193282 sec, 0.234809/0.234809 sec, 0.120572/0.120572 sec, 0.142027/0.142027 sec, 0.189002/0.189002 sec, 0.801457/0.801457 sec, 0.690324/0.690324 sec, 0.589795/0.589795 sec, 0.130236/0.130236 sec, 0.397422/0.397422 sec )
[LOG] Total clause minimization time: 47.1508/48 sec (0.013299/0.013299 sec, 0.010013/0.010013 sec, 0.220261/0.220261 sec, 0.216282/0.216282 sec, 0.175819/0.175819 sec, 0.178136/0.178136 sec, 0.33229/0.33229 sec, 1.29707/1.29707 sec, 0.941666/0.941666 sec, 5.48129/5.48129 sec, 4.52182/4.52182 sec, 3.70573/3.70573 sec, 2.67014/2.67014 sec, 2.16166/2.16166 sec, 1.71649/1.71649 sec, 2.11725/2.11725 sec, 2.73425/2.73425 sec, 2.21269/2.21269 sec, 2.65389/2.65389 sec, 2.58724/2.58724 sec, 2.33945/2.33945 sec, 2.90456/2.90456 sec, 3.31315/3.31315 sec, 2.64635/2.64635 sec )
[LOG] Total clause size reduction: 105665 --> 4580 (640 --> 4, 303 --> 1, 16317 --> 274, 9065 --> 127, 7223 --> 104, 5475 --> 69, 6300 --> 91, 14399 --> 475, 10382 --> 363, 26871 --> 1121, 5208 --> 103, 1336 --> 19, 4 --> 4, 1 --> 1, 232 --> 213, 119 --> 107, 104 --> 103, 64 --> 61, 75 --> 68, 384 --> 337, 308 --> 269, 744 --> 556, 92 --> 91, 19 --> 19 )
[LOG] Average clause size reduction: 106.41 --> 4.61229 (213.333 --> 1.33333, 151.5 --> 0.5, 254.953 --> 4.28125, 238.553 --> 3.34211, 225.719 --> 3.25, 210.577 --> 2.65385, 203.226 --> 2.93548, 184.603 --> 6.08974, 175.966 --> 6.15254, 167.944 --> 7.00625, 162.75 --> 3.21875, 148.444 --> 2.11111, 2 --> 2, 1 --> 1, 4 --> 3.67241, 3.30556 --> 2.97222, 3.35484 --> 3.32258, 2.66667 --> 2.54167, 2.77778 --> 2.51852, 5.64706 --> 4.95588, 5.92308 --> 5.17308, 6.04878 --> 4.52033, 3.17241 --> 3.13793, 2.375 --> 2.375 )
[LOG] Overall execution time: 55.3877 sec CPU time.
[LOG] Overall execution time: 56 sec real time.
Synthesis time: 55.82 sec (Real time) / 55.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 56.44 sec (Real time) / 56.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1987 9 37 1 1930
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 272.34 sec CPU time.
[LOG] Relation determinization time: 273 sec real time.
[LOG] Final circuit size: 2469 new AND gates.
[LOG] Size before ABC: 3066 AND gates.
[LOG] Size after ABC: 2469 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 270.903/271 sec (0.041256/0 sec, 0.092938/0 sec, 1.32232/1 sec, 0.799136/1 sec, 0.906463/1 sec, 0.763839/0 sec, 0.842129/1 sec, 1.50836/2 sec, 5.25566/5 sec, 6.35037/6 sec, 22.5997/23 sec, 19.1455/19 sec, 24.8695/25 sec, 18.2514/19 sec, 12.8566/12 sec, 8.41364/9 sec, 18.7699/19 sec, 13.7766/13 sec, 12.3183/13 sec, 11.5238/11 sec, 17.1582/17 sec, 13.6298/14 sec, 16.5547/17 sec, 11.3471/11 sec, 15.5605/16 sec, 16.2448/16 sec )
[LOG] Nr of iterations: 1429 (3, 15, 81, 21, 29, 32, 30, 21, 82, 65, 72, 282, 26, 2, 4, 67, 20, 24, 30, 28, 18, 79, 62, 64, 248, 24 )
[LOG] Total clause computation time: 31.0324/30 sec (0.00342/0.00342 sec, 0.015602/0.015602 sec, 0.237206/0.237206 sec, 0.130244/0.130244 sec, 0.101008/0.101008 sec, 0.118988/0.118988 sec, 0.090061/0.090061 sec, 0.071349/0.071349 sec, 0.803246/0.803246 sec, 0.78917/0.78917 sec, 2.19542/2.19542 sec, 2.2796/2.2796 sec, 3.59204/3.59204 sec, 1.69493/1.69493 sec, 2.14036/2.14036 sec, 1.36455/1.36455 sec, 1.14348/1.14348 sec, 0.777057/0.777057 sec, 0.618174/0.618174 sec, 0.723798/0.723798 sec, 0.510541/0.510541 sec, 3.52793/3.52793 sec, 2.63821/2.63821 sec, 0.636591/0.636591 sec, 2.38886/2.38886 sec, 2.44056/2.44056 sec )
[LOG] Total clause minimization time: 239.182/238 sec (0.012557/0.012557 sec, 0.053209/0.053209 sec, 1.05954/1.05954 sec, 0.638484/0.638484 sec, 0.778127/0.778127 sec, 0.617918/0.617918 sec, 0.724708/0.724708 sec, 1.40955/1.40955 sec, 4.42219/4.42219 sec, 5.52903/5.52903 sec, 20.3697/20.3697 sec, 16.8248/16.8248 sec, 21.2367/21.2367 sec, 16.5348/16.5348 sec, 10.6951/10.6951 sec, 7.02747/7.02747 sec, 17.6048/17.6048 sec, 12.9775/12.9775 sec, 11.6776/11.6776 sec, 10.7776/10.7776 sec, 16.6242/16.6242 sec, 10.0787/10.0787 sec, 13.8929/13.8929 sec, 10.6872/10.6872 sec, 13.1466/13.1466 sec, 13.7811/13.7811 sec )
[LOG] Total clause size reduction: 163093 --> 7109 (724 --> 2, 4774 --> 30, 22400 --> 385, 5420 --> 55, 7252 --> 92, 7657 --> 99, 6786 --> 77, 4500 --> 69, 16767 --> 560, 12736 --> 428, 13348 --> 334, 52547 --> 1997, 4650 --> 72, 2 --> 2, 4 --> 4, 273 --> 256, 55 --> 53, 72 --> 71, 93 --> 91, 72 --> 69, 59 --> 58, 537 --> 506, 406 --> 344, 271 --> 240, 1620 --> 1147, 68 --> 68 )
[LOG] Average clause size reduction: 114.131 --> 4.97481 (241.333 --> 0.666667, 318.267 --> 2, 276.543 --> 4.75309, 258.095 --> 2.61905, 250.069 --> 3.17241, 239.281 --> 3.09375, 226.2 --> 2.56667, 214.286 --> 3.28571, 204.476 --> 6.82927, 195.938 --> 6.58462, 185.389 --> 4.63889, 186.337 --> 7.08156, 178.846 --> 2.76923, 1 --> 1, 1 --> 1, 4.07463 --> 3.8209, 2.75 --> 2.65, 3 --> 2.95833, 3.1 --> 3.03333, 2.57143 --> 2.46429, 3.27778 --> 3.22222, 6.79747 --> 6.40506, 6.54839 --> 5.54839, 4.23438 --> 3.75, 6.53226 --> 4.625, 2.83333 --> 2.83333 )
[LOG] Overall execution time: 272.35 sec CPU time.
[LOG] Overall execution time: 273 sec real time.
Synthesis time: 273.26 sec (Real time) / 272.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.87 sec (Real time) / 0.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 166.42 sec (Real time) / 165.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 2841 10 40 1 2778
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 765.413 sec CPU time.
[LOG] Relation determinization time: 767 sec real time.
[LOG] Final circuit size: 3510 new AND gates.
[LOG] Size before ABC: 4502 AND gates.
[LOG] Size after ABC: 3509 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 761.99/764 sec (0.137185/0 sec, 0.137501/0 sec, 3.11014/3 sec, 2.54238/3 sec, 3.23878/3 sec, 3.664/4 sec, 3.27804/3 sec, 3.70429/4 sec, 16.5153/16 sec, 4.02581/5 sec, 15.6005/15 sec, 39.5223/40 sec, 45.4822/45 sec, 48.827/49 sec, 45.4447/46 sec, 30.8726/31 sec, 22.3877/22 sec, 38.3133/39 sec, 37.179/37 sec, 38.3401/38 sec, 43.7898/44 sec, 56.126/56 sec, 35.3967/36 sec, 56.4/56 sec, 43.7088/44 sec, 43.6552/44 sec, 41.0936/41 sec, 39.4969/40 sec )
[LOG] Nr of iterations: 1783 (6, 3, 81, 31, 33, 28, 34, 32, 83, 38, 59, 226, 266, 13, 4, 1, 76, 28, 29, 22, 32, 31, 74, 33, 58, 205, 247, 10 )
[LOG] Total clause computation time: 80.1377/73 sec (0.011226/0.011226 sec, 0.023694/0.023694 sec, 0.59068/0.59068 sec, 0.154998/0.154998 sec, 0.18306/0.18306 sec, 0.160607/0.160607 sec, 0.240082/0.240082 sec, 0.155906/0.155906 sec, 4.1187/4.1187 sec, 0.371112/0.371112 sec, 2.43218/2.43218 sec, 5.52097/5.52097 sec, 5.7804/5.7804 sec, 7.27937/7.27937 sec, 5.35142/5.35142 sec, 6.7822/6.7822 sec, 2.18136/2.18136 sec, 2.64066/2.64066 sec, 1.56524/1.56524 sec, 1.33482/1.33482 sec, 1.70049/1.70049 sec, 1.69655/1.69655 sec, 8.02326/8.02326 sec, 1.84998/1.84998 sec, 6.82746/6.82746 sec, 4.0984/4.0984 sec, 4.62994/4.62994 sec, 4.43291/4.43291 sec )
[LOG] Total clause minimization time: 680.381/690 sec (0.079801/0.079801 sec, 0.064701/0.064701 sec, 2.46839/2.46839 sec, 2.33347/2.33347 sec, 3.00099/3.00099 sec, 3.45027/3.45027 sec, 2.98417/2.98417 sec, 3.49385/3.49385 sec, 12.3387/12.3387 sec, 3.59098/3.59098 sec, 13.1083/13.1083 sec, 33.9296/33.9296 sec, 39.6226/39.6226 sec, 41.4708/41.4708 sec, 40.0457/40.0457 sec, 24.0469/24.0469 sec, 20.1585/20.1585 sec, 35.6317/35.6317 sec, 35.57/35.57 sec, 36.9629/36.9629 sec, 42.046/42.046 sec, 54.3868/54.3868 sec, 27.3286/27.3286 sec, 54.5028/54.5028 sec, 36.8375/36.8375 sec, 39.5019/39.5019 sec, 36.4097/36.4097 sec, 35.0155/35.0155 sec )
[LOG] Total clause size reduction: 210541 --> 10088 (2010 --> 10, 754 --> 8, 24240 --> 420, 8880 --> 109, 9056 --> 106, 7263 --> 95, 8481 --> 105, 7564 --> 91, 18532 --> 609, 8029 --> 130, 12122 --> 401, 44325 --> 1655, 51940 --> 1980, 2340 --> 36, 7 --> 7, 1 --> 1, 379 --> 337, 91 --> 91, 86 --> 82, 61 --> 59, 100 --> 99, 91 --> 85, 513 --> 458, 102 --> 99, 401 --> 373, 1395 --> 1159, 1751 --> 1456, 27 --> 27 )
[LOG] Average clause size reduction: 118.082 --> 5.65788 (335 --> 1.66667, 251.333 --> 2.66667, 299.259 --> 5.18519, 286.452 --> 3.51613, 274.424 --> 3.21212, 259.393 --> 3.39286, 249.441 --> 3.08824, 236.375 --> 2.84375, 223.277 --> 7.33735, 211.289 --> 3.42105, 205.458 --> 6.79661, 196.128 --> 7.32301, 195.263 --> 7.44361, 180 --> 2.76923, 1.75 --> 1.75, 1 --> 1, 4.98684 --> 4.43421, 3.25 --> 3.25, 2.96552 --> 2.82759, 2.77273 --> 2.68182, 3.125 --> 3.09375, 2.93548 --> 2.74194, 6.93243 --> 6.18919, 3.09091 --> 3, 6.91379 --> 6.43103, 6.80488 --> 5.65366, 7.08907 --> 5.89474, 2.7 --> 2.7 )
[LOG] Overall execution time: 765.432 sec CPU time.
[LOG] Overall execution time: 767 sec real time.
Synthesis time: 767.53 sec (Real time) / 762.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.52 sec (Real time) / 1.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 266.23 sec (Real time) / 265.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 3921 11 43 1 3854
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 4048.89 sec CPU time.
[LOG] Relation determinization time: 4059 sec real time.
[LOG] Final circuit size: 2640 new AND gates.
[LOG] Size before ABC: 3190 AND gates.
[LOG] Size after ABC: 2640 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4040.9/4050 sec (0.445506/0 sec, 0.571417/1 sec, 15.0209/15 sec, 16.7055/17 sec, 16.9749/17 sec, 21.7094/21 sec, 15.9108/16 sec, 17.8681/18 sec, 68.7963/69 sec, 20.1321/20 sec, 90.7974/91 sec, 20.8152/21 sec, 215.715/216 sec, 135.746/137 sec, 136.023/136 sec, 168.716/169 sec, 166.02/166 sec, 133.973/135 sec, 157.746/158 sec, 200.353/201 sec, 217.92/218 sec, 212.85/213 sec, 292.107/293 sec, 186.22/187 sec, 330.576/331 sec, 237.516/238 sec, 274.157/275 sec, 240.907/242 sec, 241.382/241 sec, 187.227/188 sec )
[LOG] Nr of iterations: 1321 (8, 6, 73, 30, 17, 29, 17, 22, 71, 39, 68, 19, 100, 128, 62, 5, 3, 72, 22, 12, 26, 14, 19, 68, 33, 66, 17, 99, 116, 60 )
[LOG] Total clause computation time: 299.742/291 sec (0.038619/0.038619 sec, 0.103744/0.103744 sec, 6.11421/6.11421 sec, 0.42335/0.42335 sec, 0.435566/0.435566 sec, 0.692695/0.692695 sec, 1.34258/1.34258 sec, 0.715207/0.715207 sec, 16.8932/16.8932 sec, 0.320278/0.320278 sec, 15.0438/15.0438 sec, 0.635924/0.635924 sec, 25.4051/25.4051 sec, 5.01774/5.01774 sec, 3.5928/3.5928 sec, 22.815/22.815 sec, 20.6323/20.6323 sec, 11.2455/11.2455 sec, 12.4323/12.4323 sec, 5.49714/5.49714 sec, 3.31712/3.31712 sec, 5.65615/5.65615 sec, 4.38369/4.38369 sec, 56.9707/56.9707 sec, 2.12087/2.12087 sec, 62.0182/62.0182 sec, 2.89695/2.89695 sec, 4.71127/4.71127 sec, 5.08303/5.08303 sec, 3.18701/3.18701 sec )
[LOG] Total clause minimization time: 3738.02/3753 sec (0.316501/0.316501 sec, 0.368021/0.368021 sec, 8.82291/8.82291 sec, 16.1704/16.1704 sec, 16.4266/16.4266 sec, 20.901/20.901 sec, 14.4516/14.4516 sec, 17.0368/17.0368 sec, 51.7811/51.7811 sec, 19.6834/19.6834 sec, 75.6291/75.6291 sec, 20.0518/20.0518 sec, 190.182/190.182 sec, 130.585/130.585 sec, 132.284/132.284 sec, 145.812/145.812 sec, 145.302/145.302 sec, 122.638/122.638 sec, 145.223/145.223 sec, 194.768/194.768 sec, 214.512/214.512 sec, 207.108/207.108 sec, 287.633/287.633 sec, 129.154/129.154 sec, 328.352/328.352 sec, 175.408/175.408 sec, 271.159/271.159 sec, 236.101/236.101 sec, 236.202/236.202 sec, 183.952/183.952 sec )
[LOG] Total clause size reduction: 173691 --> 6607 (3136 --> 15, 2095 --> 17, 24120 --> 426, 9454 --> 110, 5056 --> 54, 8708 --> 88, 4640 --> 50, 5817 --> 52, 17850 --> 547, 9196 --> 141, 15678 --> 527, 4050 --> 50, 20988 --> 619, 26797 --> 667, 12810 --> 243, 7 --> 7, 6 --> 6, 426 --> 364, 65 --> 65, 33 --> 33, 78 --> 78, 37 --> 37, 43 --> 43, 519 --> 469, 107 --> 105, 513 --> 484, 45 --> 44, 619 --> 512, 564 --> 520, 234 --> 234 )
[LOG] Average clause size reduction: 131.484 --> 5.00151 (392 --> 1.875, 349.167 --> 2.83333, 330.411 --> 5.83562, 315.133 --> 3.66667, 297.412 --> 3.17647, 300.276 --> 3.03448, 272.941 --> 2.94118, 264.409 --> 2.36364, 251.408 --> 7.70423, 235.795 --> 3.61538, 230.559 --> 7.75, 213.158 --> 2.63158, 209.88 --> 6.19, 209.352 --> 5.21094, 206.613 --> 3.91935, 1.4 --> 1.4, 2 --> 2, 5.91667 --> 5.05556, 2.95455 --> 2.95455, 2.75 --> 2.75, 3 --> 3, 2.64286 --> 2.64286, 2.26316 --> 2.26316, 7.63235 --> 6.89706, 3.24242 --> 3.18182, 7.77273 --> 7.33333, 2.64706 --> 2.58824, 6.25253 --> 5.17172, 4.86207 --> 4.48276, 3.9 --> 3.9 )
[LOG] Overall execution time: 4048.93 sec CPU time.
[LOG] Overall execution time: 4059 sec real time.
Synthesis time: 4058.53 sec (Real time) / 4037.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.91 sec (Real time) / 0.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 461.77 sec (Real time) / 460.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 3098 12 47 1 3024
=====================  genbuf9f9y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9956.76 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9965.92 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 3.8429 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1439 new AND gates.
[LOG] Size before ABC: 1859 AND gates.
[LOG] Size after ABC: 1439 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.80299/4 sec (0.005634/0 sec, 0.020517/0 sec, 0.019935/0 sec, 0.007449/0 sec, 0.04784/0 sec, 0.010852/0 sec, 0.609583/0 sec, 0.357172/1 sec, 0.234704/0 sec, 0.23742/0 sec, 0.305/1 sec, 0.340194/0 sec, 0.421464/0 sec, 0.31408/1 sec, 0.497505/0 sec, 0.373641/1 sec )
[LOG] Nr of iterations: 685 (5, 11, 6, 14, 26, 12, 194, 92, 2, 10, 5, 13, 11, 7, 186, 91 )
[LOG] Total clause computation time: 1.25297/3 sec (0.000435/0.000435 sec, 0.003827/0.003827 sec, 0.008302/0.008302 sec, 0.001572/0.001572 sec, 0.010341/0.010341 sec, 0.001782/0.001782 sec, 0.084186/0.084186 sec, 0.060423/0.060423 sec, 0.146117/0.146117 sec, 0.175438/0.175438 sec, 0.166405/0.166405 sec, 0.141514/0.141514 sec, 0.119702/0.119702 sec, 0.17359/0.17359 sec, 0.07039/0.07039 sec, 0.088944/0.088944 sec )
[LOG] Total clause minimization time: 2.50437/1 sec (0.002586/0.002586 sec, 0.014331/0.014331 sec, 0.009254/0.009254 sec, 0.003477/0.003477 sec, 0.034924/0.034924 sec, 0.006286/0.006286 sec, 0.521164/0.521164 sec, 0.291148/0.291148 sec, 0.08575/0.08575 sec, 0.05944/0.05944 sec, 0.13612/0.13612 sec, 0.196196/0.196196 sec, 0.299334/0.299334 sec, 0.138063/0.138063 sec, 0.424107/0.424107 sec, 0.28219/0.28219 sec )
[LOG] Total clause size reduction: 47145 --> 3786 (732 --> 18, 1810 --> 32, 860 --> 12, 2002 --> 29, 4025 --> 82, 1375 --> 41, 23932 --> 1331, 10556 --> 475, 4 --> 4, 32 --> 32, 12 --> 12, 29 --> 29, 22 --> 19, 20 --> 20, 1259 --> 1175, 475 --> 475 )
[LOG] Average clause size reduction: 68.8248 --> 5.52701 (146.4 --> 3.6, 164.545 --> 2.90909, 143.333 --> 2, 143 --> 2.07143, 154.808 --> 3.15385, 114.583 --> 3.41667, 123.361 --> 6.86082, 114.739 --> 5.16304, 2 --> 2, 3.2 --> 3.2, 2.4 --> 2.4, 2.23077 --> 2.23077, 2 --> 1.72727, 2.85714 --> 2.85714, 6.76882 --> 6.3172, 5.21978 --> 5.21978 )
[LOG] Overall execution time: 3.84513 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.21 sec (Real time) / 4.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.64 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.41 sec (Real time) / 5.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1659 7 28 1 1616
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 17.4806 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 2891 new AND gates.
[LOG] Size before ABC: 3716 AND gates.
[LOG] Size after ABC: 2891 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.3462/18 sec (0.010471/0 sec, 0.063569/0 sec, 0.008676/0 sec, 0.224099/0 sec, 0.013529/0 sec, 0.894879/1 sec, 0.969306/1 sec, 1.40507/2 sec, 2.25524/2 sec, 0.741626/1 sec, 1.08489/1 sec, 0.809623/1 sec, 0.807786/0 sec, 0.972428/1 sec, 0.84948/1 sec, 1.34064/2 sec, 1.48963/1 sec, 1.29639/1 sec, 1.2804/2 sec, 0.828449/1 sec )
[LOG] Nr of iterations: 1603 (9, 9, 6, 79, 9, 239, 133, 171, 143, 51, 5, 8, 4, 37, 7, 219, 132, 159, 139, 44 )
[LOG] Total clause computation time: 6.02991/6 sec (0.001379/0.001379 sec, 0.013357/0.013357 sec, 0.001233/0.001233 sec, 0.029223/0.029223 sec, 0.002399/0.002399 sec, 0.15847/0.15847 sec, 0.216541/0.216541 sec, 0.146224/0.146224 sec, 0.700831/0.700831 sec, 0.330135/0.330135 sec, 0.606157/0.606157 sec, 0.596481/0.596481 sec, 0.39241/0.39241 sec, 0.519546/0.519546 sec, 0.502171/0.502171 sec, 0.178981/0.178981 sec, 0.546833/0.546833 sec, 0.122788/0.122788 sec, 0.412999/0.412999 sec, 0.551753/0.551753 sec )
[LOG] Total clause minimization time: 11.1695/12 sec (0.004099/0.004099 sec, 0.045657/0.045657 sec, 0.002943/0.002943 sec, 0.189927/0.189927 sec, 0.005433/0.005433 sec, 0.728887/0.728887 sec, 0.743512/0.743512 sec, 1.24729/1.24729 sec, 1.54116/1.54116 sec, 0.397222/0.397222 sec, 0.472469/0.472469 sec, 0.206819/0.206819 sec, 0.408038/0.408038 sec, 0.446044/0.446044 sec, 0.341353/0.341353 sec, 1.15506/1.15506 sec, 0.935738/0.935738 sec, 1.16706/1.16706 sec, 0.860125/0.860125 sec, 0.270657/0.270657 sec )
[LOG] Total clause size reduction: 146947 --> 8049 (1976 --> 22, 2064 --> 21, 1010 --> 12, 18252 --> 502, 1528 --> 16, 41888 --> 1167, 21648 --> 835, 26010 --> 796, 21584 --> 826, 7200 --> 286, 9 --> 9, 21 --> 21, 8 --> 8, 166 --> 162, 13 --> 13, 1008 --> 913, 835 --> 786, 708 --> 665, 795 --> 765, 224 --> 224 )
[LOG] Average clause size reduction: 91.67 --> 5.02121 (219.556 --> 2.44444, 229.333 --> 2.33333, 168.333 --> 2, 231.038 --> 6.35443, 169.778 --> 1.77778, 175.264 --> 4.88285, 162.767 --> 6.2782, 152.105 --> 4.65497, 150.937 --> 5.77622, 141.176 --> 5.60784, 1.8 --> 1.8, 2.625 --> 2.625, 2 --> 2, 4.48649 --> 4.37838, 1.85714 --> 1.85714, 4.60274 --> 4.16895, 6.32576 --> 5.95455, 4.45283 --> 4.18239, 5.71942 --> 5.5036, 5.09091 --> 5.09091 )
[LOG] Overall execution time: 17.4839 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 18.07 sec (Real time) / 17.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.77 sec (Real time) / 1.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.42 sec (Real time) / 19.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3181 9 34 1 3128
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 899.127 sec CPU time.
[LOG] Relation determinization time: 904 sec real time.
[LOG] Final circuit size: 20206 new AND gates.
[LOG] Size before ABC: 29300 AND gates.
[LOG] Size after ABC: 20206 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 898.712/900 sec (0.015604/0 sec, 0.133949/0 sec, 0.024443/0 sec, 0.137293/0 sec, 0.0319/0 sec, 0.619365/1 sec, 0.082517/0 sec, 12.0789/12 sec, 68.0119/68 sec, 88.1888/88 sec, 39.528/40 sec, 41.7782/42 sec, 62.6983/63 sec, 45.1154/45 sec, 42.4977/42 sec, 42.7119/43 sec, 42.8306/43 sec, 55.3246/55 sec, 85.3655/86 sec, 174.438/175 sec, 53.9596/54 sec, 43.1401/43 sec )
[LOG] Nr of iterations: 8171 (7, 6, 12, 22, 16, 61, 37, 1061, 1585, 1070, 295, 4, 3, 8, 9, 6, 22, 24, 1037, 1529, 1065, 292 )
[LOG] Total clause computation time: 305.775/314 sec (0.001777/0.001777 sec, 0.096117/0.096117 sec, 0.004737/0.004737 sec, 0.05122/0.05122 sec, 0.005729/0.005729 sec, 0.127746/0.127746 sec, 0.016191/0.016191 sec, 0.841136/0.841136 sec, 2.89533/2.89533 sec, 13.517/13.517 sec, 18.4288/18.4288 sec, 27.7081/27.7081 sec, 56.6153/56.6153 sec, 27.2566/27.2566 sec, 28.5059/28.5059 sec, 26.9949/26.9949 sec, 20.1514/20.1514 sec, 37.1146/37.1146 sec, 3.98275/3.98275 sec, 3.16935/3.16935 sec, 5.72081/5.72081 sec, 32.5698/32.5698 sec )
[LOG] Total clause minimization time: 591.915/585 sec (0.006055/0.006055 sec, 0.030744/0.030744 sec, 0.012422/0.012422 sec, 0.078819/0.078819 sec, 0.018519/0.018519 sec, 0.483612/0.483612 sec, 0.057561/0.057561 sec, 11.2158/11.2158 sec, 65.0624/65.0624 sec, 74.5869/74.5869 sec, 20.989/20.989 sec, 14.0277/14.0277 sec, 6.04505/6.04505 sec, 17.8087/17.8087 sec, 13.947/13.947 sec, 15.6711/15.6711 sec, 22.6323/22.6323 sec, 18.1681/18.1681 sec, 81.2918/81.2918 sec, 171.118/171.118 sec, 48.141/48.141 sec, 10.5222/10.5222 sec )
[LOG] Total clause size reduction: 735855 --> 62837 (1764 --> 20, 1445 --> 19, 2530 --> 31, 6489 --> 90, 3195 --> 41, 12360 --> 212, 6732 --> 144, 186560 --> 8480, 261360 --> 12808, 175316 --> 9662, 45864 --> 2160, 7 --> 7, 7 --> 7, 19 --> 19, 20 --> 20, 11 --> 11, 44 --> 33, 79 --> 79, 8190 --> 7339, 12128 --> 10606, 9602 --> 8916, 2133 --> 2133 )
[LOG] Average clause size reduction: 90.0569 --> 7.69025 (252 --> 2.85714, 240.833 --> 3.16667, 210.833 --> 2.58333, 294.955 --> 4.09091, 199.688 --> 2.5625, 202.623 --> 3.47541, 181.946 --> 3.89189, 175.834 --> 7.99246, 164.896 --> 8.08076, 163.847 --> 9.02991, 155.471 --> 7.32203, 1.75 --> 1.75, 2.33333 --> 2.33333, 2.375 --> 2.375, 2.22222 --> 2.22222, 1.83333 --> 1.83333, 2 --> 1.5, 3.29167 --> 3.29167, 7.89778 --> 7.07715, 7.93198 --> 6.93656, 9.01596 --> 8.37183, 7.30479 --> 7.30479 )
[LOG] Overall execution time: 899.132 sec CPU time.
[LOG] Overall execution time: 904 sec real time.
Synthesis time: 904.14 sec (Real time) / 900.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.44 sec (Real time) / 10.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1496.95 sec (Real time) / 1492.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 20545 11 38 1 20485
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 217.085 sec CPU time.
[LOG] Relation determinization time: 221 sec real time.
[LOG] Final circuit size: 15316 new AND gates.
[LOG] Size before ABC: 19420 AND gates.
[LOG] Size after ABC: 15315 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 216.496/217 sec (2.52057/3 sec, 3.88098/4 sec, 15.77/16 sec, 1.67204/1 sec, 9.55153/10 sec, 13.6045/13 sec, 12.6819/13 sec, 11.5159/12 sec, 14.7363/15 sec, 0.193349/0 sec, 4.20148/4 sec, 4.98651/5 sec, 0.17505/0 sec, 12.6575/13 sec, 10.9465/11 sec, 15.1769/15 sec, 5.79697/6 sec, 8.96893/9 sec, 12.2121/12 sec, 11.0529/11 sec, 11.4303/12 sec, 6.45734/6 sec, 6.46213/6 sec, 6.43907/7 sec, 7.22208/7 sec, 6.18379/6 sec )
[LOG] Nr of iterations: 7040 (518, 423, 1589, 20, 256, 364, 286, 130, 37, 14, 15, 10, 9, 419, 399, 1481, 15, 253, 340, 285, 111, 32, 12, 11, 8, 3 )
[LOG] Total clause computation time: 60.167/63 sec (0.262021/0.262021 sec, 0.483285/0.483285 sec, 2.48/2.48 sec, 0.86987/0.86987 sec, 1.23927/1.23927 sec, 1.37937/1.37937 sec, 0.974143/0.974143 sec, 1.99267/1.99267 sec, 8.04799/8.04799 sec, 0.035782/0.035782 sec, 2.15927/2.15927 sec, 1.7709/1.7709 sec, 0.017921/0.017921 sec, 4.9071/4.9071 sec, 0.81569/0.81569 sec, 3.40069/3.40069 sec, 4.24148/4.24148 sec, 0.918359/0.918359 sec, 1.01572/1.01572 sec, 0.915057/0.915057 sec, 5.34012/5.34012 sec, 4.36703/4.36703 sec, 2.52811/2.52811 sec, 3.0618/3.0618 sec, 2.73625/2.73625 sec, 4.20711/4.20711 sec )
[LOG] Total clause minimization time: 154.907/152 sec (2.24176/2.24176 sec, 3.37233/3.37233 sec, 13.2446/13.2446 sec, 0.736104/0.736104 sec, 8.22941/8.22941 sec, 12.1404/12.1404 sec, 11.62/11.62 sec, 9.4298/9.4298 sec, 6.59451/6.59451 sec, 0.053291/0.053291 sec, 1.94731/1.94731 sec, 3.1163/3.1163 sec, 0.058005/0.058005 sec, 7.71475/7.71475 sec, 10.0968/10.0968 sec, 11.7255/11.7255 sec, 1.5281/1.5281 sec, 8.01577/8.01577 sec, 11.1647/11.1647 sec, 10.1071/10.1071 sec, 6.05981/6.05981 sec, 2.0597/2.0597 sec, 3.9041/3.9041 sec, 3.34649/3.34649 sec, 4.45498/4.45498 sec, 1.94517/1.94517 sec )
[LOG] Total clause size reduction: 1285306 --> 47326 (198011 --> 5514, 156140 --> 2293, 570092 --> 15175, 6251 --> 49, 81090 --> 1148, 111441 --> 1544, 84360 --> 1357, 35088 --> 770, 9756 --> 198, 2600 --> 27, 2730 --> 35, 1746 --> 22, 1528 --> 32, 4072 --> 3170, 2053 --> 1724, 13632 --> 9970, 27 --> 27, 1125 --> 1001, 1368 --> 1249, 1357 --> 1208, 598 --> 572, 169 --> 169, 24 --> 24, 24 --> 24, 18 --> 18, 6 --> 6 )
[LOG] Average clause size reduction: 182.572 --> 6.72244 (382.261 --> 10.6448, 369.125 --> 5.4208, 358.774 --> 9.55003, 312.55 --> 2.45, 316.758 --> 4.48438, 306.157 --> 4.24176, 294.965 --> 4.74476, 269.908 --> 5.92308, 263.676 --> 5.35135, 185.714 --> 1.92857, 182 --> 2.33333, 174.6 --> 2.2, 169.778 --> 3.55556, 9.71838 --> 7.56563, 5.14536 --> 4.3208, 9.20459 --> 6.73194, 1.8 --> 1.8, 4.44664 --> 3.95652, 4.02353 --> 3.67353, 4.7614 --> 4.2386, 5.38739 --> 5.15315, 5.28125 --> 5.28125, 2 --> 2, 2.18182 --> 2.18182, 2.25 --> 2.25, 2 --> 2 )
[LOG] Overall execution time: 217.09 sec CPU time.
[LOG] Overall execution time: 221 sec real time.
Synthesis time: 220.73 sec (Real time) / 219.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.29 sec (Real time) / 8.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 794.73 sec (Real time) / 792.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 15729 13 43 1 15661
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 497.107 sec CPU time.
[LOG] Relation determinization time: 506 sec real time.
[LOG] Final circuit size: 27097 new AND gates.
[LOG] Size before ABC: 35255 AND gates.
[LOG] Size after ABC: 27097 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 496.242/498 sec (5.74156/6 sec, 5.57485/6 sec, 39.0083/39 sec, 5.4682/5 sec, 18.3728/19 sec, 36.9393/37 sec, 34.5065/34 sec, 31.952/32 sec, 17.3305/18 sec, 26.751/27 sec, 0.315377/0 sec, 0.29127/0 sec, 12.1782/12 sec, 0.227792/1 sec, 34.4379/34 sec, 22.142/22 sec, 34.6621/35 sec, 11.5/12 sec, 14.3886/14 sec, 20.082/20 sec, 21.656/22 sec, 19.8139/20 sec, 21.8422/22 sec, 14.2492/14 sec, 11.1857/11 sec, 9.71862/10 sec, 14.0879/14 sec, 11.8181/12 sec )
[LOG] Nr of iterations: 11652 (1071, 376, 3015, 20, 275, 376, 383, 314, 150, 47, 14, 13, 16, 5, 910, 320, 2776, 16, 271, 371, 381, 313, 141, 42, 11, 11, 11, 3 )
[LOG] Total clause computation time: 113.324/111 sec (0.518981/0.518981 sec, 0.834389/0.834389 sec, 4.91769/4.91769 sec, 1.02491/1.02491 sec, 2.03882/2.03882 sec, 2.90425/2.90425 sec, 2.18397/2.18397 sec, 2.08899/2.08899 sec, 2.79683/2.79683 sec, 15.0432/15.0432 sec, 0.047089/0.047089 sec, 0.051822/0.051822 sec, 3.98193/3.98193 sec, 0.017446/0.017446 sec, 8.90325/8.90325 sec, 1.32335/1.32335 sec, 6.18629/6.18629 sec, 7.84123/7.84123 sec, 1.68281/1.68281 sec, 1.86953/1.86953 sec, 2.13549/2.13549 sec, 2.10573/2.10573 sec, 7.92575/7.92575 sec, 9.38566/9.38566 sec, 5.53286/5.53286 sec, 4.1009/4.1009 sec, 6.7804/6.7804 sec, 9.10042/9.10042 sec )
[LOG] Total clause minimization time: 380.006/384 sec (5.19668/5.19668 sec, 4.6994/4.6994 sec, 33.9977/33.9977 sec, 4.31041/4.31041 sec, 16.1811/16.1811 sec, 33.8892/33.8892 sec, 32.1602/32.1602 sec, 29.6887/29.6887 sec, 14.3549/14.3549 sec, 11.5347/11.5347 sec, 0.092744/0.092744 sec, 0.070565/0.070565 sec, 8.02546/8.02546 sec, 0.032985/0.032985 sec, 25.4443/25.4443 sec, 20.757/20.757 sec, 28.3332/28.3332 sec, 3.60973/3.60973 sec, 12.6427/12.6427 sec, 18.1558/18.1558 sec, 19.4613/19.4613 sec, 17.6506/17.6506 sec, 13.8606/13.8606 sec, 4.80289/4.80289 sec, 5.5937/5.5937 sec, 5.56094/5.56094 sec, 7.24737/7.24737 sec, 2.65139/2.65139 sec )
[LOG] Total clause size reduction: 2460760 --> 87780 (466520 --> 12306, 158625 --> 1918, 1235740 --> 31344, 7163 --> 51, 109326 --> 1091, 133125 --> 1605, 131408 --> 1775, 104229 --> 1387, 45445 --> 989, 13984 --> 245, 2782 --> 34, 2508 --> 25, 3135 --> 39, 796 --> 11, 9770 --> 7788, 1435 --> 1149, 27776 --> 19693, 33 --> 33, 1067 --> 943, 1568 --> 1378, 1765 --> 1566, 1387 --> 1252, 885 --> 870, 213 --> 213, 24 --> 24, 22 --> 22, 23 --> 23, 6 --> 6 )
[LOG] Average clause size reduction: 211.188 --> 7.53347 (435.593 --> 11.4902, 421.875 --> 5.10106, 409.864 --> 10.396, 358.15 --> 2.55, 397.549 --> 3.96727, 354.056 --> 4.26862, 343.102 --> 4.63446, 331.939 --> 4.4172, 302.967 --> 6.59333, 297.532 --> 5.21277, 198.714 --> 2.42857, 192.923 --> 1.92308, 195.938 --> 2.4375, 159.2 --> 2.2, 10.7363 --> 8.55824, 4.48438 --> 3.59063, 10.0058 --> 7.09402, 2.0625 --> 2.0625, 3.93727 --> 3.4797, 4.22642 --> 3.71429, 4.63255 --> 4.11024, 4.43131 --> 4, 6.2766 --> 6.17021, 5.07143 --> 5.07143, 2.18182 --> 2.18182, 2 --> 2, 2.09091 --> 2.09091, 2 --> 2 )
[LOG] Overall execution time: 497.113 sec CPU time.
[LOG] Overall execution time: 506 sec real time.
Synthesis time: 506.05 sec (Real time) / 503.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.44 sec (Real time) / 10.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1574.58 sec (Real time) / 1570.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 27568 15 47 1 27492
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 1121.69 sec CPU time.
[LOG] Relation determinization time: 1137 sec real time.
[LOG] Final circuit size: 35171 new AND gates.
[LOG] Size before ABC: 45806 AND gates.
[LOG] Size after ABC: 35171 AND gates.
[LOG] Time for optimizing with ABC: 13 seconds.
[LOG] Total time for all control signals: 1120.29/1122 sec (9.06318/9 sec, 8.44764/8 sec, 72.0619/73 sec, 16.0482/16 sec, 64.2468/64 sec, 67.5987/68 sec, 51.5169/51 sec, 67.1816/67 sec, 56.3055/56 sec, 15.8331/16 sec, 91.3722/92 sec, 0.659841/1 sec, 0.462706/0 sec, 0.488051/1 sec, 0.334528/0 sec, 56.6616/57 sec, 52.1015/52 sec, 71.3703/71 sec, 30.1732/31 sec, 42.8538/43 sec, 39.4711/39 sec, 49.3568/50 sec, 49.8202/49 sec, 31.9691/32 sec, 39.8244/40 sec, 38.0544/39 sec, 23.5784/23 sec, 23.9518/24 sec, 25.3599/26 sec, 24.1183/24 sec )
[LOG] Nr of iterations: 15510 (1132, 406, 4478, 32, 429, 309, 397, 395, 383, 77, 139, 20, 14, 14, 3, 767, 331, 4023, 20, 426, 300, 395, 394, 378, 70, 136, 16, 13, 11, 2 )
[LOG] Total clause computation time: 247.178/251 sec (0.714091/0.714091 sec, 1.02216/1.02216 sec, 8.70485/8.70485 sec, 7.50165/7.50165 sec, 3.74027/3.74027 sec, 2.95298/2.95298 sec, 4.40694/4.40694 sec, 3.43016/3.43016 sec, 3.7201/3.7201 sec, 4.36882/4.36882 sec, 32.5618/32.5618 sec, 0.139341/0.139341 sec, 0.063921/0.063921 sec, 0.07237/0.07237 sec, 0.023948/0.023948 sec, 26.7853/26.7853 sec, 1.95785/1.95785 sec, 14.1864/14.1864 sec, 22.5717/22.5717 sec, 3.21787/3.21787 sec, 2.99824/2.99824 sec, 3.33795/3.33795 sec, 3.33719/3.33719 sec, 3.22477/3.22477 sec, 16.8866/16.8866 sec, 18.7488/18.7488 sec, 12.9698/12.9698 sec, 11.9737/11.9737 sec, 13.9439/13.9439 sec, 17.6148/17.6148 sec )
[LOG] Total clause minimization time: 868.082/866 sec (8.31613/8.31613 sec, 7.37597/7.37597 sec, 63.2179/63.2179 sec, 8.32402/8.32402 sec, 60.25/60.25 sec, 64.3991/64.3991 sec, 46.8575/46.8575 sec, 63.4957/63.4957 sec, 52.3451/52.3451 sec, 11.2079/11.2079 sec, 58.5485/58.5485 sec, 0.238331/0.238331 sec, 0.126733/0.126733 sec, 0.149632/0.149632 sec, 0.037105/0.037105 sec, 29.7354/29.7354 sec, 50.0481/50.0481 sec, 56.7898/56.7898 sec, 7.52837/7.52837 sec, 39.5366/39.5366 sec, 36.3886/36.3886 sec, 45.9282/45.9282 sec, 46.3877/46.3877 sec, 28.6458/28.6458 sec, 22.855/22.855 sec, 19.213/19.213 sec, 10.5173/10.5173 sec, 11.8857/11.8857 sec, 11.3231/11.3231 sec, 6.40976/6.40976 sec )
[LOG] Total clause size reduction: 3773790 --> 121012 (558714 --> 13734, 194805 --> 2005, 2086282 --> 49919, 13361 --> 110, 194740 --> 1800, 125972 --> 1290, 157608 --> 1752, 152478 --> 1775, 143632 --> 1708, 26068 --> 453, 47196 --> 868, 4579 --> 62, 3068 --> 29, 3055 --> 31, 452 --> 4, 8057 --> 6565, 1386 --> 1153, 42769 --> 28980, 36 --> 36, 1779 --> 1597, 1224 --> 1092, 1742 --> 1586, 1775 --> 1602, 1669 --> 1521, 392 --> 389, 847 --> 847, 48 --> 48, 29 --> 29, 23 --> 23, 4 --> 4 )
[LOG] Average clause size reduction: 243.313 --> 7.80219 (493.564 --> 12.1325, 479.815 --> 4.93842, 465.896 --> 11.1476, 417.531 --> 3.4375, 453.939 --> 4.1958, 407.676 --> 4.17476, 396.997 --> 4.4131, 386.02 --> 4.49367, 375.018 --> 4.45953, 338.545 --> 5.88312, 339.54 --> 6.2446, 228.95 --> 3.1, 219.143 --> 2.07143, 218.214 --> 2.21429, 150.667 --> 1.33333, 10.5046 --> 8.55932, 4.18731 --> 3.48338, 10.6311 --> 7.20358, 1.8 --> 1.8, 4.17606 --> 3.74883, 4.08 --> 3.64, 4.41013 --> 4.01519, 4.50508 --> 4.06599, 4.41534 --> 4.02381, 5.6 --> 5.55714, 6.22794 --> 6.22794, 3 --> 3, 2.23077 --> 2.23077, 2.09091 --> 2.09091, 2 --> 2 )
[LOG] Overall execution time: 1121.7 sec CPU time.
[LOG] Overall execution time: 1137 sec real time.
Synthesis time: 1136.92 sec (Real time) / 1130.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.92 sec (Real time) / 11.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3587.52 sec (Real time) / 3579.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 35704 17 52 1 35620
=====================  amba8c7y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9941.22 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 8230.74 sec CPU time.
[LOG] Relation determinization time: 8295 sec real time.
[LOG] Final circuit size: 76724 new AND gates.
[LOG] Size before ABC: 104363 AND gates.
[LOG] Size after ABC: 76724 AND gates.
[LOG] Time for optimizing with ABC: 46 seconds.
[LOG] Total time for all control signals: 8225.57/8241 sec (16.923/17 sec, 16.9636/17 sec, 284.73/285 sec, 166.515/167 sec, 366.665/367 sec, 363.248/364 sec, 476.233/478 sec, 426.205/427 sec, 463.519/465 sec, 483.302/485 sec, 398.59/399 sec, 317.527/318 sec, 529.907/531 sec, 2.0326/2 sec, 125.45/125 sec, 189.694/190 sec, 163.804/164 sec, 0.922886/1 sec, 309.178/310 sec, 240.068/241 sec, 363.312/364 sec, 152.61/153 sec, 204.635/205 sec, 161.037/161 sec, 182.641/183 sec, 241.587/242 sec, 218.891/219 sec, 186.21/186 sec, 176.209/176 sec, 216.69/217 sec, 164.019/165 sec, 96.0855/96 sec, 112.619/113 sec, 134.804/135 sec, 145.683/146 sec, 127.06/127 sec )
[LOG] Nr of iterations: 34827 (1431, 624, 12485, 32, 566, 569, 542, 521, 578, 438, 393, 578, 115, 34, 25, 18, 12, 6, 1089, 537, 9996, 24, 524, 554, 513, 507, 552, 434, 389, 546, 112, 30, 23, 15, 11, 4 )
[LOG] Total clause computation time: 1599.53/1595 sec (1.46318/1.46318 sec, 2.26849/2.26849 sec, 36.0311/36.0311 sec, 69.6838/69.6838 sec, 18.2997/18.2997 sec, 17.3359/17.3359 sec, 14.3394/14.3394 sec, 18.0493/18.0493 sec, 18.1633/18.1633 sec, 18.8846/18.8846 sec, 13.0568/13.0568 sec, 26.1346/26.1346 sec, 230.369/230.369 sec, 0.459454/0.459454 sec, 64.6052/64.6052 sec, 48.0801/48.0801 sec, 50.6785/50.6785 sec, 0.130529/0.130529 sec, 164.76/164.76 sec, 7.61146/7.61146 sec, 68.9848/68.9848 sec, 124.203/124.203 sec, 10.7563/10.7563 sec, 12.7845/12.7845 sec, 13.6562/13.6562 sec, 16.5183/16.5183 sec, 10.9831/10.9831 sec, 12.4291/12.4291 sec, 11.7078/11.7078 sec, 76.3785/76.3785 sec, 105.947/105.947 sec, 34.3527/34.3527 sec, 52.9003/52.9003 sec, 54.2326/54.2326 sec, 74.559/74.559 sec, 98.732/98.732 sec )
[LOG] Total clause minimization time: 6605.9/6622 sec (15.4118/15.4118 sec, 14.6225/14.6225 sec, 248.342/248.342 sec, 96.328/96.328 sec, 347.88/347.88 sec, 345.423/345.423 sec, 461.389/461.389 sec, 407.63/407.63 sec, 444.778/444.778 sec, 463.832/463.832 sec, 384.968/384.968 sec, 290.837/290.837 sec, 298.964/298.964 sec, 0.99646/0.99646 sec, 60.296/60.296 sec, 141.05/141.05 sec, 112.547/112.547 sec, 0.208361/0.208361 sec, 144.108/144.108 sec, 232.193/232.193 sec, 286.69/286.69 sec, 28.2409/28.2409 sec, 193.642/193.642 sec, 148.029/148.029 sec, 168.759/168.759 sec, 224.847/224.847 sec, 207.683/207.683 sec, 173.56/173.56 sec, 164.299/164.299 sec, 140.076/140.076 sec, 57.8655/57.8655 sec, 61.5221/61.5221 sec, 59.506/59.506 sec, 80.3562/80.3562 sec, 70.9106/70.9106 sec, 28.1106/28.1106 sec )
[LOG] Total clause size reduction: 11201081 --> 304417 (909480 --> 17954, 388129 --> 3331, 7540336 --> 158432, 17391 --> 76, 310750 --> 2358, 306152 --> 2428, 285648 --> 2380, 268840 --> 2305, 291962 --> 2561, 216315 --> 1886, 189728 --> 1722, 251572 --> 4143, 49590 --> 678, 9768 --> 82, 6888 --> 63, 4794 --> 42, 3102 --> 24, 1355 --> 11, 12129 --> 9771, 2476 --> 2054, 115509 --> 74762, 40 --> 40, 2040 --> 1829, 2296 --> 1999, 2123 --> 1925, 2182 --> 1914, 2345 --> 2043, 1856 --> 1667, 1695 --> 1588, 3750 --> 3515, 652 --> 648, 64 --> 63, 58 --> 57, 34 --> 34, 24 --> 24, 8 --> 8 )
[LOG] Average clause size reduction: 321.621 --> 8.74083 (635.556 --> 12.5465, 622.002 --> 5.33814, 603.952 --> 12.6898, 543.469 --> 2.375, 549.028 --> 4.16608, 538.053 --> 4.26714, 527.026 --> 4.39114, 516.008 --> 4.42418, 505.125 --> 4.4308, 493.87 --> 4.30594, 482.768 --> 4.38168, 435.246 --> 7.16782, 431.217 --> 5.89565, 287.294 --> 2.41176, 275.52 --> 2.52, 266.333 --> 2.33333, 258.5 --> 2, 225.833 --> 1.83333, 11.1377 --> 8.97245, 4.6108 --> 3.82495, 11.5555 --> 7.47919, 1.66667 --> 1.66667, 3.89313 --> 3.49046, 4.1444 --> 3.6083, 4.1384 --> 3.75244, 4.30375 --> 3.77515, 4.24819 --> 3.70109, 4.2765 --> 3.84101, 4.35733 --> 4.08226, 6.86813 --> 6.43773, 5.82143 --> 5.78571, 2.13333 --> 2.1, 2.52174 --> 2.47826, 2.26667 --> 2.26667, 2.18182 --> 2.18182, 2 --> 2 )
[LOG] Overall execution time: 8230.75 sec CPU time.
[LOG] Overall execution time: 8295 sec real time.
Synthesis time: 8295.68 sec (Real time) / 8254.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 17.53 sec (Real time) / 17.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6362.63 sec (Real time) / 6346.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 77407 21 61 1 77307
=====================  amba10c5y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9957.50 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 4.85072 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1677 new AND gates.
[LOG] Size before ABC: 2134 AND gates.
[LOG] Size after ABC: 1677 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.79657/5 sec (0.005188/0 sec, 0.008388/0 sec, 0.025296/0 sec, 0.006686/0 sec, 0.096109/0 sec, 0.018003/0 sec, 0.786896/1 sec, 0.483158/1 sec, 0.2726/0 sec, 0.259522/0 sec, 0.313653/0 sec, 0.329097/1 sec, 0.431606/0 sec, 0.547086/1 sec, 0.749824/0 sec, 0.463459/1 sec )
[LOG] Nr of iterations: 770 (6, 2, 9, 7, 22, 17, 244, 96, 4, 1, 5, 4, 17, 9, 233, 94 )
[LOG] Total clause computation time: 1.67845/1 sec (0.000645/0.000645 sec, 0.004983/0.004983 sec, 0.010631/0.010631 sec, 0.001161/0.001161 sec, 0.020511/0.020511 sec, 0.003285/0.003285 sec, 0.11966/0.11966 sec, 0.082523/0.082523 sec, 0.178936/0.178936 sec, 0.225688/0.225688 sec, 0.126733/0.126733 sec, 0.194154/0.194154 sec, 0.158297/0.158297 sec, 0.326322/0.326322 sec, 0.10035/0.10035 sec, 0.124572/0.124572 sec )
[LOG] Total clause minimization time: 3.06395/4 sec (0.00143/0.00143 sec, 0.000646/0.000646 sec, 0.011937/0.011937 sec, 0.002719/0.002719 sec, 0.072678/0.072678 sec, 0.011689/0.011689 sec, 0.661908/0.661908 sec, 0.393365/0.393365 sec, 0.090608/0.090608 sec, 0.030918/0.030918 sec, 0.184032/0.184032 sec, 0.132033/0.132033 sec, 0.270424/0.270424 sec, 0.217832/0.217832 sec, 0.645853/0.645853 sec, 0.335878/0.335878 sec )
[LOG] Total clause size reduction: 55129 --> 4424 (990 --> 10, 209 --> 1, 1496 --> 18, 924 --> 14, 3003 --> 63, 2144 --> 67, 32319 --> 1732, 11875 --> 483, 7 --> 7, 1 --> 1, 7 --> 7, 7 --> 7, 39 --> 38, 25 --> 25, 1609 --> 1477, 474 --> 474 )
[LOG] Average clause size reduction: 71.5961 --> 5.74545 (165 --> 1.66667, 104.5 --> 0.5, 166.222 --> 2, 132 --> 2, 136.5 --> 2.86364, 126.118 --> 3.94118, 132.455 --> 7.09836, 123.698 --> 5.03125, 1.75 --> 1.75, 1 --> 1, 1.4 --> 1.4, 1.75 --> 1.75, 2.29412 --> 2.23529, 2.77778 --> 2.77778, 6.90558 --> 6.33906, 5.04255 --> 5.04255 )
[LOG] Overall execution time: 4.85322 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.25 sec (Real time) / 5.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.81 sec (Real time) / 0.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.94 sec (Real time) / 6.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1912 7 31 1 1866
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 18.5024 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 3653 new AND gates.
[LOG] Size before ABC: 4736 AND gates.
[LOG] Size after ABC: 3653 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 18.3835/19 sec (0.014011/0 sec, 0.038547/0 sec, 0.013435/0 sec, 0.244685/1 sec, 0.016808/0 sec, 0.908502/0 sec, 0.651239/1 sec, 1.44914/2 sec, 2.58407/2 sec, 1.20532/1 sec, 1.18645/2 sec, 0.866207/0 sec, 0.786174/1 sec, 1.18391/1 sec, 0.761448/1 sec, 1.28829/1 sec, 1.52544/2 sec, 1.18642/1 sec, 1.65282/2 sec, 0.820625/1 sec )
[LOG] Nr of iterations: 1900 (12, 6, 10, 92, 10, 268, 104, 235, 152, 101, 6, 4, 7, 71, 8, 264, 88, 215, 148, 99 )
[LOG] Total clause computation time: 5.60848/4 sec (0.002578/0.002578 sec, 0.016436/0.016436 sec, 0.003012/0.003012 sec, 0.03116/0.03116 sec, 0.003783/0.003783 sec, 0.14597/0.14597 sec, 0.114515/0.114515 sec, 0.163721/0.163721 sec, 0.561268/0.561268 sec, 0.316645/0.316645 sec, 0.67851/0.67851 sec, 0.719133/0.719133 sec, 0.461442/0.461442 sec, 0.469878/0.469878 sec, 0.377458/0.377458 sec, 0.113122/0.113122 sec, 0.493803/0.493803 sec, 0.111551/0.111551 sec, 0.409339/0.409339 sec, 0.41516/0.41516 sec )
[LOG] Total clause minimization time: 12.6261/14 sec (0.006928/0.006928 sec, 0.018077/0.018077 sec, 0.006406/0.006406 sec, 0.208719/0.208719 sec, 0.007735/0.007735 sec, 0.754814/0.754814 sec, 0.527583/0.527583 sec, 1.27364/1.27364 sec, 2.00921/2.00921 sec, 0.873063/0.873063 sec, 0.500313/0.500313 sec, 0.140607/0.140607 sec, 0.318406/0.318406 sec, 0.70729/0.70729 sec, 0.377367/0.377367 sec, 1.16772/1.16772 sec, 1.02505/1.02505 sec, 1.06773/1.06773 sec, 1.23672/1.23672 sec, 0.398744/0.398744 sec )
[LOG] Total clause size reduction: 163868 --> 10131 (2673 --> 37, 1205 --> 15, 1737 --> 22, 20930 --> 649, 1602 --> 24, 45657 --> 1342, 16377 --> 631, 33696 --> 1187, 21593 --> 901, 13500 --> 740, 12 --> 12, 10 --> 10, 14 --> 14, 412 --> 381, 19 --> 18, 1311 --> 1179, 496 --> 465, 1028 --> 909, 869 --> 868, 727 --> 727 )
[LOG] Average clause size reduction: 86.2463 --> 5.33211 (222.75 --> 3.08333, 200.833 --> 2.5, 173.7 --> 2.2, 227.5 --> 7.05435, 160.2 --> 2.4, 170.362 --> 5.00746, 157.471 --> 6.06731, 143.387 --> 5.05106, 142.059 --> 5.92763, 133.663 --> 7.32673, 2 --> 2, 2.5 --> 2.5, 2 --> 2, 5.80282 --> 5.3662, 2.375 --> 2.25, 4.96591 --> 4.46591, 5.63636 --> 5.28409, 4.7814 --> 4.22791, 5.87162 --> 5.86486, 7.34343 --> 7.34343 )
[LOG] Overall execution time: 18.5056 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 19.18 sec (Real time) / 18.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.38 sec (Real time) / 2.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 42.05 sec (Real time) / 41.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 3939 9 36 1 3884
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 5240.99 sec CPU time.
[LOG] Relation determinization time: 5257 sec real time.
[LOG] Final circuit size: 32626 new AND gates.
[LOG] Size before ABC: 48413 AND gates.
[LOG] Size after ABC: 32626 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 5240.15/5250 sec (0.02512/0 sec, 0.430984/1 sec, 0.035253/0 sec, 0.484245/0 sec, 0.025828/0 sec, 4.34699/5 sec, 0.18848/0 sec, 27.7017/28 sec, 219.057/219 sec, 286.01/287 sec, 182.926/183 sec, 246.028/247 sec, 375.595/376 sec, 236.58/237 sec, 207.016/208 sec, 224.185/225 sec, 254.504/255 sec, 280.348/281 sec, 586.083/587 sec, 1573.31/1575 sec, 314.929/315 sec, 220.343/221 sec )
[LOG] Nr of iterations: 12012 (5, 13, 10, 11, 4, 83, 49, 1381, 2093, 1972, 529, 3, 5, 6, 5, 3, 36, 24, 1338, 2048, 1868, 526 )
[LOG] Total clause computation time: 1590.58/1595 sec (0.004333/0.004333 sec, 0.223977/0.223977 sec, 0.006108/0.006108 sec, 0.454803/0.454803 sec, 0.00362/0.00362 sec, 0.584373/0.584373 sec, 0.029652/0.029652 sec, 2.38489/2.38489 sec, 5.45498/5.45498 sec, 32.1683/32.1683 sec, 70.364/70.364 sec, 194.506/194.506 sec, 361.674/361.674 sec, 151.064/151.064 sec, 129.324/129.324 sec, 104.85/104.85 sec, 130.332/130.332 sec, 186.126/186.126 sec, 19.1264/19.1264 sec, 10.9274/10.9274 sec, 18.8804/18.8804 sec, 172.093/172.093 sec )
[LOG] Total clause minimization time: 3647.35/3655 sec (0.006559/0.006559 sec, 0.193978/0.193978 sec, 0.015649/0.015649 sec, 0.016282/0.016282 sec, 0.008435/0.008435 sec, 3.74812/3.74812 sec, 0.143159/0.143159 sec, 25.2806/25.2806 sec, 213.516/213.516 sec, 253.681/253.681 sec, 112.378/112.378 sec, 51.4479/51.4479 sec, 13.8325/13.8325 sec, 85.4224/85.4224 sec, 77.6093/77.6093 sec, 119.247/119.247 sec, 124.085/124.085 sec, 94.132/94.132 sec, 566.755/566.755 sec, 1562.02/1562.02 sec, 295.672/295.672 sec, 48.138/48.138 sec )
[LOG] Total clause size reduction: 1131153 --> 105102 (1220 --> 9, 3600 --> 69, 2106 --> 28, 2210 --> 26, 651 --> 6, 17220 --> 331, 9360 --> 239, 253920 --> 12415, 361916 --> 18872, 339012 --> 20650, 86592 --> 4170, 5 --> 5, 12 --> 12, 14 --> 14, 7 --> 7, 6 --> 6, 86 --> 63, 83 --> 83, 11775 --> 10528, 18211 --> 15874, 19006 --> 17554, 4141 --> 4141 )
[LOG] Average clause size reduction: 94.1686 --> 8.74975 (244 --> 1.8, 276.923 --> 5.30769, 210.6 --> 2.8, 200.909 --> 2.36364, 162.75 --> 1.5, 207.47 --> 3.98795, 191.02 --> 4.87755, 183.867 --> 8.98986, 172.917 --> 9.01672, 171.913 --> 10.4716, 163.69 --> 7.8828, 1.66667 --> 1.66667, 2.4 --> 2.4, 2.33333 --> 2.33333, 1.4 --> 1.4, 2 --> 2, 2.38889 --> 1.75, 3.45833 --> 3.45833, 8.80045 --> 7.86846, 8.89209 --> 7.75098, 10.1745 --> 9.39722, 7.87262 --> 7.87262 )
[LOG] Overall execution time: 5241 sec CPU time.
[LOG] Overall execution time: 5257 sec real time.
Synthesis time: 5257.63 sec (Real time) / 5236.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.96 sec (Real time) / 8.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3312.64 sec (Real time) / 3303.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 32976 11 42 1 32912
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 993.705 sec CPU time.
[LOG] Relation determinization time: 1008 sec real time.
[LOG] Final circuit size: 31941 new AND gates.
[LOG] Size before ABC: 43591 AND gates.
[LOG] Size after ABC: 31941 AND gates.
[LOG] Time for optimizing with ABC: 12 seconds.
[LOG] Total time for all control signals: 992.83/994 sec (13.024/13 sec, 31.1416/31 sec, 85.8554/86 sec, 5.29136/5 sec, 78.5238/79 sec, 80.073/80 sec, 117.231/118 sec, 65.6258/65 sec, 85.8592/87 sec, 0.428591/0 sec, 10.0186/10 sec, 22.9808/23 sec, 0.316206/0 sec, 70.405/70 sec, 28.9344/29 sec, 42.6675/43 sec, 21.2816/21 sec, 39.5624/40 sec, 31.3333/31 sec, 30.6494/31 sec, 27.5624/27 sec, 26.0822/27 sec, 18.7126/18 sec, 15.0424/15 sec, 22.9421/23 sec, 21.2857/22 sec )
[LOG] Nr of iterations: 13198 (2974, 451, 2388, 14, 361, 402, 339, 175, 103, 13, 11, 11, 4, 2071, 407, 2112, 12, 358, 379, 332, 149, 99, 10, 10, 10, 3 )
[LOG] Total clause computation time: 189.564/195 sec (1.00943/1.00943 sec, 4.01506/4.01506 sec, 13.3125/13.3125 sec, 4.98114/4.98114 sec, 3.10352/3.10352 sec, 2.87279/2.87279 sec, 3.68667/3.68667 sec, 9.03141/9.03141 sec, 24.2454/24.2454 sec, 0.062417/0.062417 sec, 9.53406/9.53406 sec, 8.9444/8.9444 sec, 0.031697/0.031697 sec, 10.0657/10.0657 sec, 2.32966/2.32966 sec, 8.50788/8.50788 sec, 17.1597/17.1597 sec, 2.77414/2.77414 sec, 2.67627/2.67627 sec, 2.64256/2.64256 sec, 9.00549/9.00549 sec, 14.9472/14.9472 sec, 6.68488/6.68488 sec, 7.54509/7.54509 sec, 9.79544/9.79544 sec, 10.5997/10.5997 sec )
[LOG] Total clause minimization time: 799.26/796 sec (11.9589/11.9589 sec, 27.0109/27.0109 sec, 72.361/72.361 sec, 0.119379/0.119379 sec, 75.2147/75.2147 sec, 76.9812/76.9812 sec, 113.312/113.312 sec, 56.3559/56.3559 sec, 61.3702/61.3702 sec, 0.113229/0.113229 sec, 0.24119/0.24119 sec, 13.7957/13.7957 sec, 0.035305/0.035305 sec, 60.0282/60.0282 sec, 26.5219/26.5219 sec, 33.9454/33.9454 sec, 4.0602/4.0602 sec, 36.7037/36.7037 sec, 28.5775/28.5775 sec, 27.9283/27.9283 sec, 18.4855/18.4855 sec, 11.0632/11.0632 sec, 11.9585/11.9585 sec, 7.42613/7.42613 sec, 13.077/13.077 sec, 10.6146/10.6146 sec )
[LOG] Total clause size reduction: 2694748 --> 118310 (1147578 --> 40925, 167850 --> 2422, 864094 --> 24726, 4316 --> 24, 126360 --> 1629, 136340 --> 1870, 111202 --> 1566, 47850 --> 1132, 27948 --> 598, 2316 --> 31, 1880 --> 26, 1880 --> 22, 534 --> 6, 25699 --> 20047, 1998 --> 1667, 20553 --> 15871, 19 --> 19, 1610 --> 1433, 1685 --> 1482, 1503 --> 1371, 895 --> 819, 563 --> 549, 21 --> 21, 26 --> 26, 22 --> 22, 6 --> 6 )
[LOG] Average clause size reduction: 204.179 --> 8.96424 (385.87 --> 13.7609, 372.173 --> 5.37029, 361.848 --> 10.3543, 308.286 --> 1.71429, 350.028 --> 4.51247, 339.154 --> 4.65174, 328.029 --> 4.61947, 273.429 --> 6.46857, 271.34 --> 5.80583, 178.154 --> 2.38462, 170.909 --> 2.36364, 170.909 --> 2, 133.5 --> 1.5, 12.409 --> 9.67986, 4.90909 --> 4.09582, 9.73153 --> 7.51468, 1.58333 --> 1.58333, 4.49721 --> 4.00279, 4.44591 --> 3.91029, 4.52711 --> 4.12952, 6.00671 --> 5.49664, 5.68687 --> 5.54545, 2.1 --> 2.1, 2.6 --> 2.6, 2.2 --> 2.2, 2 --> 2 )
[LOG] Overall execution time: 993.711 sec CPU time.
[LOG] Overall execution time: 1008 sec real time.
Synthesis time: 1007.65 sec (Real time) / 1001.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.47 sec (Real time) / 10.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1130.87 sec (Real time) / 1127.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 32358 13 47 1 32285
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 4418.21 sec CPU time.
[LOG] Relation determinization time: 4459 sec real time.
[LOG] Final circuit size: 55812 new AND gates.
[LOG] Size before ABC: 79819 AND gates.
[LOG] Size after ABC: 55812 AND gates.
[LOG] Time for optimizing with ABC: 30 seconds.
[LOG] Total time for all control signals: 4416.44/4425 sec (35.3204/35 sec, 166.732/167 sec, 569.086/571 sec, 20.7202/21 sec, 322.932/323 sec, 424.055/425 sec, 480.415/481 sec, 570.393/572 sec, 187.635/188 sec, 315.1/316 sec, 1.00143/1 sec, 1.24413/2 sec, 79.3025/79 sec, 1.03669/1 sec, 310.107/310 sec, 70.3321/71 sec, 137.271/137 sec, 53.638/54 sec, 78.7234/79 sec, 81.3077/81 sec, 73.1499/74 sec, 141.835/142 sec, 62.7331/63 sec, 52.5389/52 sec, 37.0149/37 sec, 44.1606/45 sec, 55.9824/56 sec, 42.6695/42 sec )
[LOG] Nr of iterations: 24889 (6801, 585, 5191, 17, 446, 475, 394, 452, 95, 114, 8, 18, 14, 10, 3542, 556, 4270, 15, 409, 445, 387, 432, 66, 110, 7, 15, 12, 3 )
[LOG] Total clause computation time: 583.164/578 sec (2.54351/2.54351 sec, 11.826/11.826 sec, 67.7585/67.7585 sec, 19.736/19.736 sec, 11.045/11.045 sec, 13.0055/13.0055 sec, 9.39717/9.39717 sec, 11.6674/11.6674 sec, 31.4269/31.4269 sec, 97.0984/97.0984 sec, 0.126517/0.126517 sec, 0.221844/0.221844 sec, 32.229/32.229 sec, 0.144309/0.144309 sec, 32.6831/32.6831 sec, 5.86135/5.86135 sec, 26.8682/26.8682 sec, 45.2806/45.2806 sec, 5.27756/5.27756 sec, 5.57181/5.57181 sec, 5.91309/5.91309 sec, 6.07835/6.07835 sec, 20.0556/20.0556 sec, 29.6496/29.6496 sec, 18.4272/18.4272 sec, 19.312/19.312 sec, 25.8475/25.8475 sec, 28.1123/28.1123 sec )
[LOG] Total clause minimization time: 3820.1/3836 sec (32.6423/32.6423 sec, 154.616/154.616 sec, 500.847/500.847 sec, 0.452485/0.452485 sec, 311.324/311.324 sec, 410.432/410.432 sec, 470.424/470.424 sec, 558.133/558.133 sec, 155.591/155.591 sec, 217.353/217.353 sec, 0.221179/0.221179 sec, 0.411831/0.411831 sec, 46.4619/46.4619 sec, 0.213247/0.213247 sec, 275.098/275.098 sec, 64.2842/64.2842 sec, 109.038/109.038 sec, 8.22842/8.22842 sec, 73.2783/73.2783 sec, 75.5727/75.5727 sec, 67.075/67.075 sec, 135.59/135.59 sec, 42.5366/42.5366 sec, 22.7418/22.7418 sec, 18.4405/18.4405 sec, 24.7056/24.7056 sec, 29.9893/29.9893 sec, 14.3978/14.3978 sec )
[LOG] Total clause size reduction: 6198058 --> 259067 (2971600 --> 105256, 247616 --> 3148, 2133090 --> 61552, 6048 --> 35, 178000 --> 2029, 184386 --> 2198, 148554 --> 1838, 150634 --> 2133, 28764 --> 543, 34465 --> 700, 1470 --> 20, 3485 --> 38, 2665 --> 32, 1755 --> 17, 47541 --> 37139, 2854 --> 2388, 46636 --> 32619, 29 --> 29, 1727 --> 1497, 1951 --> 1636, 1782 --> 1503, 1969 --> 1696, 293 --> 282, 661 --> 656, 20 --> 20, 30 --> 30, 28 --> 28, 5 --> 5 )
[LOG] Average clause size reduction: 249.028 --> 10.4089 (436.936 --> 15.4765, 423.275 --> 5.3812, 410.921 --> 11.8574, 355.765 --> 2.05882, 399.103 --> 4.54933, 388.181 --> 4.62737, 377.041 --> 4.66497, 333.261 --> 4.71903, 302.779 --> 5.71579, 302.325 --> 6.14035, 183.75 --> 2.5, 193.611 --> 2.11111, 190.357 --> 2.28571, 175.5 --> 1.7, 13.4221 --> 10.4853, 5.13309 --> 4.29496, 10.9218 --> 7.63911, 1.93333 --> 1.93333, 4.22249 --> 3.66015, 4.38427 --> 3.6764, 4.60465 --> 3.88372, 4.55787 --> 3.92593, 4.43939 --> 4.27273, 6.00909 --> 5.96364, 2.85714 --> 2.85714, 2 --> 2, 2.33333 --> 2.33333, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 4418.22 sec CPU time.
[LOG] Overall execution time: 4459 sec real time.
Synthesis time: 4458.45 sec (Real time) / 4433.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.98 sec (Real time) / 13.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3360.96 sec (Real time) / 3351.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 56284 15 52 1 56203
=====================  amba7b5y.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9953.86 sec (User CPU time)
Timeout: 1
=====================  amba9b5y.aag =====================
Synthesis time: 4560.76 sec (Real time) / 4544.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10b5y.aag =====================
Synthesis time: 5544.30 sec (Real time) / 5527.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 4.70235 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1765 new AND gates.
[LOG] Size before ABC: 2224 AND gates.
[LOG] Size after ABC: 1764 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.64954/5 sec (0.006187/0 sec, 0.021681/0 sec, 0.02362/0 sec, 0.009891/0 sec, 0.077918/1 sec, 0.012192/0 sec, 0.734112/0 sec, 0.478165/1 sec, 0.36119/0 sec, 0.236353/0 sec, 0.397603/1 sec, 0.331802/0 sec, 0.398256/0 sec, 0.410807/1 sec, 0.63244/1 sec, 0.517325/0 sec )
[LOG] Nr of iterations: 813 (5, 7, 13, 11, 44, 7, 243, 96, 4, 3, 5, 7, 37, 3, 233, 95 )
[LOG] Total clause computation time: 1.55982/0 sec (0.001256/0.001256 sec, 0.008401/0.008401 sec, 0.008116/0.008116 sec, 0.002671/0.002671 sec, 0.017657/0.017657 sec, 0.001911/0.001911 sec, 0.085368/0.085368 sec, 0.09706/0.09706 sec, 0.188677/0.188677 sec, 0.192908/0.192908 sec, 0.17806/0.17806 sec, 0.178545/0.178545 sec, 0.127176/0.127176 sec, 0.260073/0.260073 sec, 0.082535/0.082535 sec, 0.129403/0.129403 sec )
[LOG] Total clause minimization time: 3.03297/5 sec (0.001793/0.001793 sec, 0.010491/0.010491 sec, 0.012801/0.012801 sec, 0.004426/0.004426 sec, 0.057096/0.057096 sec, 0.007096/0.007096 sec, 0.643349/0.643349 sec, 0.373838/0.373838 sec, 0.16929/0.16929 sec, 0.040282/0.040282 sec, 0.216433/0.216433 sec, 0.150092/0.150092 sec, 0.267845/0.267845 sec, 0.147586/0.147586 sec, 0.54589/0.54589 sec, 0.384667/0.384667 sec )
[LOG] Total clause size reduction: 60782 --> 4530 (760 --> 8, 1128 --> 22, 2508 --> 35, 1510 --> 26, 8514 --> 163, 1098 --> 21, 31460 --> 1656, 11590 --> 494, 8 --> 8, 7 --> 7, 8 --> 8, 14 --> 14, 119 --> 108, 6 --> 6, 1558 --> 1460, 494 --> 494 )
[LOG] Average clause size reduction: 74.7626 --> 5.57196 (152 --> 1.6, 161.143 --> 3.14286, 192.923 --> 2.69231, 137.273 --> 2.36364, 193.5 --> 3.70455, 156.857 --> 3, 129.465 --> 6.81481, 120.729 --> 5.14583, 2 --> 2, 2.33333 --> 2.33333, 1.6 --> 1.6, 2 --> 2, 3.21622 --> 2.91892, 2 --> 2, 6.6867 --> 6.26609, 5.2 --> 5.2 )
[LOG] Overall execution time: 4.70489 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.11 sec (Real time) / 5.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.84 sec (Real time) / 0.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.00 sec (Real time) / 8.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1991 7 31 1 1946
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 160.081 sec CPU time.
[LOG] Relation determinization time: 162 sec real time.
[LOG] Final circuit size: 9946 new AND gates.
[LOG] Size before ABC: 13828 AND gates.
[LOG] Size after ABC: 9946 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 159.751/160 sec (0.030921/0 sec, 0.47042/0 sec, 0.045649/0 sec, 0.470948/1 sec, 0.026569/0 sec, 4.17677/4 sec, 3.4709/3 sec, 14.0582/14 sec, 26.777/27 sec, 8.72029/9 sec, 9.60125/10 sec, 7.32212/7 sec, 6.79974/7 sec, 12.0499/12 sec, 6.92628/7 sec, 10.093/10 sec, 11.2417/11 sec, 10.5149/11 sec, 19.8587/19 sec, 7.09551/8 sec )
[LOG] Nr of iterations: 4448 (10, 5, 21, 75, 7, 514, 124, 594, 758, 173, 3, 3, 15, 62, 4, 493, 99, 568, 756, 164 )
[LOG] Total clause computation time: 46.9839/58 sec (0.004896/0.004896 sec, 0.104097/0.104097 sec, 0.008234/0.008234 sec, 0.076143/0.076143 sec, 0.005505/0.005505 sec, 0.593207/0.593207 sec, 0.883451/0.883451 sec, 0.961309/0.961309 sec, 4.31099/4.31099 sec, 3.39402/3.39402 sec, 5.51839/5.51839 sec, 5.8818/5.8818 sec, 3.09519/3.09519 sec, 3.42132/3.42132 sec, 4.10585/4.10585 sec, 1.13213/1.13213 sec, 4.70162/4.70162 sec, 0.974423/0.974423 sec, 3.19422/3.19422 sec, 4.61715/4.61715 sec )
[LOG] Total clause minimization time: 112.338/102 sec (0.017248/0.017248 sec, 0.358747/0.358747 sec, 0.029603/0.029603 sec, 0.38656/0.38656 sec, 0.011903/0.011903 sec, 3.56879/3.56879 sec, 2.56876/2.56876 sec, 13.0665/13.0665 sec, 22.4231/22.4231 sec, 5.27521/5.27521 sec, 4.0639/4.0639 sec, 1.42089/1.42089 sec, 3.68617/3.68617 sec, 8.6082/8.6082 sec, 2.79983/2.79983 sec, 8.93542/8.93542 sec, 6.51802/6.51802 sec, 9.51256/9.51256 sec, 16.6314/16.6314 sec, 2.45548/2.45548 sec )
[LOG] Total clause size reduction: 374504 --> 29267 (2178 --> 31, 960 --> 9, 3960 --> 58, 19314 --> 403, 1098 --> 16, 88236 --> 3550, 19680 --> 742, 88357 --> 4009, 112036 --> 5553, 24080 --> 1229, 6 --> 6, 6 --> 6, 30 --> 30, 290 --> 287, 8 --> 8, 3321 --> 2963, 518 --> 476, 3744 --> 3294, 5540 --> 5455, 1142 --> 1142 )
[LOG] Average clause size reduction: 84.196 --> 6.57981 (217.8 --> 3.1, 192 --> 1.8, 188.571 --> 2.7619, 257.52 --> 5.37333, 156.857 --> 2.28571, 171.665 --> 6.90661, 158.71 --> 5.98387, 148.749 --> 6.74916, 147.805 --> 7.32586, 139.191 --> 7.10405, 2 --> 2, 2 --> 2, 2 --> 2, 4.67742 --> 4.62903, 2 --> 2, 6.73631 --> 6.01014, 5.23232 --> 4.80808, 6.59155 --> 5.7993, 7.32804 --> 7.21561, 6.96341 --> 6.96341 )
[LOG] Overall execution time: 160.086 sec CPU time.
[LOG] Overall execution time: 162 sec real time.
Synthesis time: 161.94 sec (Real time) / 161.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.24 sec (Real time) / 8.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 331.18 sec (Real time) / 330.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 10231 9 37 1 10175
=====================  amba4f25y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9942.65 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9945.82 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9949.49 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.20 sec (Real time) / 9954.50 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.00861 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00371/0 sec (0.002772/0 sec, 0.000938/0 sec )
[LOG] Nr of iterations: 10 (6, 4 )
[LOG] Total clause computation time: 0.000398/0 sec (0.00029/0.00029 sec, 0.000108/0.000108 sec )
[LOG] Total clause minimization time: 0.000559/0 sec (0.000394/0.000394 sec, 0.000165/0.000165 sec )
[LOG] Total clause size reduction: 899 --> 10 (895 --> 6, 4 --> 4 )
[LOG] Average clause size reduction: 89.9 --> 1 (149.167 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.010882 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 333 3 48 1 281
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.04644 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016259/0 sec (0.010633/0 sec, 0.005626/0 sec )
[LOG] Nr of iterations: 19 (11, 8 )
[LOG] Total clause computation time: 0.005087/0 sec (0.002987/0.002987 sec, 0.0021/0.0021 sec )
[LOG] Total clause minimization time: 0.005802/0 sec (0.003761/0.003761 sec, 0.002041/0.002041 sec )
[LOG] Total clause size reduction: 2968 --> 22 (2960 --> 14, 8 --> 8 )
[LOG] Average clause size reduction: 156.211 --> 1.15789 (269.091 --> 1.27273, 1 --> 1 )
[LOG] Overall execution time: 0.050018 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 563 3 84 1 475
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.096764 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 98 new AND gates.
[LOG] Size before ABC: 104 AND gates.
[LOG] Size after ABC: 98 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.034656/0 sec (0.023833/0 sec, 0.010823/0 sec )
[LOG] Nr of iterations: 25 (17, 8 )
[LOG] Total clause computation time: 0.013306/0 sec (0.007099/0.007099 sec, 0.006207/0.006207 sec )
[LOG] Total clause minimization time: 0.013361/0 sec (0.010597/0.010597 sec, 0.002764/0.002764 sec )
[LOG] Total clause size reduction: 7340 --> 67 (7328 --> 55, 12 --> 12 )
[LOG] Average clause size reduction: 293.6 --> 2.68 (431.059 --> 3.23529, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.102892 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 969 3 133 1 832
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012676 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004458/0 sec (0.003196/0 sec, 0.001262/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.000608/0 sec (0.000406/0.000406 sec, 0.000202/0.000202 sec )
[LOG] Total clause minimization time: 0.000693/0 sec (0.000446/0.000446 sec, 0.000247/0.000247 sec )
[LOG] Total clause size reduction: 997 --> 10 (992 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 110.778 --> 1.11111 (198.4 --> 1, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.0151 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 437 3 64 1 369
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.086981 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024538/0 sec (0.015037/0 sec, 0.009501/0 sec )
[LOG] Nr of iterations: 25 (13, 12 )
[LOG] Total clause computation time: 0.008986/0 sec (0.005454/0.005454 sec, 0.003532/0.003532 sec )
[LOG] Total clause minimization time: 0.008681/0 sec (0.004521/0.004521 sec, 0.00416/0.00416 sec )
[LOG] Total clause size reduction: 4973 --> 34 (4956 --> 17, 17 --> 17 )
[LOG] Average clause size reduction: 198.92 --> 1.36 (381.231 --> 1.30769, 1.41667 --> 1.41667 )
[LOG] Overall execution time: 0.091951 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 739 3 112 1 623
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.123875 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 103 new AND gates.
[LOG] Size before ABC: 114 AND gates.
[LOG] Size after ABC: 103 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.035157/0 sec (0.021069/0 sec, 0.014088/0 sec )
[LOG] Nr of iterations: 33 (17, 16 )
[LOG] Total clause computation time: 0.010496/0 sec (0.0056/0.0056 sec, 0.004896/0.004896 sec )
[LOG] Total clause minimization time: 0.015274/0 sec (0.008325/0.008325 sec, 0.006949/0.006949 sec )
[LOG] Total clause size reduction: 8988 --> 56 (8960 --> 28, 28 --> 28 )
[LOG] Average clause size reduction: 272.364 --> 1.69697 (527.059 --> 1.64706, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.131422 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 1067 3 161 1 902
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.015007 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006071/0 sec (0.004127/0 sec, 0.001944/0 sec )
[LOG] Nr of iterations: 15 (8, 7 )
[LOG] Total clause computation time: 0.001373/0 sec (0.000873/0.000873 sec, 0.0005/0.0005 sec )
[LOG] Total clause minimization time: 0.001668/0 sec (0.001089/0.001089 sec, 0.000579/0.000579 sec )
[LOG] Total clause size reduction: 1426 --> 24 (1414 --> 12, 12 --> 12 )
[LOG] Average clause size reduction: 95.0667 --> 1.6 (176.75 --> 1.5, 1.71429 --> 1.71429 )
[LOG] Overall execution time: 0.017371 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 396 3 56 1 336
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.06496 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017243/0 sec (0.011325/0 sec, 0.005918/0 sec )
[LOG] Nr of iterations: 29 (15, 14 )
[LOG] Total clause computation time: 0.006079/0 sec (0.003662/0.003662 sec, 0.002417/0.002417 sec )
[LOG] Total clause minimization time: 0.004666/0 sec (0.002855/0.002855 sec, 0.001811/0.001811 sec )
[LOG] Total clause size reduction: 4692 --> 32 (4676 --> 16, 16 --> 16 )
[LOG] Average clause size reduction: 161.793 --> 1.10345 (311.733 --> 1.06667, 1.14286 --> 1.14286 )
[LOG] Overall execution time: 0.069156 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 656 3 98 1 554
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001681 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000486/0 sec (0.000334/0 sec, 0.000152/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002485 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.002241 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000827/0 sec (0.000589/0 sec, 0.000238/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00324 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.004972 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002272/0 sec (0.001633/0 sec, 0.000639/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.000285/0 sec (0.00023/0.00023 sec, 5.5e-05/5.5e-05 sec )
[LOG] Total clause minimization time: 0.00043/0 sec (0.000268/0.000268 sec, 0.000162/0.000162 sec )
[LOG] Total clause size reduction: 404 --> 8 (400 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 44.8889 --> 0.888889 (80 --> 0.8, 1 --> 1 )
[LOG] Overall execution time: 0.006259 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 206 1 32 1 172
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.011829 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.004402/0 sec (0.002839/0 sec, 0.001563/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.000439/0 sec (0.000318/0.000318 sec, 0.000121/0.000121 sec )
[LOG] Total clause minimization time: 0.001204/0 sec (0.000544/0.000544 sec, 0.00066/0.00066 sec )
[LOG] Total clause size reduction: 501 --> 6 (498 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 71.5714 --> 0.857143 (124.5 --> 0.75, 1 --> 1 )
[LOG] Overall execution time: 0.013856 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.011767 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006732/0 sec (0.002687/0 sec, 0.002351/0 sec, 0.000926/0 sec, 0.000768/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000166/0 sec (5.8e-05/5.8e-05 sec, 0.000108/0.000108 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.014221 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.021716 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011094/0 sec (0.004352/0 sec, 0.003707/0 sec, 0.001635/0 sec, 0.0014/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.026131 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005444 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00294/0 sec (0.001081/0 sec, 0.000996/0 sec, 0.00046/0 sec, 0.000403/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 2e-06/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006874 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.008041 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004889/0 sec (0.001889/0 sec, 0.001647/0 sec, 0.000725/0 sec, 0.000628/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 2e-06/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01018 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001718 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000565/0 sec (0.000392/0 sec, 0.000173/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 3e-05/0 sec (3e-05/3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.9e-05/0 sec (3.6e-05/3.6e-05 sec, 2.3e-05/2.3e-05 sec )
[LOG] Total clause size reduction: 31 --> 2 (30 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 10.3333 --> 0.666667 (15 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.002434 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.002544 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00095/0 sec (0.000691/0 sec, 0.000259/0 sec )
[LOG] Nr of iterations: 4 (3, 1 )
[LOG] Total clause computation time: 5.8e-05/0 sec (5.7e-05/5.7e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000103/0 sec (7.7e-05/7.7e-05 sec, 2.6e-05/2.6e-05 sec )
[LOG] Total clause size reduction: 97 --> 4 (96 --> 3, 1 --> 1 )
[LOG] Average clause size reduction: 24.25 --> 1 (32 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.003468 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012736 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 29 new AND gates.
[LOG] Size before ABC: 51 AND gates.
[LOG] Size after ABC: 29 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00852/0 sec (0.003224/0 sec, 0.002376/0 sec, 0.001837/0 sec, 0.001083/0 sec )
[LOG] Nr of iterations: 22 (9, 3, 8, 2 )
[LOG] Total clause computation time: 0.001152/0 sec (0.000437/0.000437 sec, 0.000223/0.000223 sec, 0.000233/0.000233 sec, 0.000259/0.000259 sec )
[LOG] Total clause minimization time: 0.003789/0 sec (0.001476/0.001476 sec, 0.000883/0.000883 sec, 0.001051/0.001051 sec, 0.000379/0.000379 sec )
[LOG] Total clause size reduction: 1348 --> 52 (1128 --> 23, 194 --> 3, 23 --> 23, 3 --> 3 )
[LOG] Average clause size reduction: 61.2727 --> 2.36364 (125.333 --> 2.55556, 64.6667 --> 1, 2.875 --> 2.875, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.014197 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 229 2 36 1 189
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.023849 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013136/0 sec (0.004903/0 sec, 0.004202/0 sec, 0.002342/0 sec, 0.001689/0 sec )
[LOG] Nr of iterations: 17 (6, 4, 4, 3 )
[LOG] Total clause computation time: 0.002096/0 sec (0.000495/0.000495 sec, 0.000702/0.000702 sec, 0.000551/0.000551 sec, 0.000348/0.000348 sec )
[LOG] Total clause minimization time: 0.004788/0 sec (0.00208/0.00208 sec, 0.001257/0.001257 sec, 0.000874/0.000874 sec, 0.000577/0.000577 sec )
[LOG] Total clause size reduction: 1665 --> 37 (1170 --> 16, 480 --> 6, 9 --> 9, 6 --> 6 )
[LOG] Average clause size reduction: 97.9412 --> 2.17647 (195 --> 2.66667, 120 --> 1.5, 2.25 --> 2.25, 2 --> 2 )
[LOG] Overall execution time: 0.026084 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 345 2 63 1 279
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.009425 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.006266/0 sec (0.002326/0 sec, 0.001949/0 sec, 0.001137/0 sec, 0.000854/0 sec )
[LOG] Nr of iterations: 24 (9, 5, 6, 4 )
[LOG] Total clause computation time: 0.001138/0 sec (0.000452/0.000452 sec, 0.000241/0.000241 sec, 0.000279/0.000279 sec, 0.000166/0.000166 sec )
[LOG] Total clause minimization time: 0.002053/0 sec (0.000731/0.000731 sec, 0.0006/0.0006 sec, 0.000407/0.000407 sec, 0.000315/0.000315 sec )
[LOG] Total clause size reduction: 1440 --> 29 (1040 --> 13, 388 --> 4, 8 --> 8, 4 --> 4 )
[LOG] Average clause size reduction: 60 --> 1.20833 (115.556 --> 1.44444, 77.6 --> 0.8, 1.33333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.010746 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 194 2 28 1 162
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.026347 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 38 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017295/0 sec (0.006298/0 sec, 0.004297/0 sec, 0.004074/0 sec, 0.002626/0 sec )
[LOG] Nr of iterations: 31 (16, 2, 12, 1 )
[LOG] Total clause computation time: 0.002673/0 sec (0.001289/0.001289 sec, 0.000281/0.000281 sec, 0.000809/0.000809 sec, 0.000294/0.000294 sec )
[LOG] Total clause minimization time: 0.009095/0 sec (0.00293/0.00293 sec, 0.002058/0.002058 sec, 0.002449/0.002449 sec, 0.001658/0.001658 sec )
[LOG] Total clause size reduction: 3390 --> 51 (3210 --> 30, 160 --> 1, 19 --> 19, 1 --> 1 )
[LOG] Average clause size reduction: 109.355 --> 1.64516 (200.625 --> 1.875, 80 --> 0.5, 1.58333 --> 1.58333, 1 --> 1 )
[LOG] Overall execution time: 0.028295 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 321 2 49 1 269
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.026326 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 44 new AND gates.
[LOG] Size before ABC: 61 AND gates.
[LOG] Size after ABC: 44 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020889/0 sec (0.004475/0 sec, 0.004998/0 sec, 0.004803/0 sec, 0.002484/0 sec, 0.002224/0 sec, 0.001905/0 sec )
[LOG] Nr of iterations: 46 (12, 10, 7, 7, 7, 3 )
[LOG] Total clause computation time: 0.004426/0 sec (0.00088/0.00088 sec, 0.001163/0.001163 sec, 0.000698/0.000698 sec, 0.000738/0.000738 sec, 0.000582/0.000582 sec, 0.000365/0.000365 sec )
[LOG] Total clause minimization time: 0.009692/0 sec (0.001815/0.001815 sec, 0.002233/0.002233 sec, 0.002476/0.002476 sec, 0.001074/0.001074 sec, 0.001091/0.001091 sec, 0.001003/0.001003 sec )
[LOG] Total clause size reduction: 4288 --> 74 (2068 --> 23, 1422 --> 17, 774 --> 10, 10 --> 10, 11 --> 11, 3 --> 3 )
[LOG] Average clause size reduction: 93.2174 --> 1.6087 (172.333 --> 1.91667, 142.2 --> 1.7, 110.571 --> 1.42857, 1.42857 --> 1.42857, 1.57143 --> 1.57143, 1 --> 1 )
[LOG] Overall execution time: 0.027947 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 296 3 36 1 254
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.100774 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 49 new AND gates.
[LOG] Size before ABC: 101 AND gates.
[LOG] Size after ABC: 48 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.079993/0 sec (0.016253/0 sec, 0.017916/0 sec, 0.011292/0 sec, 0.013943/0 sec, 0.011035/0 sec, 0.009554/0 sec )
[LOG] Nr of iterations: 74 (27, 15, 2, 21, 8, 1 )
[LOG] Total clause computation time: 0.014749/0 sec (0.003779/0.003779 sec, 0.002638/0.002638 sec, 0.000757/0.000757 sec, 0.003986/0.003986 sec, 0.002006/0.002006 sec, 0.001583/0.001583 sec )
[LOG] Total clause minimization time: 0.052873/0 sec (0.00938/0.00938 sec, 0.012291/0.012291 sec, 0.007613/0.007613 sec, 0.008668/0.008668 sec, 0.007975/0.007975 sec, 0.006946/0.006946 sec )
[LOG] Total clause size reduction: 11917 --> 153 (8008 --> 61, 3640 --> 35, 213 --> 1, 41 --> 41, 14 --> 14, 1 --> 1 )
[LOG] Average clause size reduction: 161.041 --> 2.06757 (296.593 --> 2.25926, 242.667 --> 2.33333, 106.5 --> 0.5, 1.95238 --> 1.95238, 1.75 --> 1.75, 1 --> 1 )
[LOG] Overall execution time: 0.103521 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 459 3 63 1 391
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 8.83018 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 284 new AND gates.
[LOG] Size before ABC: 401 AND gates.
[LOG] Size after ABC: 284 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.4885/9 sec (0.187199/0 sec, 1.25017/1 sec, 2.11579/3 sec, 1.14226/1 sec, 1.814/2 sec, 1.97909/2 sec )
[LOG] Nr of iterations: 226 (13, 56, 56, 10, 48, 43 )
[LOG] Total clause computation time: 0.778774/1 sec (0.144519/0.144519 sec, 0.085257/0.085257 sec, 0.062143/0.062143 sec, 0.215934/0.215934 sec, 0.100597/0.100597 sec, 0.170324/0.170324 sec )
[LOG] Total clause minimization time: 7.6482/7 sec (0.029622/0.029622 sec, 1.15269/1.15269 sec, 2.04108/2.04108 sec, 0.918646/0.918646 sec, 1.70537/1.70537 sec, 1.8008/1.8008 sec )
[LOG] Total clause size reduction: 20142 --> 860 (2652 --> 28, 9185 --> 261, 7920 --> 229, 20 --> 20, 210 --> 167, 155 --> 155 )
[LOG] Average clause size reduction: 89.1239 --> 3.80531 (204 --> 2.15385, 164.018 --> 4.66071, 141.429 --> 4.08929, 2 --> 2, 4.375 --> 3.47917, 3.60465 --> 3.60465 )
[LOG] Overall execution time: 8.83551 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.04 sec (Real time) / 8.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 575 2 52 1 518
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 8768.94 sec CPU time.
[LOG] Relation determinization time: 8778 sec real time.
[LOG] Final circuit size: 1379 new AND gates.
[LOG] Size before ABC: 1879 AND gates.
[LOG] Size after ABC: 1379 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8748.81/8758 sec (108.674/108 sec, 942.125/944 sec, 2327.14/2329 sec, 1205.58/1207 sec, 2472.74/2475 sec, 1692.54/1695 sec )
[LOG] Nr of iterations: 815 (38, 178, 211, 16, 170, 202 )
[LOG] Total clause computation time: 320.743/319 sec (97.5123/97.5123 sec, 16.7094/16.7094 sec, 14.0833/14.0833 sec, 86.8129/86.8129 sec, 39.7675/39.7675 sec, 65.8572/65.8572 sec )
[LOG] Total clause minimization time: 8426.39/8437 sec (10.9144/10.9144 sec, 925.146/925.146 sec, 2312.69/2312.69 sec, 1118.48/1118.48 sec, 2432.74/2432.74 sec, 1626.42/1626.42 sec )
[LOG] Total clause size reduction: 115069 --> 3881 (13616 --> 123, 49206 --> 897, 50400 --> 1061, 32 --> 32, 829 --> 782, 986 --> 986 )
[LOG] Average clause size reduction: 141.189 --> 4.76196 (358.316 --> 3.23684, 276.438 --> 5.03933, 238.863 --> 5.02844, 2 --> 2, 4.87647 --> 4.6, 4.88119 --> 4.88119 )
[LOG] Overall execution time: 8769.03 sec CPU time.
[LOG] Overall execution time: 8778 sec real time.
Synthesis time: 8778.28 sec (Real time) / 8748.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.30 sec (Real time) / 0.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 1865 2 91 1 1769
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 11.7445 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 2286 new AND gates.
[LOG] Size before ABC: 3279 AND gates.
[LOG] Size after ABC: 2286 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.9622/11 sec (0.060016/0 sec, 2.21271/2 sec, 1.80617/2 sec, 2.21697/2 sec, 0.589532/1 sec, 1.89267/2 sec, 1.14765/1 sec, 1.03651/1 sec )
[LOG] Nr of iterations: 916 (14, 296, 97, 60, 3, 295, 96, 55 )
[LOG] Total clause computation time: 0.746074/1 sec (0.007591/0.007591 sec, 0.113843/0.113843 sec, 0.056135/0.056135 sec, 0.056204/0.056204 sec, 0.358425/0.358425 sec, 0.094952/0.094952 sec, 0.023274/0.023274 sec, 0.03565/0.03565 sec )
[LOG] Total clause minimization time: 10.0771/10 sec (0.035312/0.035312 sec, 2.07629/2.07629 sec, 1.72472/1.72472 sec, 2.13589/2.13589 sec, 0.217356/0.217356 sec, 1.78501/1.78501 sec, 1.11288/1.11288 sec, 0.989667/0.989667 sec )
[LOG] Total clause size reduction: 212034 --> 6758 (7501 --> 67, 141600 --> 2553, 38208 --> 656, 21240 --> 306, 6 --> 6, 2553 --> 2299, 656 --> 601, 270 --> 270 )
[LOG] Average clause size reduction: 231.478 --> 7.37773 (535.786 --> 4.78571, 478.378 --> 8.625, 393.897 --> 6.76289, 354 --> 5.1, 2 --> 2, 8.65424 --> 7.79322, 6.83333 --> 6.26042, 4.90909 --> 4.90909 )
[LOG] Overall execution time: 11.7534 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.24 sec (Real time) / 12.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.14 sec (Real time) / 1.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.36 sec (Real time) / 1.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 3013 3 133 1 2873
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.018158 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 56 new AND gates.
[LOG] Size before ABC: 73 AND gates.
[LOG] Size after ABC: 55 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011861/0 sec (0.003273/0 sec, 0.005058/0 sec, 0.001512/0 sec, 0.002018/0 sec )
[LOG] Nr of iterations: 23 (5, 8, 3, 7 )
[LOG] Total clause computation time: 0.001967/0 sec (0.000507/0.000507 sec, 0.000728/0.000728 sec, 0.000345/0.000345 sec, 0.000387/0.000387 sec )
[LOG] Total clause minimization time: 0.005497/0 sec (0.001141/0.001141 sec, 0.00277/0.00277 sec, 0.000518/0.000518 sec, 0.001068/0.001068 sec )
[LOG] Total clause size reduction: 1434 --> 66 (656 --> 14, 749 --> 23, 6 --> 6, 23 --> 23 )
[LOG] Average clause size reduction: 62.3478 --> 2.86957 (131.2 --> 2.8, 93.625 --> 2.875, 2 --> 2, 3.28571 --> 3.28571 )
[LOG] Overall execution time: 0.019775 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 288 2 36 1 249
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.094576 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 118 new AND gates.
[LOG] Size before ABC: 160 AND gates.
[LOG] Size after ABC: 118 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.060698/0 sec (0.012949/0 sec, 0.02521/0 sec, 0.007325/0 sec, 0.015214/0 sec )
[LOG] Nr of iterations: 56 (11, 20, 6, 19 )
[LOG] Total clause computation time: 0.010553/0 sec (0.002328/0.002328 sec, 0.002969/0.002969 sec, 0.001922/0.001922 sec, 0.003334/0.003334 sec )
[LOG] Total clause minimization time: 0.041052/0 sec (0.007317/0.007317 sec, 0.019109/0.019109 sec, 0.004083/0.004083 sec, 0.010543/0.010543 sec )
[LOG] Total clause size reduction: 6144 --> 177 (2720 --> 29, 3344 --> 68, 12 --> 12, 68 --> 68 )
[LOG] Average clause size reduction: 109.714 --> 3.16071 (247.273 --> 2.63636, 167.2 --> 3.4, 2 --> 2, 3.57895 --> 3.57895 )
[LOG] Overall execution time: 0.097176 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 507 2 63 1 440
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.084327 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.038001/0 sec (0.008012/0 sec, 0.008989/0 sec, 0.01143/0 sec, 0.002527/0 sec, 0.003497/0 sec, 0.003546/0 sec )
[LOG] Nr of iterations: 22 (1, 5, 9, 0, 3, 4 )
[LOG] Total clause computation time: 0.004382/0 sec (0.0009/0.0009 sec, 0.000812/0.000812 sec, 0.001503/0.001503 sec, 0/0 sec, 0.00057/0.00057 sec, 0.000597/0.000597 sec )
[LOG] Total clause minimization time: 0.006983/0 sec (0/0 sec, 0.001997/0.001997 sec, 0.003507/0.003507 sec, 0/0 sec, 0.000729/0.000729 sec, 0.00075/0.00075 sec )
[LOG] Total clause size reduction: 6178 --> 46 (0 --> 0, 2756 --> 10, 3408 --> 22, 0 --> 0, 6 --> 6, 8 --> 8 )
[LOG] Average clause size reduction: 280.818 --> 2.09091 (0 --> 0, 551.2 --> 2, 378.667 --> 2.44444, 0 --> 0, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 0.090104 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1121 2 96 1 1021
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.233056 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.060901/0 sec (0.013282/0 sec, 0.018508/0 sec, 0.014825/0 sec, 0.00416/0 sec, 0.004988/0 sec, 0.005138/0 sec )
[LOG] Nr of iterations: 12 (1, 7, 2, 0, 1, 1 )
[LOG] Total clause computation time: 0.004179/0 sec (0.000837/0.000837 sec, 0.001716/0.001716 sec, 0.000827/0.000827 sec, 0/0 sec, 0.000397/0.000397 sec, 0.000402/0.000402 sec )
[LOG] Total clause minimization time: 0.008057/0 sec (0/0 sec, 0.004946/0.004946 sec, 0.001724/0.001724 sec, 0/0 sec, 0.000603/0.000603 sec, 0.000784/0.000784 sec )
[LOG] Total clause size reduction: 7643 --> 21 (0 --> 0, 6924 --> 14, 714 --> 3, 0 --> 0, 2 --> 1, 3 --> 3 )
[LOG] Average clause size reduction: 636.917 --> 1.75 (0 --> 0, 989.143 --> 2, 357 --> 1.5, 0 --> 0, 2 --> 1, 3 --> 3 )
[LOG] Overall execution time: 0.244696 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1867 2 168 1 1697
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.050552 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 71 new AND gates.
[LOG] Size before ABC: 95 AND gates.
[LOG] Size after ABC: 71 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039326/0 sec (0.007432/0 sec, 0.006236/0 sec, 0.005103/0 sec, 0.00632/0 sec, 0.003609/0 sec, 0.003516/0 sec, 0.003562/0 sec, 0.003548/0 sec )
[LOG] Nr of iterations: 54 (11, 8, 4, 7, 9, 6, 3, 6 )
[LOG] Total clause computation time: 0.008278/0 sec (0.001714/0.001714 sec, 0.001284/0.001284 sec, 0.000656/0.000656 sec, 0.001375/0.001375 sec, 0.001104/0.001104 sec, 0.000937/0.000937 sec, 0.000479/0.000479 sec, 0.000729/0.000729 sec )
[LOG] Total clause minimization time: 0.018561/0 sec (0.003383/0.003383 sec, 0.002619/0.002619 sec, 0.002155/0.002155 sec, 0.00265/0.00265 sec, 0.001578/0.001578 sec, 0.001813/0.001813 sec, 0.002315/0.002315 sec, 0.002048/0.002048 sec )
[LOG] Total clause size reduction: 6868 --> 74 (3020 --> 19, 1813 --> 9, 660 --> 5, 1338 --> 9, 16 --> 11, 7 --> 7, 5 --> 5, 9 --> 9 )
[LOG] Average clause size reduction: 127.185 --> 1.37037 (274.545 --> 1.72727, 226.625 --> 1.125, 165 --> 1.25, 191.143 --> 1.28571, 1.77778 --> 1.22222, 1.16667 --> 1.16667, 1.66667 --> 1.66667, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.052949 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 465 4 56 1 401
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.975292 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 388 new AND gates.
[LOG] Size before ABC: 474 AND gates.
[LOG] Size after ABC: 388 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.887031/1 sec (0.060613/0 sec, 0.132196/0 sec, 0.127012/0 sec, 0.173441/0 sec, 0.098319/1 sec, 0.091779/0 sec, 0.104055/0 sec, 0.099616/0 sec )
[LOG] Nr of iterations: 311 (37, 46, 38, 50, 32, 38, 27, 43 )
[LOG] Total clause computation time: 0.245237/1 sec (0.032077/0.032077 sec, 0.041205/0.041205 sec, 0.032177/0.032177 sec, 0.028567/0.028567 sec, 0.028505/0.028505 sec, 0.026902/0.026902 sec, 0.035584/0.035584 sec, 0.02022/0.02022 sec )
[LOG] Total clause minimization time: 0.609611/0 sec (0.023077/0.023077 sec, 0.085547/0.085547 sec, 0.089279/0.089279 sec, 0.138825/0.138825 sec, 0.0674/0.0674 sec, 0.062505/0.062505 sec, 0.066159/0.066159 sec, 0.076819/0.076819 sec )
[LOG] Total clause size reduction: 63479 --> 784 (16920 --> 79, 18405 --> 133, 13024 --> 97, 14798 --> 166, 63 --> 54, 90 --> 80, 52 --> 48, 127 --> 127 )
[LOG] Average clause size reduction: 204.113 --> 2.5209 (457.297 --> 2.13514, 400.109 --> 2.8913, 342.737 --> 2.55263, 295.96 --> 3.32, 1.96875 --> 1.6875, 2.36842 --> 2.10526, 1.92593 --> 1.77778, 2.95349 --> 2.95349 )
[LOG] Overall execution time: 0.979665 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.17 sec (Real time) / 1.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 986 4 98 1 880
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.14559 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.051992/0 sec (0.036784/0 sec, 0.015208/0 sec )
[LOG] Nr of iterations: 30 (21, 9 )
[LOG] Total clause computation time: 0.007322/0 sec (0.005269/0.005269 sec, 0.002053/0.002053 sec )
[LOG] Total clause minimization time: 0.033717/0 sec (0.023084/0.023084 sec, 0.010633/0.010633 sec )
[LOG] Total clause size reduction: 12169 --> 53 (12160 --> 44, 9 --> 9 )
[LOG] Average clause size reduction: 405.633 --> 1.76667 (579.048 --> 2.09524, 1 --> 1 )
[LOG] Overall execution time: 0.153591 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1244 3 144 1 1096
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.576253 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 204 new AND gates.
[LOG] Size before ABC: 207 AND gates.
[LOG] Size after ABC: 204 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.168065/1 sec (0.108173/1 sec, 0.059892/0 sec )
[LOG] Nr of iterations: 37 (24, 13 )
[LOG] Total clause computation time: 0.023554/0 sec (0.016618/0.016618 sec, 0.006936/0.006936 sec )
[LOG] Total clause minimization time: 0.1225/1 sec (0.074674/0.074674 sec, 0.047826/0.047826 sec )
[LOG] Total clause size reduction: 23519 --> 54 (23506 --> 41, 13 --> 13 )
[LOG] Average clause size reduction: 635.649 --> 1.45946 (979.417 --> 1.70833, 1 --> 1 )
[LOG] Overall execution time: 0.5935 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.75 sec (Real time) / 0.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.64 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2309 3 252 1 2053
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.007206 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003102/0 sec (0.002181/0 sec, 0.000921/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.000292/0 sec (0.000221/0.000221 sec, 7.1e-05/7.1e-05 sec )
[LOG] Total clause minimization time: 0.000671/0 sec (0.000415/0.000415 sec, 0.000256/0.000256 sec )
[LOG] Total clause size reduction: 222 --> 4 (220 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 44.4 --> 0.8 (73.3333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.008876 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.02473 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009547/0 sec (0.006435/0 sec, 0.003112/0 sec )
[LOG] Nr of iterations: 13 (8, 5 )
[LOG] Total clause computation time: 0.001402/0 sec (0.001077/0.001077 sec, 0.000325/0.000325 sec )
[LOG] Total clause minimization time: 0.004174/0 sec (0.002487/0.002487 sec, 0.001687/0.001687 sec )
[LOG] Total clause size reduction: 1279 --> 15 (1274 --> 10, 5 --> 5 )
[LOG] Average clause size reduction: 98.3846 --> 1.15385 (159.25 --> 1.25, 1 --> 1 )
[LOG] Overall execution time: 0.027375 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 439 1 63 1 374
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.473138 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.292535/0 sec (0.121712/0 sec, 0.109131/0 sec, 0.026635/0 sec, 0.035057/0 sec )
[LOG] Nr of iterations: 106 (73, 18, 8, 7 )
[LOG] Total clause computation time: 0.086893/0 sec (0.04573/0.04573 sec, 0.019182/0.019182 sec, 0.018557/0.018557 sec, 0.003424/0.003424 sec )
[LOG] Total clause minimization time: 0.1769/0 sec (0.064871/0.064871 sec, 0.079144/0.079144 sec, 0.004441/0.004441 sec, 0.028444/0.028444 sec )
[LOG] Total clause size reduction: 54918 --> 275 (44712 --> 203, 10183 --> 50, 10 --> 9, 13 --> 13 )
[LOG] Average clause size reduction: 518.094 --> 2.59434 (612.493 --> 2.78082, 565.722 --> 2.77778, 1.25 --> 1.125, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 0.482317 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1390 4 160 1 1223
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 5.32057 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 589 new AND gates.
[LOG] Size before ABC: 777 AND gates.
[LOG] Size after ABC: 589 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.93317/4 sec (1.04381/1 sec, 1.56542/2 sec, 0.52656/0 sec, 0.797383/1 sec )
[LOG] Nr of iterations: 434 (209, 38, 154, 33 )
[LOG] Total clause computation time: 1.11956/1 sec (0.441575/0.441575 sec, 0.273265/0.273265 sec, 0.370528/0.370528 sec, 0.034194/0.034194 sec )
[LOG] Total clause minimization time: 2.73175/3 sec (0.570211/0.570211 sec, 1.26223/1.26223 sec, 0.145107/0.145107 sec, 0.754201/0.754201 sec )
[LOG] Total clause size reduction: 255595 --> 1301 (217776 --> 760, 37370 --> 172, 320 --> 240, 129 --> 129 )
[LOG] Average clause size reduction: 588.929 --> 2.9977 (1041.99 --> 3.63636, 983.421 --> 4.52632, 2.07792 --> 1.55844, 3.90909 --> 3.90909 )
[LOG] Overall execution time: 5.34241 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.56 sec (Real time) / 5.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2932 4 280 1 2644
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.179435 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 151 new AND gates.
[LOG] Size before ABC: 184 AND gates.
[LOG] Size after ABC: 149 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.150422/0 sec (0.004383/0 sec, 0.008818/0 sec, 0.017124/0 sec, 0.002582/0 sec, 0.017632/0 sec, 0.008895/0 sec, 0.009469/0 sec, 0.005857/0 sec, 0.012025/0 sec, 0.010476/0 sec, 0.008795/0 sec, 0.001028/0 sec, 0.015176/0 sec, 0.011909/0 sec, 0.008427/0 sec, 0.007826/0 sec )
[LOG] Nr of iterations: 124 (4, 20, 25, 1, 15, 2, 7, 3, 2, 14, 10, 0, 13, 1, 5, 2 )
[LOG] Total clause computation time: 0.037434/0 sec (0.001212/0.001212 sec, 0.002408/0.002408 sec, 0.003127/0.003127 sec, 0.000306/0.000306 sec, 0.004006/0.004006 sec, 0.000137/0.000137 sec, 0.000897/0.000897 sec, 0.000364/0.000364 sec, 0.008444/0.008444 sec, 0.002017/0.002017 sec, 0.005497/0.005497 sec, 0/0 sec, 0.00438/0.00438 sec, 1e-06/1e-06 sec, 0.001834/0.001834 sec, 0.002804/0.002804 sec )
[LOG] Total clause minimization time: 0.08627/0 sec (0.000797/0.000797 sec, 0.004438/0.004438 sec, 0.011887/0.011887 sec, 0/0 sec, 0.011371/0.011371 sec, 0.006439/0.006439 sec, 0.006011/0.006011 sec, 0.003157/0.003157 sec, 0.002375/0.002375 sec, 0.007358/0.007358 sec, 0.002241/0.002241 sec, 0/0 sec, 0.009744/0.009744 sec, 0.010879/0.010879 sec, 0.005575/0.005575 sec, 0.003998/0.003998 sec )
[LOG] Total clause size reduction: 10719 --> 298 (492 --> 5, 3021 --> 50, 3672 --> 109, 0 --> 0, 2100 --> 37, 149 --> 0, 888 --> 11, 294 --> 2, 2 --> 2, 31 --> 24, 28 --> 20, 0 --> 0, 33 --> 29, 0 --> 0, 7 --> 7, 2 --> 2 )
[LOG] Average clause size reduction: 86.4435 --> 2.40323 (123 --> 1.25, 151.05 --> 2.5, 146.88 --> 4.36, 0 --> 0, 140 --> 2.46667, 74.5 --> 0, 126.857 --> 1.57143, 98 --> 0.666667, 1 --> 1, 2.21429 --> 1.71429, 2.8 --> 2, 0 --> 0, 2.53846 --> 2.23077, 0 --> 0, 1.4 --> 1.4, 1 --> 1 )
[LOG] Overall execution time: 0.181278 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 337 13 23 1 295
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.473189 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 189 new AND gates.
[LOG] Size before ABC: 230 AND gates.
[LOG] Size after ABC: 186 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.386345/0 sec (0.013364/0 sec, 0.008804/0 sec, 0.003471/0 sec, 0.009017/0 sec, 0.004136/0 sec, 0.036754/0 sec, 0.024951/0 sec, 0.016872/0 sec, 0.018478/0 sec, 0.011604/0 sec, 0.022113/0 sec, 0.017975/0 sec, 0.02571/0 sec, 0.023927/0 sec, 0.029483/0 sec, 0.021846/0 sec, 0.030795/0 sec, 0.027047/0 sec, 0.019684/0 sec, 0.020314/0 sec )
[LOG] Nr of iterations: 135 (11, 8, 2, 9, 2, 31, 6, 2, 10, 5, 7, 4, 1, 7, 1, 14, 4, 1, 6, 4 )
[LOG] Total clause computation time: 0.09716/0 sec (0.003473/0.003473 sec, 0.001664/0.001664 sec, 0.000208/0.000208 sec, 0.00229/0.00229 sec, 0.000489/0.000489 sec, 0.006689/0.006689 sec, 0.005999/0.005999 sec, 0.0002/0.0002 sec, 0.003031/0.003031 sec, 0.002635/0.002635 sec, 0.011373/0.011373 sec, 0.004347/0.004347 sec, 0/0 sec, 0.007903/0.007903 sec, 0.016588/0.016588 sec, 0.011788/0.011788 sec, 0.00807/0.00807 sec, 1e-06/1e-06 sec, 0.005041/0.005041 sec, 0.005371/0.005371 sec )
[LOG] Total clause minimization time: 0.237355/0 sec (0.006397/0.006397 sec, 0.003909/0.003909 sec, 8e-06/8e-06 sec, 0.003408/0.003408 sec, 0.000345/0.000345 sec, 0.026605/0.026605 sec, 0.015375/0.015375 sec, 0.013064/0.013064 sec, 0.011818/0.011818 sec, 0.005351/0.005351 sec, 0.008918/0.008918 sec, 0.011883/0.011883 sec, 0.023983/0.023983 sec, 0.014252/0.014252 sec, 0.011147/0.011147 sec, 0.008295/0.008295 sec, 0.021019/0.021019 sec, 0.025395/0.025395 sec, 0.01294/0.01294 sec, 0.013243/0.013243 sec )
[LOG] Total clause size reduction: 15721 --> 266 (2360 --> 25, 1617 --> 14, 251 --> 0, 1624 --> 14, 200 --> 1, 5910 --> 111, 970 --> 6, 193 --> 0, 1746 --> 19, 772 --> 5, 14 --> 13, 4 --> 4, 0 --> 0, 11 --> 9, 1 --> 1, 31 --> 27, 4 --> 4, 0 --> 0, 8 --> 8, 5 --> 5 )
[LOG] Average clause size reduction: 116.452 --> 1.97037 (214.545 --> 2.27273, 202.125 --> 1.75, 125.5 --> 0, 180.444 --> 1.55556, 100 --> 0.5, 190.645 --> 3.58065, 161.667 --> 1, 96.5 --> 0, 174.6 --> 1.9, 154.4 --> 1, 2 --> 1.85714, 1 --> 1, 0 --> 0, 1.57143 --> 1.28571, 1 --> 1, 2.21429 --> 1.92857, 1 --> 1, 0 --> 0, 1.33333 --> 1.33333, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.475758 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 473 15 27 1 424
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 33.2268 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 874 new AND gates.
[LOG] Size before ABC: 1090 AND gates.
[LOG] Size after ABC: 872 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 32.6028/33 sec (0.223902/1 sec, 1.29952/1 sec, 0.017441/0 sec, 0.407606/0 sec, 0.043639/0 sec, 2.22053/3 sec, 2.6748/2 sec, 2.54082/3 sec, 0.808722/1 sec, 0.504215/0 sec, 2.7566/3 sec, 2.16039/2 sec, 2.73558/3 sec, 1.97221/2 sec, 2.62734/2 sec, 1.79977/2 sec, 2.38503/3 sec, 1.9547/1 sec, 1.87088/2 sec, 1.59907/2 sec )
[LOG] Nr of iterations: 733 (18, 147, 2, 76, 6, 68, 72, 29, 20, 14, 11, 108, 1, 32, 1, 10, 67, 26, 15, 10 )
[LOG] Total clause computation time: 9.33494/11 sec (0.104043/0.104043 sec, 0.15443/0.15443 sec, 0.001005/0.001005 sec, 0.04106/0.04106 sec, 0.002576/0.002576 sec, 0.298837/0.298837 sec, 0.482457/0.482457 sec, 0.247389/0.247389 sec, 0.228348/0.228348 sec, 0.040277/0.040277 sec, 2.36983/2.36983 sec, 0.735039/0.735039 sec, 1e-06/1e-06 sec, 0.625602/0.625602 sec, 0.962373/0.962373 sec, 1.14183/1.14183 sec, 0.615842/0.615842 sec, 0.017457/0.017457 sec, 0.840146/0.840146 sec, 0.426398/0.426398 sec )
[LOG] Total clause minimization time: 22.9697/22 sec (0.105598/0.105598 sec, 1.13021/1.13021 sec, 1.2e-05/1.2e-05 sec, 0.349618/0.349618 sec, 0.024283/0.024283 sec, 1.90394/1.90394 sec, 2.17033/2.17033 sec, 2.27407/2.27407 sec, 0.560122/0.560122 sec, 0.443589/0.443589 sec, 0.37653/0.37653 sec, 1.41164/1.41164 sec, 2.7251/2.7251 sec, 1.33275/1.33275 sec, 1.6544/1.6544 sec, 0.642648/0.642648 sec, 1.75535/1.75535 sec, 1.92689/1.92689 sec, 1.02021/1.02021 sec, 1.16239/1.16239 sec )
[LOG] Total clause size reduction: 104832 --> 3200 (4437 --> 68, 37376 --> 897, 253 --> 0, 17100 --> 470, 1125 --> 31, 14874 --> 374, 15549 --> 306, 6104 --> 60, 4085 --> 53, 2782 --> 28, 31 --> 29, 572 --> 434, 0 --> 0, 137 --> 102, 1 --> 1, 28 --> 21, 278 --> 246, 51 --> 31, 32 --> 32, 17 --> 17 )
[LOG] Average clause size reduction: 143.018 --> 4.36562 (246.5 --> 3.77778, 254.259 --> 6.10204, 126.5 --> 0, 225 --> 6.18421, 187.5 --> 5.16667, 218.735 --> 5.5, 215.958 --> 4.25, 210.483 --> 2.06897, 204.25 --> 2.65, 198.714 --> 2, 2.81818 --> 2.63636, 5.2963 --> 4.01852, 0 --> 0, 4.28125 --> 3.1875, 1 --> 1, 2.8 --> 2.1, 4.14925 --> 3.67164, 1.96154 --> 1.19231, 2.13333 --> 2.13333, 1.7 --> 1.7 )
[LOG] Overall execution time: 33.2328 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 33.52 sec (Real time) / 33.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.41 sec (Real time) / 6.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 1184 18 30 1 1128
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.064933 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026905/0 sec (0.010072/0 sec, 0.008844/0 sec, 0.004124/0 sec, 0.003865/0 sec )
[LOG] Nr of iterations: 10 (2, 4, 1, 3 )
[LOG] Total clause computation time: 0.002377/0 sec (0.000918/0.000918 sec, 0.000828/0.000828 sec, 0.000186/0.000186 sec, 0.000445/0.000445 sec )
[LOG] Total clause minimization time: 0.006659/0 sec (0.001953/0.001953 sec, 0.001638/0.001638 sec, 0.001591/0.001591 sec, 0.001477/0.001477 sec )
[LOG] Total clause size reduction: 1430 --> 9 (447 --> 2, 978 --> 3, 2 --> 1, 3 --> 3 )
[LOG] Average clause size reduction: 143 --> 0.9 (223.5 --> 1, 244.5 --> 0.75, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.071591 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.643924 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 79 new AND gates.
[LOG] Size before ABC: 116 AND gates.
[LOG] Size after ABC: 79 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.365122/0 sec (0.058283/0 sec, 0.049283/0 sec, 0.098534/0 sec, 0.052904/0 sec, 0.044871/0 sec, 0.061247/0 sec )
[LOG] Nr of iterations: 82 (14, 8, 25, 8, 5, 22 )
[LOG] Total clause computation time: 0.056428/0 sec (0.010997/0.010997 sec, 0.009149/0.009149 sec, 0.017947/0.017947 sec, 0.006177/0.006177 sec, 0.006365/0.006365 sec, 0.005793/0.005793 sec )
[LOG] Total clause minimization time: 0.250204/0 sec (0.032414/0.032414 sec, 0.024943/0.024943 sec, 0.065592/0.065592 sec, 0.041811/0.041811 sec, 0.034274/0.034274 sec, 0.05117/0.05117 sec )
[LOG] Total clause size reduction: 23857 --> 159 (9464 --> 25, 3934 --> 13, 10392 --> 57, 11 --> 8, 7 --> 7, 49 --> 49 )
[LOG] Average clause size reduction: 290.939 --> 1.93902 (676 --> 1.78571, 491.75 --> 1.625, 415.68 --> 2.28, 1.375 --> 1, 1.4 --> 1.4, 2.22727 --> 2.22727 )
[LOG] Overall execution time: 0.656308 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.82 sec (Real time) / 0.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2143 4 140 1 1996
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.338102 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 29 new AND gates.
[LOG] Size before ABC: 64 AND gates.
[LOG] Size after ABC: 28 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.196881/0 sec (0.065937/0 sec, 0.071536/0 sec, 0.034396/0 sec, 0.025012/0 sec )
[LOG] Nr of iterations: 67 (22, 20, 16, 9 )
[LOG] Total clause computation time: 0.0339/0 sec (0.00728/0.00728 sec, 0.015302/0.015302 sec, 0.006755/0.006755 sec, 0.004563/0.004563 sec )
[LOG] Total clause minimization time: 0.13315/0 sec (0.047012/0.047012 sec, 0.044925/0.044925 sec, 0.024023/0.024023 sec, 0.01719/0.01719 sec )
[LOG] Total clause size reduction: 20130 --> 153 (11508 --> 64, 8569 --> 46, 41 --> 31, 12 --> 12 )
[LOG] Average clause size reduction: 300.448 --> 2.28358 (523.091 --> 2.90909, 428.45 --> 2.3, 2.5625 --> 1.9375, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.349357 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1686 3 152 1 1530
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 1.9157 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 79 new AND gates.
[LOG] Size before ABC: 141 AND gates.
[LOG] Size after ABC: 79 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.23316/1 sec (0.328565/0 sec, 0.179225/0 sec, 0.235262/1 sec, 0.183756/0 sec, 0.155899/0 sec, 0.150452/0 sec )
[LOG] Nr of iterations: 128 (41, 14, 13, 35, 13, 12 )
[LOG] Total clause computation time: 0.187808/0 sec (0.043919/0.043919 sec, 0.048753/0.048753 sec, 0.02377/0.02377 sec, 0.014057/0.014057 sec, 0.032126/0.032126 sec, 0.025183/0.025183 sec )
[LOG] Total clause minimization time: 0.929899/1 sec (0.254968/0.254968 sec, 0.098424/0.098424 sec, 0.180117/0.180117 sec, 0.161286/0.161286 sec, 0.116806/0.116806 sec, 0.118298/0.118298 sec )
[LOG] Total clause size reduction: 65257 --> 254 (43440 --> 101, 11895 --> 24, 9792 --> 28, 78 --> 50, 24 --> 23, 28 --> 28 )
[LOG] Average clause size reduction: 509.82 --> 1.98438 (1059.51 --> 2.46341, 849.643 --> 1.71429, 753.231 --> 2.15385, 2.22857 --> 1.42857, 1.84615 --> 1.76923, 2.33333 --> 2.33333 )
[LOG] Overall execution time: 1.94884 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.11 sec (Real time) / 2.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.64 sec (Real time) / 1.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.75 sec (Real time) / 0.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3538 4 296 1 3235
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.019032 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00701/0 sec (0.003571/0 sec, 0.003439/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.0016/0 sec (0.000761/0.000761 sec, 0.000839/0.000839 sec )
[LOG] Total clause minimization time: 0.001875/0 sec (0.00024/0.00024 sec, 0.001635/0.001635 sec )
[LOG] Total clause size reduction: 251 --> 2 (250 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 83.6667 --> 0.666667 (125 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.021464 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 405 3 51 1 350
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.045755 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014187/0 sec (0.005602/0 sec, 0.008585/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.004671/0 sec (0.001806/0.001806 sec, 0.002865/0.002865 sec )
[LOG] Total clause minimization time: 0.004495/0 sec (0.000218/0.000218 sec, 0.004277/0.004277 sec )
[LOG] Total clause size reduction: 325 --> 2 (324 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 108.333 --> 0.666667 (162 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.0487 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 526 3 68 1 454
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 8.52609 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 44 new AND gates.
[LOG] Size before ABC: 95 AND gates.
[LOG] Size after ABC: 44 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.62831/3 sec (0.634672/1 sec, 1.99364/2 sec )
[LOG] Nr of iterations: 35 (19, 16 )
[LOG] Total clause computation time: 0.777101/1 sec (0.418509/0.418509 sec, 0.358592/0.358592 sec )
[LOG] Total clause minimization time: 1.77907/2 sec (0.162195/0.162195 sec, 1.61687/1.61687 sec )
[LOG] Total clause size reduction: 43563 --> 48 (43542 --> 27, 21 --> 21 )
[LOG] Average clause size reduction: 1244.66 --> 1.37143 (2291.68 --> 1.42105, 1.3125 --> 1.3125 )
[LOG] Overall execution time: 8.57625 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.74 sec (Real time) / 8.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.15 sec (Real time) / 1.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.25 sec (Real time) / 4.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4565 3 363 1 4198
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 49.3988 sec CPU time.
[LOG] Relation determinization time: 49 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 25.3142/25 sec (8.67276/8 sec, 16.6414/17 sec )
[LOG] Nr of iterations: 30 (17, 13 )
[LOG] Total clause computation time: 5.01365/5 sec (3.36367/3.36367 sec, 1.64998/1.64998 sec )
[LOG] Total clause minimization time: 20.1534/20 sec (5.20732/5.20732 sec, 14.9461/14.9461 sec )
[LOG] Total clause size reduction: 50813 --> 32 (50800 --> 19, 13 --> 13 )
[LOG] Average clause size reduction: 1693.77 --> 1.06667 (2988.24 --> 1.11765, 1 --> 1 )
[LOG] Overall execution time: 49.4808 sec CPU time.
[LOG] Overall execution time: 49 sec real time.
Synthesis time: 49.68 sec (Real time) / 49.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.75 sec (Real time) / 1.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.05 sec (Real time) / 13.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 5993 3 484 1 5505
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.037107 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012851/0 sec (0.007041/0 sec, 0.00581/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.003919/0 sec (0.002048/0.002048 sec, 0.001871/0.001871 sec )
[LOG] Total clause minimization time: 0.003827/0 sec (0.001218/0.001218 sec, 0.002609/0.002609 sec )
[LOG] Total clause size reduction: 792 --> 4 (790 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 158.4 --> 0.8 (263.333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.040807 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 576 3 87 1 485
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.10838 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.038043/0 sec (0.021981/0 sec, 0.016062/0 sec )
[LOG] Nr of iterations: 14 (8, 6 )
[LOG] Total clause computation time: 0.014502/0 sec (0.007937/0.007937 sec, 0.006565/0.006565 sec )
[LOG] Total clause minimization time: 0.016005/0 sec (0.008418/0.008418 sec, 0.007587/0.007587 sec )
[LOG] Total clause size reduction: 3676 --> 20 (3668 --> 12, 8 --> 8 )
[LOG] Average clause size reduction: 262.571 --> 1.42857 (458.5 --> 1.5, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.113524 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 758 3 116 1 638
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.032435 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012464/0 sec (0.006626/0 sec, 0.005838/0 sec )
[LOG] Nr of iterations: 12 (7, 5 )
[LOG] Total clause computation time: 0.003958/0 sec (0.001884/0.001884 sec, 0.002074/0.002074 sec )
[LOG] Total clause minimization time: 0.00432/0 sec (0.001737/0.001737 sec, 0.002583/0.002583 sec )
[LOG] Total clause size reduction: 1937 --> 12 (1932 --> 7, 5 --> 5 )
[LOG] Average clause size reduction: 161.417 --> 1 (276 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.035005 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 454 3 60 1 390
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.163808 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.072421/0 sec (0.02867/0 sec, 0.043751/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.047118/0 sec (0.018926/0.018926 sec, 0.028192/0.028192 sec )
[LOG] Total clause minimization time: 0.016716/0 sec (0.003285/0.003285 sec, 0.013431/0.013431 sec )
[LOG] Total clause size reduction: 2745 --> 10 (2740 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 249.545 --> 0.909091 (456.667 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.168351 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 786 4 88 1 693
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.278122 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.109668/0 sec (0.058143/0 sec, 0.051525/0 sec )
[LOG] Nr of iterations: 10 (6, 4 )
[LOG] Total clause computation time: 0.039239/0 sec (0.019117/0.019117 sec, 0.020122/0.020122 sec )
[LOG] Total clause minimization time: 0.060035/0 sec (0.031487/0.031487 sec, 0.028548/0.028548 sec )
[LOG] Total clause size reduction: 3079 --> 11 (3075 --> 7, 4 --> 4 )
[LOG] Average clause size reduction: 307.9 --> 1.1 (512.5 --> 1.16667, 1 --> 1 )
[LOG] Overall execution time: 0.284179 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 865 4 128 1 732
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 34.0775 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 82 AND gates.
[LOG] Size after ABC: 45 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 26.6905/27 sec (10.5516/11 sec, 16.1389/16 sec )
[LOG] Nr of iterations: 38 (22, 16 )
[LOG] Total clause computation time: 8.17514/8 sec (3.14405/3.14405 sec, 5.0311/5.0311 sec )
[LOG] Total clause minimization time: 18.4349/19 sec (7.3563/7.3563 sec, 11.0786/11.0786 sec )
[LOG] Total clause size reduction: 49555 --> 45 (49539 --> 29, 16 --> 16 )
[LOG] Average clause size reduction: 1304.08 --> 1.18421 (2251.77 --> 1.31818, 1 --> 1 )
[LOG] Overall execution time: 34.11 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
Synthesis time: 34.29 sec (Real time) / 34.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.89 sec (Real time) / 2.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2859 7 304 1 2547
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.117643 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 34 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.038358/0 sec (0.021197/0 sec, 0.017161/0 sec )
[LOG] Nr of iterations: 17 (10, 7 )
[LOG] Total clause computation time: 0.013237/0 sec (0.006799/0.006799 sec, 0.006438/0.006438 sec )
[LOG] Total clause minimization time: 0.01738/0 sec (0.008709/0.008709 sec, 0.008671/0.008671 sec )
[LOG] Total clause size reduction: 4507 --> 19 (4500 --> 12, 7 --> 7 )
[LOG] Average clause size reduction: 265.118 --> 1.11765 (450 --> 1.2, 1 --> 1 )
[LOG] Overall execution time: 0.122863 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 820 5 108 1 706
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005945 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002511/0 sec (0.001728/0 sec, 0.000783/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000184/0 sec (0.000116/0.000116 sec, 6.8e-05/6.8e-05 sec )
[LOG] Total clause minimization time: 0.000454/0 sec (0.000281/0.000281 sec, 0.000173/0.000173 sec )
[LOG] Total clause size reduction: 169 --> 6 (166 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 56.3333 --> 2 (83 --> 1.5, 3 --> 3 )
[LOG] Overall execution time: 0.007551 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.014193 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005297/0 sec (0.003505/0 sec, 0.001792/0 sec )
[LOG] Nr of iterations: 5 (4, 1 )
[LOG] Total clause computation time: 0.001084/0 sec (0.000691/0.000691 sec, 0.000393/0.000393 sec )
[LOG] Total clause minimization time: 0.001244/0 sec (0.000671/0.000671 sec, 0.000573/0.000573 sec )
[LOG] Total clause size reduction: 706 --> 7 (705 --> 6, 1 --> 1 )
[LOG] Average clause size reduction: 141.2 --> 1.4 (176.25 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 0.016277 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 346 2 52 1 292
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.340583 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.104827/0 sec (0.047545/0 sec, 0.057282/0 sec )
[LOG] Nr of iterations: 21 (12, 9 )
[LOG] Total clause computation time: 0.027776/0 sec (0.01397/0.01397 sec, 0.013806/0.013806 sec )
[LOG] Total clause minimization time: 0.064956/0 sec (0.024746/0.024746 sec, 0.04021/0.04021 sec )
[LOG] Total clause size reduction: 6862 --> 23 (6853 --> 14, 9 --> 9 )
[LOG] Average clause size reduction: 326.762 --> 1.09524 (571.083 --> 1.16667, 1 --> 1 )
[LOG] Overall execution time: 0.347278 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1058 2 116 1 939
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.073342 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019046/0 sec (0.010291/0 sec, 0.008755/0 sec )
[LOG] Nr of iterations: 11 (7, 4 )
[LOG] Total clause computation time: 0.00514/0 sec (0.002919/0.002919 sec, 0.002221/0.002221 sec )
[LOG] Total clause minimization time: 0.008283/0 sec (0.003384/0.003384 sec, 0.004899/0.004899 sec )
[LOG] Total clause size reduction: 1762 --> 16 (1758 --> 12, 4 --> 4 )
[LOG] Average clause size reduction: 160.182 --> 1.45455 (251.143 --> 1.71429, 1 --> 1 )
[LOG] Overall execution time: 0.076634 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 530 2 68 1 460
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.090318 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.023887/0 sec (0.013539/0 sec, 0.010348/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.007664/0 sec (0.003812/0.003812 sec, 0.003852/0.003852 sec )
[LOG] Total clause minimization time: 0.007839/0 sec (0.003544/0.003544 sec, 0.004295/0.004295 sec )
[LOG] Total clause size reduction: 3215 --> 10 (3210 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 292.273 --> 0.909091 (535 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.095802 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 930 3 108 1 818
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.032933 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 29 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012546/0 sec (0.007586/0 sec, 0.00496/0 sec )
[LOG] Nr of iterations: 14 (8, 6 )
[LOG] Total clause computation time: 0.003269/0 sec (0.001745/0.001745 sec, 0.001524/0.001524 sec )
[LOG] Total clause minimization time: 0.00532/0 sec (0.003053/0.003053 sec, 0.002267/0.002267 sec )
[LOG] Total clause size reduction: 2134 --> 14 (2128 --> 8, 6 --> 6 )
[LOG] Average clause size reduction: 152.429 --> 1 (266 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.03547 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 436 3 60 1 372
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.088412 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022834/0 sec (0.013512/0 sec, 0.009322/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.0056/0 sec (0.002847/0.002847 sec, 0.002753/0.002753 sec )
[LOG] Total clause minimization time: 0.008777/0 sec (0.004344/0.004344 sec, 0.004433/0.004433 sec )
[LOG] Total clause size reduction: 2375 --> 14 (2368 --> 7, 7 --> 7 )
[LOG] Average clause size reduction: 263.889 --> 1.55556 (473.6 --> 1.4, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.09353 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 962 2 96 1 864
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 1.04292 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 59 new AND gates.
[LOG] Size before ABC: 93 AND gates.
[LOG] Size after ABC: 59 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.427024/0 sec (0.212419/0 sec, 0.214605/0 sec )
[LOG] Nr of iterations: 56 (31, 25 )
[LOG] Total clause computation time: 0.131944/0 sec (0.059726/0.059726 sec, 0.072218/0.072218 sec )
[LOG] Total clause minimization time: 0.272973/0 sec (0.136547/0.136547 sec, 0.136426/0.136426 sec )
[LOG] Total clause size reduction: 32686 --> 111 (32640 --> 65, 46 --> 46 )
[LOG] Average clause size reduction: 583.679 --> 1.98214 (1052.9 --> 2.09677, 1.84 --> 1.84 )
[LOG] Overall execution time: 1.05581 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.21 sec (Real time) / 1.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1717 2 188 1 1526
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.142025 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039323/0 sec (0.020739/0 sec, 0.018584/0 sec )
[LOG] Nr of iterations: 9 (7, 2 )
[LOG] Total clause computation time: 0.011566/0 sec (0.0055/0.0055 sec, 0.006066/0.006066 sec )
[LOG] Total clause minimization time: 0.017573/0 sec (0.007564/0.007564 sec, 0.010009/0.010009 sec )
[LOG] Total clause size reduction: 4142 --> 14 (4140 --> 12, 2 --> 2 )
[LOG] Average clause size reduction: 460.222 --> 1.55556 (591.429 --> 1.71429, 1 --> 1 )
[LOG] Overall execution time: 0.147841 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1084 3 104 1 976
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.332104 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.171157/0 sec (0.086989/0 sec, 0.084168/0 sec )
[LOG] Nr of iterations: 10 (8, 2 )
[LOG] Total clause computation time: 0.083301/0 sec (0.034941/0.034941 sec, 0.04836/0.04836 sec )
[LOG] Total clause minimization time: 0.077628/0 sec (0.044603/0.044603 sec, 0.033025/0.033025 sec )
[LOG] Total clause size reduction: 3607 --> 19 (3605 --> 17, 2 --> 2 )
[LOG] Average clause size reduction: 360.7 --> 1.9 (450.625 --> 2.125, 1 --> 1 )
[LOG] Overall execution time: 0.338162 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.202809 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.052757/0 sec (0.023654/0 sec, 0.029103/0 sec )
[LOG] Nr of iterations: 9 (6, 3 )
[LOG] Total clause computation time: 0.023882/0 sec (0.010735/0.010735 sec, 0.013147/0.013147 sec )
[LOG] Total clause minimization time: 0.017428/0 sec (0.004361/0.004361 sec, 0.013067/0.013067 sec )
[LOG] Total clause size reduction: 3953 --> 11 (3950 --> 8, 3 --> 3 )
[LOG] Average clause size reduction: 439.222 --> 1.22222 (658.333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.209376 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1187 4 108 1 1074
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.300019 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 62 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.182569/0 sec (0.035187/0 sec, 0.07662/0 sec, 0.026153/0 sec, 0.013004/0 sec, 0.020119/0 sec, 0.011486/0 sec )
[LOG] Nr of iterations: 78 (18, 33, 5, 2, 17, 3 )
[LOG] Total clause computation time: 0.03698/0 sec (0.005154/0.005154 sec, 0.018887/0.018887 sec, 0.005029/0.005029 sec, 0.000918/0.000918 sec, 0.004296/0.004296 sec, 0.002696/0.002696 sec )
[LOG] Total clause minimization time: 0.109487/0 sec (0.020716/0.020716 sec, 0.048357/0.048357 sec, 0.012492/0.012492 sec, 0.009061/0.009061 sec, 0.012948/0.012948 sec, 0.005913/0.005913 sec )
[LOG] Total clause size reduction: 34030 --> 158 (12682 --> 36, 19264 --> 83, 2044 --> 8, 2 --> 2, 34 --> 25, 4 --> 4 )
[LOG] Average clause size reduction: 436.282 --> 2.02564 (704.556 --> 2, 583.758 --> 2.51515, 408.8 --> 1.6, 1 --> 1, 2 --> 1.47059, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.309235 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1313 1 172 1 1137
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.030126 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017506/0 sec (0.007513/0 sec, 0.005231/0 sec, 0.002257/0 sec, 0.002505/0 sec )
[LOG] Nr of iterations: 18 (11, 3, 3, 1 )
[LOG] Total clause computation time: 0.003814/0 sec (0.001526/0.001526 sec, 0.000889/0.000889 sec, 0.000717/0.000717 sec, 0.000682/0.000682 sec )
[LOG] Total clause minimization time: 0.007099/0 sec (0.003611/0.003611 sec, 0.00193/0.00193 sec, 0.000554/0.000554 sec, 0.001004/0.001004 sec )
[LOG] Total clause size reduction: 3123 --> 28 (2600 --> 21, 518 --> 3, 4 --> 3, 1 --> 1 )
[LOG] Average clause size reduction: 173.5 --> 1.55556 (236.364 --> 1.90909, 172.667 --> 1, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.032449 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 390 2 60 1 327
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 333.469 sec CPU time.
[LOG] Relation determinization time: 334 sec real time.
[LOG] Final circuit size: 642 new AND gates.
[LOG] Size before ABC: 839 AND gates.
[LOG] Size after ABC: 642 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 321.844/322 sec (40.2011/40 sec, 74.5928/75 sec, 76.2866/76 sec, 34.368/35 sec, 47.6095/47 sec, 48.7858/49 sec )
[LOG] Nr of iterations: 509 (59, 116, 152, 14, 62, 106 )
[LOG] Total clause computation time: 32.5627/28 sec (1.11126/1.11126 sec, 3.73253/3.73253 sec, 11.3359/11.3359 sec, 5.75447/5.75447 sec, 3.57684/3.57684 sec, 7.05167/7.05167 sec )
[LOG] Total clause minimization time: 288.823/294 sec (39.0157/39.0157 sec, 70.7576/70.7576 sec, 64.8375/64.8375 sec, 28.5602/28.5602 sec, 43.9724/43.9724 sec, 41.6797/41.6797 sec )
[LOG] Total clause size reduction: 360981 --> 2002 (78880 --> 207, 131100 --> 463, 150396 --> 755, 26 --> 23, 179 --> 154, 400 --> 400 )
[LOG] Average clause size reduction: 709.196 --> 3.9332 (1336.95 --> 3.50847, 1130.17 --> 3.99138, 989.447 --> 4.96711, 1.85714 --> 1.64286, 2.8871 --> 2.48387, 3.77358 --> 3.77358 )
[LOG] Overall execution time: 333.505 sec CPU time.
[LOG] Overall execution time: 335 sec real time.
Synthesis time: 334.12 sec (Real time) / 332.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.31 sec (Real time) / 0.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 2854 3 280 1 2568
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.016607 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009445/1 sec (0.003552/0 sec, 0.003511/0 sec, 0.001273/0 sec, 0.001109/1 sec )
[LOG] Nr of iterations: 17 (9, 4, 2, 2 )
[LOG] Total clause computation time: 0.002119/0 sec (0.000809/0.000809 sec, 0.000823/0.000823 sec, 0.000372/0.000372 sec, 0.000115/0.000115 sec )
[LOG] Total clause minimization time: 0.002384/0 sec (0.000926/0.000926 sec, 0.000885/0.000885 sec, 0.000171/0.000171 sec, 0.000402/0.000402 sec )
[LOG] Total clause size reduction: 1893 --> 24 (1376 --> 16, 513 --> 4, 2 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 111.353 --> 1.41176 (152.889 --> 1.77778, 128.25 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.018527 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 293 2 48 1 242
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.013427 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008995/0 sec (0.004975/0 sec, 0.002384/0 sec, 0.000865/0 sec, 0.000771/0 sec )
[LOG] Nr of iterations: 17 (13, 2, 1, 1 )
[LOG] Total clause computation time: 0.001446/0 sec (0.000942/0.000942 sec, 0.000289/0.000289 sec, 9.8e-05/9.8e-05 sec, 0.000117/0.000117 sec )
[LOG] Total clause minimization time: 0.002896/0 sec (0.002173/0.002173 sec, 0.000452/0.000452 sec, 0.000131/0.000131 sec, 0.00014/0.00014 sec )
[LOG] Total clause size reduction: 2446 --> 36 (2256 --> 33, 187 --> 1, 2 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 143.882 --> 2.11765 (173.538 --> 2.53846, 93.5 --> 0.5, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01521 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 286 2 52 1 231
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.014985 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008843/0 sec (0.003564/0 sec, 0.003043/0 sec, 0.001116/0 sec, 0.00112/0 sec )
[LOG] Nr of iterations: 17 (9, 3, 3, 2 )
[LOG] Total clause computation time: 0.001765/0 sec (0.000686/0.000686 sec, 0.000541/0.000541 sec, 0.00025/0.00025 sec, 0.000288/0.000288 sec )
[LOG] Total clause minimization time: 0.002822/0 sec (0.001287/0.001287 sec, 0.000984/0.000984 sec, 0.000233/0.000233 sec, 0.000318/0.000318 sec )
[LOG] Total clause size reduction: 1624 --> 21 (1296 --> 14, 322 --> 2, 4 --> 3, 2 --> 2 )
[LOG] Average clause size reduction: 95.5294 --> 1.23529 (144 --> 1.55556, 107.333 --> 0.666667, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.016706 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 250 3 44 1 201
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.026721 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014389/0 sec (0.005976/0 sec, 0.004338/0 sec, 0.002045/0 sec, 0.00203/0 sec )
[LOG] Nr of iterations: 12 (8, 2, 1, 1 )
[LOG] Total clause computation time: 0.003262/0 sec (0.001153/0.001153 sec, 0.000872/0.000872 sec, 0.000492/0.000492 sec, 0.000745/0.000745 sec )
[LOG] Total clause minimization time: 0.004394/0 sec (0.002287/0.002287 sec, 0.001076/0.001076 sec, 0.000577/0.000577 sec, 0.000454/0.000454 sec )
[LOG] Total clause size reduction: 2115 --> 20 (1848 --> 15, 263 --> 2, 2 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 176.25 --> 1.66667 (231 --> 1.875, 131.5 --> 1, 2 --> 1, 2 --> 2 )
[LOG] Overall execution time: 0.029086 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 397 3 60 1 333
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.0447 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026188/0 sec (0.009333/0 sec, 0.008734/0 sec, 0.003162/0 sec, 0.004959/0 sec )
[LOG] Nr of iterations: 21 (12, 4, 2, 3 )
[LOG] Total clause computation time: 0.005938/0 sec (0.001773/0.001773 sec, 0.001788/0.001788 sec, 0.00091/0.00091 sec, 0.001467/0.001467 sec )
[LOG] Total clause minimization time: 0.012886/0 sec (0.004775/0.004775 sec, 0.004376/0.004376 sec, 0.001176/0.001176 sec, 0.002559/0.002559 sec )
[LOG] Total clause size reduction: 3883 --> 41 (3047 --> 29, 828 --> 5, 3 --> 2, 5 --> 5 )
[LOG] Average clause size reduction: 184.905 --> 1.95238 (253.917 --> 2.41667, 207 --> 1.25, 1.5 --> 1, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.04716 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 416 2 68 1 344
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.033441 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019285/0 sec (0.006707/0 sec, 0.00646/0 sec, 0.003055/0 sec, 0.003063/0 sec )
[LOG] Nr of iterations: 18 (8, 4, 3, 3 )
[LOG] Total clause computation time: 0.0051/0 sec (0.001233/0.001233 sec, 0.002228/0.002228 sec, 0.000431/0.000431 sec, 0.001208/0.001208 sec )
[LOG] Total clause minimization time: 0.007289/0 sec (0.002867/0.002867 sec, 0.001824/0.001824 sec, 0.001597/0.001597 sec, 0.001001/0.001001 sec )
[LOG] Total clause size reduction: 2664 --> 24 (1862 --> 15, 795 --> 3, 4 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 148 --> 1.33333 (232.75 --> 1.875, 198.75 --> 0.75, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.035802 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 401 3 60 1 336
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.721064 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 51 new AND gates.
[LOG] Size before ABC: 118 AND gates.
[LOG] Size after ABC: 50 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.457012/1 sec (0.072643/0 sec, 0.127948/1 sec, 0.086277/0 sec, 0.045037/0 sec, 0.068775/0 sec, 0.056332/0 sec )
[LOG] Nr of iterations: 85 (15, 25, 13, 4, 16, 12 )
[LOG] Total clause computation time: 0.082011/0 sec (0.012467/0.012467 sec, 0.03004/0.03004 sec, 0.009323/0.009323 sec, 0.005918/0.005918 sec, 0.017598/0.017598 sec, 0.006665/0.006665 sec )
[LOG] Total clause minimization time: 0.320693/0 sec (0.046759/0.046759 sec, 0.083643/0.083643 sec, 0.063168/0.063168 sec, 0.034438/0.034438 sec, 0.047058/0.047058 sec, 0.045627/0.045627 sec )
[LOG] Total clause size reduction: 45418 --> 189 (14882 --> 34, 21168 --> 68, 9300 --> 26, 6 --> 5, 36 --> 30, 26 --> 26 )
[LOG] Average clause size reduction: 534.329 --> 2.22353 (992.133 --> 2.26667, 846.72 --> 2.72, 715.385 --> 2, 1.5 --> 1.25, 2.25 --> 1.875, 2.16667 --> 2.16667 )
[LOG] Overall execution time: 0.735913 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.89 sec (Real time) / 0.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1795 2 236 1 1555
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.051255 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.034456/0 sec (0.008924/0 sec, 0.017154/0 sec, 0.003759/0 sec, 0.004619/0 sec )
[LOG] Nr of iterations: 29 (10, 12, 2, 5 )
[LOG] Total clause computation time: 0.008548/0 sec (0.00192/0.00192 sec, 0.003813/0.003813 sec, 0.001219/0.001219 sec, 0.001596/0.001596 sec )
[LOG] Total clause minimization time: 0.018304/0 sec (0.004386/0.004386 sec, 0.010473/0.010473 sec, 0.00138/0.00138 sec, 0.002065/0.002065 sec )
[LOG] Total clause size reduction: 5444 --> 78 (2448 --> 24, 2981 --> 40, 3 --> 2, 12 --> 12 )
[LOG] Average clause size reduction: 187.724 --> 2.68966 (244.8 --> 2.4, 248.417 --> 3.33333, 1.5 --> 1, 2.4 --> 2.4 )
[LOG] Overall execution time: 0.053933 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 428 3 68 1 355
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 1.18673 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 77 new AND gates.
[LOG] Size before ABC: 140 AND gates.
[LOG] Size after ABC: 77 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.939748/1 sec (0.107677/0 sec, 0.213386/0 sec, 0.134594/0 sec, 0.199503/1 sec, 0.063163/0 sec, 0.080179/0 sec, 0.057114/0 sec, 0.084132/0 sec )
[LOG] Nr of iterations: 156 (33, 33, 20, 17, 9, 23, 11, 10 )
[LOG] Total clause computation time: 0.220333/0 sec (0.019417/0.019417 sec, 0.04011/0.04011 sec, 0.023994/0.023994 sec, 0.057231/0.057231 sec, 0.009682/0.009682 sec, 0.022252/0.022252 sec, 0.013542/0.013542 sec, 0.034105/0.034105 sec )
[LOG] Total clause minimization time: 0.646574/1 sec (0.074632/0.074632 sec, 0.159431/0.159431 sec, 0.096714/0.096714 sec, 0.128008/0.128008 sec, 0.048541/0.048541 sec, 0.053754/0.053754 sec, 0.039474/0.039474 sec, 0.04602/0.04602 sec )
[LOG] Total clause size reduction: 88860 --> 359 (34496 --> 64, 27456 --> 106, 14554 --> 57, 12240 --> 37, 13 --> 10, 63 --> 50, 19 --> 16, 19 --> 19 )
[LOG] Average clause size reduction: 569.615 --> 2.30128 (1045.33 --> 1.93939, 832 --> 3.21212, 727.7 --> 2.85, 720 --> 2.17647, 1.44444 --> 1.11111, 2.73913 --> 2.17391, 1.72727 --> 1.45455, 1.9 --> 1.9 )
[LOG] Overall execution time: 1.20088 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.36 sec (Real time) / 1.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1776 2 228 1 1542
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 3.06749 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 730 new AND gates.
[LOG] Size before ABC: 1004 AND gates.
[LOG] Size after ABC: 730 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.08539/3 sec (0.16139/1 sec, 0.08201/0 sec, 0.674865/0 sec, 0.517462/1 sec, 0.249453/0 sec, 0.400208/1 sec )
[LOG] Nr of iterations: 333 (55, 11, 107, 45, 10, 105 )
[LOG] Total clause computation time: 0.368808/1 sec (0.030422/0.030422 sec, 0.009867/0.009867 sec, 0.140796/0.140796 sec, 0.010498/0.010498 sec, 0.025418/0.025418 sec, 0.151807/0.151807 sec )
[LOG] Total clause minimization time: 1.59737/2 sec (0.102243/0.102243 sec, 0.04316/0.04316 sec, 0.497975/0.497975 sec, 0.497986/0.497986 sec, 0.215717/0.215717 sec, 0.240291/0.240291 sec )
[LOG] Total clause size reduction: 208062 --> 1155 (70686 --> 141, 13010 --> 28, 123808 --> 437, 103 --> 99, 28 --> 23, 427 --> 427 )
[LOG] Average clause size reduction: 624.811 --> 3.46847 (1285.2 --> 2.56364, 1182.73 --> 2.54545, 1157.08 --> 4.08411, 2.28889 --> 2.2, 2.8 --> 2.3, 4.06667 --> 4.06667 )
[LOG] Overall execution time: 3.10202 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.33 sec (Real time) / 3.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.89 sec (Real time) / 0.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.03 sec (Real time) / 1.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3581 2 376 1 3200
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.367351 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 69 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.248525/0 sec (0.037265/0 sec, 0.128086/0 sec, 0.033458/0 sec, 0.016888/0 sec, 0.018424/0 sec, 0.014404/0 sec )
[LOG] Nr of iterations: 92 (15, 39, 10, 7, 13, 8 )
[LOG] Total clause computation time: 0.043549/0 sec (0.006002/0.006002 sec, 0.018286/0.018286 sec, 0.007661/0.007661 sec, 0.003459/0.003459 sec, 0.004159/0.004159 sec, 0.003982/0.003982 sec )
[LOG] Total clause minimization time: 0.15961/0 sec (0.019624/0.019624 sec, 0.097634/0.097634 sec, 0.014306/0.014306 sec, 0.009862/0.009862 sec, 0.010955/0.010955 sec, 0.007229/0.007229 sec )
[LOG] Total clause size reduction: 50153 --> 213 (14028 --> 32, 29830 --> 129, 6246 --> 12, 12 --> 9, 27 --> 21, 10 --> 10 )
[LOG] Average clause size reduction: 545.141 --> 2.31522 (935.2 --> 2.13333, 764.872 --> 3.30769, 624.6 --> 1.2, 1.71429 --> 1.28571, 2.07692 --> 1.61538, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.380651 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1584 1 216 1 1365
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.056545 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 51 AND gates.
[LOG] Size after ABC: 28 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.042025/0 sec (0.014409/0 sec, 0.017223/0 sec, 0.005182/0 sec, 0.005211/0 sec )
[LOG] Nr of iterations: 54 (26, 13, 8, 7 )
[LOG] Total clause computation time: 0.009835/0 sec (0.002806/0.002806 sec, 0.004089/0.004089 sec, 0.0011/0.0011 sec, 0.00184/0.00184 sec )
[LOG] Total clause minimization time: 0.024773/0 sec (0.008947/0.008947 sec, 0.01044/0.01044 sec, 0.002941/0.002941 sec, 0.002445/0.002445 sec )
[LOG] Total clause size reduction: 9969 --> 126 (6725 --> 64, 3216 --> 36, 13 --> 11, 15 --> 15 )
[LOG] Average clause size reduction: 184.611 --> 2.33333 (258.654 --> 2.46154, 247.385 --> 2.76923, 1.625 --> 1.375, 2.14286 --> 2.14286 )
[LOG] Overall execution time: 0.059065 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 432 2 68 1 360
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.093379 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.049509/0 sec (0.010958/0 sec, 0.019918/0 sec, 0.007265/0 sec, 0.011368/0 sec )
[LOG] Nr of iterations: 28 (10, 8, 5, 5 )
[LOG] Total clause computation time: 0.014881/0 sec (0.003373/0.003373 sec, 0.00572/0.00572 sec, 0.002643/0.002643 sec, 0.003145/0.003145 sec )
[LOG] Total clause minimization time: 0.022485/0 sec (0.002883/0.002883 sec, 0.009864/0.009864 sec, 0.003034/0.003034 sec, 0.006704/0.006704 sec )
[LOG] Total clause size reduction: 5945 --> 50 (3339 --> 17, 2590 --> 18, 6 --> 5, 10 --> 10 )
[LOG] Average clause size reduction: 212.321 --> 1.78571 (333.9 --> 1.7, 323.75 --> 2.25, 1.2 --> 1, 2 --> 2 )
[LOG] Overall execution time: 0.097229 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 632 3 84 1 543
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 6.5682 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 374 new AND gates.
[LOG] Size before ABC: 557 AND gates.
[LOG] Size after ABC: 374 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.58697/5 sec (0.345448/1 sec, 2.09694/2 sec, 0.863673/1 sec, 1.28091/1 sec )
[LOG] Nr of iterations: 179 (16, 88, 7, 68 )
[LOG] Total clause computation time: 1.47391/2 sec (0.224986/0.224986 sec, 0.746733/0.746733 sec, 0.236389/0.236389 sec, 0.265805/0.265805 sec )
[LOG] Total clause minimization time: 3.02519/3 sec (0.091098/0.091098 sec, 1.31435/1.31435 sec, 0.6152/0.6152 sec, 1.00455/1.00455 sec )
[LOG] Total clause size reduction: 236422 --> 489 (34755 --> 41, 201492 --> 274, 10 --> 9, 165 --> 165 )
[LOG] Average clause size reduction: 1320.79 --> 2.73184 (2172.19 --> 2.5625, 2289.68 --> 3.11364, 1.42857 --> 1.28571, 2.42647 --> 2.42647 )
[LOG] Overall execution time: 6.59273 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.80 sec (Real time) / 6.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.68 sec (Real time) / 0.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.84 sec (Real time) / 0.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 3047 3 272 1 2770
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 10.8017 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.02193/7 sec (1.08679/1 sec, 2.55556/2 sec, 1.87957/2 sec, 1.50001/2 sec )
[LOG] Nr of iterations: 35 (10, 12, 5, 8 )
[LOG] Total clause computation time: 2.11802/3 sec (0.647107/0.647107 sec, 0.394847/0.394847 sec, 0.724116/0.724116 sec, 0.351946/0.351946 sec )
[LOG] Total clause minimization time: 4.77913/4 sec (0.396687/0.396687 sec, 2.11131/2.11131 sec, 1.13849/1.13849 sec, 1.13264/1.13264 sec )
[LOG] Total clause size reduction: 72089 --> 71 (32436 --> 19, 39633 --> 33, 6 --> 5, 14 --> 14 )
[LOG] Average clause size reduction: 2059.69 --> 2.02857 (3243.6 --> 1.9, 3302.75 --> 2.75, 1.2 --> 1, 1.75 --> 1.75 )
[LOG] Overall execution time: 10.8406 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.02 sec (Real time) / 10.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.38 sec (Real time) / 1.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.36 sec (Real time) / 1.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4236 3 340 1 3891
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 35.1175 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 871 new AND gates.
[LOG] Size before ABC: 926 AND gates.
[LOG] Size after ABC: 871 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 34.0301/34 sec (0.793182/0 sec, 3.15663/4 sec, 1.99944/2 sec, 4.6417/4 sec, 0.041706/0 sec, 4.02285/4 sec, 5.2704/6 sec, 5.83603/5 sec, 4.88338/5 sec, 3.38476/4 sec )
[LOG] Nr of iterations: 438 (47, 89, 33, 54, 7, 43, 83, 27, 49, 6 )
[LOG] Total clause computation time: 6.33785/8 sec (0.070935/0.070935 sec, 0.11849/0.11849 sec, 0.208693/0.208693 sec, 0.30522/0.30522 sec, 0.008342/0.008342 sec, 0.768402/0.768402 sec, 0.89715/0.89715 sec, 1.57166/1.57166 sec, 0.859598/0.859598 sec, 1.52935/1.52935 sec )
[LOG] Total clause minimization time: 27.4799/26 sec (0.699472/0.699472 sec, 3.01158/3.01158 sec, 1.76233/1.76233 sec, 4.3079/4.3079 sec, 0.004876/0.004876 sec, 3.24008/3.24008 sec, 4.35713/4.35713 sec, 4.24899/4.24899 sec, 4.00731/4.00731 sec, 1.84021/1.84021 sec )
[LOG] Total clause size reduction: 75715 --> 1620 (15410 --> 177, 29392 --> 401, 10624 --> 112, 17543 --> 205, 1956 --> 6, 159 --> 143, 364 --> 319, 82 --> 72, 179 --> 179, 6 --> 6 )
[LOG] Average clause size reduction: 172.865 --> 3.69863 (327.872 --> 3.76596, 330.247 --> 4.50562, 321.939 --> 3.39394, 324.87 --> 3.7963, 279.429 --> 0.857143, 3.69767 --> 3.32558, 4.38554 --> 3.84337, 3.03704 --> 2.66667, 3.65306 --> 3.65306, 1 --> 1 )
[LOG] Overall execution time: 35.1253 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 35.43 sec (Real time) / 35.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 42.90 sec (Real time) / 42.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 1213 12 19 1 1177
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 10000.17 sec (Real time) / 9964.91 sec (User CPU time)
Timeout: 1
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 2.3565 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 531 new AND gates.
[LOG] Size before ABC: 756 AND gates.
[LOG] Size after ABC: 455 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.12088/2 sec (0.026721/0 sec, 0.03106/0 sec, 0.017715/0 sec, 0.018012/0 sec, 0.016408/0 sec, 0.018304/0 sec, 0.019212/0 sec, 0.019107/0 sec, 0.019215/0 sec, 0.019229/0 sec, 0.015588/0 sec, 0.017055/0 sec, 0.01746/0 sec, 0.017131/0 sec, 0.017414/0 sec, 0.017857/0 sec, 0.017711/0 sec, 0.02119/0 sec, 0.019887/0 sec, 0.038839/0 sec, 0.030958/0 sec, 0.020082/0 sec, 0.028113/0 sec, 0.020476/0 sec, 0.020434/0 sec, 0.020328/0 sec, 0.020301/0 sec, 0.020641/0 sec, 0.020607/0 sec, 0.020538/0 sec, 0.020752/0 sec, 0.02081/0 sec, 0.02053/0 sec, 0.020527/0 sec, 0.020938/0 sec, 0.020935/0 sec, 0.02092/0 sec, 0.02103/0 sec, 0.021163/0 sec, 0.02162/0 sec, 0.020696/0 sec, 0.020717/1 sec, 0.020481/0 sec, 0.020539/0 sec, 0.020536/0 sec, 0.020399/0 sec, 0.020645/0 sec, 0.020644/0 sec, 0.020488/0 sec, 0.020738/0 sec, 0.020624/0 sec, 0.020531/0 sec, 0.02059/0 sec, 0.020739/0 sec, 0.020595/0 sec, 0.020687/0 sec, 0.020926/0 sec, 0.020665/0 sec, 0.020613/0 sec, 0.020762/0 sec, 0.020572/0 sec, 0.020665/0 sec, 0.0207/0 sec, 0.020592/0 sec, 0.020718/0 sec, 0.020965/0 sec, 0.020955/0 sec, 0.020922/0 sec, 0.020702/0 sec, 0.020687/0 sec, 0.021381/0 sec, 0.020836/0 sec, 0.020688/0 sec, 0.023182/0 sec, 0.021053/0 sec, 0.022637/0 sec, 0.022242/0 sec, 0.022185/0 sec, 0.022073/0 sec, 0.02246/0 sec, 0.022006/0 sec, 0.008746/0 sec, 0.011008/0 sec, 0.005743/0 sec, 0.005843/0 sec, 0.004421/0 sec, 0.005649/0 sec, 0.005678/0 sec, 0.005743/0 sec, 0.005805/0 sec, 0.0044/0 sec, 0.00442/0 sec, 0.005701/0 sec, 0.005887/0 sec, 0.00577/0 sec, 0.005839/1 sec, 0.005639/0 sec, 0.005718/0 sec, 0.005691/0 sec, 0.00446/0 sec, 0.013707/0 sec, 0.010512/0 sec, 0.005948/0 sec, 0.008272/0 sec, 0.004549/0 sec, 0.004526/0 sec, 0.004524/0 sec, 0.004454/0 sec, 0.004544/0 sec, 0.004472/0 sec, 0.004484/0 sec, 0.004443/0 sec, 0.004524/0 sec, 0.004476/0 sec, 0.004534/0 sec, 0.0045/0 sec, 0.004525/0 sec, 0.004472/0 sec, 0.004581/0 sec, 0.004414/0 sec, 0.004545/0 sec, 0.004486/0 sec, 0.004518/0 sec, 0.004478/0 sec, 0.004517/0 sec, 0.00449/0 sec, 0.004526/0 sec, 0.00452/0 sec, 0.00446/0 sec, 0.004479/0 sec, 0.004519/0 sec, 0.004437/0 sec, 0.004527/0 sec, 0.004417/0 sec, 0.00449/0 sec, 0.004459/0 sec, 0.004506/0 sec, 0.004466/0 sec, 0.00452/0 sec, 0.004477/0 sec, 0.004428/0 sec, 0.004518/0 sec, 0.004553/0 sec, 0.004493/0 sec, 0.004417/0 sec, 0.004483/0 sec, 0.004511/0 sec, 0.004475/0 sec, 0.004513/0 sec, 0.004496/0 sec, 0.004442/0 sec, 0.004465/0 sec, 0.004487/0 sec, 0.004492/0 sec, 0.00686/0 sec, 0.004503/0 sec, 0.005922/0 sec, 0.00589/0 sec, 0.005854/0 sec, 0.005816/0 sec, 0.00592/0 sec, 0.007227/0 sec )
[LOG] Nr of iterations: 190 (5, 8, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 8, 15, 2, 5, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2, 1, 7, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 6, 14, 1, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.111819/0 sec (0.003108/0.003108 sec, 0.004891/0.004891 sec, 0.00154/0.00154 sec, 0.001322/0.001322 sec, 0.000969/0.000969 sec, 0.001249/0.001249 sec, 0.001301/0.001301 sec, 0.001308/0.001308 sec, 0.001332/0.001332 sec, 0.001055/0.001055 sec, 0.000885/0.000885 sec, 0.001193/0.001193 sec, 0.001293/0.001293 sec, 0.001145/0.001145 sec, 0.001224/0.001224 sec, 0.001338/0.001338 sec, 0.00113/0.00113 sec, 0.001164/0.001164 sec, 0.000832/0.000832 sec, 0.004335/0.004335 sec, 0.00686/0.00686 sec, 0.000852/0.000852 sec, 0.003335/0.003335 sec, 0.000911/0.000911 sec, 0.000839/0.000839 sec, 0.000836/0.000836 sec, 0.000903/0.000903 sec, 0.000815/0.000815 sec, 0.000906/0.000906 sec, 0.00084/0.00084 sec, 0.000908/0.000908 sec, 0.000924/0.000924 sec, 0.00081/0.00081 sec, 0.000848/0.000848 sec, 0.000903/0.000903 sec, 0.000857/0.000857 sec, 0.000837/0.000837 sec, 0.000902/0.000902 sec, 0.000851/0.000851 sec, 0.001401/0.001401 sec, 0.000837/0.000837 sec, 0.00086/0.00086 sec, 0.00088/0.00088 sec, 0.000817/0.000817 sec, 0.000829/0.000829 sec, 0.00079/0.00079 sec, 0.000924/0.000924 sec, 0.00088/0.00088 sec, 0.000834/0.000834 sec, 0.000966/0.000966 sec, 0.000856/0.000856 sec, 0.000862/0.000862 sec, 0.000909/0.000909 sec, 0.000873/0.000873 sec, 0.000824/0.000824 sec, 0.000872/0.000872 sec, 0.000971/0.000971 sec, 0.000902/0.000902 sec, 0.000851/0.000851 sec, 0.000911/0.000911 sec, 0.000843/0.000843 sec, 0.000929/0.000929 sec, 0.000873/0.000873 sec, 0.000902/0.000902 sec, 0.000844/0.000844 sec, 0.000871/0.000871 sec, 0.000902/0.000902 sec, 0.000895/0.000895 sec, 0.00084/0.00084 sec, 0.000861/0.000861 sec, 0.000907/0.000907 sec, 0.000862/0.000862 sec, 0.000862/0.000862 sec, 0.002345/0.002345 sec, 0.000894/0.000894 sec, 0.001419/0.001419 sec, 0.001302/0.001302 sec, 0.001412/0.001412 sec, 0.001318/0.001318 sec, 0.001311/0.001311 sec, 0.001479/0.001479 sec, 0.001125/0.001125 sec, 0.002076/0.002076 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002735/0.002735 sec, 0.003538/0.003538 sec, 0/0 sec, 0.001152/0.001152 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000756/0.000756 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.001157/0.001157 sec )
[LOG] Total clause minimization time: 0.115126/0 sec (0.00458/0.00458 sec, 0.010735/0.010735 sec, 0.001045/0.001045 sec, 0.001391/0.001391 sec, 0/0 sec, 0.001342/0.001342 sec, 0.001343/0.001343 sec, 0.00134/0.00134 sec, 0.001326/0.001326 sec, 0/0 sec, 0/0 sec, 0.000981/0.000981 sec, 0.001321/0.001321 sec, 0.000952/0.000952 sec, 0.0012/0.0012 sec, 0.001428/0.001428 sec, 0.001387/0.001387 sec, 0.001557/0.001557 sec, 0/0 sec, 0.01638/0.01638 sec, 0.005893/0.005893 sec, 0.000858/0.000858 sec, 0.005192/0.005192 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00194/0.00194 sec, 0/0 sec, 0.001338/0.001338 sec, 0.001418/0.001418 sec, 0.001164/0.001164 sec, 0.001131/0.001131 sec, 0.001662/0.001662 sec, 0.001057/0.001057 sec, 0.001188/0.001188 sec, 0.004338/0.004338 sec, 0.0013/0.0013 sec, 0.0014/0.0014 sec, 0/0 sec, 0.001222/0.001222 sec, 0.001252/0.001252 sec, 0.001277/0.001277 sec, 0.001378/0.001378 sec, 0/0 sec, 0/0 sec, 0.001265/0.001265 sec, 0.001376/0.001376 sec, 0.001265/0.001265 sec, 0.001412/0.001412 sec, 0.001193/0.001193 sec, 0.001247/0.001247 sec, 0.001191/0.001191 sec, 0/0 sec, 0.006438/0.006438 sec, 0.002419/0.002419 sec, 0.001443/0.001443 sec, 0.002577/0.002577 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001564/0.001564 sec, 0/0 sec, 0.001389/0.001389 sec, 0.001399/0.001399 sec, 0.001338/0.001338 sec, 0.001348/0.001348 sec, 0.001432/0.001432 sec, 0.001514/0.001514 sec )
[LOG] Total clause size reduction: 103162 --> 122 (9744 --> 4, 13769 --> 17, 1967 --> 0, 1970 --> 0, 0 --> 0, 1977 --> 0, 1981 --> 0, 1985 --> 0, 1993 --> 0, 0 --> 0, 0 --> 0, 1914 --> 0, 1918 --> 0, 1926 --> 0, 1934 --> 0, 1942 --> 0, 1950 --> 0, 1993 --> 0, 0 --> 0, 10290 --> 26, 20524 --> 14, 1466 --> 0, 5920 --> 8, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1449 --> 1, 0 --> 0, 2388 --> 0, 2416 --> 0, 2424 --> 0, 2419 --> 0, 2420 --> 0, 2423 --> 1, 1 --> 1, 17 --> 10, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21 --> 19, 14 --> 14, 0 --> 0, 5 --> 5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Average clause size reduction: 542.958 --> 0.642105 (1948.8 --> 0.8, 1721.12 --> 2.125, 983.5 --> 0, 985 --> 0, 0 --> 0, 988.5 --> 0, 990.5 --> 0, 992.5 --> 0, 996.5 --> 0, 0 --> 0, 0 --> 0, 957 --> 0, 959 --> 0, 963 --> 0, 967 --> 0, 971 --> 0, 975 --> 0, 996.5 --> 0, 0 --> 0, 1286.25 --> 3.25, 1368.27 --> 0.933333, 733 --> 0, 1184 --> 1.6, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 724.5 --> 0.5, 0 --> 0, 1194 --> 0, 1208 --> 0, 1212 --> 0, 1209.5 --> 0, 1210 --> 0, 1211.5 --> 0.5, 1 --> 1, 2.42857 --> 1.42857, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.5 --> 3.16667, 1 --> 1, 0 --> 0, 1.66667 --> 1.66667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Overall execution time: 2.37201 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.60 sec (Real time) / 2.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.13 sec (Real time) / 1.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2904 98 327 1 2473
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 1.79112 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 545 new AND gates.
[LOG] Size before ABC: 782 AND gates.
[LOG] Size after ABC: 468 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.59942/1 sec (0.028188/0 sec, 0.015284/0 sec, 0.014819/0 sec, 0.014138/0 sec, 0.01468/0 sec, 0.014527/0 sec, 0.014555/0 sec, 0.014683/0 sec, 0.015476/0 sec, 0.014093/0 sec, 0.015281/0 sec, 0.015441/0 sec, 0.015606/0 sec, 0.015095/0 sec, 0.014411/0 sec, 0.015999/0 sec, 0.014388/0 sec, 0.014369/0 sec, 0.014265/0 sec, 0.014417/0 sec, 0.014162/0 sec, 0.014331/0 sec, 0.013511/0 sec, 0.014331/0 sec, 0.014586/0 sec, 0.014408/0 sec, 0.014165/0 sec, 0.014918/0 sec, 0.01435/0 sec, 0.01502/0 sec, 0.015016/0 sec, 0.01463/0 sec, 0.014571/0 sec, 0.014789/0 sec, 0.015167/0 sec, 0.015094/0 sec, 0.015108/0 sec, 0.014508/0 sec, 0.014335/0 sec, 0.014455/0 sec, 0.013581/0 sec, 0.014483/0 sec, 0.01441/0 sec, 0.014415/0 sec, 0.014474/0 sec, 0.014917/0 sec, 0.014737/0 sec, 0.014593/0 sec, 0.014599/1 sec, 0.01489/0 sec, 0.014921/0 sec, 0.015198/0 sec, 0.013925/0 sec, 0.015245/0 sec, 0.015556/0 sec, 0.015502/0 sec, 0.015902/0 sec, 0.01489/0 sec, 0.01522/0 sec, 0.014878/0 sec, 0.014695/0 sec, 0.015363/0 sec, 0.014622/0 sec, 0.014457/0 sec, 0.014502/0 sec, 0.014679/0 sec, 0.014801/0 sec, 0.015321/0 sec, 0.014688/0 sec, 0.01534/0 sec, 0.015634/0 sec, 0.015061/0 sec, 0.014662/0 sec, 0.014696/0 sec, 0.014008/0 sec, 0.015439/0 sec, 0.042283/0 sec, 0.015667/0 sec, 0.013171/0 sec, 0.024757/0 sec, 0.015283/0 sec, 0.007254/0 sec, 0.005176/0 sec, 0.004911/0 sec, 0.00484/0 sec, 0.00482/0 sec, 0.004919/0 sec, 0.004892/0 sec, 0.004879/0 sec, 0.005687/0 sec, 0.003806/0 sec, 0.004903/0 sec, 0.00494/0 sec, 0.004807/0 sec, 0.004731/0 sec, 0.004905/0 sec, 0.006549/0 sec, 0.003775/0 sec, 0.003721/0 sec, 0.003783/0 sec, 0.003754/0 sec, 0.003724/0 sec, 0.003751/0 sec, 0.003646/0 sec, 0.003726/0 sec, 0.003916/0 sec, 0.004134/0 sec, 0.003796/0 sec, 0.003731/0 sec, 0.003711/0 sec, 0.003777/0 sec, 0.003724/0 sec, 0.003763/0 sec, 0.003734/0 sec, 0.003736/0 sec, 0.003642/0 sec, 0.003692/0 sec, 0.003659/0 sec, 0.003748/0 sec, 0.003745/0 sec, 0.003817/0 sec, 0.003737/0 sec, 0.003736/0 sec, 0.003686/0 sec, 0.003742/0 sec, 0.003686/0 sec, 0.003676/0 sec, 0.003736/0 sec, 0.003749/0 sec, 0.003724/0 sec, 0.004841/0 sec, 0.004878/0 sec, 0.004831/0 sec, 0.003824/0 sec, 0.004802/0 sec, 0.004782/0 sec, 0.004818/0 sec, 0.00488/0 sec, 0.003757/0 sec, 0.003724/0 sec, 0.003774/0 sec, 0.003684/0 sec, 0.003775/0 sec, 0.003749/0 sec, 0.004216/0 sec, 0.003882/0 sec, 0.003791/0 sec, 0.003776/0 sec, 0.003788/0 sec, 0.003707/0 sec, 0.003792/0 sec, 0.003762/0 sec, 0.003775/0 sec, 0.00374/0 sec, 0.003764/0 sec, 0.003773/0 sec, 0.003792/0 sec, 0.011828/0 sec, 0.006497/0 sec, 0.005074/0 sec, 0.010327/0 sec, 0.003685/0 sec )
[LOG] Nr of iterations: 179 (7, 3, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 15, 4, 2, 8, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 10, 3, 1, 7, 0 )
[LOG] Total clause computation time: 0.077549/0 sec (0.003647/0.003647 sec, 0.001307/0.001307 sec, 0.001194/0.001194 sec, 0.001033/0.001033 sec, 0.001103/0.001103 sec, 0.000959/0.000959 sec, 0.00101/0.00101 sec, 0.001038/0.001038 sec, 0.000939/0.000939 sec, 0.000454/0.000454 sec, 0.00092/0.00092 sec, 0.000904/0.000904 sec, 0.000917/0.000917 sec, 0.000912/0.000912 sec, 0.000885/0.000885 sec, 0.001981/0.001981 sec, 0.000474/0.000474 sec, 0.000501/0.000501 sec, 0.000486/0.000486 sec, 0.000497/0.000497 sec, 0.000507/0.000507 sec, 0.000482/0.000482 sec, 0.000498/0.000498 sec, 0.000496/0.000496 sec, 0.000517/0.000517 sec, 0.000502/0.000502 sec, 0.000505/0.000505 sec, 0.000492/0.000492 sec, 0.000492/0.000492 sec, 0.000497/0.000497 sec, 0.000545/0.000545 sec, 0.000509/0.000509 sec, 0.000553/0.000553 sec, 0.000506/0.000506 sec, 0.000498/0.000498 sec, 0.00051/0.00051 sec, 0.000514/0.000514 sec, 0.000493/0.000493 sec, 0.000484/0.000484 sec, 0.000519/0.000519 sec, 0.000509/0.000509 sec, 0.000516/0.000516 sec, 0.000506/0.000506 sec, 0.000508/0.000508 sec, 0.000535/0.000535 sec, 0.000586/0.000586 sec, 0.000529/0.000529 sec, 0.000517/0.000517 sec, 0.0005/0.0005 sec, 0.000978/0.000978 sec, 0.000956/0.000956 sec, 0.000984/0.000984 sec, 0.000587/0.000587 sec, 0.001013/0.001013 sec, 0.000994/0.000994 sec, 0.001025/0.001025 sec, 0.000986/0.000986 sec, 0.000994/0.000994 sec, 0.000534/0.000534 sec, 0.000549/0.000549 sec, 0.000528/0.000528 sec, 0.000533/0.000533 sec, 0.000537/0.000537 sec, 0.0005/0.0005 sec, 0.000519/0.000519 sec, 0.000518/0.000518 sec, 0.00054/0.00054 sec, 0.000515/0.000515 sec, 0.000521/0.000521 sec, 0.000557/0.000557 sec, 0.000561/0.000561 sec, 0.000526/0.000526 sec, 0.000529/0.000529 sec, 0.000499/0.000499 sec, 0.001659/0.001659 sec, 0.001331/0.001331 sec, 0.006558/0.006558 sec, 0.001445/0.001445 sec, 0.000679/0.000679 sec, 0.003762/0.003762 sec, 0.000862/0.000862 sec, 0.00111/0.00111 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000895/0.000895 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000747/0.000747 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002566/0.002566 sec, 0.000964/0.000964 sec, 0/0 sec, 0.001994/0.001994 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.107585/0 sec (0.010405/0.010405 sec, 0.002326/0.002326 sec, 0.001471/0.001471 sec, 0.001044/0.001044 sec, 0.001336/0.001336 sec, 0.00129/0.00129 sec, 0.001161/0.001161 sec, 0.001187/0.001187 sec, 0.00101/0.00101 sec, 0/0 sec, 0.000887/0.000887 sec, 0.000919/0.000919 sec, 0.001068/0.001068 sec, 0.000589/0.000589 sec, 0.001492/0.001492 sec, 0.002025/0.002025 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000944/0.000944 sec, 0.000736/0.000736 sec, 0.00088/0.00088 sec, 0/0 sec, 0.000861/0.000861 sec, 0.001031/0.001031 sec, 0.000885/0.000885 sec, 0.001315/0.001315 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.023597/0.023597 sec, 0.002175/0.002175 sec, 0.000783/0.000783 sec, 0.009042/0.009042 sec, 0/0 sec, 0.000938/0.000938 sec, 0.001343/0.001343 sec, 0.00109/0.00109 sec, 0.001076/0.001076 sec, 0.001079/0.001079 sec, 0.00113/0.00113 sec, 0.001109/0.001109 sec, 0.001078/0.001078 sec, 0.000989/0.000989 sec, 0/0 sec, 0.00111/0.00111 sec, 0.001129/0.001129 sec, 0.001039/0.001039 sec, 0.001056/0.001056 sec, 0.001169/0.001169 sec, 0.001546/0.001546 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001091/0.001091 sec, 0.001152/0.001152 sec, 0.001079/0.001079 sec, 0/0 sec, 0.001073/0.001073 sec, 0.001101/0.001101 sec, 0.001056/0.001056 sec, 0.001077/0.001077 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.005446/0.005446 sec, 0.00153/0.00153 sec, 0.001151/0.001151 sec, 0.004489/0.004489 sec, 0/0 sec )
[LOG] Total clause size reduction: 82914 --> 131 (10458 --> 18, 3484 --> 2, 1747 --> 0, 1754 --> 0, 1761 --> 0, 1768 --> 0, 1775 --> 0, 1782 --> 0, 2023 --> 1, 0 --> 0, 2030 --> 0, 2030 --> 0, 2030 --> 0, 2030 --> 0, 1742 --> 0, 3484 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1773 --> 0, 1773 --> 0, 1775 --> 0, 0 --> 0, 1779 --> 0, 1781 --> 0, 1783 --> 0, 1785 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17108 --> 43, 3657 --> 3, 1218 --> 0, 8533 --> 16, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 23, 3 --> 3, 0 --> 0, 16 --> 16, 0 --> 0 )
[LOG] Average clause size reduction: 463.207 --> 0.731844 (1494 --> 2.57143, 1161.33 --> 0.666667, 873.5 --> 0, 877 --> 0, 880.5 --> 0, 884 --> 0, 887.5 --> 0, 891 --> 0, 1011.5 --> 0.5, 0 --> 0, 1015 --> 0, 1015 --> 0, 1015 --> 0, 1015 --> 0, 871 --> 0, 1161.33 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 886.5 --> 0, 886.5 --> 0, 887.5 --> 0, 0 --> 0, 889.5 --> 0, 890.5 --> 0, 891.5 --> 0, 892.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1140.53 --> 2.86667, 914.25 --> 0.75, 609 --> 0, 1066.62 --> 2, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2.7 --> 2.3, 1 --> 1, 0 --> 0, 2.28571 --> 2.28571, 0 --> 0 )
[LOG] Overall execution time: 1.80337 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.02 sec (Real time) / 1.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2509 98 241 1 2166
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.174324 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 66 new AND gates.
[LOG] Size before ABC: 91 AND gates.
[LOG] Size after ABC: 46 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.150436/0 sec (0.007744/0 sec, 0.004673/0 sec, 0.004528/0 sec, 0.004827/0 sec, 0.004017/0 sec, 0.003975/0 sec, 0.003959/0 sec, 0.003923/0 sec, 0.003934/0 sec, 0.003999/0 sec, 0.004379/0 sec, 0.00403/0 sec, 0.003959/0 sec, 0.004015/0 sec, 0.004044/0 sec, 0.004036/0 sec, 0.004027/0 sec, 0.004195/0 sec, 0.004295/0 sec, 0.007631/0 sec, 0.005328/0 sec, 0.004426/0 sec, 0.005777/0 sec, 0.004404/0 sec, 0.002533/0 sec, 0.001711/0 sec, 0.001708/0 sec, 0.002363/0 sec, 0.001339/0 sec, 0.001319/0 sec, 0.001354/0 sec, 0.001339/0 sec, 0.00134/0 sec, 0.001329/0 sec, 0.001351/0 sec, 0.001363/0 sec, 0.001321/0 sec, 0.001337/0 sec, 0.001317/0 sec, 0.001322/0 sec, 0.00133/0 sec, 0.001347/0 sec, 0.001335/0 sec, 0.003616/0 sec, 0.002492/0 sec, 0.001769/0 sec, 0.002701/0 sec, 0.001375/0 sec )
[LOG] Nr of iterations: 57 (5, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 5, 4, 2, 4, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 3, 1, 3, 0 )
[LOG] Total clause computation time: 0.011078/0 sec (0.000891/0.000891 sec, 0.000406/0.000406 sec, 0.000343/0.000343 sec, 0.000398/0.000398 sec, 0.000166/0.000166 sec, 0.000165/0.000165 sec, 0.000165/0.000165 sec, 0.00017/0.00017 sec, 0.000169/0.000169 sec, 0.00025/0.00025 sec, 0.000627/0.000627 sec, 0.000172/0.000172 sec, 0.000175/0.000175 sec, 0.000171/0.000171 sec, 0.000173/0.000173 sec, 0.000192/0.000192 sec, 0.000172/0.000172 sec, 0.000321/0.000321 sec, 0.000529/0.000529 sec, 0.00099/0.00099 sec, 0.00078/0.00078 sec, 0.000331/0.000331 sec, 0.000612/0.000612 sec, 0.000559/0.000559 sec, 0.000411/0.000411 sec, 0/0 sec, 0/0 sec, 0.000288/0.000288 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000612/0.000612 sec, 0.000406/0.000406 sec, 0/0 sec, 0.000434/0.000434 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.014939/0 sec (0.002647/0.002647 sec, 0.000466/0.000466 sec, 0.000398/0.000398 sec, 0.000674/0.000674 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002871/0.002871 sec, 0.00072/0.00072 sec, 0.000288/0.000288 sec, 0.001363/0.001363 sec, 0/0 sec, 0.000462/0.000462 sec, 0.000354/0.000354 sec, 0.000336/0.000336 sec, 0.000713/0.000713 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001636/0.001636 sec, 0.000732/0.000732 sec, 0.00039/0.00039 sec, 0.000889/0.000889 sec, 0/0 sec )
[LOG] Total clause size reduction: 8935 --> 59 (2440 --> 12, 609 --> 0, 614 --> 0, 606 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1696 --> 13, 1263 --> 3, 425 --> 0, 1257 --> 6, 0 --> 0, 2 --> 2, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13 --> 12, 3 --> 3, 0 --> 0, 6 --> 6, 0 --> 0 )
[LOG] Average clause size reduction: 156.754 --> 1.03509 (488 --> 2.4, 304.5 --> 0, 307 --> 0, 303 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 339.2 --> 2.6, 315.75 --> 0.75, 212.5 --> 0, 314.25 --> 1.5, 0 --> 0, 2 --> 2, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.25 --> 3, 1 --> 1, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Overall execution time: 0.178722 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 766 28 80 1 654
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.130352 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 41 new AND gates.
[LOG] Size before ABC: 57 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11248/0 sec (0.004777/0 sec, 0.003457/0 sec, 0.003425/0 sec, 0.003519/0 sec, 0.002967/0 sec, 0.002928/0 sec, 0.002971/0 sec, 0.002939/0 sec, 0.00308/0 sec, 0.003085/0 sec, 0.00338/0 sec, 0.003077/0 sec, 0.003054/0 sec, 0.003016/0 sec, 0.003017/0 sec, 0.003074/0 sec, 0.003032/0 sec, 0.003096/0 sec, 0.003183/0 sec, 0.00538/0 sec, 0.004014/0 sec, 0.003495/0 sec, 0.004463/0 sec, 0.003454/0 sec, 0.002439/0 sec, 0.001423/0 sec, 0.001397/0 sec, 0.001625/0 sec, 0.001057/0 sec, 0.001033/0 sec, 0.001023/0 sec, 0.001031/0 sec, 0.001046/0 sec, 0.001026/0 sec, 0.001039/0 sec, 0.001034/0 sec, 0.001043/0 sec, 0.001029/0 sec, 0.001042/0 sec, 0.001049/0 sec, 0.001047/0 sec, 0.001032/0 sec, 0.001042/0 sec, 0.001996/0 sec, 0.001778/0 sec, 0.001392/0 sec, 0.001929/0 sec, 0.001045/0 sec )
[LOG] Nr of iterations: 54 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 5, 4, 2, 4, 1, 2, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 3, 1, 3, 0 )
[LOG] Total clause computation time: 0.008318/0 sec (0.000517/0.000517 sec, 0.000296/0.000296 sec, 0.000284/0.000284 sec, 0.000283/0.000283 sec, 0.000152/0.000152 sec, 0.000145/0.000145 sec, 0.000148/0.000148 sec, 0.000146/0.000146 sec, 0.000147/0.000147 sec, 0.000225/0.000225 sec, 0.000461/0.000461 sec, 0.000147/0.000147 sec, 0.000162/0.000162 sec, 0.000154/0.000154 sec, 0.000155/0.000155 sec, 0.000148/0.000148 sec, 0.000148/0.000148 sec, 0.000232/0.000232 sec, 0.000288/0.000288 sec, 0.000791/0.000791 sec, 0.000465/0.000465 sec, 0.000252/0.000252 sec, 0.000557/0.000557 sec, 0.00051/0.00051 sec, 0.000318/0.000318 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000205/0.000205 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00044/0.00044 sec, 0.000254/0.000254 sec, 0/0 sec, 0.000286/0.000286 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.00982/0 sec (0.001233/0.001233 sec, 0.000345/0.000345 sec, 0.000356/0.000356 sec, 0.000371/0.000371 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001756/0.001756 sec, 0.000642/0.000642 sec, 0.000308/0.000308 sec, 0.000965/0.000965 sec, 0/0 sec, 0.000847/0.000847 sec, 0.000391/0.000391 sec, 0.000343/0.000343 sec, 0.000394/0.000394 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00051/0.00051 sec, 0.000431/0.000431 sec, 0.000344/0.000344 sec, 0.000584/0.000584 sec, 0/0 sec )
[LOG] Total clause size reduction: 6016 --> 42 (932 --> 7, 465 --> 0, 470 --> 0, 522 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1304 --> 10, 969 --> 3, 327 --> 0, 1008 --> 4, 0 --> 0, 7 --> 5, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4 --> 4, 3 --> 3, 0 --> 0, 4 --> 4, 0 --> 0 )
[LOG] Average clause size reduction: 111.407 --> 0.777778 (310.667 --> 2.33333, 232.5 --> 0, 235 --> 0, 261 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 260.8 --> 2, 242.25 --> 0.75, 163.5 --> 0, 252 --> 1, 0 --> 0, 3.5 --> 2.5, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 2, 1 --> 1, 0 --> 0, 1.33333 --> 1.33333, 0 --> 0 )
[LOG] Overall execution time: 0.133671 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 554 16 56 1 481
