(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (NP (DT the) (NN application)) (PP (IN of) (NP (NP (DT a) (NN cycle) (JJ accurate) (JJ binary) (NN translator)) (PP (IN for) (NP (NP (JJ rapid) (NN prototyping)) (PP (IN of) (NP (NNS SoCs)))))))) (VP (MD will) (VP (VB be) (VP (VBN presented)))) (. .))
(S (NP (DT This) (NN translator)) (VP (VBZ generates) (NP (NN code)) (S (VP (TO to) (VP (VB run) (PP (IN on) (NP (NP (DT a) (JJ rapid) (NN prototyping) (NN system)) (VP (VBG consisting) (PP (IN of) (NP (NP (DT a) (NNP VLIW) (NN processor)) (CC and) (NP (NNS FPGAs))))))))))) (. .))
(S (NP (DT The) (ADJP (VBN generated)) (NN code)) (VP (VBZ is) (VP (VBN annotated) (PP (IN with) (NP (NP (NN information)) (SBAR (WHNP (WDT that)) (S (VP (VBZ triggers) (NP (NP (NN cycle) (NN generation)) (PP (IN for) (NP (NP (DT the) (NN hardware)) (PP (IN in) (NP (NP (JJ parallel)) (PP (IN to) (NP (NP (DT the) (NN execution)) (PP (IN of) (NP (DT the) (VBN translated) (NN program))))))))))))))))) (. .))
(S (NP (DT The) (NNP VLIW) (NN processor)) (VP (VBZ executes) (NP (NP (DT the) (VBN translated) (NN program)) (SBAR (IN whereas) (S (NP (DT the) (NNS FPGAs)) (VP (VBP contain) (NP (NP (NP (DT the) (NN hardware)) (PP (IN for) (NP (DT the) (JJ parallel) (NN cycle) (NN generation)))) (CC and) (NP (NP (DT the) (NN bus) (NN interface)) (SBAR (WHNP (WDT that)) (S (VP (VBZ adapts) (NP (NP (DT the) (NN bus)) (PP (IN of) (NP (DT the) (NNP VLIW) (NN processor)))) (PP (IN to) (NP (NP (DT the) (NNP SoC) (NN bus)) (PP (IN of) (NP (DT the) (VBN emulated) (NN processor) (NN core))))))))))))))) (. .))
