                                /******* Observations from Xilinx's VC709 FPGA Card *******/

============================================================
Jan 5, 2021.
============================================================
Starting
1K: err=0 t=0.052546 seconds
	19.03MBPS X 2 = 38MBPS
4K: err=0 t=0.209826 seconds
16K: err=0 t=0.839270 seconds
64K: err=0 t=3.355854 seconds
Done
============================================================
Jan 17, 2021

Starting
1K: err=0 t=0.044353 seconds
	22.5MBPS X 2 = 45MBPS 
4K: err=0 t=0.177058 seconds
16K: err=0 t=0.708147 seconds
64K: err=0 t=2.831515 seconds
Done
============================================================
Jan 27, 2021.

Starting
1K: err=0 t=0.028050 seconds

	bandwidth 1MBPSx2/0.028050
		= 71MBPS

4K: err=0 t=0.111850 seconds
16K: err=0 t=0.447253 seconds
64K: err=0 t=1.788121 seconds
Done

