m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/packet_presence_detection/testbench
valtera_avalon_clock_source
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
DXx25 altera_common_sv_packages 13 verbosity_pkg 0 22 T]5@JPilfi]7CJNJ4C0ih1
!s110 1699431422
!i10b 1
!s100 7>6YBzb`DQn61JSAYoHJA0
I2j=A?k;I_E_QDeS;cU;>d1
VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_avalon_clock_source_sv_unit
S1
dD:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/ip/packet_presence_detection/testbench
w1699408999
8./packet_presence_detection_tb_gen_tb/simulation/submodules/altera_avalon_clock_source.sv
F./packet_presence_detection_tb_gen_tb/simulation/submodules/altera_avalon_clock_source.sv
L0 23
OV;L;10.5b;63
r1
!s85 0
31
!s108 1699431422.000000
!s107 ./packet_presence_detection_tb_gen_tb/simulation/submodules/altera_avalon_clock_source.sv|
!s90 -reportprogress|300|-sv|./packet_presence_detection_tb_gen_tb/simulation/submodules/altera_avalon_clock_source.sv|-L|altera_common_sv_packages|-work|packet_presence_detection_tb_gen_inst_clock_bfm|
!i113 1
o-sv -L altera_common_sv_packages -work packet_presence_detection_tb_gen_inst_clock_bfm
tCvgOpt 0
