// Seed: 1721362750
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6 = id_4;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output supply0 id_2,
    output tri id_3,
    input supply1 id_4,
    input tri0 id_5,
    output uwire id_6,
    input wor id_7
);
  assign id_6 = (id_4);
  assign id_6 = id_1;
  integer id_9;
  integer id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_9
  );
endmodule
