

================================================================
== Synthesis Summary Report of 'tsp'
================================================================
+ General Information: 
    * Date:           Wed Nov  3 21:35:54 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        tsp
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu50-fsvh2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+-------+---------+-----------+----------+---------+--------+----------+---------+---------+------------+------------+-----+
    |      Modules      | Issue|       | Latency |  Latency  | Iteration|         |  Trip  |          |         |         |            |            |     |
    |      & Loops      | Type | Slack | (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|  BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +-------------------+------+-------+---------+-----------+----------+---------+--------+----------+---------+---------+------------+------------+-----+
    |+ tsp              |     -|   0.00|   907597|  3.025e+06|         -|   907598|       -|        no|  2 (~0%)|  60 (1%)|  31895 (1%)|  29560 (3%)|    -|
    | o loop_distances  |     -|  -2.43|      192|    639.936|        73|        1|     121|       yes|        -|        -|           -|           -|    -|
    | o loop_compute    |     -|  -2.43|   907327|  3.024e+06|       129|        1|  907200|       yes|        -|        -|           -|           -|    -|
    | o Loop 3          |     -|  -2.43|        3|      9.999|         2|        1|       3|       yes|        -|        -|           -|           -|    -|
    +-------------------+------+-------+---------+-----------+----------+---------+--------+----------+---------+---------+------------+------------+-----+

