static inline struct V_1 * F_1 ( struct V_2 * V_3 )\r\n{\r\nreturn F_2 ( V_3 , struct V_1 , V_4 ) ;\r\n}\r\nSTATIC void\r\nF_3 (\r\nstruct V_1 * V_5 ,\r\nint * V_6 ,\r\nint * V_7 )\r\n{\r\nstruct V_8 * V_9 = V_5 -> V_10 ;\r\nswitch ( V_9 -> V_11 . V_12 ) {\r\ncase V_13 :\r\nif ( ( V_5 -> V_14 & V_15 ) &&\r\nV_9 -> V_11 . V_16 > 0 &&\r\nV_9 -> V_17 . V_18 > 0 ) {\r\n* V_7 += F_4 ( V_9 ) ;\r\n* V_6 += 1 ;\r\n}\r\nbreak;\r\ncase V_19 :\r\nif ( ( V_5 -> V_14 & V_20 ) &&\r\nV_9 -> V_17 . V_21 > 0 ) {\r\n* V_7 += V_9 -> V_17 . V_21 ;\r\n* V_6 += 1 ;\r\n}\r\nbreak;\r\ncase V_22 :\r\nif ( ( V_5 -> V_14 & V_23 ) &&\r\nV_9 -> V_17 . V_18 > 0 ) {\r\n* V_7 += F_5 ( V_9 -> V_17 . V_18 , 4 ) ;\r\n* V_6 += 1 ;\r\n}\r\nbreak;\r\ncase V_24 :\r\ncase V_25 :\r\nbreak;\r\ndefault:\r\nASSERT ( 0 ) ;\r\nbreak;\r\n}\r\n}\r\nSTATIC void\r\nF_6 (\r\nstruct V_1 * V_5 ,\r\nint * V_6 ,\r\nint * V_7 )\r\n{\r\nstruct V_8 * V_9 = V_5 -> V_10 ;\r\nswitch ( V_9 -> V_11 . V_26 ) {\r\ncase V_13 :\r\nif ( ( V_5 -> V_14 & V_27 ) &&\r\nV_9 -> V_11 . V_28 > 0 &&\r\nV_9 -> V_29 -> V_18 > 0 ) {\r\n* V_7 += F_7 ( V_9 ) ;\r\n* V_6 += 1 ;\r\n}\r\nbreak;\r\ncase V_19 :\r\nif ( ( V_5 -> V_14 & V_30 ) &&\r\nV_9 -> V_29 -> V_21 > 0 ) {\r\n* V_7 += V_9 -> V_29 -> V_21 ;\r\n* V_6 += 1 ;\r\n}\r\nbreak;\r\ncase V_22 :\r\nif ( ( V_5 -> V_14 & V_31 ) &&\r\nV_9 -> V_29 -> V_18 > 0 ) {\r\n* V_7 += F_5 ( V_9 -> V_29 -> V_18 , 4 ) ;\r\n* V_6 += 1 ;\r\n}\r\nbreak;\r\ndefault:\r\nASSERT ( 0 ) ;\r\nbreak;\r\n}\r\n}\r\nSTATIC void\r\nF_8 (\r\nstruct V_2 * V_3 ,\r\nint * V_6 ,\r\nint * V_7 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_8 * V_9 = V_5 -> V_10 ;\r\n* V_6 += 2 ;\r\n* V_7 += sizeof( struct V_32 ) +\r\nF_9 ( V_9 -> V_11 . V_33 ) ;\r\nF_3 ( V_5 , V_6 , V_7 ) ;\r\nif ( F_10 ( V_9 ) )\r\nF_6 ( V_5 , V_6 , V_7 ) ;\r\n}\r\nSTATIC void\r\nF_11 (\r\nstruct V_1 * V_5 ,\r\nstruct V_32 * V_34 ,\r\nstruct V_35 * V_36 ,\r\nstruct V_37 * * V_38 )\r\n{\r\nstruct V_8 * V_9 = V_5 -> V_10 ;\r\nT_1 V_39 ;\r\nswitch ( V_9 -> V_11 . V_12 ) {\r\ncase V_13 :\r\nV_5 -> V_14 &=\r\n~ ( V_23 | V_20 |\r\nV_40 | V_41 ) ;\r\nif ( ( V_5 -> V_14 & V_15 ) &&\r\nV_9 -> V_11 . V_16 > 0 &&\r\nV_9 -> V_17 . V_18 > 0 ) {\r\nstruct V_42 * V_43 ;\r\nASSERT ( V_9 -> V_17 . V_44 . V_45 != NULL ) ;\r\nASSERT ( V_9 -> V_17 . V_18 / sizeof( V_46 ) > 0 ) ;\r\nV_43 = F_12 ( V_36 , V_38 , V_47 ) ;\r\nV_39 = F_13 ( V_9 , V_43 , V_48 ) ;\r\nF_14 ( V_36 , * V_38 , V_39 ) ;\r\nASSERT ( V_39 <= V_9 -> V_17 . V_18 ) ;\r\nV_34 -> V_49 = V_39 ;\r\nV_34 -> V_50 ++ ;\r\n} else {\r\nV_5 -> V_14 &= ~ V_15 ;\r\n}\r\nbreak;\r\ncase V_19 :\r\nV_5 -> V_14 &=\r\n~ ( V_23 | V_15 |\r\nV_40 | V_41 ) ;\r\nif ( ( V_5 -> V_14 & V_20 ) &&\r\nV_9 -> V_17 . V_21 > 0 ) {\r\nASSERT ( V_9 -> V_17 . V_51 != NULL ) ;\r\nF_15 ( V_36 , V_38 , V_52 ,\r\nV_9 -> V_17 . V_51 ,\r\nV_9 -> V_17 . V_21 ) ;\r\nV_34 -> V_49 = V_9 -> V_17 . V_21 ;\r\nV_34 -> V_50 ++ ;\r\n} else {\r\nASSERT ( ! ( V_5 -> V_14 &\r\nV_20 ) ) ;\r\nV_5 -> V_14 &= ~ V_20 ;\r\n}\r\nbreak;\r\ncase V_22 :\r\nV_5 -> V_14 &=\r\n~ ( V_15 | V_20 |\r\nV_40 | V_41 ) ;\r\nif ( ( V_5 -> V_14 & V_23 ) &&\r\nV_9 -> V_17 . V_18 > 0 ) {\r\nV_39 = F_5 ( V_9 -> V_17 . V_18 , 4 ) ;\r\nASSERT ( V_9 -> V_17 . V_53 == 0 ||\r\nV_9 -> V_17 . V_53 == V_39 ) ;\r\nASSERT ( V_9 -> V_17 . V_44 . V_54 != NULL ) ;\r\nASSERT ( V_9 -> V_11 . V_55 > 0 ) ;\r\nF_15 ( V_36 , V_38 , V_56 ,\r\nV_9 -> V_17 . V_44 . V_54 , V_39 ) ;\r\nV_34 -> V_49 = ( unsigned ) V_39 ;\r\nV_34 -> V_50 ++ ;\r\n} else {\r\nV_5 -> V_14 &= ~ V_23 ;\r\n}\r\nbreak;\r\ncase V_24 :\r\nV_5 -> V_14 &=\r\n~ ( V_23 | V_20 |\r\nV_15 | V_41 ) ;\r\nif ( V_5 -> V_14 & V_40 )\r\nV_34 -> V_57 . V_58 = V_9 -> V_17 . V_59 . V_60 ;\r\nbreak;\r\ncase V_25 :\r\nV_5 -> V_14 &=\r\n~ ( V_23 | V_20 |\r\nV_15 | V_40 ) ;\r\nif ( V_5 -> V_14 & V_41 )\r\nV_34 -> V_57 . V_61 = V_9 -> V_17 . V_59 . V_62 ;\r\nbreak;\r\ndefault:\r\nASSERT ( 0 ) ;\r\nbreak;\r\n}\r\n}\r\nSTATIC void\r\nF_16 (\r\nstruct V_1 * V_5 ,\r\nstruct V_32 * V_34 ,\r\nstruct V_35 * V_36 ,\r\nstruct V_37 * * V_38 )\r\n{\r\nstruct V_8 * V_9 = V_5 -> V_10 ;\r\nT_1 V_39 ;\r\nswitch ( V_9 -> V_11 . V_26 ) {\r\ncase V_13 :\r\nV_5 -> V_14 &=\r\n~ ( V_31 | V_30 ) ;\r\nif ( ( V_5 -> V_14 & V_27 ) &&\r\nV_9 -> V_11 . V_28 > 0 &&\r\nV_9 -> V_29 -> V_18 > 0 ) {\r\nstruct V_42 * V_43 ;\r\nASSERT ( V_9 -> V_29 -> V_18 / sizeof( V_46 ) ==\r\nV_9 -> V_11 . V_28 ) ;\r\nASSERT ( V_9 -> V_29 -> V_44 . V_45 != NULL ) ;\r\nV_43 = F_12 ( V_36 , V_38 , V_63 ) ;\r\nV_39 = F_13 ( V_9 , V_43 , V_64 ) ;\r\nF_14 ( V_36 , * V_38 , V_39 ) ;\r\nV_34 -> V_65 = V_39 ;\r\nV_34 -> V_50 ++ ;\r\n} else {\r\nV_5 -> V_14 &= ~ V_27 ;\r\n}\r\nbreak;\r\ncase V_19 :\r\nV_5 -> V_14 &=\r\n~ ( V_31 | V_27 ) ;\r\nif ( ( V_5 -> V_14 & V_30 ) &&\r\nV_9 -> V_29 -> V_21 > 0 ) {\r\nASSERT ( V_9 -> V_29 -> V_51 != NULL ) ;\r\nF_15 ( V_36 , V_38 , V_66 ,\r\nV_9 -> V_29 -> V_51 ,\r\nV_9 -> V_29 -> V_21 ) ;\r\nV_34 -> V_65 = V_9 -> V_29 -> V_21 ;\r\nV_34 -> V_50 ++ ;\r\n} else {\r\nV_5 -> V_14 &= ~ V_30 ;\r\n}\r\nbreak;\r\ncase V_22 :\r\nV_5 -> V_14 &=\r\n~ ( V_27 | V_30 ) ;\r\nif ( ( V_5 -> V_14 & V_31 ) &&\r\nV_9 -> V_29 -> V_18 > 0 ) {\r\nV_39 = F_5 ( V_9 -> V_29 -> V_18 , 4 ) ;\r\nASSERT ( V_9 -> V_29 -> V_53 == 0 ||\r\nV_9 -> V_29 -> V_53 == V_39 ) ;\r\nASSERT ( V_9 -> V_29 -> V_44 . V_54 != NULL ) ;\r\nF_15 ( V_36 , V_38 , V_67 ,\r\nV_9 -> V_29 -> V_44 . V_54 ,\r\nV_39 ) ;\r\nV_34 -> V_65 = ( unsigned ) V_39 ;\r\nV_34 -> V_50 ++ ;\r\n} else {\r\nV_5 -> V_14 &= ~ V_31 ;\r\n}\r\nbreak;\r\ndefault:\r\nASSERT ( 0 ) ;\r\nbreak;\r\n}\r\n}\r\nSTATIC void\r\nF_17 (\r\nstruct V_2 * V_3 ,\r\nstruct V_35 * V_36 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_8 * V_9 = V_5 -> V_10 ;\r\nstruct V_32 * V_34 ;\r\nstruct V_37 * V_38 = NULL ;\r\nASSERT ( V_9 -> V_11 . V_33 > 1 ) ;\r\nV_34 = F_12 ( V_36 , & V_38 , V_68 ) ;\r\nV_34 -> V_69 = V_70 ;\r\nV_34 -> V_71 = V_9 -> V_72 ;\r\nV_34 -> V_73 = V_9 -> V_74 . V_75 ;\r\nV_34 -> V_76 = V_9 -> V_74 . V_77 ;\r\nV_34 -> V_78 = V_9 -> V_74 . V_79 ;\r\nV_34 -> V_80 = V_81 ;\r\nV_34 -> V_50 = 2 ;\r\nF_14 ( V_36 , V_38 , sizeof( struct V_32 ) ) ;\r\nF_15 ( V_36 , & V_38 , V_82 ,\r\n& V_9 -> V_11 ,\r\nF_9 ( V_9 -> V_11 . V_33 ) ) ;\r\nF_11 ( V_5 , V_34 , V_36 , & V_38 ) ;\r\nif ( F_10 ( V_9 ) ) {\r\nF_16 ( V_5 , V_34 , V_36 , & V_38 ) ;\r\n} else {\r\nV_5 -> V_14 &=\r\n~ ( V_31 | V_30 | V_27 ) ;\r\n}\r\nV_34 -> V_80 |= ( V_5 -> V_14 & ~ V_83 ) ;\r\n}\r\nSTATIC void\r\nF_18 (\r\nstruct V_2 * V_3 )\r\n{\r\nstruct V_8 * V_9 = F_1 ( V_3 ) -> V_10 ;\r\nASSERT ( F_19 ( V_9 , V_84 ) ) ;\r\nF_20 ( V_9 , V_85 ) ;\r\nF_21 ( & V_9 -> V_86 ) ;\r\n}\r\nSTATIC void\r\nF_22 (\r\nstruct V_2 * V_3 ,\r\nint remove )\r\n{\r\nstruct V_8 * V_9 = F_1 ( V_3 ) -> V_10 ;\r\nF_23 ( V_9 , V_85 ) ;\r\nASSERT ( F_24 ( & V_9 -> V_86 ) > 0 ) ;\r\nif ( F_25 ( & V_9 -> V_86 ) )\r\nF_26 ( & V_9 -> V_87 , V_88 ) ;\r\n}\r\nSTATIC T_2\r\nF_27 (\r\nstruct V_2 * V_3 ,\r\nstruct V_89 * V_90 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_8 * V_9 = V_5 -> V_10 ;\r\nstruct V_91 * V_92 = NULL ;\r\nT_2 V_93 = V_94 ;\r\nint error ;\r\nif ( F_28 ( V_9 ) > 0 )\r\nreturn V_95 ;\r\nif ( ! F_29 ( V_9 , V_96 ) )\r\nreturn V_97 ;\r\nif ( F_28 ( V_9 ) > 0 ) {\r\nV_93 = V_95 ;\r\ngoto V_98;\r\n}\r\nif ( V_9 -> V_87 & V_99 ) {\r\nV_93 = V_95 ;\r\ngoto V_98;\r\n}\r\nif ( ! F_30 ( V_9 ) ) {\r\nV_93 = V_100 ;\r\ngoto V_98;\r\n}\r\nASSERT ( V_5 -> V_14 != 0 || F_31 ( V_9 -> V_101 ) ) ;\r\nASSERT ( V_5 -> V_102 == 0 || F_31 ( V_9 -> V_101 ) ) ;\r\nF_32 ( & V_3 -> V_103 -> V_104 ) ;\r\nerror = F_33 ( V_9 , & V_92 ) ;\r\nif ( ! error ) {\r\nif ( ! F_34 ( V_92 , V_90 ) )\r\nV_93 = V_100 ;\r\nF_35 ( V_92 ) ;\r\n}\r\nF_36 ( & V_3 -> V_103 -> V_104 ) ;\r\nV_98:\r\nF_37 ( V_9 , V_96 ) ;\r\nreturn V_93 ;\r\n}\r\nSTATIC void\r\nF_38 (\r\nstruct V_2 * V_3 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_8 * V_9 = V_5 -> V_10 ;\r\nunsigned short V_105 ;\r\nASSERT ( V_9 -> V_106 != NULL ) ;\r\nASSERT ( F_19 ( V_9 , V_84 ) ) ;\r\nV_105 = V_5 -> V_107 ;\r\nV_5 -> V_107 = 0 ;\r\nif ( V_105 )\r\nF_37 ( V_9 , V_105 ) ;\r\n}\r\nSTATIC T_3\r\nF_39 (\r\nstruct V_2 * V_3 ,\r\nT_3 V_108 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_8 * V_9 = V_5 -> V_10 ;\r\nif ( F_40 ( V_9 , V_99 ) ) {\r\nF_22 ( V_3 , 0 ) ;\r\nreturn - 1 ;\r\n}\r\nreturn V_108 ;\r\n}\r\nSTATIC void\r\nF_41 (\r\nstruct V_2 * V_3 ,\r\nT_3 V_108 )\r\n{\r\nF_1 ( V_3 ) -> V_109 = V_108 ;\r\n}\r\nvoid\r\nF_42 (\r\nstruct V_8 * V_9 ,\r\nstruct V_110 * V_111 )\r\n{\r\nstruct V_1 * V_5 ;\r\nASSERT ( V_9 -> V_106 == NULL ) ;\r\nV_5 = V_9 -> V_106 = F_43 ( V_112 , V_113 ) ;\r\nV_5 -> V_10 = V_9 ;\r\nF_44 ( V_111 , & V_5 -> V_4 , V_70 ,\r\n& V_114 ) ;\r\n}\r\nvoid\r\nF_45 (\r\nT_4 * V_9 )\r\n{\r\nF_46 ( V_112 , V_9 -> V_106 ) ;\r\n}\r\nvoid\r\nF_47 (\r\nstruct V_91 * V_92 ,\r\nstruct V_2 * V_3 )\r\n{\r\nstruct V_1 * V_5 ;\r\nstruct V_2 * V_115 ;\r\nstruct V_2 * V_116 ;\r\nstruct V_2 * V_117 ;\r\nstruct V_118 * V_119 = V_3 -> V_103 ;\r\nint V_120 = 0 ;\r\nV_115 = V_92 -> V_121 ;\r\nV_117 = NULL ;\r\nwhile ( V_115 != NULL ) {\r\nif ( V_115 -> V_122 != F_47 ) {\r\nV_117 = V_115 ;\r\nV_115 = V_115 -> V_123 ;\r\ncontinue;\r\n}\r\nV_116 = V_115 -> V_123 ;\r\nif ( ! V_117 ) {\r\nV_92 -> V_121 = V_116 ;\r\n} else {\r\nV_117 -> V_123 = V_116 ;\r\n}\r\nV_115 -> V_123 = V_3 -> V_123 ;\r\nV_3 -> V_123 = V_115 ;\r\nV_5 = F_1 ( V_115 ) ;\r\nif ( V_5 -> V_102 && V_115 -> V_124 == V_5 -> V_125 )\r\nV_120 ++ ;\r\nV_115 = V_116 ;\r\n}\r\nV_5 = F_1 ( V_3 ) ;\r\nif ( V_5 -> V_102 && V_3 -> V_124 == V_5 -> V_125 )\r\nV_120 ++ ;\r\nif ( V_120 ) {\r\nstruct V_2 * V_126 [ V_120 ] ;\r\nint V_127 = 0 ;\r\nF_36 ( & V_119 -> V_104 ) ;\r\nfor ( V_115 = V_3 ; V_115 ; V_115 = V_115 -> V_123 ) {\r\nV_5 = F_1 ( V_115 ) ;\r\nif ( V_5 -> V_102 &&\r\nV_115 -> V_124 == V_5 -> V_125 ) {\r\nV_126 [ V_127 ++ ] = V_115 ;\r\n}\r\nASSERT ( V_127 <= V_120 ) ;\r\n}\r\nF_48 ( V_119 , V_126 , V_127 ,\r\nV_128 ) ;\r\n}\r\nfor ( V_115 = V_3 ; V_115 ; V_115 = V_116 ) {\r\nV_116 = V_115 -> V_123 ;\r\nV_115 -> V_123 = NULL ;\r\nV_5 = F_1 ( V_115 ) ;\r\nV_5 -> V_102 = 0 ;\r\nV_5 -> V_129 = 0 ;\r\nF_49 ( V_5 -> V_10 ) ;\r\n}\r\n}\r\nvoid\r\nF_50 (\r\nT_4 * V_9 ,\r\nbool V_130 )\r\n{\r\nT_5 * V_5 = V_9 -> V_106 ;\r\nif ( V_5 ) {\r\nstruct V_118 * V_119 = V_5 -> V_4 . V_103 ;\r\nif ( V_5 -> V_4 . V_131 & V_132 ) {\r\nF_36 ( & V_119 -> V_104 ) ;\r\nif ( V_5 -> V_4 . V_131 & V_132 ) {\r\nF_51 ( V_119 , & V_5 -> V_4 ,\r\nV_130 ?\r\nV_133 :\r\nV_128 ) ;\r\n} else\r\nF_32 ( & V_119 -> V_104 ) ;\r\n}\r\nV_5 -> V_102 = 0 ;\r\nV_5 -> V_129 = 0 ;\r\nV_5 -> V_14 = 0 ;\r\n}\r\nF_49 ( V_9 ) ;\r\n}\r\nvoid\r\nF_52 (\r\nstruct V_91 * V_92 ,\r\nstruct V_2 * V_3 )\r\n{\r\nF_50 ( F_1 ( V_3 ) -> V_10 , true ) ;\r\n}\r\nint\r\nF_53 (\r\nT_6 * V_134 ,\r\nT_7 * V_135 )\r\n{\r\nif ( V_134 -> V_136 == sizeof( V_137 ) ) {\r\nV_137 * V_138 = V_134 -> V_139 ;\r\nV_135 -> V_69 = V_138 -> V_69 ;\r\nV_135 -> V_50 = V_138 -> V_50 ;\r\nV_135 -> V_80 = V_138 -> V_80 ;\r\nV_135 -> V_65 = V_138 -> V_65 ;\r\nV_135 -> V_49 = V_138 -> V_49 ;\r\nV_135 -> V_71 = V_138 -> V_71 ;\r\nmemcpy ( V_135 -> V_57 . V_61 . V_140 ,\r\nV_138 -> V_57 . V_61 . V_140 ,\r\nsizeof( V_141 ) ) ;\r\nV_135 -> V_73 = V_138 -> V_73 ;\r\nV_135 -> V_76 = V_138 -> V_76 ;\r\nV_135 -> V_78 = V_138 -> V_78 ;\r\nreturn 0 ;\r\n} else if ( V_134 -> V_136 == sizeof( V_142 ) ) {\r\nV_142 * V_143 = V_134 -> V_139 ;\r\nV_135 -> V_69 = V_143 -> V_69 ;\r\nV_135 -> V_50 = V_143 -> V_50 ;\r\nV_135 -> V_80 = V_143 -> V_80 ;\r\nV_135 -> V_65 = V_143 -> V_65 ;\r\nV_135 -> V_49 = V_143 -> V_49 ;\r\nV_135 -> V_71 = V_143 -> V_71 ;\r\nmemcpy ( V_135 -> V_57 . V_61 . V_140 ,\r\nV_143 -> V_57 . V_61 . V_140 ,\r\nsizeof( V_141 ) ) ;\r\nV_135 -> V_73 = V_143 -> V_73 ;\r\nV_135 -> V_76 = V_143 -> V_76 ;\r\nV_135 -> V_78 = V_143 -> V_78 ;\r\nreturn 0 ;\r\n}\r\nreturn - V_144 ;\r\n}
