# do t1c_riscv_cpu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/bala/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/utils {/home/bala/git_stuff/RISCV-Processor/v3/code/utils/reset_ff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:34 on Jan 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/utils" /home/bala/git_stuff/RISCV-Processor/v3/code/utils/reset_ff.v 
# -- Compiling module reset_ff
# 
# Top level modules:
# 	reset_ff
# End time: 13:39:34 on Jan 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/utils {/home/bala/git_stuff/RISCV-Processor/v3/code/utils/mux3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:34 on Jan 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/utils" /home/bala/git_stuff/RISCV-Processor/v3/code/utils/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 13:39:34 on Jan 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/utils {/home/bala/git_stuff/RISCV-Processor/v3/code/utils/mux2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:34 on Jan 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/utils" /home/bala/git_stuff/RISCV-Processor/v3/code/utils/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 13:39:34 on Jan 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/utils {/home/bala/git_stuff/RISCV-Processor/v3/code/utils/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:34 on Jan 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/utils" /home/bala/git_stuff/RISCV-Processor/v3/code/utils/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:39:34 on Jan 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/top {/home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:34 on Jan 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/top" /home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 13:39:35 on Jan 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/writeback {/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/writeback/writeback.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:35 on Jan 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/writeback" /home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/writeback/writeback.v 
# -- Compiling module writeback
# 
# Top level modules:
# 	writeback
# End time: 13:39:35 on Jan 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory {/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:35 on Jan 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory" /home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 13:39:35 on Jan 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory {/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:35 on Jan 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory" /home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 13:39:35 on Jan 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/hazard {/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/hazard/hazard.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:35 on Jan 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/hazard" /home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/hazard/hazard.v 
# -- Compiling module hazard
# 
# Top level modules:
# 	hazard
# End time: 13:39:35 on Jan 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch {/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/fetch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:35 on Jan 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch" /home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/fetch.v 
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 13:39:35 on Jan 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/execute {/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/execute/execute.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:35 on Jan 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/execute" /home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/execute/execute.v 
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 13:39:35 on Jan 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/execute {/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/execute/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:35 on Jan 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/execute" /home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/execute/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:39:35 on Jan 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode {/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/reg_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:35 on Jan 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode" /home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/reg_file.v 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 13:39:35 on Jan 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode {/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:35 on Jan 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode" /home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v 
# -- Compiling module imm_ext
# 
# Top level modules:
# 	imm_ext
# End time: 13:39:35 on Jan 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode {/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/decode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:35 on Jan 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode" /home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/decode.v 
# -- Compiling module decode
# 
# Top level modules:
# 	decode
# End time: 13:39:35 on Jan 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode {/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:35 on Jan 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode" /home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 13:39:35 on Jan 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs {/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_mw.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:35 on Jan 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs" /home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_mw.v 
# -- Compiling module pl_reg_mw
# 
# Top level modules:
# 	pl_reg_mw
# End time: 13:39:35 on Jan 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs {/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:35 on Jan 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs" /home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v 
# -- Compiling module pl_reg_fd
# 
# Top level modules:
# 	pl_reg_fd
# End time: 13:39:35 on Jan 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs {/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_em.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:35 on Jan 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs" /home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_em.v 
# -- Compiling module pl_reg_em
# 
# Top level modules:
# 	pl_reg_em
# End time: 13:39:36 on Jan 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs {/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_de.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:36 on Jan 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs" /home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_de.v 
# -- Compiling module pl_reg_de
# 
# Top level modules:
# 	pl_reg_de
# End time: 13:39:36 on Jan 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch {/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/instr_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:36 on Jan 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch" /home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/instr_mem.v 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 13:39:36 on Jan 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/bala/git_stuff/RISCV-Processor/v3/.test {/home/bala/git_stuff/RISCV-Processor/v3/.test/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:39:36 on Jan 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bala/git_stuff/RISCV-Processor/v3/.test" /home/bala/git_stuff/RISCV-Processor/v3/.test/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:39:36 on Jan 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 13:39:36 on Jan 26,2025
# Loading work.tb
# Loading work.cpu
# Loading work.hazard
# Loading work.fetch
# Loading work.reset_ff
# Loading work.adder
# Loading work.mux2
# Loading work.instr_mem
# Loading work.pl_reg_fd
# Loading work.decode
# Loading work.control_unit
# Loading work.reg_file
# Loading work.imm_ext
# Loading work.pl_reg_de
# Loading work.execute
# Loading work.mux3
# Loading work.alu
# Loading work.pl_reg_em
# Loading work.memory
# Loading work.data_memory
# Loading work.pl_reg_mw
# Loading work.writeback
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'hazard_unit'.  Expected 18, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut/hazard_unit File: /home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v Line: 82
# ** Warning: (vsim-3722) /home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v(82): [TFMPC] - Missing connection for port 'rst'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
# ** Warning: (vsim-7) Failed to open readmem file "./code/pl_stages/fetch/code.hex" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/instr_mem.v(36)
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut/fetch_stage/i_mem
# 1. addi implementation for x0 is incorrect
# 2. addi implementation is incorrect
# 3. slli implementation is incorrect
# 4. slti implementation is correct 
# 5. sltiu implementation is incorrect
# 6. xori implementation is incorrect
# 7. srli implementation is incorrect
# 8. srai implementation is incorrect
# 9. ori implementation is incorrect
# 10. andi implementation is incorrect
# 11. add implementation is incorrect
# 12. sub implementation is incorrect
# 13. sll implementation is incorrect
# 14. slt implementation is correct 
# 15. sltu implementation is incorrect
# 16. xor implementation is incorrect
# 17. srl implementation is incorrect
# 18. sra implementation is incorrect
# 19. or implementation is incorrect
# 20. and implementation is correct 
# 21. lui implementation is incorrect
# 22. auipc implementation is incorrect
# 23. sb implementation is incorrect
# 24. sh implementation is incorrect
# 25. sw implementation is incorrect
# 26. lb implementation is incorrect
# 27. lh implementation is incorrect
# 28. lw implementation is incorrect
# 29. lbu implementation is incorrect
# 30. lhu implementation is incorrect
# 31. blt is executing
# 31. blt implementation is incorrect
# 32. bge is executing
# 32. bge implementation is incorrect
# 33. bltu is executing
# 33. bltu implementation is incorrect
# 34. bgeu is executing
# 34. bgeu implementation is correct 
# 35. bne is executing
# 35. bne implementation is incorrect
# 36. beq is executing
# 36. beq implementation is incorrect
# 37. jalr implementation is incorrect
# 38. jal implementation is incorrect
# Faulty Instructions =>          32
# Error(s) encountered, please check your design!
# ** Note: $stop    : /home/bala/git_stuff/RISCV-Processor/v3/.test/tb.v(524)
#    Time: 825 ns  Iteration: 1  Instance: /tb
# Break in Module tb at /home/bala/git_stuff/RISCV-Processor/v3/.test/tb.v line 524
# 
# stdin: <EOF>
# End time: 13:40:41 on Jan 26,2025, Elapsed time: 0:01:05
# Errors: 0, Warnings: 3
