{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Found bit file!\n",
      "Bitfile downloaded!\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "import sys\n",
    "import warnings\n",
    "import time\n",
    "from pynq import PL\n",
    "from pynq import Overlay\n",
    "\n",
    "\n",
    "BF = os.path.join(\"./bit/design_1_wrapper.bit\")\n",
    "\n",
    "# Download the bitfile\n",
    "\n",
    "if not os.path.exists(BF):\n",
    "    print (\"%s Doesn't exist!\" % BF)\n",
    "else:\n",
    "    print (\"Found bit file!\")\n",
    "    \n",
    "    ol = Overlay(BF)\n",
    "    ol.download()\n",
    "\n",
    "    print (\"Bitfile downloaded!\")\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'axi_dma_writer': {'fullpath': 'axi_dma_writer',\n",
       "  'type': 'xilinx.com:ip:axi_dma:7.1',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1077936128,\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'C_DLYTMR_RESOLUTION': '125',\n",
       "   'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
       "   'C_ENABLE_MULTI_CHANNEL': '0',\n",
       "   'C_NUM_MM2S_CHANNELS': '1',\n",
       "   'C_NUM_S2MM_CHANNELS': '1',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
       "   'C_SG_USE_STSAPP_LENGTH': '0',\n",
       "   'C_SG_LENGTH_WIDTH': '26',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
       "   'C_MICRO_DMA': '0',\n",
       "   'C_INCLUDE_MM2S': '1',\n",
       "   'C_INCLUDE_MM2S_SF': '1',\n",
       "   'C_MM2S_BURST_SIZE': '8',\n",
       "   'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_DATA_WIDTH': '64',\n",
       "   'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
       "   'C_INCLUDE_MM2S_DRE': '0',\n",
       "   'C_INCLUDE_S2MM': '0',\n",
       "   'C_INCLUDE_S2MM_SF': '1',\n",
       "   'C_S2MM_BURST_SIZE': '16',\n",
       "   'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
       "   'C_INCLUDE_S2MM_DRE': '0',\n",
       "   'C_INCREASE_THROUGHPUT': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'Component_Name': 'design_1_axi_dma_0_0',\n",
       "   'c_include_sg': '0',\n",
       "   'c_enable_multi_channel': '0',\n",
       "   'c_num_mm2s_channels': '1',\n",
       "   'c_num_s2mm_channels': '1',\n",
       "   'c_sg_length_width': '26',\n",
       "   'c_dlytmr_resolution': '125',\n",
       "   'c_prmry_is_aclk_async': '0',\n",
       "   'c_sg_include_stscntrl_strm': '0',\n",
       "   'c_micro_dma': '0',\n",
       "   'c_include_mm2s': '1',\n",
       "   'c_m_axi_mm2s_data_width': '64',\n",
       "   'c_m_axis_mm2s_tdata_width': '32',\n",
       "   'c_include_mm2s_dre': '0',\n",
       "   'c_include_mm2s_sf': '1',\n",
       "   'c_mm2s_burst_size': '8',\n",
       "   'c_include_s2mm': '0',\n",
       "   'c_sg_use_stsapp_length': '0',\n",
       "   'c_m_axi_s2mm_data_width': '32',\n",
       "   'c_s_axis_s2mm_tdata_width': '32',\n",
       "   'c_include_s2mm_dre': '0',\n",
       "   'c_include_s2mm_sf': '1',\n",
       "   'c_s2mm_burst_size': '16',\n",
       "   'c_addr_width': '32',\n",
       "   'c_single_interface': '0',\n",
       "   'c_increase_throughput': '0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x40400000',\n",
       "   'C_HIGHADDR': '0x4040FFFF'},\n",
       "  'registers': {'MM2S_DMACR': {'address_offset': 0,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Control Register',\n",
       "    'fields': {'RS': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Reset': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Keyhole': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Cyclic_BD_Enable': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IOC_IrqEn': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_IrqEn': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_IrqEn': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThreshold': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQDelay': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_DMASR': {'address_offset': 4,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Status Register',\n",
       "    'fields': {'Halted': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'Idle': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIncld': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMAIntErr': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMASlvErr': {'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMADecErr': {'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIntErr': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGSlvErr': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGDecErr': {'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IOC_Irq': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_Irq': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_Irq': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThresholdSts': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IRQDelaySts': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'MM2S_CURDESC': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_CURDESC_MSB': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_TAILDESC': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_TAILDESC_MSB': {'address_offset': 20,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA': {'address_offset': 24,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA_MSB': {'address_offset': 28,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_LENGTH': {'address_offset': 40,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Transfer Length Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'SG_CTL': {'address_offset': 44,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Scatter/Gather User and Cache Control Register',\n",
       "    'fields': {'SG_CACHE': {'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'SG_USER': {'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DMACR': {'address_offset': 48,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Control Register',\n",
       "    'fields': {'RS': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Reset': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Keyhole': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Cyclic_BD_Enable': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IOC_IrqEn': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_IrqEn': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_IrqEn': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThreshold': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQDelay': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DMASR': {'address_offset': 52,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Status Register',\n",
       "    'fields': {'Halted': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'Idle': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIncld': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMAIntErr': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMASlvErr': {'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMADecErr': {'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIntErr': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGSlvErr': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGDecErr': {'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IOC_Irq': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_Irq': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_Irq': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThresholdSts': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IRQDelaySts': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'S2MM_CURDESC': {'address_offset': 56,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_CURDESC_MSB': {'address_offset': 60,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_TAILDESC': {'address_offset': 64,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_TAILDESC_MSB': {'address_offset': 68,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DA': {'address_offset': 72,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Destination Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DA_MSB': {'address_offset': 76,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Destination Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_LENGTH': {'address_offset': 88,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Transfer Length Register',\n",
       "      'access': 'read-write'}}}}},\n",
       " 'axi_dma_writer1': {'fullpath': 'axi_dma_writer1',\n",
       "  'type': 'xilinx.com:ip:axi_dma:7.1',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1078001664,\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'C_DLYTMR_RESOLUTION': '125',\n",
       "   'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
       "   'C_ENABLE_MULTI_CHANNEL': '0',\n",
       "   'C_NUM_MM2S_CHANNELS': '1',\n",
       "   'C_NUM_S2MM_CHANNELS': '1',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
       "   'C_SG_USE_STSAPP_LENGTH': '0',\n",
       "   'C_SG_LENGTH_WIDTH': '26',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
       "   'C_MICRO_DMA': '0',\n",
       "   'C_INCLUDE_MM2S': '0',\n",
       "   'C_INCLUDE_MM2S_SF': '1',\n",
       "   'C_MM2S_BURST_SIZE': '8',\n",
       "   'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_DATA_WIDTH': '64',\n",
       "   'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
       "   'C_INCLUDE_MM2S_DRE': '0',\n",
       "   'C_INCLUDE_S2MM': '1',\n",
       "   'C_INCLUDE_S2MM_SF': '1',\n",
       "   'C_S2MM_BURST_SIZE': '16',\n",
       "   'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_DATA_WIDTH': '64',\n",
       "   'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
       "   'C_INCLUDE_S2MM_DRE': '0',\n",
       "   'C_INCREASE_THROUGHPUT': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'Component_Name': 'design_1_axi_dma_writer_0',\n",
       "   'c_include_sg': '0',\n",
       "   'c_enable_multi_channel': '0',\n",
       "   'c_num_mm2s_channels': '1',\n",
       "   'c_num_s2mm_channels': '1',\n",
       "   'c_sg_length_width': '26',\n",
       "   'c_dlytmr_resolution': '125',\n",
       "   'c_prmry_is_aclk_async': '0',\n",
       "   'c_sg_include_stscntrl_strm': '0',\n",
       "   'c_micro_dma': '0',\n",
       "   'c_include_mm2s': '0',\n",
       "   'c_m_axi_mm2s_data_width': '64',\n",
       "   'c_m_axis_mm2s_tdata_width': '32',\n",
       "   'c_include_mm2s_dre': '0',\n",
       "   'c_include_mm2s_sf': '1',\n",
       "   'c_mm2s_burst_size': '8',\n",
       "   'c_include_s2mm': '1',\n",
       "   'c_sg_use_stsapp_length': '0',\n",
       "   'c_m_axi_s2mm_data_width': '64',\n",
       "   'c_s_axis_s2mm_tdata_width': '32',\n",
       "   'c_include_s2mm_dre': '0',\n",
       "   'c_include_s2mm_sf': '1',\n",
       "   'c_s2mm_burst_size': '16',\n",
       "   'c_addr_width': '32',\n",
       "   'c_single_interface': '0',\n",
       "   'c_increase_throughput': '0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x40410000',\n",
       "   'C_HIGHADDR': '0x4041FFFF'},\n",
       "  'registers': {'MM2S_DMACR': {'address_offset': 0,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Control Register',\n",
       "    'fields': {'RS': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Reset': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Keyhole': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Cyclic_BD_Enable': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IOC_IrqEn': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_IrqEn': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_IrqEn': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThreshold': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQDelay': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_DMASR': {'address_offset': 4,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Status Register',\n",
       "    'fields': {'Halted': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'Idle': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIncld': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMAIntErr': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMASlvErr': {'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMADecErr': {'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIntErr': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGSlvErr': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGDecErr': {'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IOC_Irq': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_Irq': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_Irq': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThresholdSts': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IRQDelaySts': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'MM2S_CURDESC': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_CURDESC_MSB': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_TAILDESC': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_TAILDESC_MSB': {'address_offset': 20,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA': {'address_offset': 24,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA_MSB': {'address_offset': 28,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_LENGTH': {'address_offset': 40,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Transfer Length Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'SG_CTL': {'address_offset': 44,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Scatter/Gather User and Cache Control Register',\n",
       "    'fields': {'SG_CACHE': {'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'SG_USER': {'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DMACR': {'address_offset': 48,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Control Register',\n",
       "    'fields': {'RS': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Reset': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Keyhole': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Cyclic_BD_Enable': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IOC_IrqEn': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_IrqEn': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_IrqEn': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThreshold': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQDelay': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DMASR': {'address_offset': 52,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Status Register',\n",
       "    'fields': {'Halted': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'Idle': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIncld': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMAIntErr': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMASlvErr': {'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMADecErr': {'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIntErr': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGSlvErr': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGDecErr': {'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IOC_Irq': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_Irq': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_Irq': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThresholdSts': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IRQDelaySts': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'S2MM_CURDESC': {'address_offset': 56,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_CURDESC_MSB': {'address_offset': 60,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_TAILDESC': {'address_offset': 64,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_TAILDESC_MSB': {'address_offset': 68,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DA': {'address_offset': 72,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Destination Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DA_MSB': {'address_offset': 76,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Destination Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_LENGTH': {'address_offset': 88,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Transfer Length Register',\n",
       "      'access': 'read-write'}}}}},\n",
       " 'demo_axi_streams_0': {'fullpath': 'demo_axi_streams_0',\n",
       "  'type': 'user.org:user:demo_axi_streams:1.0',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1136656384,\n",
       "  'mem_id': 'ctrl',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'ADDR_WIDTH': '16',\n",
       "   'DATA_WIDTH': '32',\n",
       "   'AXIS_DATA_WIDTH': '32',\n",
       "   'AXIS_KEEP_WIDTH': '4',\n",
       "   'AXIS_DATA_USER_WIDTH': '0',\n",
       "   'FIFO_DATA_WIDTH': '34',\n",
       "   'FIFO_DEPTH': '4',\n",
       "   'INVERT_AXI_RESET': '1',\n",
       "   'INVERT_AXIS_RESET': '1',\n",
       "   'Component_Name': 'design_1_demo_axi_streams_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x43C00000',\n",
       "   'C_HIGHADDR': '0x43C0FFFF'},\n",
       "  'registers': {}},\n",
       " 'processing_system7_0': {'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_EN_EMIO_PJTAG': '0',\n",
       "   'C_EN_EMIO_ENET0': '0',\n",
       "   'C_EN_EMIO_ENET1': '0',\n",
       "   'C_EN_EMIO_TRACE': '0',\n",
       "   'C_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'C_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'C_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'C_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'C_EMIO_GPIO_WIDTH': '64',\n",
       "   'C_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'C_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'C_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'C_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'C_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'C_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'C_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'C_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'C_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'C_DQ_WIDTH': '32',\n",
       "   'C_DQS_WIDTH': '4',\n",
       "   'C_DM_WIDTH': '4',\n",
       "   'C_MIO_PRIMITIVE': '54',\n",
       "   'C_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'C_USE_AXI_NONSECURE': '0',\n",
       "   'C_USE_M_AXI_GP0': '1',\n",
       "   'C_USE_M_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_GP0': '0',\n",
       "   'C_USE_S_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_HP0': '1',\n",
       "   'C_USE_S_AXI_HP1': '0',\n",
       "   'C_USE_S_AXI_HP2': '0',\n",
       "   'C_USE_S_AXI_HP3': '0',\n",
       "   'C_USE_S_AXI_ACP': '0',\n",
       "   'C_PS7_SI_REV': 'PRODUCTION',\n",
       "   'C_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'C_FCLK_CLK1_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'C_PACKAGE_NAME': 'clg400',\n",
       "   'C_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'C_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_DDR_RAM_BASEADDR': '0x00100000',\n",
       "   'PCW_DDR_RAM_HIGHADDR': '0x1FFFFFFF',\n",
       "   'PCW_UART0_BASEADDR': '0xE0000000',\n",
       "   'PCW_UART0_HIGHADDR': '0xE0000FFF',\n",
       "   'PCW_UART1_BASEADDR': '0xE0001000',\n",
       "   'PCW_UART1_HIGHADDR': '0xE0001FFF',\n",
       "   'PCW_I2C0_BASEADDR': '0xE0004000',\n",
       "   'PCW_I2C0_HIGHADDR': '0xE0004FFF',\n",
       "   'PCW_I2C1_BASEADDR': '0xE0005000',\n",
       "   'PCW_I2C1_HIGHADDR': '0xE0005FFF',\n",
       "   'PCW_SPI0_BASEADDR': '0xE0006000',\n",
       "   'PCW_SPI0_HIGHADDR': '0xE0006FFF',\n",
       "   'PCW_SPI1_BASEADDR': '0xE0007000',\n",
       "   'PCW_SPI1_HIGHADDR': '0xE0007FFF',\n",
       "   'PCW_CAN0_BASEADDR': '0xE0008000',\n",
       "   'PCW_CAN0_HIGHADDR': '0xE0008FFF',\n",
       "   'PCW_CAN1_BASEADDR': '0xE0009000',\n",
       "   'PCW_CAN1_HIGHADDR': '0xE0009FFF',\n",
       "   'PCW_GPIO_BASEADDR': '0xE000A000',\n",
       "   'PCW_GPIO_HIGHADDR': '0xE000AFFF',\n",
       "   'PCW_ENET0_BASEADDR': '0xE000B000',\n",
       "   'PCW_ENET0_HIGHADDR': '0xE000BFFF',\n",
       "   'PCW_ENET1_BASEADDR': '0xE000C000',\n",
       "   'PCW_ENET1_HIGHADDR': '0xE000CFFF',\n",
       "   'PCW_SDIO0_BASEADDR': '0xE0100000',\n",
       "   'PCW_SDIO0_HIGHADDR': '0xE0100FFF',\n",
       "   'PCW_SDIO1_BASEADDR': '0xE0101000',\n",
       "   'PCW_SDIO1_HIGHADDR': '0xE0101FFF',\n",
       "   'PCW_USB0_BASEADDR': '0xE0102000',\n",
       "   'PCW_USB0_HIGHADDR': '0xE0102fff',\n",
       "   'PCW_USB1_BASEADDR': '0xE0103000',\n",
       "   'PCW_USB1_HIGHADDR': '0xE0103fff',\n",
       "   'PCW_TTC0_BASEADDR': '0xE0104000',\n",
       "   'PCW_TTC0_HIGHADDR': '0xE0104fff',\n",
       "   'PCW_TTC1_BASEADDR': '0xE0105000',\n",
       "   'PCW_TTC1_HIGHADDR': '0xE0105fff',\n",
       "   'PCW_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'PCW_FCLK_CLK1_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'PCW_UIPARAM_DDR_FREQ_MHZ': '525',\n",
       "   'PCW_UIPARAM_DDR_BANK_ADDR_COUNT': '3',\n",
       "   'PCW_UIPARAM_DDR_ROW_ADDR_COUNT': '15',\n",
       "   'PCW_UIPARAM_DDR_COL_ADDR_COUNT': '10',\n",
       "   'PCW_UIPARAM_DDR_CL': '7',\n",
       "   'PCW_UIPARAM_DDR_CWL': '6',\n",
       "   'PCW_UIPARAM_DDR_T_RCD': '7',\n",
       "   'PCW_UIPARAM_DDR_T_RP': '7',\n",
       "   'PCW_UIPARAM_DDR_T_RC': '48.91',\n",
       "   'PCW_UIPARAM_DDR_T_RAS_MIN': '35.0',\n",
       "   'PCW_UIPARAM_DDR_T_FAW': '40.0',\n",
       "   'PCW_UIPARAM_DDR_AL': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0': '0.040',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1': '0.058',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2': '-0.009',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3': '-0.033',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY0': '0.223',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY1': '0.212',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY2': '0.085',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY3': '0.092',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_LENGTH_MM': '15.6',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_LENGTH_MM': '18.8',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_LENGTH_MM': '16.5',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_LENGTH_MM': '18',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM': '25.8',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM': '25.8',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH': '105.056',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH': '66.904',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH': '89.1715',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH': '113.63',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH': '98.503',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH': '68.5855',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH': '90.295',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH': '103.977',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0': '0.040',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1': '0.058',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2': '-0.009',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3': '-0.033',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY0': '0.223',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY1': '0.212',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY2': '0.085',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY3': '0.092',\n",
       "   'PCW_CPU_CPU_6X4X_MAX_RANGE': '667',\n",
       "   'PCW_CRYSTAL_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_APU_PERIPHERAL_FREQMHZ': '650',\n",
       "   'PCW_DCI_PERIPHERAL_FREQMHZ': '10.159',\n",
       "   'PCW_QSPI_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_SMC_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_SDIO_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_UART_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_SPI_PERIPHERAL_FREQMHZ': '166.666666',\n",
       "   'PCW_CAN_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_CAN0_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_CAN1_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_I2C_PERIPHERAL_FREQMHZ': '25',\n",
       "   'PCW_WDT_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_PCAP_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_TPIU_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_FPGA0_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_FPGA1_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA2_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA3_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_APU_PERIPHERAL_FREQMHZ': '650.000000',\n",
       "   'PCW_UIPARAM_ACT_DDR_FREQ_MHZ': '525.000000',\n",
       "   'PCW_ACT_DCI_PERIPHERAL_FREQMHZ': '10.096154',\n",
       "   'PCW_ACT_QSPI_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_SMC_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_ENET0_PERIPHERAL_FREQMHZ': '125.000000',\n",
       "   'PCW_ACT_ENET1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_SDIO_PERIPHERAL_FREQMHZ': '50.000000',\n",
       "   'PCW_ACT_UART_PERIPHERAL_FREQMHZ': '100.000000',\n",
       "   'PCW_ACT_SPI_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_CAN_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_CAN0_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_CAN1_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_I2C_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_WDT_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_PCAP_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_TPIU_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ': '100.000000',\n",
       "   'PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_CLK0_FREQ': '100000000',\n",
       "   'PCW_CLK1_FREQ': '10000000',\n",
       "   'PCW_CLK2_FREQ': '10000000',\n",
       "   'PCW_CLK3_FREQ': '10000000',\n",
       "   'PCW_OVERRIDE_BASIC_CLOCK': '0',\n",
       "   'PCW_CPU_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_DDR_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_SMC_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_QSPI_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_SDIO_PERIPHERAL_DIVISOR0': '20',\n",
       "   'PCW_UART_PERIPHERAL_DIVISOR0': '10',\n",
       "   'PCW_SPI_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR1': '2',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR0': '8',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_TPIU_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR0': '52',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR1': '2',\n",
       "   'PCW_PCAP_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_WDT_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ARMPLL_CTRL_FBDIV': '26',\n",
       "   'PCW_IOPLL_CTRL_FBDIV': '20',\n",
       "   'PCW_DDRPLL_CTRL_FBDIV': '21',\n",
       "   'PCW_CPU_CPU_PLL_FREQMHZ': '1300.000',\n",
       "   'PCW_IO_IO_PLL_FREQMHZ': '1000.000',\n",
       "   'PCW_DDR_DDR_PLL_FREQMHZ': '1050.000',\n",
       "   'PCW_SMC_PERIPHERAL_VALID': '0',\n",
       "   'PCW_SDIO_PERIPHERAL_VALID': '1',\n",
       "   'PCW_SPI_PERIPHERAL_VALID': '0',\n",
       "   'PCW_CAN_PERIPHERAL_VALID': '0',\n",
       "   'PCW_UART_PERIPHERAL_VALID': '1',\n",
       "   'PCW_EN_EMIO_CAN0': '0',\n",
       "   'PCW_EN_EMIO_CAN1': '0',\n",
       "   'PCW_EN_EMIO_ENET0': '0',\n",
       "   'PCW_EN_EMIO_ENET1': '0',\n",
       "   'PCW_EN_PTP_ENET0': '0',\n",
       "   'PCW_EN_PTP_ENET1': '0',\n",
       "   'PCW_EN_EMIO_GPIO': '0',\n",
       "   'PCW_EN_EMIO_I2C0': '0',\n",
       "   'PCW_EN_EMIO_I2C1': '0',\n",
       "   'PCW_EN_EMIO_PJTAG': '0',\n",
       "   'PCW_EN_EMIO_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_SPI0': '0',\n",
       "   'PCW_EN_EMIO_SPI1': '0',\n",
       "   'PCW_EN_EMIO_UART0': '0',\n",
       "   'PCW_EN_EMIO_UART1': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART0': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART1': '0',\n",
       "   'PCW_EN_EMIO_TTC0': '0',\n",
       "   'PCW_EN_EMIO_TTC1': '0',\n",
       "   'PCW_EN_EMIO_WDT': '0',\n",
       "   'PCW_EN_EMIO_TRACE': '0',\n",
       "   'PCW_USE_AXI_NONSECURE': '0',\n",
       "   'PCW_USE_M_AXI_GP0': '1',\n",
       "   'PCW_USE_M_AXI_GP1': '0',\n",
       "   'PCW_USE_S_AXI_GP0': '0',\n",
       "   'PCW_USE_S_AXI_GP1': '0',\n",
       "   'PCW_USE_S_AXI_ACP': '0',\n",
       "   'PCW_USE_S_AXI_HP0': '1',\n",
       "   'PCW_USE_S_AXI_HP1': '0',\n",
       "   'PCW_USE_S_AXI_HP2': '0',\n",
       "   'PCW_USE_S_AXI_HP3': '0',\n",
       "   'PCW_M_AXI_GP0_FREQMHZ': '10',\n",
       "   'PCW_M_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP0_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_ACP_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP0_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP2_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP3_FREQMHZ': '10',\n",
       "   'PCW_USE_DMA0': '0',\n",
       "   'PCW_USE_DMA1': '0',\n",
       "   'PCW_USE_DMA2': '0',\n",
       "   'PCW_USE_DMA3': '0',\n",
       "   'PCW_USE_TRACE': '0',\n",
       "   'PCW_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'PCW_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'PCW_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'PCW_USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'PCW_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'PCW_USE_CROSS_TRIGGER': '0',\n",
       "   'PCW_FTM_CTI_IN0': '<Select>',\n",
       "   'PCW_FTM_CTI_IN1': '<Select>',\n",
       "   'PCW_FTM_CTI_IN2': '<Select>',\n",
       "   'PCW_FTM_CTI_IN3': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT0': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT1': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT2': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT3': '<Select>',\n",
       "   'PCW_USE_DEBUG': '0',\n",
       "   'PCW_USE_CR_FABRIC': '1',\n",
       "   'PCW_USE_AXI_FABRIC_IDLE': '0',\n",
       "   'PCW_USE_DDR_BYPASS': '0',\n",
       "   'PCW_USE_FABRIC_INTERRUPT': '0',\n",
       "   'PCW_USE_PROC_EVENT_BUS': '0',\n",
       "   'PCW_USE_EXPANDED_IOP': '0',\n",
       "   'PCW_USE_HIGH_OCM': '0',\n",
       "   'PCW_USE_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_EXPANDED_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_CORESIGHT': '0',\n",
       "   'PCW_EN_EMIO_SRAM_INT': '0',\n",
       "   'PCW_GPIO_EMIO_GPIO_WIDTH': '64',\n",
       "   'PCW_GP0_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP0_NUM_READ_THREADS': '4',\n",
       "   'PCW_GP1_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP1_NUM_READ_THREADS': '4',\n",
       "   'PCW_UART0_BAUD_RATE': '115200',\n",
       "   'PCW_UART1_BAUD_RATE': '115200',\n",
       "   'PCW_EN_4K_TIMER': '0',\n",
       "   'PCW_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP0_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP1_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'PCW_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'PCW_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'PCW_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'PCW_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'PCW_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'PCW_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'PCW_EN_DDR': '1',\n",
       "   'PCW_EN_SMC': '0',\n",
       "   'PCW_EN_QSPI': '1',\n",
       "   'PCW_EN_CAN0': '0',\n",
       "   'PCW_EN_CAN1': '0',\n",
       "   'PCW_EN_ENET0': '1',\n",
       "   'PCW_EN_ENET1': '0',\n",
       "   'PCW_EN_GPIO': '1',\n",
       "   'PCW_EN_I2C0': '0',\n",
       "   'PCW_EN_I2C1': '0',\n",
       "   'PCW_EN_PJTAG': '0',\n",
       "   'PCW_EN_SDIO0': '1',\n",
       "   'PCW_EN_SDIO1': '0',\n",
       "   'PCW_EN_SPI0': '0',\n",
       "   'PCW_EN_SPI1': '0',\n",
       "   'PCW_EN_UART0': '1',\n",
       "   'PCW_EN_UART1': '0',\n",
       "   'PCW_EN_MODEM_UART0': '0',\n",
       "   'PCW_EN_MODEM_UART1': '0',\n",
       "   'PCW_EN_TTC0': '0',\n",
       "   'PCW_EN_TTC1': '0',\n",
       "   'PCW_EN_WDT': '0',\n",
       "   'PCW_EN_TRACE': '0',\n",
       "   'PCW_EN_USB0': '1',\n",
       "   'PCW_EN_USB1': '0',\n",
       "   'PCW_DQ_WIDTH': '32',\n",
       "   'PCW_DQS_WIDTH': '4',\n",
       "   'PCW_DM_WIDTH': '4',\n",
       "   'PCW_MIO_PRIMITIVE': '54',\n",
       "   'PCW_EN_CLK0_PORT': '1',\n",
       "   'PCW_EN_CLK1_PORT': '0',\n",
       "   'PCW_EN_CLK2_PORT': '0',\n",
       "   'PCW_EN_CLK3_PORT': '0',\n",
       "   'PCW_EN_RST0_PORT': '1',\n",
       "   'PCW_EN_RST1_PORT': '0',\n",
       "   'PCW_EN_RST2_PORT': '0',\n",
       "   'PCW_EN_RST3_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG0_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG1_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG2_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG3_PORT': '0',\n",
       "   'PCW_P2F_DMAC_ABORT_INTR': '0',\n",
       "   'PCW_P2F_DMAC0_INTR': '0',\n",
       "   'PCW_P2F_DMAC1_INTR': '0',\n",
       "   'PCW_P2F_DMAC2_INTR': '0',\n",
       "   'PCW_P2F_DMAC3_INTR': '0',\n",
       "   'PCW_P2F_DMAC4_INTR': '0',\n",
       "   'PCW_P2F_DMAC5_INTR': '0',\n",
       "   'PCW_P2F_DMAC6_INTR': '0',\n",
       "   'PCW_P2F_DMAC7_INTR': '0',\n",
       "   'PCW_P2F_SMC_INTR': '0',\n",
       "   'PCW_P2F_QSPI_INTR': '0',\n",
       "   'PCW_P2F_CTI_INTR': '0',\n",
       "   'PCW_P2F_GPIO_INTR': '0',\n",
       "   'PCW_P2F_USB0_INTR': '0',\n",
       "   'PCW_P2F_ENET0_INTR': '0',\n",
       "   'PCW_P2F_SDIO0_INTR': '0',\n",
       "   'PCW_P2F_I2C0_INTR': '0',\n",
       "   'PCW_P2F_SPI0_INTR': '0',\n",
       "   'PCW_P2F_UART0_INTR': '0',\n",
       "   'PCW_P2F_CAN0_INTR': '0',\n",
       "   'PCW_P2F_USB1_INTR': '0',\n",
       "   'PCW_P2F_ENET1_INTR': '0',\n",
       "   'PCW_P2F_SDIO1_INTR': '0',\n",
       "   'PCW_P2F_I2C1_INTR': '0',\n",
       "   'PCW_P2F_SPI1_INTR': '0',\n",
       "   'PCW_P2F_UART1_INTR': '0',\n",
       "   'PCW_P2F_CAN1_INTR': '0',\n",
       "   'PCW_IRQ_F2P_INTR': '0',\n",
       "   'PCW_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'PCW_CORE0_FIQ_INTR': '0',\n",
       "   'PCW_CORE0_IRQ_INTR': '0',\n",
       "   'PCW_CORE1_FIQ_INTR': '0',\n",
       "   'PCW_CORE1_IRQ_INTR': '0',\n",
       "   'PCW_VALUE_SILVERSION': '3',\n",
       "   'PCW_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_IMPORT_BOARD_PRESET': 'None',\n",
       "   'PCW_PERIPHERAL_BOARD_PRESET': 'None',\n",
       "   'PCW_PRESET_BANK0_VOLTAGE': 'LVCMOS 3.3V',\n",
       "   'PCW_PRESET_BANK1_VOLTAGE': 'LVCMOS 1.8V',\n",
       "   'PCW_UIPARAM_DDR_ENABLE': '1',\n",
       "   'PCW_UIPARAM_DDR_ADV_ENABLE': '0',\n",
       "   'PCW_UIPARAM_DDR_MEMORY_TYPE': 'DDR 3',\n",
       "   'PCW_UIPARAM_DDR_ECC': 'Disabled',\n",
       "   'PCW_UIPARAM_DDR_BUS_WIDTH': '16 Bit',\n",
       "   'PCW_UIPARAM_DDR_BL': '8',\n",
       "   'PCW_UIPARAM_DDR_HIGH_TEMP': 'Normal (0-85)',\n",
       "   'PCW_UIPARAM_DDR_PARTNO': 'MT41J256M16 RE-125',\n",
       "   'PCW_UIPARAM_DDR_DRAM_WIDTH': '16 Bits',\n",
       "   'PCW_UIPARAM_DDR_DEVICE_CAPACITY': '4096 MBits',\n",
       "   'PCW_UIPARAM_DDR_SPEED_BIN': 'DDR3_1066F',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_READ_GATE': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_DATA_EYE': '1',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_STOP_EN': '0',\n",
       "   'PCW_UIPARAM_DDR_USE_INTERNAL_VREF': '0',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_3': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_3': '<Select>',\n",
       "   'PCW_DDR_PORT0_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT1_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT2_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT3_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_HPRLPR_QUEUE_PARTITION': 'HPR(0)/LPR(32)',\n",
       "   'PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL': '15',\n",
       "   'PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_NAND_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NAND_NAND_IO': '<Select>',\n",
       "   'PCW_NAND_GRP_D8_ENABLE': '0',\n",
       "   'PCW_NAND_GRP_D8_IO': '<Select>',\n",
       "   'PCW_NOR_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NOR_NOR_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_A25_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_A25_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_INT_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_INT_IO': '<Select>',\n",
       "   'PCW_QSPI_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_QSPI_QSPI_IO': 'MIO 1 .. 6',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_ENABLE': '1',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_IO': 'MIO 1 .. 6',\n",
       "   'PCW_QSPI_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SINGLE_QSPI_DATA_MODE': 'x4',\n",
       "   'PCW_DUAL_STACK_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_DUAL_PARALLEL_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_QSPI_GRP_IO1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_IO1_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_FBCLK_ENABLE': '1',\n",
       "   'PCW_QSPI_GRP_FBCLK_IO': 'MIO 8',\n",
       "   'PCW_QSPI_INTERNAL_HIGHADDRESS': '0xFCFFFFFF',\n",
       "   'PCW_ENET0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_ENET0_ENET0_IO': 'MIO 16 .. 27',\n",
       "   'PCW_ENET0_GRP_MDIO_ENABLE': '1',\n",
       "   'PCW_ENET0_GRP_MDIO_IO': 'MIO 52 .. 53',\n",
       "   'PCW_ENET_RESET_ENABLE': '1',\n",
       "   'PCW_ENET_RESET_SELECT': 'Share reset pin',\n",
       "   'PCW_ENET0_RESET_ENABLE': '1',\n",
       "   'PCW_ENET0_RESET_IO': 'MIO 9',\n",
       "   'PCW_ENET1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_ENET1_ENET1_IO': '<Select>',\n",
       "   'PCW_ENET1_GRP_MDIO_ENABLE': '0',\n",
       "   'PCW_ENET1_GRP_MDIO_IO': '<Select>',\n",
       "   'PCW_ENET1_RESET_ENABLE': '0',\n",
       "   'PCW_ENET1_RESET_IO': '<Select>',\n",
       "   'PCW_SD0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_SD0_SD0_IO': 'MIO 40 .. 45',\n",
       "   'PCW_SD0_GRP_CD_ENABLE': '1',\n",
       "   'PCW_SD0_GRP_CD_IO': 'MIO 47',\n",
       "   'PCW_SD0_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_POW_IO': '<Select>',\n",
       "   'PCW_SD1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SD1_SD1_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_CD_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_CD_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_POW_IO': '<Select>',\n",
       "   'PCW_UART0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_UART0_UART0_IO': 'MIO 14 .. 15',\n",
       "   'PCW_UART0_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART0_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_UART1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_UART1_UART1_IO': '<Select>',\n",
       "   'PCW_UART1_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART1_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_SPI0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI0_SPI0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_SPI1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI1_SPI1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_CAN0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN0_CAN0_IO': '<Select>',\n",
       "   'PCW_CAN0_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN0_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_CAN1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN1_CAN1_IO': '<Select>',\n",
       "   'PCW_CAN1_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN1_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_TRACE_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TRACE_TRACE_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_2BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_2BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_4BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_4BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_8BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_8BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_16BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_16BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_32BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_32BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'PCW_WDT_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_WDT_WDT_IO': '<Select>',\n",
       "   'PCW_TTC0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC0_TTC0_IO': '<Select>',\n",
       "   'PCW_TTC1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC1_TTC1_IO': '<Select>',\n",
       "   'PCW_PJTAG_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_PJTAG_PJTAG_IO': '<Select>',\n",
       "   'PCW_USB0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_USB0_USB0_IO': 'MIO 28 .. 39',\n",
       "   'PCW_USB_RESET_ENABLE': '1',\n",
       "   'PCW_USB_RESET_SELECT': 'Share reset pin',\n",
       "   'PCW_USB0_RESET_ENABLE': '1',\n",
       "   'PCW_USB0_RESET_IO': 'MIO 46',\n",
       "   'PCW_USB1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_USB1_USB1_IO': '<Select>',\n",
       "   'PCW_USB1_RESET_ENABLE': '0',\n",
       "   'PCW_USB1_RESET_IO': '<Select>',\n",
       "   'PCW_I2C0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C0_I2C0_IO': '<Select>',\n",
       "   'PCW_I2C0_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C0_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C0_RESET_ENABLE': '0',\n",
       "   'PCW_I2C0_RESET_IO': '<Select>',\n",
       "   'PCW_I2C1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C1_I2C1_IO': '<Select>',\n",
       "   'PCW_I2C1_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C1_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C_RESET_ENABLE': '1',\n",
       "   'PCW_I2C_RESET_SELECT': '<Select>',\n",
       "   'PCW_I2C1_RESET_ENABLE': '0',\n",
       "   'PCW_I2C1_RESET_IO': '<Select>',\n",
       "   'PCW_GPIO_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_GPIO_MIO_GPIO_ENABLE': '1',\n",
       "   'PCW_GPIO_MIO_GPIO_IO': 'MIO',\n",
       "   'PCW_GPIO_EMIO_GPIO_ENABLE': '0',\n",
       "   'PCW_GPIO_EMIO_GPIO_IO': '<Select>',\n",
       "   'PCW_APU_CLK_RATIO_ENABLE': '6:2:1',\n",
       "   'PCW_ENET0_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_ENET1_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_CPU_PERIPHERAL_CLKSRC': 'ARM PLL',\n",
       "   'PCW_DDR_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_SMC_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_QSPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SDIO_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_UART_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK2_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK3_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN0_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_CAN1_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TPIU_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_WDT_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_DCI_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_PCAP_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_USB_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_ENET_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_I2C_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_MIO_0_PULLUP': 'enabled',\n",
       "   'PCW_MIO_0_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_0_DIRECTION': 'inout',\n",
       "   'PCW_MIO_0_SLEW': 'slow',\n",
       "   'PCW_MIO_1_PULLUP': 'enabled',\n",
       "   'PCW_MIO_1_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_1_DIRECTION': 'out',\n",
       "   'PCW_MIO_1_SLEW': 'slow',\n",
       "   'PCW_MIO_2_PULLUP': 'disabled',\n",
       "   'PCW_MIO_2_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_2_DIRECTION': 'inout',\n",
       "   'PCW_MIO_2_SLEW': 'slow',\n",
       "   'PCW_MIO_3_PULLUP': 'disabled',\n",
       "   'PCW_MIO_3_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_3_DIRECTION': 'inout',\n",
       "   'PCW_MIO_3_SLEW': 'slow',\n",
       "   'PCW_MIO_4_PULLUP': 'disabled',\n",
       "   'PCW_MIO_4_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_4_DIRECTION': 'inout',\n",
       "   'PCW_MIO_4_SLEW': 'slow',\n",
       "   'PCW_MIO_5_PULLUP': 'disabled',\n",
       "   'PCW_MIO_5_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_5_DIRECTION': 'inout',\n",
       "   'PCW_MIO_5_SLEW': 'slow',\n",
       "   'PCW_MIO_6_PULLUP': 'disabled',\n",
       "   'PCW_MIO_6_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_6_DIRECTION': 'out',\n",
       "   'PCW_MIO_6_SLEW': 'slow',\n",
       "   'PCW_MIO_7_PULLUP': 'disabled',\n",
       "   'PCW_MIO_7_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_7_DIRECTION': 'out',\n",
       "   'PCW_MIO_7_SLEW': 'slow',\n",
       "   'PCW_MIO_8_PULLUP': 'disabled',\n",
       "   'PCW_MIO_8_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_8_DIRECTION': 'out',\n",
       "   'PCW_MIO_8_SLEW': 'slow',\n",
       "   'PCW_MIO_9_PULLUP': 'enabled',\n",
       "   'PCW_MIO_9_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_9_DIRECTION': 'out',\n",
       "   'PCW_MIO_9_SLEW': 'slow',\n",
       "   'PCW_MIO_10_PULLUP': 'enabled',\n",
       "   'PCW_MIO_10_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_10_DIRECTION': 'inout',\n",
       "   'PCW_MIO_10_SLEW': 'slow',\n",
       "   'PCW_MIO_11_PULLUP': 'enabled',\n",
       "   'PCW_MIO_11_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_11_DIRECTION': 'inout',\n",
       "   'PCW_MIO_11_SLEW': 'slow',\n",
       "   'PCW_MIO_12_PULLUP': 'enabled',\n",
       "   'PCW_MIO_12_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_12_DIRECTION': 'inout',\n",
       "   'PCW_MIO_12_SLEW': 'slow',\n",
       "   'PCW_MIO_13_PULLUP': 'enabled',\n",
       "   'PCW_MIO_13_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_13_DIRECTION': 'inout',\n",
       "   'PCW_MIO_13_SLEW': 'slow',\n",
       "   'PCW_MIO_14_PULLUP': 'enabled',\n",
       "   'PCW_MIO_14_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_14_DIRECTION': 'in',\n",
       "   'PCW_MIO_14_SLEW': 'slow',\n",
       "   'PCW_MIO_15_PULLUP': 'enabled',\n",
       "   'PCW_MIO_15_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_15_DIRECTION': 'out',\n",
       "   'PCW_MIO_15_SLEW': 'slow',\n",
       "   'PCW_MIO_16_PULLUP': 'enabled',\n",
       "   'PCW_MIO_16_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_16_DIRECTION': 'out',\n",
       "   'PCW_MIO_16_SLEW': 'slow',\n",
       "   'PCW_MIO_17_PULLUP': 'enabled',\n",
       "   'PCW_MIO_17_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_17_DIRECTION': 'out',\n",
       "   'PCW_MIO_17_SLEW': 'slow',\n",
       "   'PCW_MIO_18_PULLUP': 'enabled',\n",
       "   'PCW_MIO_18_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_18_DIRECTION': 'out',\n",
       "   'PCW_MIO_18_SLEW': 'slow',\n",
       "   'PCW_MIO_19_PULLUP': 'enabled',\n",
       "   'PCW_MIO_19_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_19_DIRECTION': 'out',\n",
       "   'PCW_MIO_19_SLEW': 'slow',\n",
       "   'PCW_MIO_20_PULLUP': 'enabled',\n",
       "   'PCW_MIO_20_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_20_DIRECTION': 'out',\n",
       "   'PCW_MIO_20_SLEW': 'slow',\n",
       "   'PCW_MIO_21_PULLUP': 'enabled',\n",
       "   'PCW_MIO_21_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_21_DIRECTION': 'out',\n",
       "   'PCW_MIO_21_SLEW': 'slow',\n",
       "   'PCW_MIO_22_PULLUP': 'enabled',\n",
       "   'PCW_MIO_22_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_22_DIRECTION': 'in',\n",
       "   'PCW_MIO_22_SLEW': 'slow',\n",
       "   'PCW_MIO_23_PULLUP': 'enabled',\n",
       "   'PCW_MIO_23_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_23_DIRECTION': 'in',\n",
       "   'PCW_MIO_23_SLEW': 'slow',\n",
       "   'PCW_MIO_24_PULLUP': 'enabled',\n",
       "   'PCW_MIO_24_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_24_DIRECTION': 'in',\n",
       "   'PCW_MIO_24_SLEW': 'slow',\n",
       "   'PCW_MIO_25_PULLUP': 'enabled',\n",
       "   'PCW_MIO_25_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_25_DIRECTION': 'in',\n",
       "   'PCW_MIO_25_SLEW': 'slow',\n",
       "   'PCW_MIO_26_PULLUP': 'enabled',\n",
       "   'PCW_MIO_26_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_26_DIRECTION': 'in',\n",
       "   'PCW_MIO_26_SLEW': 'slow',\n",
       "   'PCW_MIO_27_PULLUP': 'enabled',\n",
       "   'PCW_MIO_27_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_27_DIRECTION': 'in',\n",
       "   'PCW_MIO_27_SLEW': 'slow',\n",
       "   'PCW_MIO_28_PULLUP': 'enabled',\n",
       "   'PCW_MIO_28_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_28_DIRECTION': 'inout',\n",
       "   'PCW_MIO_28_SLEW': 'slow',\n",
       "   'PCW_MIO_29_PULLUP': 'enabled',\n",
       "   'PCW_MIO_29_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_29_DIRECTION': 'in',\n",
       "   'PCW_MIO_29_SLEW': 'slow',\n",
       "   'PCW_MIO_30_PULLUP': 'enabled',\n",
       "   'PCW_MIO_30_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_30_DIRECTION': 'out',\n",
       "   'PCW_MIO_30_SLEW': 'slow',\n",
       "   'PCW_MIO_31_PULLUP': 'enabled',\n",
       "   'PCW_MIO_31_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_31_DIRECTION': 'in',\n",
       "   'PCW_MIO_31_SLEW': 'slow',\n",
       "   'PCW_MIO_32_PULLUP': 'enabled',\n",
       "   'PCW_MIO_32_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_32_DIRECTION': 'inout',\n",
       "   'PCW_MIO_32_SLEW': 'slow',\n",
       "   'PCW_MIO_33_PULLUP': 'enabled',\n",
       "   'PCW_MIO_33_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_33_DIRECTION': 'inout',\n",
       "   'PCW_MIO_33_SLEW': 'slow',\n",
       "   'PCW_MIO_34_PULLUP': 'enabled',\n",
       "   'PCW_MIO_34_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_34_DIRECTION': 'inout',\n",
       "   'PCW_MIO_34_SLEW': 'slow',\n",
       "   'PCW_MIO_35_PULLUP': 'enabled',\n",
       "   'PCW_MIO_35_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_35_DIRECTION': 'inout',\n",
       "   'PCW_MIO_35_SLEW': 'slow',\n",
       "   'PCW_MIO_36_PULLUP': 'enabled',\n",
       "   'PCW_MIO_36_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_36_DIRECTION': 'in',\n",
       "   'PCW_MIO_36_SLEW': 'slow',\n",
       "   'PCW_MIO_37_PULLUP': 'enabled',\n",
       "   'PCW_MIO_37_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_37_DIRECTION': 'inout',\n",
       "   'PCW_MIO_37_SLEW': 'slow',\n",
       "   'PCW_MIO_38_PULLUP': 'enabled',\n",
       "   'PCW_MIO_38_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_38_DIRECTION': 'inout',\n",
       "   'PCW_MIO_38_SLEW': 'slow',\n",
       "   'PCW_MIO_39_PULLUP': 'enabled',\n",
       "   'PCW_MIO_39_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_39_DIRECTION': 'inout',\n",
       "   'PCW_MIO_39_SLEW': 'slow',\n",
       "   'PCW_MIO_40_PULLUP': 'enabled',\n",
       "   'PCW_MIO_40_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_40_DIRECTION': 'inout',\n",
       "   'PCW_MIO_40_SLEW': 'slow',\n",
       "   'PCW_MIO_41_PULLUP': 'enabled',\n",
       "   'PCW_MIO_41_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_41_DIRECTION': 'inout',\n",
       "   'PCW_MIO_41_SLEW': 'slow',\n",
       "   'PCW_MIO_42_PULLUP': 'enabled',\n",
       "   'PCW_MIO_42_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_42_DIRECTION': 'inout',\n",
       "   'PCW_MIO_42_SLEW': 'slow',\n",
       "   'PCW_MIO_43_PULLUP': 'enabled',\n",
       "   'PCW_MIO_43_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_43_DIRECTION': 'inout',\n",
       "   'PCW_MIO_43_SLEW': 'slow',\n",
       "   'PCW_MIO_44_PULLUP': 'enabled',\n",
       "   'PCW_MIO_44_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_44_DIRECTION': 'inout',\n",
       "   'PCW_MIO_44_SLEW': 'slow',\n",
       "   'PCW_MIO_45_PULLUP': 'enabled',\n",
       "   'PCW_MIO_45_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_45_DIRECTION': 'inout',\n",
       "   'PCW_MIO_45_SLEW': 'slow',\n",
       "   'PCW_MIO_46_PULLUP': 'enabled',\n",
       "   'PCW_MIO_46_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_46_DIRECTION': 'out',\n",
       "   'PCW_MIO_46_SLEW': 'slow',\n",
       "   'PCW_MIO_47_PULLUP': 'enabled',\n",
       "   'PCW_MIO_47_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_47_DIRECTION': 'in',\n",
       "   'PCW_MIO_47_SLEW': 'slow',\n",
       "   'PCW_MIO_48_PULLUP': 'enabled',\n",
       "   'PCW_MIO_48_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_48_DIRECTION': 'inout',\n",
       "   'PCW_MIO_48_SLEW': 'slow',\n",
       "   'PCW_MIO_49_PULLUP': 'enabled',\n",
       "   'PCW_MIO_49_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_49_DIRECTION': 'inout',\n",
       "   'PCW_MIO_49_SLEW': 'slow',\n",
       "   'PCW_MIO_50_PULLUP': 'enabled',\n",
       "   'PCW_MIO_50_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_50_DIRECTION': 'inout',\n",
       "   'PCW_MIO_50_SLEW': 'slow',\n",
       "   'PCW_MIO_51_PULLUP': 'enabled',\n",
       "   'PCW_MIO_51_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_51_DIRECTION': 'inout',\n",
       "   'PCW_MIO_51_SLEW': 'slow',\n",
       "   'PCW_MIO_52_PULLUP': 'enabled',\n",
       "   'PCW_MIO_52_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_52_DIRECTION': 'out',\n",
       "   'PCW_MIO_52_SLEW': 'slow',\n",
       "   'PCW_MIO_53_PULLUP': 'enabled',\n",
       "   'PCW_MIO_53_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_53_DIRECTION': 'inout',\n",
       "   'PCW_MIO_53_SLEW': 'slow',\n",
       "   'preset': 'None',\n",
       "   'PCW_UIPARAM_GENERATE_SUMMARY': 'NA',\n",
       "   'PCW_MIO_TREE_PERIPHERALS': 'GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0',\n",
       "   'PCW_MIO_TREE_SIGNALS': 'gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio',\n",
       "   'PCW_PS7_SI_REV': 'PRODUCTION',\n",
       "   'PCW_FPGA_FCLK0_ENABLE': '1',\n",
       "   'PCW_FPGA_FCLK1_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK2_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK3_ENABLE': '0',\n",
       "   'PCW_NOR_SRAM_CS0_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_SRAM_CS1_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_WE_TIME': '0',\n",
       "   'PCW_NOR_CS0_T_TR': '1',\n",
       "   'PCW_NOR_CS0_T_PC': '1',\n",
       "   'PCW_NOR_CS0_T_WP': '1',\n",
       "   'PCW_NOR_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_CS0_T_WC': '11',\n",
       "   'PCW_NOR_CS0_T_RC': '11',\n",
       "   'PCW_NOR_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_CS1_T_TR': '1',\n",
       "   'PCW_NOR_CS1_T_PC': '1',\n",
       "   'PCW_NOR_CS1_T_WP': '1',\n",
       "   'PCW_NOR_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_CS1_T_WC': '11',\n",
       "   'PCW_NOR_CS1_T_RC': '11',\n",
       "   'PCW_NOR_CS1_WE_TIME': '0',\n",
       "   'PCW_NAND_CYCLES_T_RR': '1',\n",
       "   'PCW_NAND_CYCLES_T_AR': '1',\n",
       "   'PCW_NAND_CYCLES_T_CLR': '1',\n",
       "   'PCW_NAND_CYCLES_T_WP': '1',\n",
       "   'PCW_NAND_CYCLES_T_REA': '1',\n",
       "   'PCW_NAND_CYCLES_T_WC': '11',\n",
       "   'PCW_NAND_CYCLES_T_RC': '11',\n",
       "   'PCW_SMC_CYCLE_T0': 'NA',\n",
       "   'PCW_SMC_CYCLE_T1': 'NA',\n",
       "   'PCW_SMC_CYCLE_T2': 'NA',\n",
       "   'PCW_SMC_CYCLE_T3': 'NA',\n",
       "   'PCW_SMC_CYCLE_T4': 'NA',\n",
       "   'PCW_SMC_CYCLE_T5': 'NA',\n",
       "   'PCW_SMC_CYCLE_T6': 'NA',\n",
       "   'PCW_PACKAGE_NAME': 'clg400',\n",
       "   'PCW_PLL_BYPASSMODE_ENABLE': '0',\n",
       "   'Component_Name': 'design_1_processing_system7_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x00000000',\n",
       "   'C_HIGHADDR': '0x1FFFFFFF'},\n",
       "  'type': 'xilinx.com:ip:processing_system7:5.5'}}"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "PL.ip_dict"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 71,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Demo AXIStreamsDriver Version: 0x10000000\n",
      "sbuffer before transaction: [[  1   2   3   4   5   6   7   8   9  10  11  12  13  14  15  16  17  18\n",
      "   19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36\n",
      "   37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54\n",
      "   55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72\n",
      "   73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90\n",
      "   91  92  93  94  95  96  97  98  99 100 101 102 103 104 105 106 107 108\n",
      "  109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126\n",
      "  127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144\n",
      "  145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162\n",
      "  163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180\n",
      "  181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198\n",
      "  199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216\n",
      "  217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234\n",
      "  235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252\n",
      "  253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270\n",
      "  271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288\n",
      "  289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306\n",
      "  307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324\n",
      "  325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342\n",
      "  343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360\n",
      "  361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378\n",
      "  379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396\n",
      "  397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414\n",
      "  415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432\n",
      "  433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450\n",
      "  451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468\n",
      "  469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486\n",
      "  487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504\n",
      "  505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522\n",
      "  523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540\n",
      "  541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558\n",
      "  559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576\n",
      "  577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594\n",
      "  595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612\n",
      "  613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630\n",
      "  631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648\n",
      "  649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666\n",
      "  667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684\n",
      "  685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702\n",
      "  703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720\n",
      "  721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738\n",
      "  739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756\n",
      "  757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774\n",
      "  775 776 777 778 779 780 781 782 783 784]]\n",
      "rbuffer before transaction: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n",
      "  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n",
      "  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n",
      "  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n",
      "  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n",
      "  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n",
      "  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n",
      "  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n",
      "  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n",
      "  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n",
      "  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n",
      "  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n",
      "  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n",
      "  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n",
      "  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n",
      "  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n",
      "  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n",
      "  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n",
      "  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n",
      "  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n",
      "  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n",
      "  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]\n",
      "\n"
     ]
    }
   ],
   "source": [
    "import os,sys,inspect\n",
    "currentdir = os.path.dirname(os.path.abspath(inspect.getfile(inspect.currentframe())))\n",
    "parentdir = os.path.dirname(currentdir)\n",
    "sys.path.insert(0,parentdir) \n",
    "\n",
    "import warnings\n",
    "import time\n",
    "from pynq import PL\n",
    "from pynq import Overlay\n",
    "from pynq import allocate\n",
    "from pynq.lib.dma import DMA\n",
    "\n",
    "from drivers.demo_axi_streams_driver import DemoAXIStreamsDriver\n",
    "\n",
    "\n",
    "das = DemoAXIStreamsDriver('demo_axi_streams_0', debug = False)\n",
    "print (\"Demo AXIStreamsDriver Version: 0x%08X\" % das.get_version())\n",
    "\n",
    "# Setup the DMA Writer and Reader\n",
    "BUFFER_SIZE = 784\n",
    "dma_writer = DMA(PL.ip_dict[\"axi_dma_writer\"])\n",
    "dma_reader = DMA(PL.ip_dict[\"axi_dma_reader\"])\n",
    "sbuffer = allocate([1, BUFFER_SIZE], dtype='u4')\n",
    "rbuffer = allocate([1, BUFFER_SIZE], dtype='u4')\n",
    "\n",
    "for i in range(BUFFER_SIZE):\n",
    "    sbuffer[0][i] = i + 1\n",
    "    rbuffer[0][i] = 0\n",
    "\n",
    "print (\"sbuffer before transaction: %s\" % str(sbuffer))\n",
    "print (\"rbuffer before transaction: %s\" % str(rbuffer))\n",
    "print (\"\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 72,
   "metadata": {},
   "outputs": [],
   "source": [
    "dma_writer.set_up_tx_channel()\n",
    "dma_writer.sendchannel.transfer(sbuffer, start = 0, nbytes=BUFFER_SIZE * 4)\n",
    "dma_writer.sendchannel.start()\n",
    "dma_writer.sendchannel.wait()\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy\n",
    "numpy.set_printoptions(threshold=sys.maxsize)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 73,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "rbuffer after transaction: [[ 0  0  0  0 11 21 31 41 51 61 71 81 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91\n",
      "  91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91]]\n"
     ]
    }
   ],
   "source": [
    "dma_reader.set_up_rx_channel()\n",
    "buf = [0] * BUFFER_SIZE\n",
    "dma_reader.recvchannel.transfer(rbuffer, start = 0, nbytes=BUFFER_SIZE * 4)\n",
    "#dma_reader.recvchannel.start()\n",
    "#dma_reader.recvchannel.wait()\n",
    "\n",
    "print (\"rbuffer after transaction: %s\" % str(rbuffer))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "if sbuffer is not None:\n",
    "    sbuffer.freebuffer()\n",
    "\n",
    "if rbuffer is not None:\n",
    "    rbuffer.freebuffer()"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
