





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-16888.html">
    <link rel="next" href="x86-18442.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-16888.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-18442.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">BSWAP           Byte Swap                            Flags: Not altered</span></span><br /><span class="line"></span><br /><span class="line"><span class="ngb">BSWAP</span> destination                                    CPU: 486+</span><br /><span class="line"></span><br /><span class="line">    BSWAP reverses the byte order of a 32-bit register, converting a</span><br /><span class="line">    value in little endian format to big endian format, or vice versa.</span><br /><span class="line"></span><br /><span class="line">    If BSWAP is used with a 16-bit operand size, the result in the</span><br /><span class="line">    destination register is undefined.</span><br /><span class="line"></span><br /><span class="line">        Example:        mov     eax,87654321h</span><br /><span class="line">                        bswap   eax</span><br /><span class="line">                        ; eax = 21436587h</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    0F C8 /r    BSWAP r32</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Length and timing</span></span><br /><span class="line">    Operands    Bytes   8088    186     286     386     486     Pentium</span><br /><span class="line">      r32        2                                       1       1   NP</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-169147.html">XCHG</a></li>
        
          <li><a href="x86-130554.html">ROL</a></li>
        
          <li><a href="x86-132399.html">ROR</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

