{:input (genetic.crossover/dumb-crossover 1742786843 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-constant-value 73873442 (genetic.mutation/change-constant-value 716607339 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_9_10_12, wire1_16, wire2_19, wire3_19, \\wire:missing_edge , \\wire20_:missing_29 , wire22_38);\n  wire \\:missing_edge ;\n  input wire0_9_10_12;\n  wire wire0_9_10_12;\n  wire wire11_13;\n  wire \\wire14_:missing ;\n  wire \\wire14_:missing_35 ;\n  wire \\wire15_:missing_36 ;\n  wire wire16_17;\n  wire \\wire19_:missing_28 ;\n  output wire1_16;\n  wire wire1_16;\n  input \\wire20_:missing_29 ;\n  wire \\wire20_:missing_29 ;\n  output wire22_38;\n  wire wire22_38;\n  wire \\wire23_:missing ;\n  wire wire24;\n  wire wire25_19;\n  wire wire26_19;\n  wire wire26_31;\n  wire wire27_31;\n  wire wire27_38;\n  inout wire2_19;\n  wire wire2_19;\n  wire wire32_33;\n  wire wire33_30;\n  wire wire33_34;\n  wire wire33_35;\n  wire \\wire33_36_40_:missing_42 ;\n  wire wire33_37;\n  wire wire33_43;\n  wire \\wire33_8_:missing_10 ;\n  wire \\wire33_8_:missing_12 ;\n  wire \\wire33_:missing_28_29 ;\n  wire wire39_19;\n  output wire3_19;\n  wire wire3_19;\n  wire wire40;\n  wire wire4_11;\n  wire wire4_19;\n  wire wire5_11;\n  wire wire6_12;\n  wire wire6_13;\n  wire wire7_15;\n  wire wire7_19;\n  wire wire8_9;\n  wire \\wire:missing_13_18 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_19_17 ;\n  wire \\wire:missing_30_44 ;\n  wire \\wire:missing_32_34 ;\n  wire \\wire:missing_32_35 ;\n  wire \\wire:missing_41 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire4_11 = 2'h1 >> wire4_19;\n  assign \\wire:missing_13_18  = 4'h8 >> { wire6_13, wire11_13 };\n  assign \\wire14_:missing  = 4'h4 >> { \\wire14_:missing_35 , \\wire14_:missing_35  };\n  assign \\wire:missing_15  = 4'h6 >> { wire7_15, \\wire15_:missing_36  };\n  assign \\wire:missing_edge  = 2'h1 >> wire25_19;\n  assign wire26_31 = 2'h1 >> wire26_19;\n  assign wire27_38 = 2'h1 >> wire27_31;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire33_:missing_28_29 , \\wire19_:missing_28  };\n  assign wire5_11 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire33_:missing_28_29 , \\wire20_:missing_29  };\n  assign \\wire:missing_30_44  = 4'h8 >> { wire33_30, \\wire:missing_edge  };\n  assign wire27_31 = 4'h6 >> { wire26_31, \\wire:missing_edge  };\n  assign wire32_33 = 4'h8 >> { \\wire:missing_32_34 , \\wire:missing_32_35  };\n  assign \\wire33_8_:missing_10  = 4'h8 >> { \\wire:missing_edge , wire32_33 };\n  assign wire6_13 = 2'h1 >> wire6_12;\n  assign \\wire:missing_edge  = 2'hx >> \\wire33_36_40_:missing_42 ;\n  assign wire7_15 = 2'h1 >> wire7_19;\n  assign wire8_9 = 4'h6 >> { \\wire33_8_:missing_12 , \\wire33_8_:missing_10  };\n  assign \\wire:missing_edge  = 4'h6 >> { wire0_9_10_12, wire8_9 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire0_9_10_12, \\wire33_8_:missing_10  };\n  assign wire11_13 = 4'h8 >> { wire5_11, wire4_11 };\n  assign wire6_12 = 4'h8 >> { wire0_9_10_12, \\wire33_8_:missing_12  };\n  assign \\wire23_:missing  = 1'h0;\n  assign wire24 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_30_44 ;\n  assign \\wire:missing_edge  = wire33_43;\n  assign \\wire:missing_41  = \\wire:missing_edge ;\n  assign wire40 = \\wire33_36_40_:missing_42 ;\n  assign \\wire:missing_edge  = wire39_19;\n  assign wire22_38 = wire27_38;\n  assign \\wire:missing_edge  = wire33_37;\n  assign \\wire15_:missing_36  = \\wire33_36_40_:missing_42 ;\n  assign \\wire14_:missing_35  = wire33_35;\n  assign \\wire:missing_32_34  = wire33_34;\n  assign \\wire:missing_edge  = \\wire:missing_13_18 ;\n  assign wire16_17 = \\wire:missing_19_17 ;\n  assign wire1_16 = wire16_17;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:3.1-97.10\" *)\nmodule postsynth(wire0_9_10_12, wire1_16, wire2_19, wire3_19, \\wire:missing_edge , \\wire20_:missing_29 , wire22_38);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:5.9-5.22\" *)\n  input wire0_9_10_12;\n  wire wire0_9_10_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:7.8-7.17\" *)\n  wire wire11_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:10.8-10.27\" *)\n  wire \\wire15_:missing_36 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:11.8-11.17\" *)\n  wire wire16_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:12.8-12.27\" *)\n  wire \\wire19_:missing_28 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:13.10-13.18\" *)\n  output wire1_16;\n  wire wire1_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:15.9-15.28\" *)\n  input \\wire20_:missing_29 ;\n  wire \\wire20_:missing_29 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:17.10-17.19\" *)\n  output wire22_38;\n  wire wire22_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:19.8-19.24\" *)\n  wire \\wire23_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:20.8-20.14\" *)\n  wire wire24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:21.8-21.17\" *)\n  wire wire25_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:22.8-22.17\" *)\n  wire wire26_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:23.8-23.17\" *)\n  wire wire26_31;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:24.8-24.17\" *)\n  wire wire27_31;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:25.8-25.17\" *)\n  wire wire27_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:26.9-26.17\" *)\n  inout wire2_19;\n  wire wire2_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:28.8-28.17\" *)\n  wire wire32_33;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:29.8-29.17\" *)\n  wire wire33_30;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:30.8-30.17\" *)\n  wire wire33_34;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:32.8-32.33\" *)\n  wire \\wire33_36_40_:missing_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:33.8-33.17\" *)\n  wire wire33_37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:34.8-34.17\" *)\n  wire wire33_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:35.8-35.29\" *)\n  wire \\wire33_8_:missing_10 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:36.8-36.29\" *)\n  wire \\wire33_8_:missing_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:37.8-37.30\" *)\n  wire \\wire33_:missing_28_29 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:38.8-38.17\" *)\n  wire wire39_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:39.10-39.18\" *)\n  output wire3_19;\n  wire wire3_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:41.8-41.14\" *)\n  wire wire40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:42.8-42.16\" *)\n  wire wire4_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:43.8-43.16\" *)\n  wire wire4_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:44.8-44.16\" *)\n  wire wire5_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:45.8-45.16\" *)\n  wire wire6_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:46.8-46.16\" *)\n  wire wire6_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:49.8-49.15\" *)\n  wire wire8_9;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:50.8-50.27\" *)\n  wire \\wire:missing_13_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:52.8-52.27\" *)\n  wire \\wire:missing_19_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:53.8-53.27\" *)\n  wire \\wire:missing_30_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:54.8-54.27\" *)\n  wire \\wire:missing_32_34 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:55.8-55.27\" *)\n  wire \\wire:missing_32_35 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:56.8-56.24\" *)\n  wire \\wire:missing_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A71A76BC.v:57.10-57.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire11_13 = 1'hx;\n  assign \\wire15_:missing_36  = 1'hx;\n  assign wire16_17 = 1'hx;\n  assign \\wire19_:missing_28  = 1'hx;\n  assign wire1_16 = 1'hx;\n  assign wire22_38 = 1'hx;\n  assign \\wire23_:missing  = 1'h0;\n  assign wire24 = 1'h0;\n  assign wire25_19 = 1'hx;\n  assign wire26_19 = 1'hx;\n  assign wire26_31 = 1'hx;\n  assign wire27_31 = 1'hx;\n  assign wire27_38 = 1'hx;\n  assign wire32_33 = 1'hx;\n  assign wire33_30 = 1'hx;\n  assign wire33_34 = 1'hx;\n  assign \\wire33_36_40_:missing_42  = 1'hx;\n  assign wire33_37 = 1'hx;\n  assign wire33_43 = 1'hx;\n  assign \\wire33_8_:missing_10  = 1'hx;\n  assign \\wire33_8_:missing_12  = 1'hx;\n  assign \\wire33_:missing_28_29  = 1'hx;\n  assign wire39_19 = 1'hx;\n  assign wire3_19 = 1'hx;\n  assign wire40 = 1'hx;\n  assign wire4_11 = 1'hx;\n  assign wire4_19 = 1'hx;\n  assign wire5_11 = 1'hx;\n  assign wire6_12 = 1'hx;\n  assign wire6_13 = 1'hx;\n  assign wire8_9 = 1'hx;\n  assign \\wire:missing_13_18  = 1'hx;\n  assign \\wire:missing_19_17  = 1'hx;\n  assign \\wire:missing_30_44  = 1'hx;\n  assign \\wire:missing_32_34  = 1'hx;\n  assign \\wire:missing_32_35  = 1'hx;\n  assign \\wire:missing_41  = 1'hx;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY  3:32:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn/src/top.v'.\nSBY  3:32:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] Copy '/tmp/fuzzmount2DDF5D8C/A71A76BC.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn/src/A71A76BC.v'.\nSBY  3:32:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] Copy '/tmp/fuzzmount2DDF5D8C/A71A76BC.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn/src/A71A76BC.post.v'.\nSBY  3:32:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] engine_0: abc pdr\nSBY  3:32:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:60$38 ($shr)\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:63$41 ($shr)\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:66$44 ($shr)\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:68$46 ($shr)\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:69$47 ($shr)\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:74$52 ($shr)\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:77$55 ($shr)\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:78$56 ($shr)\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: Warning: Wire presynth.\\wire3_19 is used but has no driver.\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: Warning: Wire presynth.\\wire1_16 is used but has no driver.\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: Warning: Wire presynth.\\wire33_8_:missing_12 is used but has no driver.\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: Warning: Wire presynth.\\wire33_36_40_:missing_42 is used but has no driver.\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: Warning: Wire presynth.\\wire:missing_32_34 is used but has no driver.\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: Warning: Wire presynth.\\wire:missing_32_35 is used but has no driver.\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: Warning: Wire presynth.\\wire33_30 is used but has no driver.\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: Warning: Wire presynth.\\wire33_:missing_28_29 is used but has no driver.\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: Warning: Wire presynth.\\wire19_:missing_28 is used but has no driver.\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: Warning: Wire presynth.\\wire26_19 is used but has no driver.\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: Warning: Wire presynth.\\wire25_19 is used but has no driver.\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: Warning: Wire presynth.\\wire4_19 is used but has no driver.\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: Warning: found logic loop in module presynth:\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:60$38 ($shr)\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:67$45 ($shr)\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:79$57 ($shr)\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: wire \\wire11_13\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: wire \\wire5_11\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: wire \\wire:missing_edge\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: Warning: found logic loop in module presynth:\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:69$47 ($shr)\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: wire \\wire:missing_edge\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: Warning: found logic loop in module presynth:\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:72$50 ($shr)\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:76$54 ($shr)\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:77$55 ($shr)\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: wire \\wire33_8_:missing_10\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: wire \\wire8_9\nSBY  3:32:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: wire \\wire:missing_edge\nSBY  3:32:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] base: finished (returncode=0)\nSBY  3:32:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:60$38 ($shr)\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:63$41 ($shr)\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:66$44 ($shr)\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:68$46 ($shr)\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:69$47 ($shr)\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:74$52 ($shr)\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:77$55 ($shr)\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:78$56 ($shr)\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: Warning: Wire presynth.\\wire3_19 is used but has no driver.\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: Warning: Wire presynth.\\wire1_16 is used but has no driver.\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: Warning: Wire presynth.\\wire33_8_:missing_12 is used but has no driver.\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: Warning: Wire presynth.\\wire33_36_40_:missing_42 is used but has no driver.\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: Warning: Wire presynth.\\wire:missing_32_34 is used but has no driver.\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: Warning: Wire presynth.\\wire:missing_32_35 is used but has no driver.\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: Warning: Wire presynth.\\wire33_30 is used but has no driver.\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: Warning: Wire presynth.\\wire33_:missing_28_29 is used but has no driver.\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: Warning: Wire presynth.\\wire19_:missing_28 is used but has no driver.\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: Warning: Wire presynth.\\wire26_19 is used but has no driver.\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: Warning: Wire presynth.\\wire25_19 is used but has no driver.\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: Warning: Wire presynth.\\wire4_19 is used but has no driver.\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: Warning: found logic loop in module presynth:\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:60$38 ($shr)\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:67$45 ($shr)\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:79$57 ($shr)\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: wire \\wire11_13\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: wire \\wire5_11\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: wire \\wire:missing_edge\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: Warning: found logic loop in module presynth:\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:69$47 ($shr)\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: wire \\wire:missing_edge\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: Warning: found logic loop in module presynth:\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:72$50 ($shr)\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:76$54 ($shr)\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/A71A76BC.v:77$55 ($shr)\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: wire \\wire33_8_:missing_10\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: wire \\wire8_9\nSBY  3:32:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: wire \\wire:missing_edge\nSBY  3:32:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] aig: finished (returncode=0)\nSBY  3:32:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:32:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:32:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] engine_0: Warning: The network has no constraints.\nSBY  3:32:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:32:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] engine_0: finished (returncode=0)\nSBY  3:32:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] engine_0: Status returned by engine: FAIL\nSBY  3:32:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:07 (7)\nSBY  3:32:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  3:32:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:32:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn'.\nSBY  3:32:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4jlshfn] DONE (FAIL, rc=2)\n", :err ""}}}