0.6
2019.1
May 24 2019
15:06:07
F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/2_3bit_squarer/2_3bit_squarer.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/2_3bit_squarer/2_3bit_squarer.srcs/sim_1/new/squarer_3b_tb.v,1659799100,verilog,,,,squarer_3b_tb,,,,,,,,
F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/2_3bit_squarer/2_3bit_squarer.srcs/sources_1/new/squarer_3b.v,1659801881,verilog,,F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/2_3bit_squarer/2_3bit_squarer.srcs/sim_1/new/squarer_3b_tb.v,,squarer_3b,,,,,,,,
