<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <header>
    <!-- ISE source project file created by Project Navigator.             -->
    <!--                                                                   -->
    <!-- This file contains project source information including a list of -->
    <!-- project source files, project and process properties.  This file, -->
    <!-- along with the project source files, is sufficient to open and    -->
    <!-- implement in ISE Project Navigator.                               -->
    <!--                                                                   -->
    <!-- Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved. -->
  </header>

  <version xil_pn:ise_version="14.7" xil_pn:schema_version="2"/>

  <files>
</files>

  <properties>
    <property xil_pn:name="Project Description" xil_pn:value="TDC main&#xA;Input devices:&#xA;  - 50MHz oscillator (emulated)&#xA;  - Tactile switch&#xA;Components&#xA;  - Counter logic&#xA;  - Frequency divider logic (1Hz clock)&#xA;  - BCD to 7 Segment decoder&#xA;Output:&#xA;  - 7 Segment display * 2"/>
    <property xil_pn:name="Working Directory" xil_pn:value="/csehome/matchy/Documents/logic-design-lab/two-digit-counter"/>
    <property xil_pn:name="Top-Level Source Type" xil_pn:value="HDL"/>
    <property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)"/>
    <property xil_pn:name="Simulator" xil_pn:value="ISim (VHDL/Verilog)"/>
    <property xil_pn:name="Preferred Language" xil_pn:value="Verilog"/>
    <property xil_pn:name="Property Specification in Project File" xil_pn:value="Store all values"/>
    <property xil_pn:name="Manual Compile Order" xil_pn:value="false"/>
    <property xil_pn:name="VHDL Source Analysis Standard" xil_pn:value="VHDL-93"/>
    <property xil_pn:name="Enable Message Filtering" xil_pn:value="false"/>
  </properties>

  <bindings/>

  <libraries/>


</project>
