module  sort22 (
  input  CLK100MHZ, 
  input  rstn,
  input [15:0]  DPsw,		//è¾“å…¥1ä½åå…­è¿›åˆ¶æ•°å­?
  input   del,		//åˆ é™¤1ä½åå…­è¿›åˆ¶æ•°å­?
  input  addr,		//è®¾ç½®åœ°å€
  input  data,		//ä¿®æ”¹æ•°æ®
  input chk,		//æŸ¥çœ‹ä¸‹ä¸€é¡?
  input run,		//å¯åŠ¨æ’åº
  output reg [23:0]  SegData,
  output reg busy,		//1â€”æ­£åœ¨æ’åºï¼Œ0â€”æ’åºç»“æ?
  output reg [15:0]  cnt	//æ’åºè€—è´¹æ—¶é’Ÿå‘¨æœŸæ•?
);
//çŠ¶æ?å£°æ˜?
parameter Init=0;
parameter PreSort=1;
parameter SmallLoop1=2;
parameter SmallLoop2=3;
parameter SmallLoop3=4;
parameter SmallLoop4=5;
parameter SmallLoop5=6;
parameter SmallLoop6=7;
parameter SmallLoopFin=8;

//è¾“å…¥å¤„ç†
wire ifInput;//SWæ˜¯å¦æœ‰è¾“å…?
wire [3:0] code;//ç¼–ç 
assign ifInput=|DPsw;//åå…­ä½å–æˆ–ï¼Œè‹¥ä¸º1åˆ™æœ‰è¾“å…¥
encoder_16bits encoder_16bits(DPsw,code);//ç¼–ç 

//æ ¸å¿ƒä»£ç 
reg [3:0]status;
reg [15:0] D;//æš‚æ—¶æ•°æ®
reg [7:0] Address;//å½“å‰åœ°å€
reg s;//ç”¨äºåˆ¤æ–­è¾“å‡º
wire [15:0] spo;
reg en;
dist_mem_256_16 dist_mem_256_16(Address,D,CLK100MHZ,en,spo);

wire ifSmallLoopFin;
wire ifLoopFin;
reg [15:0]max;
reg [15:0]temp;
reg [7:0]i;//å¤§å¾ªç?
reg [7:0]j;//å°å¾ªç?

initial en=0;


//Déƒ¨åˆ†
initial D=0;


//Addresséƒ¨åˆ†
initial Address=0;


//séƒ¨åˆ†
initial s=0;

initial SegData=0;
//sortéƒ¨åˆ†
initial busy=0;
initial status=Init;
//çŠ¶æ??
always @(posedge CLK100MHZ or negedge rstn) begin
    if(~rstn) status<=Init;//åˆå§‹æ€?
    else case (status)
        Init:if(run) status<=PreSort;//å¤„åœ¨åˆå§‹æ€ï¼Œrunä¿¡å·åˆ°æ¥æ—¶å¼€å§‹æ’åº?
        PreSort:status<=SmallLoop1;
        SmallLoop1:status<=SmallLoop2;
        SmallLoop2:status<=SmallLoop3;
        SmallLoop3:status<=SmallLoop4;
        SmallLoop4:status<=SmallLoop5;
        SmallLoop5:if(1)status<=SmallLoop6;else status<=SmallLoop2;
        SmallLoop6:status<=SmallLoopFin;
        SmallLoopFin:if(1)begin status<=Init;busy<=0;end else status<=SmallLoop1;
        endcase
end

initial cnt=0;
always @(posedge CLK100MHZ or negedge rstn) begin
    if(~rstn) cnt<=0;
    else if(status!=Init)
    begin
    cnt<=cnt+1;
    case (status)
        PreSort:begin
        i<=16;
        j<=0;
        end
        SmallLoop5:begin
            j<=j+1;
        end
        SmallLoopFin:begin
            j<=0;
            i<=i-1;
        end
    endcase
    end
end



endmodule

module testsort (
    input [15:0] SW,
    input CLK100MHZ,
    output [15:0]LED,
    output LED16_R,
    output reg CA,
    output reg CB,
    output reg CC,
    output reg CD,
    output reg CE,
    output reg CF,
    output reg CG,
    output reg [7:0] AN,
    input CPU_RESETN,
    input BTNC,
    input BTNU,
    input BTNL,
    input BTNR,
    input BTND
);
wire [15:0] DPsw;
genvar j;//å£°æ˜çš„æ­¤å˜é‡åªç”¨äºç”Ÿæˆå—çš„å¾ªç¯è®¡ç®—ï¼Œåœ¨ç”µè·¯é‡Œé¢å¹¶ä¸å­˜åœ?
generate
   for(j=0;j<16;j=j+1)
        begin:DP//DPä¸ºå—åå­—ï¼Œå‘½åå—
           IP_BothEdge IP_BothEdge (CLK100MHZ,SW[j],DPsw[j]);
        end
endgenerate

wire data;
wire addr;
wire del;
wire chk;
wire run;
IP IP1(CLK100MHZ,BTNC,data);
IP IP2(CLK100MHZ,BTNU,addr);
IP IP3(CLK100MHZ,BTNL,del);
IP IP4(CLK100MHZ,BTNR,chk);
IP IP5(CLK100MHZ,BTND,run);


//è¾“å‡ºéƒ¨åˆ†
wire  [23:0]SegD;//å…­ä¸ªæ•°ç ç®¡çš„åå…­è¿›åˆ¶å½¢å¼
wire [7:0]Segout[5:0];//å…­ä¸ªæ•°ç ç®¡çš„åå…­è¿›åˆ¶è½¬åŒ–ä¸ºSegå¯¹åº”ç¯ç®¡äº®èµ·çš„ä¿¡å?

HexToSeg HexToSeg0 (SegD[3:0],Segout[0]);
HexToSeg HexToSeg1 (SegD[7:4],Segout[1]);
HexToSeg HexToSeg2 (SegD[11:8],Segout[2]);
HexToSeg HexToSeg3 (SegD[15:12],Segout[3]);
HexToSeg HexToSeg4 (SegD[19:16],Segout[4]);
HexToSeg HexToSeg5 (SegD[23:20],Segout[5]);


//æ•°ç ç®¡åˆ†æ—¶å¤ç”¨è¾“å‡?
reg [15:0] hexplay_cnt=0;
always@(posedge CLK100MHZ) begin
	if (hexplay_cnt >= 2000000/8)
		hexplay_cnt <= 0;
	else
		hexplay_cnt <= hexplay_cnt + 1;
end

always@(posedge CLK100MHZ) begin
	if (hexplay_cnt==0)begin
        case(AN)
		8'b11111110: AN<=8'b11111101;
		8'b11111101: AN<=8'b11111011;
		8'b11111011: AN<=8'b11110111;
		8'b11110111: AN<=8'b11101111;
		8'b11101111:AN<=8'b11011111;
		8'b11011111:AN<=8'b10111111;
		8'b10111111:AN<=8'b01111111;
		8'b01111111:AN<=8'b11111110;
        default:AN<=8'b11111110;
	endcase
	end
end

always@(*) begin
	case(AN)
		8'b11111110: {CG,CF,CE,CD,CC,CB,CA} =Segout[0];
		8'b11111101: {CG,CF,CE,CD,CC,CB,CA} =Segout[1];
		8'b11111011: {CG,CF,CE,CD,CC,CB,CA} =Segout[2];
		8'b11110111: {CG,CF,CE,CD,CC,CB,CA} =Segout[3];
		8'b11101111: {CG,CF,CE,CD,CC,CB,CA} =7'b1111111;
		8'b11011111: {CG,CF,CE,CD,CC,CB,CA} =7'b1111111;
		8'b10111111: {CG,CF,CE,CD,CC,CB,CA} =Segout[4];
		8'b01111111: {CG,CF,CE,CD,CC,CB,CA} =Segout[5];
        default:{CG,CF,CE,CD,CC,CB,CA}=7'b1111111;
	endcase
end


sort22 sort(CLK100MHZ,CPU_RESETN,DPsw,del,addr,data,chk,run,SegD,LED16_R,LED);


endmodule