Simulator report for lab1_ceg3156_qsim
Wed Feb 11 12:42:13 2026
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 341 nodes    ;
; Simulation Coverage         ;      25.51 % ;
; Total Number of Transitions ; 536          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                    ;
+--------------------------------------------------------------------------------------------+------------------------------------------+---------------+
; Option                                                                                     ; Setting                                  ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                               ; Timing        ;
; Start time                                                                                 ; 0 ns                                     ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                      ;               ;
; Vector input source                                                                        ; H:/CEG3156/lab1/Waveform_fp_add_demo.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                       ; On            ;
; Check outputs                                                                              ; Off                                      ; Off           ;
; Report simulation coverage                                                                 ; On                                       ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                       ; On            ;
; Display missing 1-value coverage report                                                    ; On                                       ; On            ;
; Display missing 0-value coverage report                                                    ; On                                       ; On            ;
; Detect setup and hold time violations                                                      ; Off                                      ; Off           ;
; Detect glitches                                                                            ; Off                                      ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                      ; Off           ;
; Generate Signal Activity File                                                              ; Off                                      ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                      ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                      ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                       ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                               ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                      ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                      ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                     ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                                ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                                ; Transport     ;
+--------------------------------------------------------------------------------------------+------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      25.51 % ;
; Total nodes checked                                 ; 341          ;
; Total output ports checked                          ; 341          ;
; Total output ports with complete 1/0-value coverage ; 87           ;
; Total output ports with no 1/0-value coverage       ; 183          ;
; Total output ports with no 1-value coverage         ; 197          ;
; Total output ports with no 0-value coverage         ; 240          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                ; Output Port Name                                                                                                                         ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |fpDemo|GClock                                                                                                                           ; |fpDemo|GClock                                                                                                                           ; out              ;
; |fpDemo|ExponentOut[0]                                                                                                                   ; |fpDemo|ExponentOut[0]                                                                                                                   ; pin_out          ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:0:ff|int_q                                         ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:0:ff|int_q                                         ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:0:fa|sum                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:0:fa|sum                 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[0]                                                     ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[0]                                                     ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:7:fa|sum                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:7:fa|sum                           ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:6:fa|sum                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:6:fa|sum                           ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:5:fa|sum                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:5:fa|sum                           ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:4:fa|sum                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:4:fa|sum                           ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[7]                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[7]                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[6]                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[6]                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[5]                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[5]                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[4]                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[4]                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:8:fa|cout~0                       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:8:fa|cout~0                       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:8:fa|cout~2                       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:8:fa|cout~2                       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:8:fa|cout                         ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:8:fa|cout                         ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:8:ff|int_q                                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:8:ff|int_q                                        ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|shamt3[2]                                                                    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|shamt3[2]                                                                    ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|shamt3[1]                                                                    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|shamt3[1]                                                                    ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|st2~3                                      ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|st2~3                                      ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[5]                            ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[5]                            ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[3]                            ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[3]                            ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[2]                            ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[2]                            ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[1]                            ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[1]                            ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux1|y[7]                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux1|y[7]                             ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux1|y[6]                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux1|y[6]                             ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux1|y[3]                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux1|y[3]                             ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux0|y[6]                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux0|y[6]                             ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:6:fa|sum    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:6:fa|sum    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|sum    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|sum    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|cout~0 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|cout~0 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|cout~1 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|cout~1 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|cout~2 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|cout~2 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|cout~3 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|cout~3 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|cout   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|cout   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|sum    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|sum    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|cout~0 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|cout~0 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|cout~1 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|cout~1 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|cout~2 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|cout~2 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|cout~3 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|cout~3 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|cout   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|cout   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|sum    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|sum    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~0 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~0 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~1 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~1 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~2 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~2 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~3 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~3 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|sum    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|sum    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~0 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~0 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~1 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~1 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~2 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~2 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~3 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~3 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|sum    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|sum    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~0 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~0 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~1 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~1 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~2 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~2 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~3 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~3 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|cout~0 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|cout~0 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|cout~2 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|cout~2 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|cout   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|cout   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_sml_sel|y[6]                                                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_sml_sel|y[6]                                                        ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_sml_sel|y[5]                                                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_sml_sel|y[5]                                                        ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_sml_sel|y[4]                                                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_sml_sel|y[4]                                                        ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_sml_sel|y[3]                                                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_sml_sel|y[3]                                                        ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_sml_sel|y[2]                                                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_sml_sel|y[2]                                                        ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_sml_sel|y[1]                                                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_sml_sel|y[1]                                                        ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_sml_sel|y[0]                                                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_sml_sel|y[0]                                                        ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_big_sel|y[6]                                                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_big_sel|y[6]                                                        ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_big_sel|y[5]                                                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_big_sel|y[5]                                                        ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_big_sel|y[4]                                                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_big_sel|y[4]                                                        ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_big_sel|y[3]                                                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_big_sel|y[3]                                                        ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_big_sel|y[2]                                                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_big_sel|y[2]                                                        ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_big_sel|y[1]                                                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_big_sel|y[1]                                                        ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_big_sel|y[0]                                                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:exp_big_sel|y[0]                                                        ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:0:stage|int_GT1~1             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:0:stage|int_GT1~1             ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:0:stage|int_GT2               ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:0:stage|int_GT2               ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:0:stage|o_GT                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:0:stage|o_GT                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:1:stage|int_GT1~1             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:1:stage|int_GT1~1             ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:1:stage|int_GT2               ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:1:stage|int_GT2               ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:1:stage|o_GT                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:1:stage|o_GT                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:2:stage|int_GT1~1             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:2:stage|int_GT1~1             ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:2:stage|o_GT                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:2:stage|o_GT                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:3:stage|int_GT1~1             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:3:stage|int_GT1~1             ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:3:stage|o_GT                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:3:stage|o_GT                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|Equal0~0                                                                     ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|Equal0~0                                                                     ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                     ; Output Port Name                                                                                                                              ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |fpDemo|GReset                                                                                                                                ; |fpDemo|GReset                                                                                                                                ; out              ;
; |fpDemo|SignOut                                                                                                                               ; |fpDemo|SignOut                                                                                                                               ; pin_out          ;
; |fpDemo|ExponentOut[1]                                                                                                                        ; |fpDemo|ExponentOut[1]                                                                                                                        ; pin_out          ;
; |fpDemo|ExponentOut[2]                                                                                                                        ; |fpDemo|ExponentOut[2]                                                                                                                        ; pin_out          ;
; |fpDemo|ExponentOut[3]                                                                                                                        ; |fpDemo|ExponentOut[3]                                                                                                                        ; pin_out          ;
; |fpDemo|ExponentOut[4]                                                                                                                        ; |fpDemo|ExponentOut[4]                                                                                                                        ; pin_out          ;
; |fpDemo|ExponentOut[5]                                                                                                                        ; |fpDemo|ExponentOut[5]                                                                                                                        ; pin_out          ;
; |fpDemo|MantissaOut[0]                                                                                                                        ; |fpDemo|MantissaOut[0]                                                                                                                        ; pin_out          ;
; |fpDemo|MantissaOut[1]                                                                                                                        ; |fpDemo|MantissaOut[1]                                                                                                                        ; pin_out          ;
; |fpDemo|MantissaOut[2]                                                                                                                        ; |fpDemo|MantissaOut[2]                                                                                                                        ; pin_out          ;
; |fpDemo|MantissaOut[3]                                                                                                                        ; |fpDemo|MantissaOut[3]                                                                                                                        ; pin_out          ;
; |fpDemo|MantissaOut[4]                                                                                                                        ; |fpDemo|MantissaOut[4]                                                                                                                        ; pin_out          ;
; |fpDemo|Overflow                                                                                                                              ; |fpDemo|Overflow                                                                                                                              ; pin_out          ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_overflow|enARdFF_2:\gen_ff:0:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_overflow|enARdFF_2:\gen_ff:0:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:5:ff|int_q                                              ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:5:ff|int_q                                              ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:4:ff|int_q                                              ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:4:ff|int_q                                              ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:3:ff|int_q                                              ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:3:ff|int_q                                              ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:2:ff|int_q                                              ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:2:ff|int_q                                              ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:1:ff|int_q                                              ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:1:ff|int_q                                              ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:4:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:4:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:3:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:3:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:2:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:2:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:1:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:1:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:0:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:0:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|round_bit                                                                         ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|round_bit                                                                         ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:0:stage|int_LT1~0                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:0:stage|int_LT1~0                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:0:stage|o_LT                       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:0:stage|o_LT                       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:1:stage|int_LT1~0                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:1:stage|int_LT1~0                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:1:stage|o_LT                       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:1:stage|o_LT                       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:2:stage|int_LT1~0                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:2:stage|int_LT1~0                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:2:stage|o_LT                       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:2:stage|o_LT                       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:3:stage|int_LT1~0                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:3:stage|int_LT1~0                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:3:stage|o_LT                       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:3:stage|o_LT                       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:4:stage|int_LT1~0                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:4:stage|int_LT1~0                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:4:stage|o_LT                       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:4:stage|o_LT                       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:5:stage|o_LT                       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:5:stage|o_LT                       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:5:fa|sum                      ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:5:fa|sum                      ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:5:fa|cout~1                   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:5:fa|cout~1                   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:4:fa|sum                      ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:4:fa|sum                      ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:4:fa|cout~1                   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:4:fa|cout~1                   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:3:fa|sum                      ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:3:fa|sum                      ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:3:fa|cout~1                   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:3:fa|cout~1                   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:2:fa|sum                      ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:2:fa|sum                      ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:2:fa|cout~1                   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:2:fa|cout~1                   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:1:fa|sum                      ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:1:fa|sum                      ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:1:fa|cout~1                   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:1:fa|cout~1                   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:0:fa|cout~1                   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:0:fa|cout~1                   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[5]                                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[5]                                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[4]                                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[4]                                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[3]                                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[3]                                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[2]                                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[2]                                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[1]                                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[1]                                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:7:fa|cout~1                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:7:fa|cout~1                             ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:6:fa|cout~1                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:6:fa|cout~1                             ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:5:fa|cout~1                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:5:fa|cout~1                             ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:4:fa|cout~1                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:4:fa|cout~1                             ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:3:fa|sum                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:3:fa|sum                                ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:3:fa|cout~1                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:3:fa|cout~1                             ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:2:fa|sum                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:2:fa|sum                                ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:2:fa|cout~1                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:2:fa|cout~1                             ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:1:fa|sum                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:1:fa|sum                                ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:1:fa|cout~1                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:1:fa|cout~1                             ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:0:fa|sum                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:0:fa|sum                                ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:0:fa|cout~1                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:0:fa|cout~1                             ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_guard|y[0]                                                               ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_guard|y[0]                                                               ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[3]                                                     ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[3]                                                     ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[2]                                                     ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[2]                                                     ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[1]                                                     ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[1]                                                     ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[0]                                                     ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[0]                                                     ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|sum    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|sum    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|cout~1 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|cout~1 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|cout~2 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|cout~2 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|cout   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|cout   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|sum    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|sum    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|cout~1 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|cout~1 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|cout~2 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|cout~2 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|cout   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|cout   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|sum~0  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|sum~0  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|sum    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|sum    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~0 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~0 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~1 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~1 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~2 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~2 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~3 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~3 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|sum~0  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|sum~0  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|sum    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|sum    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~0 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~0 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~1 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~1 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~2 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~2 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~3 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~3 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|sum~0  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|sum~0  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|sum    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|sum    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~0 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~0 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~1 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~1 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~2 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~2 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~3 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~3 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|sum~0  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|sum~0  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|cout~0 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|cout~0 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|cout~2 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|cout~2 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|cout   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|cout   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[4]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[4]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[3]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[3]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[2]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[2]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[1]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[1]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[0]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[0]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[4]                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[4]                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[3]                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[3]                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[2]                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[2]                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[1]                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[1]                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[0]                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[0]                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[4]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[4]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[3]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[3]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[2]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[2]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[1]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[1]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[0]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[0]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[4]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[4]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[3]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[3]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[2]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[2]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[1]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[1]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[0]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[0]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~0                                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~0                                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~1                                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~1                                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~2                                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~2                                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~3                                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~3                                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~4                                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~4                                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~5                                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~5                                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~6                                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~6                                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~7                                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~7                                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~8                                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~8                                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~9                                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~9                                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~10                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~10                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~11                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~11                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~12                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~12                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~13                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~13                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~16                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~16                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~17                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~17                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~19                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~19                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~20                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~20                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~21                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~21                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~22                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~22                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt[3]                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt[3]                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt[2]                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt[2]                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt[1]                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt[1]                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt[0]                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt[0]                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:5:fa|sum                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:5:fa|sum                           ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:5:fa|cout~1                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:5:fa|cout~1                        ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:4:fa|sum                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:4:fa|sum                           ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:4:fa|cout~1                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:4:fa|cout~1                        ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:3:fa|sum                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:3:fa|sum                           ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:3:fa|cout~1                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:3:fa|cout~1                        ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:2:fa|sum                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:2:fa|sum                           ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:2:fa|cout~1                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:2:fa|cout~1                        ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:1:fa|sum                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:1:fa|sum                           ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:1:fa|cout~1                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:1:fa|cout~1                        ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:8:fa|cout~1                            ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:8:fa|cout~1                            ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:8:fa|cout~3                            ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:8:fa|cout~3                            ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:7:fa|cout~3                            ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:7:fa|cout~3                            ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:6:fa|cout~0                            ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:6:fa|cout~0                            ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_sticky|enARdFF_2:\gen_ff:0:ff|int_q                                               ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_sticky|enARdFF_2:\gen_ff:0:ff|int_q                                               ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:5:ff|int_q                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:5:ff|int_q                                           ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:4:ff|int_q                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:4:ff|int_q                                           ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:3:ff|int_q                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:3:ff|int_q                                           ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:2:ff|int_q                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:2:ff|int_q                                           ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:1:ff|int_q                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:1:ff|int_q                                           ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:0:ff|int_q                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:0:ff|int_q                                           ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:6:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:6:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:4:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:4:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:3:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:3:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:2:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:2:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:1:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:1:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:0:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:0:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[8]                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[8]                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[6]                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[6]                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[4]                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[4]                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[0]                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[0]                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux1|y[8]                                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux1|y[8]                                  ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux1|y[4]                                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux1|y[4]                                  ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:6:fa|sum~0       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:6:fa|sum~0       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|sum~0       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|sum~0       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|sum~0       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|sum~0       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|sum~0       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|sum~0       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|sum~0       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|sum~0       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|sum~0       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|sum~0       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|sum~0       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|subtractor:diff_sub|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|sum~0       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:0:stage|int_GT1~0                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:0:stage|int_GT1~0                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:1:stage|int_GT1~0                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:1:stage|int_GT1~0                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:2:stage|int_GT1~0                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:2:stage|int_GT1~0                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:2:stage|int_GT2                    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:2:stage|int_GT2                    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:3:stage|int_GT1~0                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:3:stage|int_GT1~0                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:3:stage|int_GT2                    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:3:stage|int_GT2                    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:4:stage|int_GT1~0                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:4:stage|int_GT1~0                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:4:stage|int_GT1~1                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:4:stage|int_GT1~1                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:4:stage|int_GT2                    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:4:stage|int_GT2                    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:4:stage|o_GT                       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:4:stage|o_GT                       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:5:stage|int_GT1~1                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:5:stage|int_GT1~1                  ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                     ; Output Port Name                                                                                                                              ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |fpDemo|GReset                                                                                                                                ; |fpDemo|GReset                                                                                                                                ; out              ;
; |fpDemo|SignOut                                                                                                                               ; |fpDemo|SignOut                                                                                                                               ; pin_out          ;
; |fpDemo|ExponentOut[1]                                                                                                                        ; |fpDemo|ExponentOut[1]                                                                                                                        ; pin_out          ;
; |fpDemo|ExponentOut[2]                                                                                                                        ; |fpDemo|ExponentOut[2]                                                                                                                        ; pin_out          ;
; |fpDemo|ExponentOut[3]                                                                                                                        ; |fpDemo|ExponentOut[3]                                                                                                                        ; pin_out          ;
; |fpDemo|ExponentOut[4]                                                                                                                        ; |fpDemo|ExponentOut[4]                                                                                                                        ; pin_out          ;
; |fpDemo|ExponentOut[5]                                                                                                                        ; |fpDemo|ExponentOut[5]                                                                                                                        ; pin_out          ;
; |fpDemo|ExponentOut[6]                                                                                                                        ; |fpDemo|ExponentOut[6]                                                                                                                        ; pin_out          ;
; |fpDemo|MantissaOut[0]                                                                                                                        ; |fpDemo|MantissaOut[0]                                                                                                                        ; pin_out          ;
; |fpDemo|MantissaOut[1]                                                                                                                        ; |fpDemo|MantissaOut[1]                                                                                                                        ; pin_out          ;
; |fpDemo|MantissaOut[2]                                                                                                                        ; |fpDemo|MantissaOut[2]                                                                                                                        ; pin_out          ;
; |fpDemo|MantissaOut[3]                                                                                                                        ; |fpDemo|MantissaOut[3]                                                                                                                        ; pin_out          ;
; |fpDemo|MantissaOut[4]                                                                                                                        ; |fpDemo|MantissaOut[4]                                                                                                                        ; pin_out          ;
; |fpDemo|MantissaOut[5]                                                                                                                        ; |fpDemo|MantissaOut[5]                                                                                                                        ; pin_out          ;
; |fpDemo|MantissaOut[6]                                                                                                                        ; |fpDemo|MantissaOut[6]                                                                                                                        ; pin_out          ;
; |fpDemo|MantissaOut[7]                                                                                                                        ; |fpDemo|MantissaOut[7]                                                                                                                        ; pin_out          ;
; |fpDemo|Overflow                                                                                                                              ; |fpDemo|Overflow                                                                                                                              ; pin_out          ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_overflow|enARdFF_2:\gen_ff:0:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_overflow|enARdFF_2:\gen_ff:0:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:6:ff|int_q                                              ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:6:ff|int_q                                              ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:5:ff|int_q                                              ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:5:ff|int_q                                              ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:4:ff|int_q                                              ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:4:ff|int_q                                              ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:3:ff|int_q                                              ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:3:ff|int_q                                              ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:2:ff|int_q                                              ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:2:ff|int_q                                              ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:1:ff|int_q                                              ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_out|enARdFF_2:\gen_ff:1:ff|int_q                                              ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:7:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:7:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:6:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:6:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:5:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:5:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:4:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:4:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:3:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:3:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:2:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:2:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:1:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:1:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:0:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_out|enARdFF_2:\gen_ff:0:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|round_bit                                                                         ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|round_bit                                                                         ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:0:stage|int_LT1~0                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:0:stage|int_LT1~0                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:0:stage|o_LT                       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:0:stage|o_LT                       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:1:stage|int_LT1~0                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:1:stage|int_LT1~0                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:1:stage|o_LT                       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:1:stage|o_LT                       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:2:stage|int_LT1~0                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:2:stage|int_LT1~0                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:2:stage|o_LT                       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:2:stage|o_LT                       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:3:stage|int_LT1~0                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:3:stage|int_LT1~0                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:3:stage|o_LT                       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:3:stage|o_LT                       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:4:stage|int_LT1~0                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:4:stage|int_LT1~0                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:4:stage|o_LT                       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:4:stage|o_LT                       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:5:stage|int_LT1~0                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:5:stage|int_LT1~0                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:5:stage|o_LT                       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|comparator:cmp_ovf|oneBitComparator:\gen_chain:5:stage|o_LT                       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:6:fa|sum                      ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:6:fa|sum                      ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:5:fa|sum                      ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:5:fa|sum                      ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:5:fa|cout~1                   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:5:fa|cout~1                   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:4:fa|sum                      ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:4:fa|sum                      ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:4:fa|cout~1                   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:4:fa|cout~1                   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:3:fa|sum                      ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:3:fa|sum                      ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:3:fa|cout~1                   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:3:fa|cout~1                   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:2:fa|sum                      ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:2:fa|sum                      ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:2:fa|cout~1                   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:2:fa|cout~1                   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:1:fa|sum                      ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:1:fa|sum                      ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:1:fa|cout~1                   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:1:fa|cout~1                   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:0:fa|cout~1                   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp_round|full_adder_1bit:\gen_add:0:fa|cout~1                   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[6]                                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[6]                                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[5]                                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[5]                                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[4]                                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[4]                                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[3]                                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[3]                                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[2]                                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[2]                                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[1]                                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_exp_incdec|y[1]                                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:7:fa|cout~1                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:7:fa|cout~1                             ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:6:fa|cout~1                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:6:fa|cout~1                             ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:5:fa|cout~1                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:5:fa|cout~1                             ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:4:fa|cout~1                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:4:fa|cout~1                             ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:3:fa|sum                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:3:fa|sum                                ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:3:fa|cout~1                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:3:fa|cout~1                             ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:2:fa|sum                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:2:fa|sum                                ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:2:fa|cout~1                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:2:fa|cout~1                             ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:1:fa|sum                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:1:fa|sum                                ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:1:fa|cout~1                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:1:fa|cout~1                             ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:0:fa|sum                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:0:fa|sum                                ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:0:fa|cout~1                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:rnd|full_adder_1bit:\gen_add:0:fa|cout~1                             ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_guard|y[0]                                                               ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_guard|y[0]                                                               ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[3]                                                     ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[3]                                                     ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[2]                                                     ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[2]                                                     ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[1]                                                     ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[1]                                                     ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[0]                                                     ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|mux2:sel_mant8_unrounded|y[0]                                                     ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:6:fa|sum    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:6:fa|sum    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|sum    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|sum    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|cout~1 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|cout~1 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|cout~2 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|cout~2 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|cout   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:5:fa|cout   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|sum    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|sum    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|cout~1 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|cout~1 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|cout~2 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|cout~2 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|cout   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:4:fa|cout   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|sum~0  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|sum~0  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|sum    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|sum    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~0 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~0 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~1 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~1 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~2 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~2 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~3 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout~3 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:3:fa|cout   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|sum~0  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|sum~0  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|sum    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|sum    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~0 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~0 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~1 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~1 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~2 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~2 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~3 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout~3 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:2:fa|cout   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|sum~0  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|sum~0  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|sum    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|sum    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~0 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~0 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~1 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~1 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~2 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~2 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~3 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout~3 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:1:fa|cout   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|sum~0  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|sum~0  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|cout~0 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|cout~0 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|cout~2 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|cout~2 ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|cout   ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|subtractor:sub_exp_shamt|ripple_adder:add_tc|full_adder_1bit:\gen_add:0:fa|cout   ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[7]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[7]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[6]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[6]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[5]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[5]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[4]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[4]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[3]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[3]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[2]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[2]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[1]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[1]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[0]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux3|y[0]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[7]                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[7]                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[6]                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[6]                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[5]                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[5]                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[4]                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[4]                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[3]                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[3]                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[2]                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[2]                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[1]                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[1]                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[0]                                          ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux2i|y[0]                                          ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[7]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[7]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[6]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[6]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[5]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[5]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[4]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[4]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[3]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[3]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[2]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[2]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[1]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[1]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[0]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux1|y[0]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[7]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[7]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[6]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[6]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[5]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[5]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[4]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[4]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[3]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[3]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[2]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[2]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[1]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[1]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[0]                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|barrel_shifter_left9:shl|mux2:mux0|y[0]                                           ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~0                                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~0                                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~1                                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~1                                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~2                                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~2                                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~3                                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~3                                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~4                                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~4                                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~5                                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~5                                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~6                                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~6                                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~7                                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~7                                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~8                                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~8                                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~9                                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~9                                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~10                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~10                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~11                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~11                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~12                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~12                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~13                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~13                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~14                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~14                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~15                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~15                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~16                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~16                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~17                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~17                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~18                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~18                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~19                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~19                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~20                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~20                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~21                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~21                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~22                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~22                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~23                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt~23                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt[3]                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt[3]                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt[2]                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt[2]                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt[1]                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt[1]                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt[0]                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|leading_one_detector9:lod|shamt[0]                                                ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:6:fa|sum                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:6:fa|sum                           ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:5:fa|sum                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:5:fa|sum                           ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:5:fa|cout~1                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:5:fa|cout~1                        ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:4:fa|sum                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:4:fa|sum                           ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:4:fa|cout~1                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:4:fa|cout~1                        ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:3:fa|sum                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:3:fa|sum                           ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:3:fa|cout~1                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:3:fa|cout~1                        ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:2:fa|sum                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:2:fa|sum                           ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:2:fa|cout~1                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:2:fa|cout~1                        ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:1:fa|sum                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:1:fa|sum                           ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:1:fa|cout~1                        ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add_exp1|full_adder_1bit:\gen_add:1:fa|cout~1                        ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:8:fa|sum~0                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:8:fa|sum~0                             ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:8:fa|sum                               ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:8:fa|sum                               ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:8:fa|cout~1                            ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:8:fa|cout~1                            ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:8:fa|cout~3                            ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:8:fa|cout~3                            ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:7:fa|sum                               ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:7:fa|sum                               ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:7:fa|cout~3                            ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:7:fa|cout~3                            ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:6:fa|sum~0                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:6:fa|sum~0                             ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:6:fa|cout~0                            ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_add_core:core|ripple_adder:add9|full_adder_1bit:\gen_add:6:fa|cout~0                            ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_sticky|enARdFF_2:\gen_ff:0:ff|int_q                                               ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_sticky|enARdFF_2:\gen_ff:0:ff|int_q                                               ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:6:ff|int_q                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:6:ff|int_q                                           ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:5:ff|int_q                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:5:ff|int_q                                           ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:4:ff|int_q                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:4:ff|int_q                                           ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:3:ff|int_q                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:3:ff|int_q                                           ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:2:ff|int_q                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:2:ff|int_q                                           ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:1:ff|int_q                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:1:ff|int_q                                           ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:0:ff|int_q                                           ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_exp_common|enARdFF_2:\gen_ff:0:ff|int_q                                           ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:7:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:7:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:6:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:6:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:5:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:5:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:4:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:4:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:3:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:3:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:2:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:2:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:1:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:1:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:0:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_sml|enARdFF_2:\gen_ff:0:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_big|enARdFF_2:\gen_ff:8:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_big|enARdFF_2:\gen_ff:8:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_big|enARdFF_2:\gen_ff:6:ff|int_q                                             ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_mant_big|enARdFF_2:\gen_ff:6:ff|int_q                                             ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|shamt3[0]                                                                         ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|shamt3[0]                                                                         ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[7]                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[7]                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[6]                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[6]                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[4]                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[4]                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[0]                                 ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux2i|y[0]                                 ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux1|y[5]                                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux1|y[5]                                  ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux1|y[4]                                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux1|y[4]                                  ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux0|y[5]                                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|barrel_shifter_right9:align_shift|mux2:mux0|y[5]                                  ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:sml_mant_sel|y[6]                                                            ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:sml_mant_sel|y[6]                                                            ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:big_mant_sel|y[6]                                                            ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|mux2:big_mant_sel|y[6]                                                            ; out              ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:1:stage|int_LT2                    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:1:stage|int_LT2                    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:2:stage|int_GT2                    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:2:stage|int_GT2                    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:2:stage|int_LT2                    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:2:stage|int_LT2                    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:3:stage|int_GT2                    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:3:stage|int_GT2                    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:3:stage|int_LT2                    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:3:stage|int_LT2                    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:4:stage|int_GT1~1                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:4:stage|int_GT1~1                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:4:stage|int_GT2                    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:4:stage|int_GT2                    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:4:stage|o_GT                       ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:4:stage|o_GT                       ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:4:stage|int_LT2                    ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:4:stage|int_LT2                    ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:5:stage|int_GT1~1                  ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|fp_align:aligner|comparator:cmp_exp|oneBitComparator:\gen_chain:5:stage|int_GT1~1                  ; out0             ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_B_exp|enARdFF_2:\gen_ff:6:ff|int_q                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_B_exp|enARdFF_2:\gen_ff:6:ff|int_q                                                ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_B_mant|enARdFF_2:\gen_ff:6:ff|int_q                                               ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_B_mant|enARdFF_2:\gen_ff:6:ff|int_q                                               ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_A_exp|enARdFF_2:\gen_ff:5:ff|int_q                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_A_exp|enARdFF_2:\gen_ff:5:ff|int_q                                                ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_A_exp|enARdFF_2:\gen_ff:4:ff|int_q                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_A_exp|enARdFF_2:\gen_ff:4:ff|int_q                                                ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_A_exp|enARdFF_2:\gen_ff:3:ff|int_q                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_A_exp|enARdFF_2:\gen_ff:3:ff|int_q                                                ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_A_exp|enARdFF_2:\gen_ff:2:ff|int_q                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_A_exp|enARdFF_2:\gen_ff:2:ff|int_q                                                ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_A_exp|enARdFF_2:\gen_ff:1:ff|int_q                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_A_exp|enARdFF_2:\gen_ff:1:ff|int_q                                                ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_A_exp|enARdFF_2:\gen_ff:0:ff|int_q                                                ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_A_exp|enARdFF_2:\gen_ff:0:ff|int_q                                                ; regout           ;
; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_A_mant|enARdFF_2:\gen_ff:6:ff|int_q                                               ; |fpDemo|fp_add_top:FP|fp_add_datapath:data|nbitRegister:reg_A_mant|enARdFF_2:\gen_ff:6:ff|int_q                                               ; regout           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Feb 11 12:42:12 2026
Info: Command: quartus_sim --simulation_results_format=VWF lab1_ceg3156 -c lab1_ceg3156_qsim
Info (324025): Using vector source file "H:/CEG3156/lab1/Waveform_fp_add_demo.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      25.51 %
Info (328052): Number of transitions in simulation is 536
Info (324045): Vector file lab1_ceg3156_qsim.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4470 megabytes
    Info: Processing ended: Wed Feb 11 12:42:14 2026
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


