Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/wufisher/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 1c7e2f3698864ea3ba10642431a55d1b --incr --debug typical --relax --mt 8 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sext
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.wb_mux
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.rv_u
Compiling module xil_defaultlib.aline
Compiling module xil_defaultlib.al_interface
Compiling module xil_defaultlib.sw_interface
Compiling module xil_defaultlib.lg_interface
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.lights
Compiling module xil_defaultlib.led_display(TIMES=32'b010)
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.prgrom
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
