{
  "module_name": "ipa_reg.h",
  "hash_id": "e4b3fe3bcfd3f645c5b18071aca8a4b92e7270fbebe06fed1ec21e3416c46c3f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ipa/ipa_reg.h",
  "human_readable_source": " \n\n \n#ifndef _IPA_REG_H_\n#define _IPA_REG_H_\n\n#include <linux/bitfield.h>\n#include <linux/bug.h>\n\n#include \"ipa_version.h\"\n#include \"reg.h\"\n\nstruct ipa;\n\n \n\n \nenum ipa_reg_id {\n\tCOMP_CFG,\n\tCLKON_CFG,\n\tROUTE,\n\tSHARED_MEM_SIZE,\n\tQSB_MAX_WRITES,\n\tQSB_MAX_READS,\n\tFILT_ROUT_HASH_EN,\t\t\t\t \n\tFILT_ROUT_HASH_FLUSH,\t\t\t \n\tFILT_ROUT_CACHE_FLUSH,\t\t\t\t \n\tSTATE_AGGR_ACTIVE,\n\tIPA_BCR,\t\t\t\t\t \n\tLOCAL_PKT_PROC_CNTXT,\n\tAGGR_FORCE_CLOSE,\n\tCOUNTER_CFG,\t\t\t\t\t \n\tIPA_TX_CFG,\t\t\t\t\t \n\tFLAVOR_0,\t\t\t\t\t \n\tIDLE_INDICATION_CFG,\t\t\t\t \n\tQTIME_TIMESTAMP_CFG,\t\t\t\t \n\tTIMERS_XO_CLK_DIV_CFG,\t\t\t\t \n\tTIMERS_PULSE_GRAN_CFG,\t\t\t\t \n\tSRC_RSRC_GRP_01_RSRC_TYPE,\n\tSRC_RSRC_GRP_23_RSRC_TYPE,\n\tSRC_RSRC_GRP_45_RSRC_TYPE,\t \n\tSRC_RSRC_GRP_67_RSRC_TYPE,\t\t \n\tDST_RSRC_GRP_01_RSRC_TYPE,\n\tDST_RSRC_GRP_23_RSRC_TYPE,\n\tDST_RSRC_GRP_45_RSRC_TYPE,\t \n\tDST_RSRC_GRP_67_RSRC_TYPE,\t\t \n\tENDP_INIT_CTRL,\t\t \n\tENDP_INIT_CFG,\n\tENDP_INIT_NAT,\t\t\t \n\tENDP_INIT_HDR,\n\tENDP_INIT_HDR_EXT,\n\tENDP_INIT_HDR_METADATA_MASK,\t \n\tENDP_INIT_MODE,\t\t\t \n\tENDP_INIT_AGGR,\n\tENDP_INIT_HOL_BLOCK_EN,\t\t \n\tENDP_INIT_HOL_BLOCK_TIMER,\t \n\tENDP_INIT_DEAGGR,\t\t \n\tENDP_INIT_RSRC_GRP,\n\tENDP_INIT_SEQ,\t\t\t \n\tENDP_STATUS,\n\tENDP_FILTER_ROUTER_HSH_CFG,\t\t\t \n\tENDP_FILTER_CACHE_CFG,\t\t\t\t \n\tENDP_ROUTER_CACHE_CFG,\t\t\t\t \n\t \n\tIPA_IRQ_STTS,\n\tIPA_IRQ_EN,\n\tIPA_IRQ_CLR,\n\tIPA_IRQ_UC,\n\tIRQ_SUSPEND_INFO,\n\tIRQ_SUSPEND_EN,\t\t\t\t\t \n\tIRQ_SUSPEND_CLR,\t\t\t\t \n\tIPA_REG_ID_COUNT,\t\t\t\t \n};\n\n \nenum ipa_reg_comp_cfg_field_id {\n\tCOMP_CFG_ENABLE,\t\t\t\t \n\tRAM_ARB_PRI_CLIENT_SAMP_FIX_DIS,\t\t \n\tGSI_SNOC_BYPASS_DIS,\n\tGEN_QMB_0_SNOC_BYPASS_DIS,\n\tGEN_QMB_1_SNOC_BYPASS_DIS,\n\tIPA_DCMP_FAST_CLK_EN,\t\t\t\t \n\tIPA_QMB_SELECT_CONS_EN,\t\t\t\t \n\tIPA_QMB_SELECT_PROD_EN,\t\t\t\t \n\tGSI_MULTI_INORDER_RD_DIS,\t\t\t \n\tGSI_MULTI_INORDER_WR_DIS,\t\t\t \n\tGEN_QMB_0_MULTI_INORDER_RD_DIS,\t\t\t \n\tGEN_QMB_1_MULTI_INORDER_RD_DIS,\t\t\t \n\tGEN_QMB_0_MULTI_INORDER_WR_DIS,\t\t\t \n\tGEN_QMB_1_MULTI_INORDER_WR_DIS,\t\t\t \n\tGEN_QMB_0_SNOC_CNOC_LOOP_PROT_DIS,\t\t \n\tGSI_SNOC_CNOC_LOOP_PROT_DISABLE,\t\t \n\tGSI_MULTI_AXI_MASTERS_DIS,\t\t\t \n\tIPA_QMB_SELECT_GLOBAL_EN,\t\t\t \n\tQMB_RAM_RD_CACHE_DISABLE,\t\t\t \n\tGENQMB_AOOOWR,\t\t\t\t\t \n\tIF_OUT_OF_BUF_STOP_RESET_MASK_EN,\t\t \n\tGEN_QMB_1_DYNAMIC_ASIZE,\t\t\t \n\tGEN_QMB_0_DYNAMIC_ASIZE,\t\t\t \n\tATOMIC_FETCHER_ARB_LOCK_DIS,\t\t\t \n\tFULL_FLUSH_WAIT_RS_CLOSURE_EN,\t\t\t \n};\n\n \nenum ipa_reg_clkon_cfg_field_id {\n\tCLKON_RX,\n\tCLKON_PROC,\n\tTX_WRAPPER,\n\tCLKON_MISC,\n\tRAM_ARB,\n\tFTCH_HPS,\n\tFTCH_DPS,\n\tCLKON_HPS,\n\tCLKON_DPS,\n\tRX_HPS_CMDQS,\n\tHPS_DPS_CMDQS,\n\tDPS_TX_CMDQS,\n\tRSRC_MNGR,\n\tCTX_HANDLER,\n\tACK_MNGR,\n\tD_DCPH,\n\tH_DCPH,\n\tCLKON_DCMP,\t\t\t\t\t \n\tNTF_TX_CMDQS,\t\t\t\t\t \n\tCLKON_TX_0,\t\t\t\t\t \n\tCLKON_TX_1,\t\t\t\t\t \n\tCLKON_FNR,\t\t\t\t\t \n\tQSB2AXI_CMDQ_L,\t\t\t\t\t \n\tAGGR_WRAPPER,\t\t\t\t\t \n\tRAM_SLAVEWAY,\t\t\t\t\t \n\tCLKON_QMB,\t\t\t\t\t \n\tWEIGHT_ARB,\t\t\t\t\t \n\tGSI_IF,\t\t\t\t\t\t \n\tCLKON_GLOBAL,\t\t\t\t\t \n\tGLOBAL_2X_CLK,\t\t\t\t\t \n\tDPL_FIFO,\t\t\t\t\t \n\tDRBIP,\t\t\t\t\t\t \n};\n\n \nenum ipa_reg_route_field_id {\n\tROUTE_DIS,\n\tROUTE_DEF_PIPE,\n\tROUTE_DEF_HDR_TABLE,\n\tROUTE_DEF_HDR_OFST,\n\tROUTE_FRAG_DEF_PIPE,\n\tROUTE_DEF_RETAIN_HDR,\n};\n\n \nenum ipa_reg_shared_mem_size_field_id {\n\tMEM_SIZE,\n\tMEM_BADDR,\n};\n\n \nenum ipa_reg_qsb_max_writes_field_id {\n\tGEN_QMB_0_MAX_WRITES,\n\tGEN_QMB_1_MAX_WRITES,\n};\n\n \nenum ipa_reg_qsb_max_reads_field_id {\n\tGEN_QMB_0_MAX_READS,\n\tGEN_QMB_1_MAX_READS,\n\tGEN_QMB_0_MAX_READS_BEATS,\t\t\t \n\tGEN_QMB_1_MAX_READS_BEATS,\t\t\t \n};\n\n \nenum ipa_reg_filt_rout_hash_field_id {\n\tIPV6_ROUTER_HASH,\n\tIPV6_FILTER_HASH,\n\tIPV4_ROUTER_HASH,\n\tIPV4_FILTER_HASH,\n};\n\n \nenum ipa_reg_filt_rout_cache_field_id {\n\tROUTER_CACHE,\n\tFILTER_CACHE,\n};\n\n \nenum ipa_bcr_compat {\n\tBCR_CMDQ_L_LACK_ONE_ENTRY\t\t= 0x0,\t \n\tBCR_TX_NOT_USING_BRESP\t\t\t= 0x1,\t \n\tBCR_TX_SUSPEND_IRQ_ASSERT_ONCE\t\t= 0x2,\t \n\tBCR_SUSPEND_L2_IRQ\t\t\t= 0x3,\t \n\tBCR_HOLB_DROP_L2_IRQ\t\t\t= 0x4,\t \n\tBCR_DUAL_TX\t\t\t\t= 0x5,\t \n\tBCR_ENABLE_FILTER_DATA_CACHE\t\t= 0x6,\t \n\tBCR_NOTIF_PRIORITY_OVER_ZLT\t\t= 0x7,\t \n\tBCR_FILTER_PREFETCH_EN\t\t\t= 0x8,\t \n\tBCR_ROUTER_PREFETCH_EN\t\t\t= 0x9,\t \n};\n\n \nenum ipa_reg_local_pkt_proc_cntxt_field_id {\n\tIPA_BASE_ADDR,\n};\n\n \nenum ipa_reg_counter_cfg_field_id {\n\tEOT_COAL_GRANULARITY,\t\t\t\t \n\tAGGR_GRANULARITY,\n};\n\n \nenum ipa_reg_ipa_tx_cfg_field_id {\n\tTX0_PREFETCH_DISABLE,\t\t\t\t \n\tTX1_PREFETCH_DISABLE,\t\t\t\t \n\tPREFETCH_ALMOST_EMPTY_SIZE,\t\t\t \n\tPREFETCH_ALMOST_EMPTY_SIZE_TX0,\t\t\t \n\tDMAW_SCND_OUTSD_PRED_THRESHOLD,\t\t\t \n\tDMAW_SCND_OUTSD_PRED_EN,\t\t\t \n\tDMAW_MAX_BEATS_256_DIS,\t\t\t\t \n\tPA_MASK_EN,\t\t\t\t\t \n\tPREFETCH_ALMOST_EMPTY_SIZE_TX1,\t\t\t \n\tDUAL_TX_ENABLE,\t\t\t\t\t \n\tSSPND_PA_NO_START_STATE,\t\t\t \n\tSSPND_PA_NO_BQ_STATE,\t\t\t\t \n\tHOLB_STICKY_DROP_EN,\t\t\t\t \n};\n\n \nenum ipa_reg_flavor_0_field_id {\n\tMAX_PIPES,\n\tMAX_CONS_PIPES,\n\tMAX_PROD_PIPES,\n\tPROD_LOWEST,\n};\n\n \nenum ipa_reg_idle_indication_cfg_field_id {\n\tENTER_IDLE_DEBOUNCE_THRESH,\n\tCONST_NON_IDLE_ENABLE,\n};\n\n \nenum ipa_reg_qtime_timestamp_cfg_field_id {\n\tDPL_TIMESTAMP_LSB,\n\tDPL_TIMESTAMP_SEL,\n\tTAG_TIMESTAMP_LSB,\n\tNAT_TIMESTAMP_LSB,\n};\n\n \nenum ipa_reg_timers_xo_clk_div_cfg_field_id {\n\tDIV_VALUE,\n\tDIV_ENABLE,\n};\n\n \nenum ipa_reg_timers_pulse_gran_cfg_field_id {\n\tPULSE_GRAN_0,\n\tPULSE_GRAN_1,\n\tPULSE_GRAN_2,\n\tPULSE_GRAN_3,\n};\n\n \nenum ipa_pulse_gran {\n\tIPA_GRAN_10_US\t\t\t\t= 0x0,\n\tIPA_GRAN_20_US\t\t\t\t= 0x1,\n\tIPA_GRAN_50_US\t\t\t\t= 0x2,\n\tIPA_GRAN_100_US\t\t\t\t= 0x3,\n\tIPA_GRAN_1_MS\t\t\t\t= 0x4,\n\tIPA_GRAN_10_MS\t\t\t\t= 0x5,\n\tIPA_GRAN_100_MS\t\t\t\t= 0x6,\n\tIPA_GRAN_655350_US\t\t\t= 0x7,\n};\n\n \nenum ipa_reg_rsrc_grp_rsrc_type_field_id {\n\tX_MIN_LIM,\n\tX_MAX_LIM,\n\tY_MIN_LIM,\n\tY_MAX_LIM,\n};\n\n \nenum ipa_reg_endp_init_ctrl_field_id {\n\tENDP_SUSPEND,\t\t\t\t\t \n\tENDP_DELAY,\t\t\t\t\t \n};\n\n \nenum ipa_reg_endp_init_cfg_field_id {\n\tFRAG_OFFLOAD_EN,\n\tCS_OFFLOAD_EN,\n\tCS_METADATA_HDR_OFFSET,\n\tCS_GEN_QMB_MASTER_SEL,\n};\n\n \nenum ipa_cs_offload_en {\n\tIPA_CS_OFFLOAD_NONE\t\t\t= 0x0,\n\tIPA_CS_OFFLOAD_UL\t \t= 0x1,\t \n\tIPA_CS_OFFLOAD_DL\t \t= 0x2,\t \n\tIPA_CS_OFFLOAD_INLINE\t \t= 0x1,\t \n};\n\n \nenum ipa_reg_endp_init_nat_field_id {\n\tNAT_EN,\n};\n\n \nenum ipa_nat_type {\n\tIPA_NAT_TYPE_BYPASS\t\t\t= 0,\n\tIPA_NAT_TYPE_SRC\t\t\t= 1,\n\tIPA_NAT_TYPE_DST\t\t\t= 2,\n};\n\n \nenum ipa_reg_endp_init_hdr_field_id {\n\tHDR_LEN,\n\tHDR_OFST_METADATA_VALID,\n\tHDR_OFST_METADATA,\n\tHDR_ADDITIONAL_CONST_LEN,\n\tHDR_OFST_PKT_SIZE_VALID,\n\tHDR_OFST_PKT_SIZE,\n\tHDR_A5_MUX,\t\t\t\t\t \n\tHDR_LEN_INC_DEAGG_HDR,\n\tHDR_METADATA_REG_VALID,\t\t\t\t \n\tHDR_LEN_MSB,\t\t\t\t\t \n\tHDR_OFST_METADATA_MSB,\t\t\t\t \n};\n\n \nenum ipa_reg_endp_init_hdr_ext_field_id {\n\tHDR_ENDIANNESS,\n\tHDR_TOTAL_LEN_OR_PAD_VALID,\n\tHDR_TOTAL_LEN_OR_PAD,\n\tHDR_PAYLOAD_LEN_INC_PADDING,\n\tHDR_TOTAL_LEN_OR_PAD_OFFSET,\n\tHDR_PAD_TO_ALIGNMENT,\n\tHDR_TOTAL_LEN_OR_PAD_OFFSET_MSB,\t\t \n\tHDR_OFST_PKT_SIZE_MSB,\t\t\t\t \n\tHDR_ADDITIONAL_CONST_LEN_MSB,\t\t\t \n\tHDR_BYTES_TO_REMOVE_VALID,\t\t\t \n\tHDR_BYTES_TO_REMOVE,\t\t\t\t \n};\n\n \nenum ipa_reg_endp_init_mode_field_id {\n\tENDP_MODE,\n\tDCPH_ENABLE,\t\t\t\t\t \n\tDEST_PIPE_INDEX,\n\tBYTE_THRESHOLD,\n\tPIPE_REPLICATION_EN,\n\tPAD_EN,\n\tHDR_FTCH_DISABLE,\t\t\t\t \n\tDRBIP_ACL_ENABLE,\t\t\t\t \n};\n\n \nenum ipa_mode {\n\tIPA_BASIC\t\t\t\t= 0x0,\n\tIPA_ENABLE_FRAMING_HDLC\t\t\t= 0x1,\n\tIPA_ENABLE_DEFRAMING_HDLC\t\t= 0x2,\n\tIPA_DMA\t\t\t\t\t= 0x3,\n};\n\n \nenum ipa_reg_endp_init_aggr_field_id {\n\tAGGR_EN,\n\tAGGR_TYPE,\n\tBYTE_LIMIT,\n\tTIME_LIMIT,\n\tPKT_LIMIT,\n\tSW_EOF_ACTIVE,\n\tFORCE_CLOSE,\n\tHARD_BYTE_LIMIT_EN,\n\tAGGR_GRAN_SEL,\n};\n\n \nenum ipa_aggr_en {\n\tIPA_BYPASS_AGGR\t\t \t= 0x0,\n\tIPA_ENABLE_AGGR\t\t \t= 0x1,\n\tIPA_ENABLE_DEAGGR\t \t= 0x2,\n};\n\n \nenum ipa_aggr_type {\n\tIPA_MBIM_16\t\t\t\t= 0x0,\n\tIPA_HDLC\t\t\t\t= 0x1,\n\tIPA_TLP\t\t\t\t\t= 0x2,\n\tIPA_RNDIS\t\t\t\t= 0x3,\n\tIPA_GENERIC\t\t\t\t= 0x4,\n\tIPA_COALESCE\t\t\t\t= 0x5,\n\tIPA_QCMAP\t\t\t\t= 0x6,\n};\n\n \nenum ipa_reg_endp_init_hol_block_en_field_id {\n\tHOL_BLOCK_EN,\n};\n\n \nenum ipa_reg_endp_init_hol_block_timer_field_id {\n\tTIMER_BASE_VALUE,\t\t\t\t \n\tTIMER_SCALE,\t\t\t\t\t \n\tTIMER_LIMIT,\t\t\t\t\t \n\tTIMER_GRAN_SEL,\t\t\t\t\t \n};\n\n \nenum ipa_reg_endp_deaggr_field_id {\n\tDEAGGR_HDR_LEN,\n\tSYSPIPE_ERR_DETECTION,\n\tPACKET_OFFSET_VALID,\n\tPACKET_OFFSET_LOCATION,\n\tIGNORE_MIN_PKT_ERR,\n\tMAX_PACKET_LEN,\n};\n\n \nenum ipa_reg_endp_init_rsrc_grp_field_id {\n\tENDP_RSRC_GRP,\n};\n\n \nenum ipa_reg_endp_init_seq_field_id {\n\tSEQ_TYPE,\n\tSEQ_REP_TYPE,\t\t\t\t\t \n};\n\n \nenum ipa_seq_type {\n\tIPA_SEQ_DMA\t\t\t\t= 0x00,\n\tIPA_SEQ_1_PASS\t\t\t\t= 0x02,\n\tIPA_SEQ_2_PASS_SKIP_LAST_UC\t\t= 0x04,\n\tIPA_SEQ_1_PASS_SKIP_LAST_UC\t\t= 0x06,\n\tIPA_SEQ_2_PASS\t\t\t\t= 0x0a,\n\tIPA_SEQ_3_PASS_SKIP_LAST_UC\t\t= 0x0c,\n\t \n\tIPA_SEQ_DECIPHER\t\t\t= 0x11,\n};\n\n \nenum ipa_seq_rep_type {\n\tIPA_SEQ_REP_DMA_PARSER\t\t\t= 0x08,\n};\n\n \nenum ipa_reg_endp_status_field_id {\n\tSTATUS_EN,\n\tSTATUS_ENDP,\n\tSTATUS_LOCATION,\t\t\t\t \n\tSTATUS_PKT_SUPPRESS,\t\t\t\t \n};\n\n \nenum ipa_reg_endp_filter_router_hsh_cfg_field_id {\n\tFILTER_HASH_MSK_SRC_ID,\n\tFILTER_HASH_MSK_SRC_IP,\n\tFILTER_HASH_MSK_DST_IP,\n\tFILTER_HASH_MSK_SRC_PORT,\n\tFILTER_HASH_MSK_DST_PORT,\n\tFILTER_HASH_MSK_PROTOCOL,\n\tFILTER_HASH_MSK_METADATA,\n\tFILTER_HASH_MSK_ALL,\t\t \n\n\tROUTER_HASH_MSK_SRC_ID,\n\tROUTER_HASH_MSK_SRC_IP,\n\tROUTER_HASH_MSK_DST_IP,\n\tROUTER_HASH_MSK_SRC_PORT,\n\tROUTER_HASH_MSK_DST_PORT,\n\tROUTER_HASH_MSK_PROTOCOL,\n\tROUTER_HASH_MSK_METADATA,\n\tROUTER_HASH_MSK_ALL,\t\t \n};\n\n \nenum ipa_reg_endp_cache_cfg_field_id {\n\tCACHE_MSK_SRC_ID,\n\tCACHE_MSK_SRC_IP,\n\tCACHE_MSK_DST_IP,\n\tCACHE_MSK_SRC_PORT,\n\tCACHE_MSK_DST_PORT,\n\tCACHE_MSK_PROTOCOL,\n\tCACHE_MSK_METADATA,\n};\n\n \n \nenum ipa_irq_id {\n\tIPA_IRQ_BAD_SNOC_ACCESS\t\t\t= 0x0,\n\t \n\tIPA_IRQ_EOT_COAL\t\t\t= 0x1,\n\tIPA_IRQ_UC_0\t\t\t\t= 0x2,\n\tIPA_IRQ_UC_1\t\t\t\t= 0x3,\n\tIPA_IRQ_UC_2\t\t\t\t= 0x4,\n\tIPA_IRQ_UC_3\t\t\t\t= 0x5,\n\tIPA_IRQ_UC_IN_Q_NOT_EMPTY\t\t= 0x6,\n\tIPA_IRQ_UC_RX_CMD_Q_NOT_FULL\t\t= 0x7,\n\tIPA_IRQ_PROC_UC_ACK_Q_NOT_EMPTY\t\t= 0x8,\n\tIPA_IRQ_RX_ERR\t\t\t\t= 0x9,\n\tIPA_IRQ_DEAGGR_ERR\t\t\t= 0xa,\n\tIPA_IRQ_TX_ERR\t\t\t\t= 0xb,\n\tIPA_IRQ_STEP_MODE\t\t\t= 0xc,\n\tIPA_IRQ_PROC_ERR\t\t\t= 0xd,\n\tIPA_IRQ_TX_SUSPEND\t\t\t= 0xe,\n\tIPA_IRQ_TX_HOLB_DROP\t\t\t= 0xf,\n\tIPA_IRQ_BAM_GSI_IDLE\t\t\t= 0x10,\n\tIPA_IRQ_PIPE_YELLOW_BELOW\t\t= 0x11,\n\tIPA_IRQ_PIPE_RED_BELOW\t\t\t= 0x12,\n\tIPA_IRQ_PIPE_YELLOW_ABOVE\t\t= 0x13,\n\tIPA_IRQ_PIPE_RED_ABOVE\t\t\t= 0x14,\n\tIPA_IRQ_UCP\t\t\t\t= 0x15,\n\t \n\tIPA_IRQ_DCMP\t\t\t\t= 0x16,\n\tIPA_IRQ_GSI_EE\t\t\t\t= 0x17,\n\tIPA_IRQ_GSI_IPA_IF_TLV_RCVD\t\t= 0x18,\n\tIPA_IRQ_GSI_UC\t\t\t\t= 0x19,\n\t \n\tIPA_IRQ_TLV_LEN_MIN_DSM\t\t\t= 0x1a,\n\t \n\tIPA_IRQ_DRBIP_PKT_EXCEED_MAX_SIZE_EN\t= 0x1b,\n\tIPA_IRQ_DRBIP_DATA_SCTR_CFG_ERROR_EN\t= 0x1c,\n\tIPA_IRQ_DRBIP_IMM_CMD_NO_FLSH_HZRD_EN\t= 0x1d,\n\tIPA_IRQ_COUNT,\t\t\t\t \n};\n\n \nenum ipa_reg_ipa_irq_uc_field_id {\n\tUC_INTR,\n};\n\nextern const struct regs ipa_regs_v3_1;\nextern const struct regs ipa_regs_v3_5_1;\nextern const struct regs ipa_regs_v4_2;\nextern const struct regs ipa_regs_v4_5;\nextern const struct regs ipa_regs_v4_7;\nextern const struct regs ipa_regs_v4_9;\nextern const struct regs ipa_regs_v4_11;\nextern const struct regs ipa_regs_v5_0;\n\nconst struct reg *ipa_reg(struct ipa *ipa, enum ipa_reg_id reg_id);\n\nint ipa_reg_init(struct ipa *ipa);\nvoid ipa_reg_exit(struct ipa *ipa);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}