
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105526                       # Number of seconds simulated
sim_ticks                                105526359021                       # Number of ticks simulated
final_tick                               635164076331                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 149302                       # Simulator instruction rate (inst/s)
host_op_rate                                   188586                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7134350                       # Simulator tick rate (ticks/s)
host_mem_usage                               16900736                       # Number of bytes of host memory used
host_seconds                                 14791.31                       # Real time elapsed on the host
sim_insts                                  2208377682                       # Number of instructions simulated
sim_ops                                    2789436948                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4094848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4446336                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8544128                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1331840                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1331840                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        31991                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        34737                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 66751                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10405                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10405                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12130                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     38804030                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15769                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     42134838                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                80966766                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12130                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15769                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27898                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12620923                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12620923                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12620923                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12130                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     38804030                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15769                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     42134838                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               93587688                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               253060814                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21412194                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17433751                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1918430                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8823143                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8137888                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2235833                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86967                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193742403                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120516473                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21412194                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10373721                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25473181                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5740570                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9572146                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11852946                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1917248                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232578476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.626557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.993831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207105295     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2726757      1.17%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2140046      0.92%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2309792      0.99%     92.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1953632      0.84%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1108370      0.48%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          758164      0.33%     93.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1929261      0.83%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12547159      5.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232578476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.084613                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.476235                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191394501                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11958927                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25332229                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108616                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3784199                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3652095                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6547                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145445559                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51831                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3784199                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191650622                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        8011512                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2788307                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25185417                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1158407                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145229350                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2550                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        422724                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       568982                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        44137                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203212575                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676846997                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676846997                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34761869                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34079                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17999                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3604794                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13980731                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7852515                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295625                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1692755                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144717630                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34077                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137415348                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83753                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20224161                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41312700                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1917                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232578476                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.590834                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.296033                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174533009     75.04%     75.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24507081     10.54%     85.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12384757      5.32%     90.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7979391      3.43%     94.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6570836      2.83%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2586027      1.11%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3186835      1.37%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778229      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52311      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232578476                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961807     75.40%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145028     11.37%     86.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168800     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113925160     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015664      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13652447      9.94%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7805997      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137415348                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.543013                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1275635                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009283                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508768560                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164976563                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133599564                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138690983                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       153089                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1829131                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          697                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       142949                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          559                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3784199                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        7240525                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       285651                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144751707                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          363                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13980731                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7852515                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17997                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        221375                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12593                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          697                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148988                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065897                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2214885                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134827576                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13520343                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2587772                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21325625                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19244582                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7805282                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.532787                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133601415                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133599564                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79382084                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213675063                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.527935                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371508                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22295735                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1942719                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228794277                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.535268                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388028                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179004638     78.24%     78.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23329969     10.20%     88.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10837058      4.74%     93.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4820411      2.11%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3655527      1.60%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1544523      0.68%     97.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1532213      0.67%     98.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096460      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2973478      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228794277                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2973478                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370582897                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293308445                       # The number of ROB writes
system.switch_cpus0.timesIdled                2868862                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20482338                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.530608                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.530608                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.395162                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.395162                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609621298                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184081514                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138160160                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               253060814                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22642856                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18344446                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2072259                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9003521                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8527588                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2541290                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93724                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191289289                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125939219                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22642856                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11068878                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27580323                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6364805                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4797864                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11966937                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2070137                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    227914109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.678933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.051458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       200333786     87.90%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2568364      1.13%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2018922      0.89%     89.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4748669      2.08%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1020448      0.45%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1591021      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1223518      0.54%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          766844      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13642537      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    227914109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089476                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.497664                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189153681                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6997024                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27467119                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        93290                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4202991                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3902782                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44222                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154426807                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82876                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4202991                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189678954                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1811449                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3696157                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27003049                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1521505                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154283934                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        35907                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        286308                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       555509                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       221617                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    217048444                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    719983571                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    719983571                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176185088                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        40863319                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37990                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20910                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4910110                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14988770                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7453650                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       140173                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1660687                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153182223                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37959                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143871079                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       147618                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25599317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     53362535                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3827                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    227914109                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.631251                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.302372                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    165892741     72.79%     72.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26574969     11.66%     84.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12895106      5.66%     90.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8618137      3.78%     93.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7963013      3.49%     97.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2680110      1.18%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2764791      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       391797      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       133445      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    227914109                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         413508     59.29%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        141466     20.28%     79.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       142450     20.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120835270     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2180031      1.52%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17066      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13445119      9.35%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7393593      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143871079                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.568524                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             697424                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004848                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    516501308                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178819995                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140178789                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144568503                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       363932                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3393680                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1067                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          496                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       201928                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4202991                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1076893                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       100081                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153220184                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        18815                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14988770                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7453650                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20893                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84518                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          496                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1125003                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1176086                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2301089                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141251277                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12981184                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2619801                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20373587                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20022479                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7392403                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.558171                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140179438                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140178789                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83024388                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229221679                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.553933                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362201                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103215154                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126758073                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26463594                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2074252                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    223711118                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.566615                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.371423                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    170494848     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25040513     11.19%     87.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10933998      4.89%     92.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6212604      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4500867      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1767513      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1365066      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       985349      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2410360      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    223711118                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103215154                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126758073                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18846809                       # Number of memory references committed
system.switch_cpus1.commit.loads             11595087                       # Number of loads committed
system.switch_cpus1.commit.membars              17066                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18212582                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114213718                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2580580                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2410360                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           374522425                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310646465                       # The number of ROB writes
system.switch_cpus1.timesIdled                3092663                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               25146705                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103215154                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126758073                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103215154                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.451780                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.451780                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.407867                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.407867                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       636247781                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195219247                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142634790                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34132                       # number of misc regfile writes
system.l20.replacements                         32001                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          376031                       # Total number of references to valid blocks.
system.l20.sampled_refs                         34049                       # Sample count of references to valid blocks.
system.l20.avg_refs                         11.043819                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            0.120026                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.483395                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1692.292215                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           355.104364                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000059                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000236                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.826315                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.173391                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        65430                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  65430                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10604                       # number of Writeback hits
system.l20.Writeback_hits::total                10604                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        65430                       # number of demand (read+write) hits
system.l20.demand_hits::total                   65430                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        65430                       # number of overall hits
system.l20.overall_hits::total                  65430                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        31991                       # number of ReadReq misses
system.l20.ReadReq_misses::total                32001                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        31991                       # number of demand (read+write) misses
system.l20.demand_misses::total                 32001                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        31991                       # number of overall misses
system.l20.overall_misses::total                32001                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1797943                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   6663443618                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     6665241561                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1797943                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   6663443618                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      6665241561                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1797943                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   6663443618                       # number of overall miss cycles
system.l20.overall_miss_latency::total     6665241561                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97421                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97431                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10604                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10604                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97421                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97431                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97421                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97431                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.328379                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.328448                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.328379                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.328448                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.328379                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.328448                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 179794.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 208291.194961                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 208282.289960                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 179794.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 208291.194961                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 208282.289960                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 179794.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 208291.194961                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 208282.289960                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5453                       # number of writebacks
system.l20.writebacks::total                     5453                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        31991                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           32001                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        31991                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            32001                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        31991                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           32001                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1199549                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4745742990                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4746942539                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1199549                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4745742990                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4746942539                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1199549                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4745742990                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4746942539                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.328379                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.328448                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.328379                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.328448                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.328379                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.328448                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 119954.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148346.190804                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148337.318803                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 119954.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148346.190804                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148337.318803                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 119954.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148346.190804                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148337.318803                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         34754                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          156876                       # Total number of references to valid blocks.
system.l21.sampled_refs                         36802                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.262703                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            8.361340                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.773211                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1685.828177                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           353.037272                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.004083                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000378                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.823158                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.172381                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        40966                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  40966                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8723                       # number of Writeback hits
system.l21.Writeback_hits::total                 8723                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        40966                       # number of demand (read+write) hits
system.l21.demand_hits::total                   40966                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        40966                       # number of overall hits
system.l21.overall_hits::total                  40966                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        34737                       # number of ReadReq misses
system.l21.ReadReq_misses::total                34750                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        34737                       # number of demand (read+write) misses
system.l21.demand_misses::total                 34750                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        34737                       # number of overall misses
system.l21.overall_misses::total                34750                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2684434                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   7193378944                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     7196063378                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2684434                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   7193378944                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      7196063378                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2684434                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   7193378944                       # number of overall miss cycles
system.l21.overall_miss_latency::total     7196063378                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        75703                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              75716                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8723                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8723                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        75703                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               75716                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        75703                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              75716                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.458859                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.458952                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.458859                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.458952                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.458859                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.458952                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 206494.923077                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 207081.179837                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 207080.960518                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 206494.923077                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 207081.179837                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 207080.960518                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 206494.923077                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 207081.179837                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 207080.960518                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4952                       # number of writebacks
system.l21.writebacks::total                     4952                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        34737                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           34750                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        34737                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            34750                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        34737                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           34750                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1902546                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5103238165                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5105140711                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1902546                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5103238165                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5105140711                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1902546                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5103238165                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5105140711                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.458859                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.458952                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.458859                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.458952                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.458859                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.458952                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 146349.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146910.733944                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 146910.524058                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 146349.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 146910.733944                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 146910.524058                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 146349.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 146910.733944                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 146910.524058                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.991748                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011860585                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849836.535649                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.991748                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016012                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876589                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11852935                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11852935                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11852935                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11852935                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11852935                       # number of overall hits
system.cpu0.icache.overall_hits::total       11852935                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2074272                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2074272                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2074272                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2074272                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2074272                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2074272                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11852946                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11852946                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11852946                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11852946                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11852946                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11852946                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 188570.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 188570.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 188570.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 188570.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 188570.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 188570.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1880943                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1880943                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1880943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1880943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1880943                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1880943                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 188094.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 188094.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 188094.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 188094.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 188094.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 188094.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97421                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190996480                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97677                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1955.388474                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.597587                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.402413                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916397                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083603                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10411255                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10411255                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677222                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677222                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17430                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18088477                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18088477                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18088477                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18088477                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       403419                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       403419                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       403509                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        403509                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       403509                       # number of overall misses
system.cpu0.dcache.overall_misses::total       403509                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  46815403671                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  46815403671                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10534758                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10534758                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  46825938429                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  46825938429                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  46825938429                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  46825938429                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10814674                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10814674                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17430                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17430                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18491986                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18491986                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18491986                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18491986                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037303                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037303                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021821                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021821                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021821                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021821                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 116046.600857                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 116046.600857                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 117052.866667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 117052.866667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 116046.825298                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 116046.825298                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 116046.825298                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 116046.825298                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10604                       # number of writebacks
system.cpu0.dcache.writebacks::total            10604                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305998                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305998                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306088                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306088                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306088                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306088                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97421                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97421                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97421                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97421                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97421                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97421                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11238986431                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11238986431                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11238986431                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11238986431                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11238986431                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11238986431                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009008                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009008                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005268                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005268                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005268                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005268                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 115365.131040                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 115365.131040                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 115365.131040                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 115365.131040                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 115365.131040                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 115365.131040                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997001                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017137072                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2071562.264766                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997001                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11966923                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11966923                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11966923                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11966923                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11966923                       # number of overall hits
system.cpu1.icache.overall_hits::total       11966923                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3097390                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3097390                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3097390                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3097390                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3097390                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3097390                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11966937                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11966937                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11966937                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11966937                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11966937                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11966937                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 221242.142857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 221242.142857                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 221242.142857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 221242.142857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 221242.142857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 221242.142857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2792334                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2792334                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2792334                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2792334                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2792334                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2792334                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 214794.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 214794.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 214794.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 214794.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 214794.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 214794.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 75703                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180801214                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 75959                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2380.247423                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.267468                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.732532                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903389                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096611                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9724087                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9724087                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7217587                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7217587                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20605                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20605                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17066                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17066                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16941674                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16941674                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16941674                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16941674                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       182775                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       182775                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       182775                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        182775                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       182775                       # number of overall misses
system.cpu1.dcache.overall_misses::total       182775                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  25314502820                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  25314502820                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  25314502820                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25314502820                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  25314502820                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25314502820                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9906862                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9906862                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7217587                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7217587                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17066                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17066                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17124449                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17124449                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17124449                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17124449                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018449                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018449                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010673                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010673                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010673                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010673                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 138500.904500                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 138500.904500                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 138500.904500                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 138500.904500                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 138500.904500                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 138500.904500                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8723                       # number of writebacks
system.cpu1.dcache.writebacks::total             8723                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       107072                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       107072                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       107072                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       107072                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       107072                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       107072                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        75703                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        75703                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        75703                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        75703                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        75703                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        75703                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10164834033                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10164834033                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10164834033                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10164834033                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10164834033                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10164834033                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007641                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007641                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004421                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004421                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004421                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004421                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 134272.539173                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 134272.539173                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 134272.539173                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 134272.539173                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 134272.539173                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 134272.539173                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
