<dec f='llvm/llvm/include/llvm/InitializePasses.h' l='296' type='void llvm::initializeMachinePostDominatorTreePass(llvm::PassRegistry &amp; )'/>
<use f='llvm/llvm/lib/CodeGen/CodeGen.cpp' l='78' u='c' c='_ZN4llvm17initializeCodeGenERNS_12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/MachineBlockPlacement.cpp' l='594' macro='1' u='c' c='_ZL39initializeMachineBlockPlacementPassOnceRN4llvm12PassRegistryE'/>
<def f='llvm/llvm/lib/CodeGen/MachinePostDominators.cpp' l='28' macro='1' type='void llvm::initializeMachinePostDominatorTreePass(llvm::PassRegistry &amp; Registry)'/>
<use f='llvm/llvm/lib/CodeGen/MachinePostDominators.cpp' l='33' u='c' c='_ZN4llvm24MachinePostDominatorTreeC1Ev'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegionInfo.cpp' l='134' macro='1' u='c' c='_ZL39initializeMachineRegionInfoPassPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/ShrinkWrap.cpp' l='255' macro='1' u='c' c='_ZL28initializeShrinkWrapPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDILCFGStructurizer.cpp' l='1649' macro='1' u='c' c='_ZL39initializeAMDGPUCFGStructurizerPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='785' macro='1' u='c' c='_ZL34initializeSIInsertWaitcntsPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='405' macro='1' u='c' c='_ZL33initializeSILowerI1CopiesPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='200' macro='1' u='c' c='_ZL37initializePPCBranchCoalescingPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='1658' macro='1' u='c' c='_ZL31initializePPCMIPeepholePassOnceRN4llvm12PassRegistryE'/>
