{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1495288537444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495288537454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 20 10:55:37 2017 " "Processing started: Sat May 20 10:55:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1495288537454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288537454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serialToParallel -c serialToParallel " "Command: quartus_map --read_settings_files=on --write_settings_files=off serialToParallel -c serialToParallel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288537454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1495288537794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1495288537794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockrecovery_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockrecovery_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockRecovery_tb-arq " "Found design unit 1: clockRecovery_tb-arq" {  } { { "clockRecovery_tb.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/clockRecovery_tb.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288551184 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockRecovery_tb " "Found entity 1: clockRecovery_tb" {  } { { "clockRecovery_tb.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/clockRecovery_tb.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288551184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288551184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialtoparallel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialtoparallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialToParallel-behavior " "Found design unit 1: serialToParallel-behavior" {  } { { "serialToParallel.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/serialToParallel.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288551184 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialToParallel " "Found entity 1: serialToParallel" {  } { { "serialToParallel.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/serialToParallel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288551184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288551184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-behavior " "Found design unit 1: edgeDetector-behavior" {  } { { "edgeDetector.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/edgeDetector.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288551184 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/edgeDetector.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288551184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288551184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockrecovery.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockrecovery.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockRecovery-behavior " "Found design unit 1: clockRecovery-behavior" {  } { { "clockRecovery.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/clockRecovery.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288551184 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockRecovery " "Found entity 1: clockRecovery" {  } { { "clockRecovery.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/clockRecovery.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288551184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288551184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288551194 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288551194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288551194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDivider8-behavior " "Found design unit 1: clockDivider8-behavior" {  } { { "clockDivider8.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/clockDivider8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288551194 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDivider8 " "Found entity 1: clockDivider8" {  } { { "clockDivider8.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/clockDivider8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288551194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288551194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288551194 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288551194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288551194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider8_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider8_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDivider8_tb-behavior " "Found design unit 1: clockDivider8_tb-behavior" {  } { { "clockDivider8_tb.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/clockDivider8_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288551194 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDivider8_tb " "Found entity 1: clockDivider8_tb" {  } { { "clockDivider8_tb.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/clockDivider8_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288551194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288551194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_tb-behavior " "Found design unit 1: pll_tb-behavior" {  } { { "pll_tb.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/pll_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288551194 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_tb " "Found entity 1: pll_tb" {  } { { "pll_tb.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/pll_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288551194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288551194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "serialToParallel " "Elaborating entity \"serialToParallel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1495288551234 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "locked serialToParallel.vhd(22) " "Verilog HDL or VHDL warning at serialToParallel.vhd(22): object \"locked\" assigned a value but never read" {  } { { "serialToParallel.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/serialToParallel.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495288551234 "|serialToParallel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst_Pll " "Elaborating entity \"pll\" for hierarchy \"pll:inst_Pll\"" {  } { { "serialToParallel.vhd" "inst_Pll" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/serialToParallel.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495288551284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst_Pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst_Pll\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/pll.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495288552064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst_Pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst_Pll\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/pll.vhd" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495288552114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst_Pll\|altpll:altpll_component " "Instantiated megafunction \"pll:inst_Pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 16 " "Parameter \"clk0_multiply_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288552114 ""}  } { { "pll.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/pll.vhd" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495288552114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288552414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288552414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst_Pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst_Pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495288552424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider8 clockDivider8:inst_clockDivider " "Elaborating entity \"clockDivider8\" for hierarchy \"clockDivider8:inst_clockDivider\"" {  } { { "serialToParallel.vhd" "inst_clockDivider" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/serialToParallel.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495288552624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockRecovery clockRecovery:inst_clockRecovery " "Elaborating entity \"clockRecovery\" for hierarchy \"clockRecovery:inst_clockRecovery\"" {  } { { "serialToParallel.vhd" "inst_clockRecovery" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/serialToParallel.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495288552654 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edge clockRecovery.vhd(39) " "VHDL Process Statement warning at clockRecovery.vhd(39): signal \"edge\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockRecovery.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/clockRecovery.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1495288552664 "|clockRecovery"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edgeDetector clockRecovery:inst_clockRecovery\|edgeDetector:edge1 " "Elaborating entity \"edgeDetector\" for hierarchy \"clockRecovery:inst_clockRecovery\|edgeDetector:edge1\"" {  } { { "clockRecovery.vhd" "edge1" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/clockRecovery.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495288552664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:inst_fifo " "Elaborating entity \"fifo\" for hierarchy \"fifo:inst_fifo\"" {  } { { "serialToParallel.vhd" "inst_fifo" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/serialToParallel.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495288552674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "fifo.vhd" "dcfifo_mixed_widths_component" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/fifo.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495288553344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "fifo.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/fifo.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495288553364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288553364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288553364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288553364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288553364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288553364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288553364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 3 " "Parameter \"lpm_widthu_r\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288553364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288553364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288553364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288553364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288553364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288553364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495288553364 ""}  } { { "fifo.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/fifo.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495288553364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hgf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_hgf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hgf1 " "Found entity 1: dcfifo_hgf1" {  } { { "db/dcfifo_hgf1.tdf" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/dcfifo_hgf1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288553474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288553474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hgf1 fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgf1:auto_generated " "Elaborating entity \"dcfifo_hgf1\" for hierarchy \"fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgf1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495288553474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mn6 " "Found entity 1: a_graycounter_mn6" {  } { { "db/a_graycounter_mn6.tdf" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/a_graycounter_mn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288553584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288553584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mn6 fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgf1:auto_generated\|a_graycounter_mn6:rdptr_g1p " "Elaborating entity \"a_graycounter_mn6\" for hierarchy \"fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgf1:auto_generated\|a_graycounter_mn6:rdptr_g1p\"" {  } { { "db/dcfifo_hgf1.tdf" "rdptr_g1p" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/dcfifo_hgf1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495288553584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_h5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_h5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_h5c " "Found entity 1: a_graycounter_h5c" {  } { { "db/a_graycounter_h5c.tdf" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/a_graycounter_h5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288553624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288553624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_h5c fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgf1:auto_generated\|a_graycounter_h5c:wrptr_g1p " "Elaborating entity \"a_graycounter_h5c\" for hierarchy \"fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgf1:auto_generated\|a_graycounter_h5c:wrptr_g1p\"" {  } { { "db/dcfifo_hgf1.tdf" "wrptr_g1p" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/dcfifo_hgf1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495288553634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ss01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ss01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ss01 " "Found entity 1: altsyncram_ss01" {  } { { "db/altsyncram_ss01.tdf" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/altsyncram_ss01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288553724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288553724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ss01 fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgf1:auto_generated\|altsyncram_ss01:fifo_ram " "Elaborating entity \"altsyncram_ss01\" for hierarchy \"fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgf1:auto_generated\|altsyncram_ss01:fifo_ram\"" {  } { { "db/dcfifo_hgf1.tdf" "fifo_ram" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/dcfifo_hgf1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495288553724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_c9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_c9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_c9l " "Found entity 1: alt_synch_pipe_c9l" {  } { { "db/alt_synch_pipe_c9l.tdf" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/alt_synch_pipe_c9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288553874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288553874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_c9l fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgf1:auto_generated\|alt_synch_pipe_c9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_c9l\" for hierarchy \"fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgf1:auto_generated\|alt_synch_pipe_c9l:rs_dgwp\"" {  } { { "db/dcfifo_hgf1.tdf" "rs_dgwp" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/dcfifo_hgf1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495288553874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_tu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_tu8 " "Found entity 1: dffpipe_tu8" {  } { { "db/dffpipe_tu8.tdf" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/dffpipe_tu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288553954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288553954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_tu8 fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgf1:auto_generated\|alt_synch_pipe_c9l:rs_dgwp\|dffpipe_tu8:dffpipe10 " "Elaborating entity \"dffpipe_tu8\" for hierarchy \"fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgf1:auto_generated\|alt_synch_pipe_c9l:rs_dgwp\|dffpipe_tu8:dffpipe10\"" {  } { { "db/alt_synch_pipe_c9l.tdf" "dffpipe10" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/alt_synch_pipe_c9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495288553954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d9l " "Found entity 1: alt_synch_pipe_d9l" {  } { { "db/alt_synch_pipe_d9l.tdf" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/alt_synch_pipe_d9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288553974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288553974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d9l fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgf1:auto_generated\|alt_synch_pipe_d9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_d9l\" for hierarchy \"fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgf1:auto_generated\|alt_synch_pipe_d9l:ws_dgrp\"" {  } { { "db/dcfifo_hgf1.tdf" "ws_dgrp" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/dcfifo_hgf1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495288553974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/dffpipe_uu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288553994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288553994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgf1:auto_generated\|alt_synch_pipe_d9l:ws_dgrp\|dffpipe_uu8:dffpipe13 " "Elaborating entity \"dffpipe_uu8\" for hierarchy \"fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgf1:auto_generated\|alt_synch_pipe_d9l:ws_dgrp\|dffpipe_uu8:dffpipe13\"" {  } { { "db/alt_synch_pipe_d9l.tdf" "dffpipe13" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/alt_synch_pipe_d9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495288553994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288554074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288554074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgf1:auto_generated\|cmpr_a66:rdempty_eq_comp " "Elaborating entity \"cmpr_a66\" for hierarchy \"fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgf1:auto_generated\|cmpr_a66:rdempty_eq_comp\"" {  } { { "db/dcfifo_hgf1.tdf" "rdempty_eq_comp" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/dcfifo_hgf1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495288554074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qld " "Found entity 1: cntr_qld" {  } { { "db/cntr_qld.tdf" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/cntr_qld.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495288554144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288554144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qld fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgf1:auto_generated\|cntr_qld:cntr_b " "Elaborating entity \"cntr_qld\" for hierarchy \"fifo:inst_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgf1:auto_generated\|cntr_qld:cntr_b\"" {  } { { "db/dcfifo_hgf1.tdf" "cntr_b" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/db/dcfifo_hgf1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495288554144 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1495288555334 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1495288555864 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1495288556204 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495288556204 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1495288556444 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1495288556444 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1495288556444 ""} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Implemented 1 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1495288556444 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1495288556444 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1495288556444 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495288556464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 20 10:55:56 2017 " "Processing ended: Sat May 20 10:55:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495288556464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495288556464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495288556464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1495288556464 ""}
