{"doi":"10.1023\/A:1011140512041","coreId":"194000","oai":"oai:lra.le.ac.uk:2381\/1950","identifiers":["oai:lra.le.ac.uk:2381\/1950","10.1023\/A:1011140512041"],"title":"A high speed reconfigurable firewall based on parameterizable FPGA-based content addressable memories","authors":["McEwan, A. A.","Saul, J."],"enrichments":{"references":[],"documentType":{"type":null}},"contributors":[],"datePublished":"2001","abstract":"A technique for implementing a Content Addressable Memory (CAM) on an FPGA is described. The CAM is highly parameterizable, allowing varying word widths, memory depths and operations to be implemented depending upon the requirements of the target application. The application of the CAM is then demonstrated by using it in the core of a network firewall application, where it is used in a pipeline IP packet detection algorithm. The firewall application is particularly useful in demonstrating the application potential of the CAM as the packet detection algorithm can be dynamically reconfigured to react to different criteria simply by altering the contents of the CAM. The result is a complete system on a chip","downloadUrl":"","fullTextIdentifier":null,"pdfHashValue":null,"publisher":null,"rawRecordXml":"<record><header><identifier>\n    \n        \n            \n                oai:lra.le.ac.uk:2381\/1950<\/identifier><datestamp>\n                2016-01-08T11:40:06Z<\/datestamp><setSpec>\n                com_2381_171<\/setSpec><setSpec>\n                com_2381_9549<\/setSpec><setSpec>\n                col_2381_835<\/setSpec>\n            <\/header><metadata><oai_dc:dc xmlns:oai_dc=\"http:\/\/www.openarchives.org\/OAI\/2.0\/oai_dc\/\" xmlns:dc=\"http:\/\/purl.org\/dc\/elements\/1.1\/\" xmlns:doc=\"http:\/\/www.lyncode.com\/xoai\" xmlns:xsi=\"http:\/\/www.w3.org\/2001\/XMLSchema-instance\" xsi:schemaLocation=\"http:\/\/www.openarchives.org\/OAI\/2.0\/oai_dc\/ http:\/\/www.openarchives.org\/OAI\/2.0\/oai_dc.xsd\" ><dc:title>\n            \nA high speed reconfigurable firewall based on parameterizable FPGA-based content addressable memories<\/dc:title><dc:creator>\nMcEwan, A. A.<\/dc:creator><dc:creator>\nSaul, J.<\/dc:creator><dc:description>\nA technique for implementing a Content Addressable Memory (CAM) on an FPGA is described. The CAM is highly parameterizable, allowing varying word widths, memory depths and operations to be implemented depending upon the requirements of the target application. The application of the CAM is then demonstrated by using it in the core of a network firewall application, where it is used in a pipeline IP packet detection algorithm. The firewall application is particularly useful in demonstrating the application potential of the CAM as the packet detection algorithm can be dynamically reconfigured to react to different criteria simply by altering the contents of the CAM. The result is a complete system on a chip.<\/dc:description><dc:date>\n2009-12-08T16:16:55Z<\/dc:date><dc:date>\n2009-12-08T16:16:55Z<\/dc:date><dc:date>\n2001<\/dc:date><dc:type>\nArticle<\/dc:type><dc:identifier>\nJournal of Supercomputing, 2001, 19 (1), pp.93-103<\/dc:identifier><dc:identifier>\n0920-8542<\/dc:identifier><dc:identifier>\nhttp:\/\/link.springer.com\/article\/10.1023%2FA%3A1011140512041<\/dc:identifier><dc:identifier>\nhttp:\/\/hdl.handle.net\/2381\/1950<\/dc:identifier><dc:identifier>\n10.1023\/A:1011140512041<\/dc:identifier><dc:language>\nen<\/dc:language><dc:relation>\nRAE 2007<\/dc:relation><dc:format>\nMetadata<\/dc:format>\n<\/oai_dc:dc>\n<\/metadata>\n        <\/record>","journals":[{"title":null,"identifiers":["issn:0920-8542","0920-8542"]}],"language":null,"relations":["RAE 2007"],"year":2001,"topics":[],"subject":["Article"],"fullText":null}