// Seed: 777742401
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic id_3 = 1'b0;
  wire  id_4;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd21,
    parameter id_3 = 32'd19,
    parameter id_5 = 32'd84
) (
    input tri0 id_0,
    output tri1 id_1,
    input tri0 _id_2,
    input tri0 _id_3,
    input supply1 id_4,
    input supply0 _id_5
);
  assign id_1 = id_2;
  wire [id_2  +  -1  ?  -1  -  id_3 : 1  /  1 'h0 : ""] id_7, id_8, id_9;
  wire id_10, id_11[id_2 : id_5], id_12;
  module_0 modCall_1 (
      id_11,
      id_9
  );
endmodule
