|alu
a_in[0] => temp_result~0.IN0
a_in[0] => temp_result~8.IN0
a_in[0] => temp_result~16.IN0
a_in[0] => Add0.IN8
a_in[0] => Add1.IN16
a_in[0] => Add2.IN16
a_in[0] => Add3.IN16
a_in[0] => temp_result~24.IN1
a_in[0] => temp_result~32.IN1
a_in[0] => Mux3.IN14
a_in[0] => Mux6.IN14
a_in[0] => Mux7.IN13
a_in[0] => Add4.IN4
a_in[0] => Add5.IN8
a_in[0] => Mux18.IN7
a_in[0] => Mux7.IN8
a_in[1] => temp_result~1.IN0
a_in[1] => temp_result~9.IN0
a_in[1] => temp_result~17.IN0
a_in[1] => Add0.IN7
a_in[1] => Add1.IN15
a_in[1] => Add2.IN15
a_in[1] => Add3.IN15
a_in[1] => temp_result~25.IN1
a_in[1] => temp_result~33.IN1
a_in[1] => Mux2.IN14
a_in[1] => Mux5.IN14
a_in[1] => Mux6.IN13
a_in[1] => Mux7.IN12
a_in[1] => Add4.IN3
a_in[1] => Add5.IN7
a_in[1] => Mux18.IN6
a_in[1] => Mux6.IN8
a_in[2] => temp_result~2.IN0
a_in[2] => temp_result~10.IN0
a_in[2] => temp_result~18.IN0
a_in[2] => Add0.IN6
a_in[2] => Add1.IN14
a_in[2] => Add2.IN14
a_in[2] => Add3.IN14
a_in[2] => temp_result~26.IN1
a_in[2] => temp_result~34.IN1
a_in[2] => Mux1.IN14
a_in[2] => Mux4.IN14
a_in[2] => Mux5.IN13
a_in[2] => Mux6.IN12
a_in[2] => Add4.IN2
a_in[2] => Add5.IN6
a_in[2] => Mux18.IN5
a_in[2] => Mux5.IN8
a_in[3] => temp_result~3.IN0
a_in[3] => temp_result~11.IN0
a_in[3] => temp_result~19.IN0
a_in[3] => Add0.IN5
a_in[3] => Add1.IN13
a_in[3] => Add2.IN13
a_in[3] => Add3.IN13
a_in[3] => temp_result~27.IN1
a_in[3] => temp_result~35.IN1
a_in[3] => Mux0.IN13
a_in[3] => Mux3.IN13
a_in[3] => Mux4.IN13
a_in[3] => Mux5.IN12
a_in[3] => Add4.IN1
a_in[3] => Add5.IN5
a_in[3] => Mux18.IN4
a_in[3] => Mux4.IN8
a_in[4] => temp_result~4.IN0
a_in[4] => temp_result~12.IN0
a_in[4] => temp_result~20.IN0
a_in[4] => Add0.IN4
a_in[4] => Add1.IN12
a_in[4] => Add2.IN12
a_in[4] => Add3.IN12
a_in[4] => temp_result~28.IN1
a_in[4] => temp_result~36.IN1
a_in[4] => Mux2.IN13
a_in[4] => Mux3.IN12
a_in[4] => Mux4.IN12
a_in[4] => Mux7.IN11
a_in[4] => Mux18.IN3
a_in[4] => Mux3.IN8
a_in[5] => temp_result~5.IN0
a_in[5] => temp_result~13.IN0
a_in[5] => temp_result~21.IN0
a_in[5] => Add0.IN3
a_in[5] => Add1.IN11
a_in[5] => Add2.IN11
a_in[5] => Add3.IN11
a_in[5] => temp_result~29.IN1
a_in[5] => temp_result~37.IN1
a_in[5] => Mux1.IN13
a_in[5] => Mux2.IN12
a_in[5] => Mux3.IN11
a_in[5] => Mux6.IN11
a_in[5] => Mux18.IN2
a_in[5] => Mux2.IN8
a_in[6] => temp_result~6.IN0
a_in[6] => temp_result~14.IN0
a_in[6] => temp_result~22.IN0
a_in[6] => Add0.IN2
a_in[6] => Add1.IN10
a_in[6] => Add2.IN10
a_in[6] => Add3.IN10
a_in[6] => temp_result~30.IN1
a_in[6] => temp_result~38.IN1
a_in[6] => Mux0.IN12
a_in[6] => Mux1.IN12
a_in[6] => Mux2.IN11
a_in[6] => Mux5.IN11
a_in[6] => Mux18.IN1
a_in[6] => Mux1.IN8
a_in[7] => temp_result~7.IN0
a_in[7] => temp_result~15.IN0
a_in[7] => temp_result~23.IN0
a_in[7] => Add0.IN1
a_in[7] => Add1.IN9
a_in[7] => Add2.IN9
a_in[7] => Add3.IN9
a_in[7] => temp_result~31.IN1
a_in[7] => temp_result~39.IN1
a_in[7] => Mux0.IN11
a_in[7] => Mux1.IN11
a_in[7] => Mux4.IN11
a_in[7] => Mux18.IN0
a_in[7] => Mux0.IN8
b_in[0] => temp_result~0.IN1
b_in[0] => temp_result~8.IN1
b_in[0] => temp_result~16.IN1
b_in[0] => Add0.IN16
b_in[0] => Mux7.IN14
b_in[0] => Add4.IN8
b_in[0] => Add1.IN8
b_in[0] => Add5.IN4
b_in[1] => temp_result~1.IN1
b_in[1] => temp_result~9.IN1
b_in[1] => temp_result~17.IN1
b_in[1] => Add0.IN15
b_in[1] => Mux6.IN15
b_in[1] => Add4.IN7
b_in[1] => Add1.IN7
b_in[1] => Add5.IN3
b_in[2] => temp_result~2.IN1
b_in[2] => temp_result~10.IN1
b_in[2] => temp_result~18.IN1
b_in[2] => Add0.IN14
b_in[2] => Mux5.IN15
b_in[2] => Add4.IN6
b_in[2] => Add1.IN6
b_in[2] => Add5.IN2
b_in[3] => temp_result~3.IN1
b_in[3] => temp_result~11.IN1
b_in[3] => temp_result~19.IN1
b_in[3] => Add0.IN13
b_in[3] => Mux4.IN15
b_in[3] => Add4.IN5
b_in[3] => Add1.IN5
b_in[3] => Add5.IN1
b_in[4] => temp_result~4.IN1
b_in[4] => temp_result~12.IN1
b_in[4] => temp_result~20.IN1
b_in[4] => Add0.IN12
b_in[4] => Mux3.IN15
b_in[4] => Add1.IN4
b_in[5] => temp_result~5.IN1
b_in[5] => temp_result~13.IN1
b_in[5] => temp_result~21.IN1
b_in[5] => Add0.IN11
b_in[5] => Mux2.IN15
b_in[5] => Add1.IN3
b_in[6] => temp_result~6.IN1
b_in[6] => temp_result~14.IN1
b_in[6] => temp_result~22.IN1
b_in[6] => Add0.IN10
b_in[6] => Mux1.IN15
b_in[6] => Add1.IN2
b_in[7] => temp_result~7.IN1
b_in[7] => temp_result~15.IN1
b_in[7] => temp_result~23.IN1
b_in[7] => Add0.IN9
b_in[7] => Mux0.IN14
b_in[7] => Add1.IN1
c_in => Mux0.IN15
c_in => Mux7.IN15
op_sel[0] => Mux0.IN19
op_sel[0] => Mux1.IN19
op_sel[0] => Mux2.IN19
op_sel[0] => Mux3.IN19
op_sel[0] => Mux4.IN19
op_sel[0] => Mux5.IN19
op_sel[0] => Mux6.IN19
op_sel[0] => Mux7.IN19
op_sel[0] => Mux8.IN19
op_sel[0] => Equal0.IN7
op_sel[0] => Equal1.IN7
op_sel[0] => Mux9.IN19
op_sel[0] => Equal3.IN7
op_sel[0] => Equal4.IN7
op_sel[1] => Mux0.IN18
op_sel[1] => Mux1.IN18
op_sel[1] => Mux2.IN18
op_sel[1] => Mux3.IN18
op_sel[1] => Mux4.IN18
op_sel[1] => Mux5.IN18
op_sel[1] => Mux6.IN18
op_sel[1] => Mux7.IN18
op_sel[1] => Mux8.IN18
op_sel[1] => Equal0.IN6
op_sel[1] => Equal1.IN6
op_sel[1] => Mux9.IN18
op_sel[1] => Equal3.IN6
op_sel[1] => Equal4.IN6
op_sel[2] => Mux0.IN17
op_sel[2] => Mux1.IN17
op_sel[2] => Mux2.IN17
op_sel[2] => Mux3.IN17
op_sel[2] => Mux4.IN17
op_sel[2] => Mux5.IN17
op_sel[2] => Mux6.IN17
op_sel[2] => Mux7.IN17
op_sel[2] => Mux8.IN17
op_sel[2] => Equal0.IN5
op_sel[2] => Equal1.IN5
op_sel[2] => Mux9.IN17
op_sel[2] => Equal3.IN5
op_sel[2] => Equal4.IN5
op_sel[3] => Mux0.IN16
op_sel[3] => Mux1.IN16
op_sel[3] => Mux2.IN16
op_sel[3] => Mux3.IN16
op_sel[3] => Mux4.IN16
op_sel[3] => Mux5.IN16
op_sel[3] => Mux6.IN16
op_sel[3] => Mux7.IN16
op_sel[3] => Mux8.IN16
op_sel[3] => Equal0.IN4
op_sel[3] => Equal1.IN4
op_sel[3] => Mux9.IN16
op_sel[3] => Equal3.IN4
op_sel[3] => Equal4.IN4
bit_sel[0] => Mux10.IN10
bit_sel[0] => Mux11.IN10
bit_sel[0] => Mux12.IN10
bit_sel[0] => Mux13.IN10
bit_sel[0] => Mux14.IN10
bit_sel[0] => Mux15.IN10
bit_sel[0] => Mux16.IN10
bit_sel[0] => Mux17.IN10
bit_sel[0] => Mux18.IN10
bit_sel[1] => Mux10.IN9
bit_sel[1] => Mux11.IN9
bit_sel[1] => Mux12.IN9
bit_sel[1] => Mux13.IN9
bit_sel[1] => Mux14.IN9
bit_sel[1] => Mux15.IN9
bit_sel[1] => Mux16.IN9
bit_sel[1] => Mux17.IN9
bit_sel[1] => Mux18.IN9
bit_sel[2] => Mux10.IN8
bit_sel[2] => Mux11.IN8
bit_sel[2] => Mux12.IN8
bit_sel[2] => Mux13.IN8
bit_sel[2] => Mux14.IN8
bit_sel[2] => Mux15.IN8
bit_sel[2] => Mux16.IN8
bit_sel[2] => Mux17.IN8
bit_sel[2] => Mux18.IN8
r_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
r_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out~2.DB_MAX_OUTPUT_PORT_TYPE
dc_out <= dc_out~3.DB_MAX_OUTPUT_PORT_TYPE
z_out <= z_out~1.DB_MAX_OUTPUT_PORT_TYPE


