// Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
// Date        : Mon Nov 11 17:44:17 2019
// Host        : DESKTOP-CCCEDHV running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/users/jeon/desktop/2ch8way-1.0.3_uptodate3/iprepo-1.0.3/nvmehostcontroller/src/pcie_7x_0_core_top/pcie_7x_0_core_top_funcsim.v
// Design      : pcie_7x_0_core_top
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z045ffg900-3
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* X_CORE_INFO = "pcie_7x_0_core_top_pcie2_top,Vivado 2014.4" *) (* CHECK_LICENSE_TYPE = "pcie_7x_0_core_top,pcie_7x_0_core_top_pcie2_top,{}" *) (* CORE_GENERATION_INFO = "pcie_7x_0_core_top,pcie_7x_0_core_top_pcie2_top,{x_ipProduct=Vivado 2014.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=pcie_7x,x_ipVersion=3.0,x_ipCoreRevision=4,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,c_component_name=pcie_7x_0_core_top,dev_port_type=0000,c_dev_port_type=0,c_header_type=00,c_upstream_facing=TRUE,max_lnk_wdt=001000,max_lnk_spd=2,c_gen1=true,pci_exp_int_freq=3,c_pcie_fast_config=0,bar_0=FFFFE000,bar_1=00000000,bar_2=00000000,bar_3=00000000,bar_4=00000000,bar_5=00000000,xrom_bar=00000000,cost_table=1,ven_id=10EE,dev_id=7028,rev_id=00,subsys_ven_id=10EE,subsys_id=0007,class_code=010802,cardbus_cis_ptr=00000000,cap_ver=2,c_pcie_cap_slot_implemented=FALSE,mps=010,cmps=2,ext_tag_fld_sup=TRUE,c_dev_control_ext_tag_default=TRUE,phantm_func_sup=00,c_phantom_functions=0,ep_l0s_accpt_lat=000,c_ep_l0s_accpt_lat=0,ep_l1_accpt_lat=111,c_ep_l1_accpt_lat=7,c_cpl_timeout_disable_sup=FALSE,c_cpl_timeout_range=0010,c_cpl_timeout_ranges_sup=2,c_buf_opt_bma=TRUE,c_perf_level_high=TRUE,c_tx_last_tlp=29,c_rx_ram_limit=7FF,c_fc_ph=32,c_fc_pd=437,c_fc_nph=12,c_fc_npd=24,c_fc_cplh=36,c_fc_cpld=461,c_cpl_inf=TRUE,c_cpl_infinite=TRUE,c_dll_lnk_actv_cap=FALSE,c_trgt_lnk_spd=2,c_hw_auton_spd_disable=FALSE,c_de_emph=FALSE,slot_clk=FALSE,c_rcb=0,c_root_cap_crs=FALSE,c_slot_cap_attn_butn=FALSE,c_slot_cap_attn_ind=FALSE,c_slot_cap_pwr_ctrl=FALSE,c_slot_cap_pwr_ind=FALSE,c_slot_cap_hotplug_surprise=FALSE,c_slot_cap_hotplug_cap=FALSE,c_slot_cap_mrl=FALSE,c_slot_cap_elec_interlock=FALSE,c_slot_cap_no_cmd_comp_sup=FALSE,c_slot_cap_pwr_limit_value=0,c_slot_cap_pwr_limit_scale=0,c_slot_cap_physical_slot_num=0,intx=TRUE,int_pin=1,c_msi_cap_on=TRUE,c_pm_cap_next_ptr=48,c_msi_64b_addr=TRUE,c_msi=3,c_msi_mult_msg_extn=0,c_msi_per_vctr_mask_cap=FALSE,c_msix_cap_on=FALSE,c_msix_next_ptr=00,c_pcie_cap_next_ptr=00,c_msix_table_size=000,c_msix_table_offset=0,c_msix_table_bir=0,c_msix_pba_offset=0,c_msix_pba_bir=0,dsi=0,c_dsi_bool=FALSE,d1_sup=0,c_d1_support=FALSE,d2_sup=0,c_d2_support=FALSE,pme_sup=00,c_pme_support=00,no_soft_rst=TRUE,pwr_con_d0_state=00,con_scl_fctr_d0_state=0,pwr_con_d1_state=00,con_scl_fctr_d1_state=0,pwr_con_d2_state=00,con_scl_fctr_d2_state=0,pwr_con_d3_state=00,con_scl_fctr_d3_state=0,pwr_dis_d0_state=00,dis_scl_fctr_d0_state=0,pwr_dis_d1_state=00,dis_scl_fctr_d1_state=0,pwr_dis_d2_state=00,dis_scl_fctr_d2_state=0,pwr_dis_d3_state=00,dis_scl_fctr_d3_state=0,c_dsn_cap_enabled=FALSE,c_dsn_base_ptr=000,c_vc_cap_enabled=FALSE,c_vc_base_ptr=000,c_vc_cap_reject_snoop=FALSE,c_vsec_cap_enabled=FALSE,c_vsec_base_ptr=000,c_vsec_next_ptr=000,c_dsn_next_ptr=000,c_vc_next_ptr=000,c_pci_cfg_space_addr=3F,c_ext_pci_cfg_space_addr=3FF,c_last_cfg_dw=100,c_enable_msg_route=00000000000,bram_lat=1,c_rx_raddr_lat=0,c_rx_rdata_lat=2,c_rx_write_lat=1,c_tx_raddr_lat=0,c_tx_rdata_lat=2,c_tx_write_lat=1,c_ll_ack_timeout_enable=FALSE,c_ll_ack_timeout_function=0,c_ll_ack_timeout=0000,c_ll_replay_timeout_enable=FALSE,c_ll_replay_timeout_func=1,c_ll_replay_timeout=0000,c_dis_lane_reverse=TRUE,c_upconfig_capable=TRUE,c_disable_scrambling=FALSE,c_disable_tx_aspm_l0s=FALSE,c_pcie_dbg_ports=FALSE,pci_exp_ref_freq=0,c_xlnx_ref_board=ZC706,c_pcie_blk_locn=0,c_ur_atomic=FALSE,c_dev_cap2_atomicop32_completer_supported=FALSE,c_dev_cap2_atomicop64_completer_supported=FALSE,c_dev_cap2_cas128_completer_supported=FALSE,c_dev_cap2_tph_completer_supported=00,c_dev_cap2_ari_forwarding_supported=FALSE,c_dev_cap2_atomicop_routing_supported=FALSE,c_link_cap_aspm_optionality=FALSE,c_aer_cap_on=FALSE,c_aer_base_ptr=000,c_aer_cap_nextptr=000,c_aer_cap_ecrc_check_capable=FALSE,c_aer_cap_ecrc_gen_capable=FALSE,c_aer_cap_multiheader=FALSE,c_aer_cap_permit_rooterr_update=FALSE,c_rbar_cap_on=FALSE,c_rbar_base_ptr=000,c_rbar_cap_nextptr=000,c_rbar_num=0,c_rbar_cap_sup0=00001,c_rbar_cap_index0=0,c_rbar_cap_control_encodedbar0=00,c_rbar_cap_sup1=00001,c_rbar_cap_index1=0,c_rbar_cap_control_encodedbar1=00,c_rbar_cap_sup2=00001,c_rbar_cap_index2=0,c_rbar_cap_control_encodedbar2=00,c_rbar_cap_sup3=00001,c_rbar_cap_index3=0,c_rbar_cap_control_encodedbar3=00,c_rbar_cap_sup4=00001,c_rbar_cap_index4=0,c_rbar_cap_control_encodedbar4=00,c_rbar_cap_sup5=00001,c_rbar_cap_index5=0,c_rbar_cap_control_encodedbar5=00,c_recrc_check=0,c_recrc_check_trim=TRUE,c_disable_rx_poisoned_resp=FALSE,c_trn_np_fc=FALSE,c_ur_inv_req=TRUE,c_ur_prs_response=TRUE,c_silicon_rev=2,c_aer_cap_optional_err_support=000000,LINK_CAP_MAX_LINK_WIDTH=8,C_DATA_WIDTH=128,PIPE_SIM=FALSE,PCIE_EXT_CLK=FALSE,PCIE_EXT_GT_COMMON=FALSE,EXT_CH_GT_DRP=FALSE,TRANSCEIVER_CTRL_STATUS_PORTS=FALSE,SHARED_LOGIC_IN_CORE=FALSE,ERR_REPORTING_IF=TRUE,PL_INTERFACE=TRUE,CFG_MGMT_IF=TRUE,CFG_CTL_IF=TRUE,CFG_STATUS_IF=TRUE,RCV_MSG_IF=TRUE,CFG_FC_IF=TRUE,EXT_PIPE_INTERFACE=FALSE,EXT_STARTUP_PRIMITIVE=FALSE,KEEP_WIDTH=16}" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) 
(* NotValidForBitStream *)
module pcie_7x_0_core_top
   (pci_exp_txp,
    pci_exp_txn,
    pci_exp_rxp,
    pci_exp_rxn,
    user_clk_out,
    user_reset_out,
    user_lnk_up,
    user_app_rdy,
    tx_buf_av,
    tx_cfg_req,
    tx_err_drop,
    s_axis_tx_tready,
    s_axis_tx_tdata,
    s_axis_tx_tkeep,
    s_axis_tx_tlast,
    s_axis_tx_tvalid,
    s_axis_tx_tuser,
    tx_cfg_gnt,
    m_axis_rx_tdata,
    m_axis_rx_tkeep,
    m_axis_rx_tlast,
    m_axis_rx_tvalid,
    m_axis_rx_tready,
    m_axis_rx_tuser,
    rx_np_ok,
    rx_np_req,
    fc_cpld,
    fc_cplh,
    fc_npd,
    fc_nph,
    fc_pd,
    fc_ph,
    fc_sel,
    cfg_mgmt_do,
    cfg_mgmt_rd_wr_done,
    cfg_status,
    cfg_command,
    cfg_dstatus,
    cfg_dcommand,
    cfg_lstatus,
    cfg_lcommand,
    cfg_dcommand2,
    cfg_pcie_link_state,
    cfg_pmcsr_pme_en,
    cfg_pmcsr_powerstate,
    cfg_pmcsr_pme_status,
    cfg_received_func_lvl_rst,
    cfg_mgmt_di,
    cfg_mgmt_byte_en,
    cfg_mgmt_dwaddr,
    cfg_mgmt_wr_en,
    cfg_mgmt_rd_en,
    cfg_mgmt_wr_readonly,
    cfg_err_ecrc,
    cfg_err_ur,
    cfg_err_cpl_timeout,
    cfg_err_cpl_unexpect,
    cfg_err_cpl_abort,
    cfg_err_posted,
    cfg_err_cor,
    cfg_err_atomic_egress_blocked,
    cfg_err_internal_cor,
    cfg_err_malformed,
    cfg_err_mc_blocked,
    cfg_err_poisoned,
    cfg_err_norecovery,
    cfg_err_tlp_cpl_header,
    cfg_err_cpl_rdy,
    cfg_err_locked,
    cfg_err_acs,
    cfg_err_internal_uncor,
    cfg_trn_pending,
    cfg_pm_halt_aspm_l0s,
    cfg_pm_halt_aspm_l1,
    cfg_pm_force_state_en,
    cfg_pm_force_state,
    cfg_dsn,
    cfg_interrupt,
    cfg_interrupt_rdy,
    cfg_interrupt_assert,
    cfg_interrupt_di,
    cfg_interrupt_do,
    cfg_interrupt_mmenable,
    cfg_interrupt_msienable,
    cfg_interrupt_msixenable,
    cfg_interrupt_msixfm,
    cfg_interrupt_stat,
    cfg_pciecap_interrupt_msgnum,
    cfg_to_turnoff,
    cfg_turnoff_ok,
    cfg_bus_number,
    cfg_device_number,
    cfg_function_number,
    cfg_pm_wake,
    cfg_pm_send_pme_to,
    cfg_ds_bus_number,
    cfg_ds_device_number,
    cfg_ds_function_number,
    cfg_mgmt_wr_rw1c_as_rw,
    cfg_msg_received,
    cfg_msg_data,
    cfg_bridge_serr_en,
    cfg_slot_control_electromech_il_ctl_pulse,
    cfg_root_control_syserr_corr_err_en,
    cfg_root_control_syserr_non_fatal_err_en,
    cfg_root_control_syserr_fatal_err_en,
    cfg_root_control_pme_int_en,
    cfg_aer_rooterr_corr_err_reporting_en,
    cfg_aer_rooterr_non_fatal_err_reporting_en,
    cfg_aer_rooterr_fatal_err_reporting_en,
    cfg_aer_rooterr_corr_err_received,
    cfg_aer_rooterr_non_fatal_err_received,
    cfg_aer_rooterr_fatal_err_received,
    cfg_msg_received_err_cor,
    cfg_msg_received_err_non_fatal,
    cfg_msg_received_err_fatal,
    cfg_msg_received_pm_as_nak,
    cfg_msg_received_pm_pme,
    cfg_msg_received_pme_to_ack,
    cfg_msg_received_assert_int_a,
    cfg_msg_received_assert_int_b,
    cfg_msg_received_assert_int_c,
    cfg_msg_received_assert_int_d,
    cfg_msg_received_deassert_int_a,
    cfg_msg_received_deassert_int_b,
    cfg_msg_received_deassert_int_c,
    cfg_msg_received_deassert_int_d,
    cfg_msg_received_setslotpowerlimit,
    pl_directed_link_change,
    pl_directed_link_width,
    pl_directed_link_speed,
    pl_directed_link_auton,
    pl_upstream_prefer_deemph,
    pl_sel_lnk_rate,
    pl_sel_lnk_width,
    pl_ltssm_state,
    pl_lane_reversal_mode,
    pl_phy_lnk_up,
    pl_tx_pm_state,
    pl_rx_pm_state,
    pl_link_upcfg_cap,
    pl_link_gen2_cap,
    pl_link_partner_gen2_supported,
    pl_initial_link_width,
    pl_directed_change_done,
    pl_received_hot_rst,
    pl_transmit_hot_rst,
    pl_downstream_deemph_source,
    cfg_err_aer_headerlog,
    cfg_aer_interrupt_msgnum,
    cfg_err_aer_headerlog_set,
    cfg_aer_ecrc_check_en,
    cfg_aer_ecrc_gen_en,
    cfg_vc_tcvc_map,
    sys_clk,
    sys_rst_n);
  output [7:0]pci_exp_txp;
  output [7:0]pci_exp_txn;
  input [7:0]pci_exp_rxp;
  input [7:0]pci_exp_rxn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.user_clk_out CLK" *) output user_clk_out;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.user_reset_out RST" *) output user_reset_out;
  output user_lnk_up;
  output user_app_rdy;
  output [5:0]tx_buf_av;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status tx_cfg_req" *) output tx_cfg_req;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status tx_err_drop" *) output tx_err_drop;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_tx TREADY" *) output s_axis_tx_tready;
  input [127:0]s_axis_tx_tdata;
  input [15:0]s_axis_tx_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_tx TLAST" *) input s_axis_tx_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_tx TVALID" *) input s_axis_tx_tvalid;
  input [3:0]s_axis_tx_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_control:1.0 pcie2_cfg_control tx_cfg_gnt" *) input tx_cfg_gnt;
  output [127:0]m_axis_rx_tdata;
  output [15:0]m_axis_rx_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rx TLAST" *) output m_axis_rx_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rx TVALID" *) output m_axis_rx_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rx TREADY" *) input m_axis_rx_tready;
  output [21:0]m_axis_rx_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_control:1.0 pcie2_cfg_control rx_np_ok" *) input rx_np_ok;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_control:1.0 pcie2_cfg_control rx_np_req" *) input rx_np_req;
  output [11:0]fc_cpld;
  output [7:0]fc_cplh;
  output [11:0]fc_npd;
  output [7:0]fc_nph;
  output [11:0]fc_pd;
  output [7:0]fc_ph;
  input [2:0]fc_sel;
  output [31:0]cfg_mgmt_do;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt READ_WRITE_DONE" *) output cfg_mgmt_rd_wr_done;
  output [15:0]cfg_status;
  output [15:0]cfg_command;
  output [15:0]cfg_dstatus;
  output [15:0]cfg_dcommand;
  output [15:0]cfg_lstatus;
  output [15:0]cfg_lcommand;
  output [15:0]cfg_dcommand2;
  output [2:0]cfg_pcie_link_state;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status pmcsr_pme_en" *) output cfg_pmcsr_pme_en;
  output [1:0]cfg_pmcsr_powerstate;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status pmcsr_pme_status" *) output cfg_pmcsr_pme_status;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status received_func_lvl_rst" *) output cfg_received_func_lvl_rst;
  input [31:0]cfg_mgmt_di;
  input [3:0]cfg_mgmt_byte_en;
  input [9:0]cfg_mgmt_dwaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt WRITE_EN" *) input cfg_mgmt_wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt READ_EN" *) input cfg_mgmt_rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt READONLY" *) input cfg_mgmt_wr_readonly;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err ecrc" *) input cfg_err_ecrc;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err ur" *) input cfg_err_ur;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err cpl_timeout" *) input cfg_err_cpl_timeout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err cpl_unexpect" *) input cfg_err_cpl_unexpect;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err cpl_abort" *) input cfg_err_cpl_abort;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err posted" *) input cfg_err_posted;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err cor" *) input cfg_err_cor;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err atomic_egress_blocked" *) input cfg_err_atomic_egress_blocked;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err internal_cor" *) input cfg_err_internal_cor;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err malformed" *) input cfg_err_malformed;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err mc_blocked" *) input cfg_err_mc_blocked;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err poisoned" *) input cfg_err_poisoned;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err norecovery" *) input cfg_err_norecovery;
  input [47:0]cfg_err_tlp_cpl_header;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err cpl_rdy" *) output cfg_err_cpl_rdy;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err locked" *) input cfg_err_locked;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err acs" *) input cfg_err_acs;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err internal_uncor" *) input cfg_err_internal_uncor;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_control:1.0 pcie2_cfg_control trn_pending" *) input cfg_trn_pending;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_control:1.0 pcie2_cfg_control pm_halt_aspm_l0s" *) input cfg_pm_halt_aspm_l0s;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_control:1.0 pcie2_cfg_control pm_halt_aspm_l1" *) input cfg_pm_halt_aspm_l1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_control:1.0 pcie2_cfg_control pm_force_state_en" *) input cfg_pm_force_state_en;
  input [1:0]cfg_pm_force_state;
  input [63:0]cfg_dsn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt interrupt" *) input cfg_interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt rdy" *) output cfg_interrupt_rdy;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt assert" *) input cfg_interrupt_assert;
  input [7:0]cfg_interrupt_di;
  output [7:0]cfg_interrupt_do;
  output [2:0]cfg_interrupt_mmenable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt msienable" *) output cfg_interrupt_msienable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt msixenable" *) output cfg_interrupt_msixenable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt msixfm" *) output cfg_interrupt_msixfm;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt stat" *) input cfg_interrupt_stat;
  input [4:0]cfg_pciecap_interrupt_msgnum;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status turnoff" *) output cfg_to_turnoff;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_control:1.0 pcie2_cfg_control turnoff_ok" *) input cfg_turnoff_ok;
  output [7:0]cfg_bus_number;
  output [4:0]cfg_device_number;
  output [2:0]cfg_function_number;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_control:1.0 pcie2_cfg_control pm_wake" *) input cfg_pm_wake;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_control:1.0 pcie2_cfg_control pm_send_pme_to" *) input cfg_pm_send_pme_to;
  input [7:0]cfg_ds_bus_number;
  input [4:0]cfg_ds_device_number;
  input [2:0]cfg_ds_function_number;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt TYPE1_CFG_REG_ACCESS" *) input cfg_mgmt_wr_rw1c_as_rw;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd received" *) output cfg_msg_received;
  output [15:0]cfg_msg_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status bridge_serr_en" *) output cfg_bridge_serr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status slot_control_electromech_il_ctl_pulse" *) output cfg_slot_control_electromech_il_ctl_pulse;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status root_control_syserr_corr_err_en" *) output cfg_root_control_syserr_corr_err_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status root_control_syserr_non_fatal_err_en" *) output cfg_root_control_syserr_non_fatal_err_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status root_control_syserr_fatal_err_en" *) output cfg_root_control_syserr_fatal_err_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status root_control_pme_int_en" *) output cfg_root_control_pme_int_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status aer_rooterr_corr_err_reporting_en" *) output cfg_aer_rooterr_corr_err_reporting_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status aer_rooterr_non_fatal_err_reporting_en" *) output cfg_aer_rooterr_non_fatal_err_reporting_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status aer_rooterr_fatal_err_reporting_en" *) output cfg_aer_rooterr_fatal_err_reporting_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status aer_rooterr_corr_err_received" *) output cfg_aer_rooterr_corr_err_received;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status aer_rooterr_non_fatal_err_received" *) output cfg_aer_rooterr_non_fatal_err_received;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status aer_rooterr_fatal_err_received" *) output cfg_aer_rooterr_fatal_err_received;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd err_cor" *) output cfg_msg_received_err_cor;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd err_non_fatal" *) output cfg_msg_received_err_non_fatal;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd err_fatal" *) output cfg_msg_received_err_fatal;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd received_pm_as_nak" *) output cfg_msg_received_pm_as_nak;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd pm_pme" *) output cfg_msg_received_pm_pme;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd pme_to_ack" *) output cfg_msg_received_pme_to_ack;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd assert_int_a" *) output cfg_msg_received_assert_int_a;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd assert_int_b" *) output cfg_msg_received_assert_int_b;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd assert_int_c" *) output cfg_msg_received_assert_int_c;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd assert_int_d" *) output cfg_msg_received_assert_int_d;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd deassert_int_a" *) output cfg_msg_received_deassert_int_a;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd deassert_int_b" *) output cfg_msg_received_deassert_int_b;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd deassert_int_c" *) output cfg_msg_received_deassert_int_c;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd deassert_int_d" *) output cfg_msg_received_deassert_int_d;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd received_setslotpowerlimit" *) output cfg_msg_received_setslotpowerlimit;
  input [1:0]pl_directed_link_change;
  input [1:0]pl_directed_link_width;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl directed_link_speed" *) input pl_directed_link_speed;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl directed_link_auton" *) input pl_directed_link_auton;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl upstream_prefer_deemph" *) input pl_upstream_prefer_deemph;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl sel_lnk_rate" *) output pl_sel_lnk_rate;
  output [1:0]pl_sel_lnk_width;
  output [5:0]pl_ltssm_state;
  output [1:0]pl_lane_reversal_mode;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl phy_lnk_up" *) output pl_phy_lnk_up;
  output [2:0]pl_tx_pm_state;
  output [1:0]pl_rx_pm_state;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl link_upcfg_cap" *) output pl_link_upcfg_cap;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl link_gen2_cap" *) output pl_link_gen2_cap;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl link_partner_gen2_supported" *) output pl_link_partner_gen2_supported;
  output [2:0]pl_initial_link_width;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl directed_change_done" *) output pl_directed_change_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl received_hot_rst" *) output pl_received_hot_rst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl transmit_hot_rst" *) input pl_transmit_hot_rst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl downstream_deemph_source" *) input pl_downstream_deemph_source;
  input [127:0]cfg_err_aer_headerlog;
  input [4:0]cfg_aer_interrupt_msgnum;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err err_aer_headerlog_set" *) output cfg_err_aer_headerlog_set;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err aer_ecrc_check_en" *) output cfg_aer_ecrc_check_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err aer_ecrc_gen_en" *) output cfg_aer_ecrc_gen_en;
  output [6:0]cfg_vc_tcvc_map;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.sys_clk CLK" *) input sys_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.sys_rst_n RST" *) input sys_rst_n;

  wire cfg_aer_ecrc_check_en;
  wire cfg_aer_ecrc_gen_en;
  wire [4:0]cfg_aer_interrupt_msgnum;
  wire cfg_aer_rooterr_corr_err_received;
  wire cfg_aer_rooterr_corr_err_reporting_en;
  wire cfg_aer_rooterr_fatal_err_received;
  wire cfg_aer_rooterr_fatal_err_reporting_en;
  wire cfg_aer_rooterr_non_fatal_err_received;
  wire cfg_aer_rooterr_non_fatal_err_reporting_en;
  wire cfg_bridge_serr_en;
  wire [7:0]cfg_bus_number;
  wire [15:0]cfg_command;
  wire [15:0]cfg_dcommand;
  wire [15:0]cfg_dcommand2;
  wire [4:0]cfg_device_number;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [63:0]cfg_dsn;
  wire [15:0]cfg_dstatus;
  wire cfg_err_acs;
  wire [127:0]cfg_err_aer_headerlog;
  wire cfg_err_aer_headerlog_set;
  wire cfg_err_atomic_egress_blocked;
  wire cfg_err_cor;
  wire cfg_err_cpl_abort;
  wire cfg_err_cpl_rdy;
  wire cfg_err_cpl_timeout;
  wire cfg_err_cpl_unexpect;
  wire cfg_err_ecrc;
  wire cfg_err_internal_cor;
  wire cfg_err_internal_uncor;
  wire cfg_err_locked;
  wire cfg_err_malformed;
  wire cfg_err_mc_blocked;
  wire cfg_err_norecovery;
  wire cfg_err_poisoned;
  wire cfg_err_posted;
  wire [47:0]cfg_err_tlp_cpl_header;
  wire cfg_err_ur;
  wire [2:0]cfg_function_number;
  wire cfg_interrupt;
  wire cfg_interrupt_assert;
  wire [7:0]cfg_interrupt_di;
  wire [7:0]cfg_interrupt_do;
  wire [2:0]cfg_interrupt_mmenable;
  wire cfg_interrupt_msienable;
  wire cfg_interrupt_msixenable;
  wire cfg_interrupt_msixfm;
  wire cfg_interrupt_rdy;
  wire cfg_interrupt_stat;
  wire [15:0]cfg_lcommand;
  wire [15:0]cfg_lstatus;
  wire [3:0]cfg_mgmt_byte_en;
  wire [31:0]cfg_mgmt_di;
  wire [31:0]cfg_mgmt_do;
  wire [9:0]cfg_mgmt_dwaddr;
  wire cfg_mgmt_rd_en;
  wire cfg_mgmt_rd_wr_done;
  wire cfg_mgmt_wr_en;
  wire cfg_mgmt_wr_readonly;
  wire cfg_mgmt_wr_rw1c_as_rw;
  wire [15:0]cfg_msg_data;
  wire cfg_msg_received;
  wire cfg_msg_received_assert_int_a;
  wire cfg_msg_received_assert_int_b;
  wire cfg_msg_received_assert_int_c;
  wire cfg_msg_received_assert_int_d;
  wire cfg_msg_received_deassert_int_a;
  wire cfg_msg_received_deassert_int_b;
  wire cfg_msg_received_deassert_int_c;
  wire cfg_msg_received_deassert_int_d;
  wire cfg_msg_received_err_cor;
  wire cfg_msg_received_err_fatal;
  wire cfg_msg_received_err_non_fatal;
  wire cfg_msg_received_pm_as_nak;
  wire cfg_msg_received_pm_pme;
  wire cfg_msg_received_pme_to_ack;
  wire cfg_msg_received_setslotpowerlimit;
  wire [2:0]cfg_pcie_link_state;
  wire [4:0]cfg_pciecap_interrupt_msgnum;
  wire [1:0]cfg_pm_force_state;
  wire cfg_pm_force_state_en;
  wire cfg_pm_halt_aspm_l0s;
  wire cfg_pm_halt_aspm_l1;
  wire cfg_pm_send_pme_to;
  wire cfg_pm_wake;
  wire cfg_pmcsr_pme_en;
  wire cfg_pmcsr_pme_status;
  wire [1:0]cfg_pmcsr_powerstate;
  wire cfg_received_func_lvl_rst;
  wire cfg_root_control_pme_int_en;
  wire cfg_root_control_syserr_corr_err_en;
  wire cfg_root_control_syserr_fatal_err_en;
  wire cfg_root_control_syserr_non_fatal_err_en;
  wire cfg_slot_control_electromech_il_ctl_pulse;
  wire [15:0]cfg_status;
  wire cfg_to_turnoff;
  wire cfg_trn_pending;
  wire cfg_turnoff_ok;
  wire [6:0]cfg_vc_tcvc_map;
  wire [11:0]fc_cpld;
  wire [7:0]fc_cplh;
  wire [11:0]fc_npd;
  wire [7:0]fc_nph;
  wire [11:0]fc_pd;
  wire [7:0]fc_ph;
  wire [2:0]fc_sel;
  wire [127:0]m_axis_rx_tdata;
  wire [15:0]m_axis_rx_tkeep;
  wire m_axis_rx_tlast;
  wire m_axis_rx_tready;
  wire [21:0]m_axis_rx_tuser;
  wire m_axis_rx_tvalid;
  wire [7:0]pci_exp_rxn;
  wire [7:0]pci_exp_rxp;
  wire [7:0]pci_exp_txn;
  wire [7:0]pci_exp_txp;
  wire pl_directed_change_done;
  wire pl_directed_link_auton;
  wire [1:0]pl_directed_link_change;
  wire pl_directed_link_speed;
  wire [1:0]pl_directed_link_width;
  wire pl_downstream_deemph_source;
  wire [2:0]pl_initial_link_width;
  wire [1:0]pl_lane_reversal_mode;
  wire pl_link_gen2_cap;
  wire pl_link_partner_gen2_supported;
  wire pl_link_upcfg_cap;
  wire [5:0]pl_ltssm_state;
  wire pl_phy_lnk_up;
  wire pl_received_hot_rst;
  wire [1:0]pl_rx_pm_state;
  wire pl_sel_lnk_rate;
  wire [1:0]pl_sel_lnk_width;
  wire pl_transmit_hot_rst;
  wire [2:0]pl_tx_pm_state;
  wire pl_upstream_prefer_deemph;
  wire rx_np_ok;
  wire rx_np_req;
  wire [127:0]s_axis_tx_tdata;
  wire [15:0]s_axis_tx_tkeep;
  wire s_axis_tx_tlast;
  wire s_axis_tx_tready;
  wire [3:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire sys_clk;
  wire sys_rst_n;
  wire [5:0]tx_buf_av;
  wire tx_cfg_gnt;
  wire tx_cfg_req;
  wire tx_err_drop;
  wire user_app_rdy;
  wire user_clk_out;
  wire user_lnk_up;
  wire user_reset_out;
  wire NLW_inst_ext_ch_gt_drpclk_UNCONNECTED;
  wire NLW_inst_int_dclk_out_UNCONNECTED;
  wire NLW_inst_int_mmcm_lock_out_UNCONNECTED;
  wire NLW_inst_int_oobclk_out_UNCONNECTED;
  wire NLW_inst_int_pclk_out_slave_UNCONNECTED;
  wire NLW_inst_int_pipe_rxusrclk_out_UNCONNECTED;
  wire NLW_inst_int_userclk1_out_UNCONNECTED;
  wire NLW_inst_int_userclk2_out_UNCONNECTED;
  wire NLW_inst_pcie_drp_rdy_UNCONNECTED;
  wire NLW_inst_pipe_gen3_out_UNCONNECTED;
  wire NLW_inst_pipe_qrst_idle_UNCONNECTED;
  wire NLW_inst_pipe_rate_idle_UNCONNECTED;
  wire NLW_inst_pipe_rst_idle_UNCONNECTED;
  wire NLW_inst_pipe_txoutclk_out_UNCONNECTED;
  wire NLW_inst_qpll_drp_clk_UNCONNECTED;
  wire NLW_inst_qpll_drp_gen3_UNCONNECTED;
  wire NLW_inst_qpll_drp_ovrd_UNCONNECTED;
  wire NLW_inst_qpll_drp_rst_n_UNCONNECTED;
  wire NLW_inst_qpll_drp_start_UNCONNECTED;
  wire NLW_inst_qpll_qplld_UNCONNECTED;
  wire NLW_inst_startup_cfgclk_UNCONNECTED;
  wire NLW_inst_startup_cfgmclk_UNCONNECTED;
  wire NLW_inst_startup_eos_UNCONNECTED;
  wire NLW_inst_startup_preq_UNCONNECTED;
  wire [11:0]NLW_inst_common_commands_out_UNCONNECTED;
  wire [127:0]NLW_inst_ext_ch_gt_drpdo_UNCONNECTED;
  wire [7:0]NLW_inst_ext_ch_gt_drprdy_UNCONNECTED;
  wire [7:0]NLW_inst_gt_ch_drp_rdy_UNCONNECTED;
  wire [31:0]NLW_inst_icap_o_UNCONNECTED;
  wire [1:0]NLW_inst_int_qplllock_out_UNCONNECTED;
  wire [1:0]NLW_inst_int_qplloutclk_out_UNCONNECTED;
  wire [1:0]NLW_inst_int_qplloutrefclk_out_UNCONNECTED;
  wire [7:0]NLW_inst_int_rxoutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_pcie_drp_do_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_cpll_lock_UNCONNECTED;
  wire [31:0]NLW_inst_pipe_debug_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_0_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_1_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_2_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_3_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_4_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_5_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_6_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_7_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_8_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_9_UNCONNECTED;
  wire [119:0]NLW_inst_pipe_dmonitorout_UNCONNECTED;
  wire [55:0]NLW_inst_pipe_drp_fsm_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_eyescandataerror_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_pclk_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_pipe_qpll_lock_UNCONNECTED;
  wire [11:0]NLW_inst_pipe_qrst_fsm_UNCONNECTED;
  wire [39:0]NLW_inst_pipe_rate_fsm_UNCONNECTED;
  wire [4:0]NLW_inst_pipe_rst_fsm_UNCONNECTED;
  wire [23:0]NLW_inst_pipe_rxbufstatus_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_rxcommadet_UNCONNECTED;
  wire [63:0]NLW_inst_pipe_rxdisperr_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_rxdlysresetdone_UNCONNECTED;
  wire [63:0]NLW_inst_pipe_rxnotintable_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_rxoutclk_out_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_rxphaligndone_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_rxpmaresetdone_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_rxprbserr_UNCONNECTED;
  wire [23:0]NLW_inst_pipe_rxstatus_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_rxsyncdone_UNCONNECTED;
  wire [55:0]NLW_inst_pipe_sync_fsm_rx_UNCONNECTED;
  wire [47:0]NLW_inst_pipe_sync_fsm_tx_UNCONNECTED;
  wire [22:0]NLW_inst_pipe_tx_0_sigs_UNCONNECTED;
  wire [22:0]NLW_inst_pipe_tx_1_sigs_UNCONNECTED;
  wire [22:0]NLW_inst_pipe_tx_2_sigs_UNCONNECTED;
  wire [22:0]NLW_inst_pipe_tx_3_sigs_UNCONNECTED;
  wire [22:0]NLW_inst_pipe_tx_4_sigs_UNCONNECTED;
  wire [22:0]NLW_inst_pipe_tx_5_sigs_UNCONNECTED;
  wire [22:0]NLW_inst_pipe_tx_6_sigs_UNCONNECTED;
  wire [22:0]NLW_inst_pipe_tx_7_sigs_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_txdlysresetdone_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_txphaligndone_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_txphinitdone_UNCONNECTED;
  wire [1:0]NLW_inst_qpll_qpllreset_UNCONNECTED;

(* CFG_CTL_IF = "true" *) 
   (* CFG_FC_IF = "true" *) 
   (* CFG_MGMT_IF = "true" *) 
   (* CFG_STATUS_IF = "true" *) 
   (* CLASS_CODE = "010802" *) 
   (* C_DATA_WIDTH = "128" *) 
   (* DowngradeIPIdentifiedWarnings = "yes" *) 
   (* ERR_REPORTING_IF = "true" *) 
   (* EXT_CH_GT_DRP = "FALSE" *) 
   (* EXT_PIPE_INTERFACE = "FALSE" *) 
   (* EXT_STARTUP_PRIMITIVE = "FALSE" *) 
   (* KEEP_WIDTH = "16" *) 
   (* LINK_CAP_MAX_LINK_WIDTH = "8" *) 
   (* PCIE_EXT_CLK = "FALSE" *) 
   (* PCIE_EXT_GT_COMMON = "FALSE" *) 
   (* PIPE_SIM = "FALSE" *) 
   (* PL_INTERFACE = "true" *) 
   (* RCV_MSG_IF = "true" *) 
   (* SHARED_LOGIC_IN_CORE = "FALSE" *) 
   (* TRANSCEIVER_CTRL_STATUS_PORTS = "FALSE" *) 
   (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt txp" *) 
   (* bar_0 = "FFFFE000" *) 
   (* bar_1 = "00000000" *) 
   (* bar_2 = "00000000" *) 
   (* bar_3 = "00000000" *) 
   (* bar_4 = "00000000" *) 
   (* bar_5 = "00000000" *) 
   (* bram_lat = "1" *) 
   (* c_aer_base_ptr = "000" *) 
   (* c_aer_cap_ecrc_check_capable = "FALSE" *) 
   (* c_aer_cap_ecrc_gen_capable = "FALSE" *) 
   (* c_aer_cap_multiheader = "FALSE" *) 
   (* c_aer_cap_nextptr = "000" *) 
   (* c_aer_cap_on = "FALSE" *) 
   (* c_aer_cap_optional_err_support = "000000" *) 
   (* c_aer_cap_permit_rooterr_update = "FALSE" *) 
   (* c_buf_opt_bma = "true" *) 
   (* c_component_name = "pcie_7x_0_core_top" *) 
   (* c_cpl_inf = "true" *) 
   (* c_cpl_infinite = "true" *) 
   (* c_cpl_timeout_disable_sup = "FALSE" *) 
   (* c_cpl_timeout_range = "0010" *) 
   (* c_cpl_timeout_ranges_sup = "2" *) 
   (* c_d1_support = "FALSE" *) 
   (* c_d2_support = "FALSE" *) 
   (* c_de_emph = "FALSE" *) 
   (* c_dev_cap2_ari_forwarding_supported = "FALSE" *) 
   (* c_dev_cap2_atomicop32_completer_supported = "FALSE" *) 
   (* c_dev_cap2_atomicop64_completer_supported = "FALSE" *) 
   (* c_dev_cap2_atomicop_routing_supported = "FALSE" *) 
   (* c_dev_cap2_cas128_completer_supported = "FALSE" *) 
   (* c_dev_cap2_tph_completer_supported = "00" *) 
   (* c_dev_control_ext_tag_default = "true" *) 
   (* c_dev_port_type = "0" *) 
   (* c_dis_lane_reverse = "true" *) 
   (* c_disable_rx_poisoned_resp = "FALSE" *) 
   (* c_disable_scrambling = "FALSE" *) 
   (* c_disable_tx_aspm_l0s = "FALSE" *) 
   (* c_dll_lnk_actv_cap = "FALSE" *) 
   (* c_dsi_bool = "FALSE" *) 
   (* c_dsn_base_ptr = "000" *) 
   (* c_dsn_cap_enabled = "FALSE" *) 
   (* c_dsn_next_ptr = "000" *) 
   (* c_enable_msg_route = "00000000000" *) 
   (* c_ep_l0s_accpt_lat = "0" *) 
   (* c_ep_l1_accpt_lat = "7" *) 
   (* c_ext_pci_cfg_space_addr = "3FF" *) 
   (* c_external_clocking = "true" *) 
   (* c_fc_cpld = "461" *) 
   (* c_fc_cplh = "36" *) 
   (* c_fc_npd = "24" *) 
   (* c_fc_nph = "12" *) 
   (* c_fc_pd = "437" *) 
   (* c_fc_ph = "32" *) 
   (* c_gen1 = "1'b1" *) 
   (* c_header_type = "00" *) 
   (* c_hw_auton_spd_disable = "FALSE" *) 
   (* c_int_width = "64" *) 
   (* c_last_cfg_dw = "100" *) 
   (* c_link_cap_aspm_optionality = "FALSE" *) 
   (* c_ll_ack_timeout = "0000" *) 
   (* c_ll_ack_timeout_enable = "FALSE" *) 
   (* c_ll_ack_timeout_function = "0" *) 
   (* c_ll_replay_timeout = "0000" *) 
   (* c_ll_replay_timeout_enable = "FALSE" *) 
   (* c_ll_replay_timeout_func = "1" *) 
   (* c_lnk_bndwdt_notif = "FALSE" *) 
   (* c_msi = "3" *) 
   (* c_msi_64b_addr = "true" *) 
   (* c_msi_cap_on = "true" *) 
   (* c_msi_mult_msg_extn = "0" *) 
   (* c_msi_per_vctr_mask_cap = "FALSE" *) 
   (* c_msix_cap_on = "FALSE" *) 
   (* c_msix_next_ptr = "00" *) 
   (* c_msix_pba_bir = "0" *) 
   (* c_msix_pba_offset = "0" *) 
   (* c_msix_table_bir = "0" *) 
   (* c_msix_table_offset = "0" *) 
   (* c_msix_table_size = "000" *) 
   (* c_pci_cfg_space_addr = "3F" *) 
   (* c_pcie_blk_locn = "0" *) 
   (* c_pcie_cap_next_ptr = "00" *) 
   (* c_pcie_cap_slot_implemented = "FALSE" *) 
   (* c_pcie_dbg_ports = "FALSE" *) 
   (* c_pcie_fast_config = "0" *) 
   (* c_perf_level_high = "true" *) 
   (* c_phantom_functions = "0" *) 
   (* c_pm_cap_next_ptr = "48" *) 
   (* c_pme_support = "00" *) 
   (* c_rbar_base_ptr = "000" *) 
   (* c_rbar_cap_control_encodedbar0 = "00" *) 
   (* c_rbar_cap_control_encodedbar1 = "00" *) 
   (* c_rbar_cap_control_encodedbar2 = "00" *) 
   (* c_rbar_cap_control_encodedbar3 = "00" *) 
   (* c_rbar_cap_control_encodedbar4 = "00" *) 
   (* c_rbar_cap_control_encodedbar5 = "00" *) 
   (* c_rbar_cap_index0 = "0" *) 
   (* c_rbar_cap_index1 = "0" *) 
   (* c_rbar_cap_index2 = "0" *) 
   (* c_rbar_cap_index3 = "0" *) 
   (* c_rbar_cap_index4 = "0" *) 
   (* c_rbar_cap_index5 = "0" *) 
   (* c_rbar_cap_nextptr = "000" *) 
   (* c_rbar_cap_on = "FALSE" *) 
   (* c_rbar_cap_sup0 = "00001" *) 
   (* c_rbar_cap_sup1 = "00001" *) 
   (* c_rbar_cap_sup2 = "00001" *) 
   (* c_rbar_cap_sup3 = "00001" *) 
   (* c_rbar_cap_sup4 = "00001" *) 
   (* c_rbar_cap_sup5 = "00001" *) 
   (* c_rbar_num = "0" *) 
   (* c_rcb = "0" *) 
   (* c_recrc_check = "0" *) 
   (* c_recrc_check_trim = "true" *) 
   (* c_rev_gt_order = "FALSE" *) 
   (* c_root_cap_crs = "FALSE" *) 
   (* c_rx_raddr_lat = "0" *) 
   (* c_rx_ram_limit = "7FF" *) 
   (* c_rx_rdata_lat = "2" *) 
   (* c_rx_write_lat = "1" *) 
   (* c_silicon_rev = "2" *) 
   (* c_slot_cap_attn_butn = "FALSE" *) 
   (* c_slot_cap_attn_ind = "FALSE" *) 
   (* c_slot_cap_elec_interlock = "FALSE" *) 
   (* c_slot_cap_hotplug_cap = "FALSE" *) 
   (* c_slot_cap_hotplug_surprise = "FALSE" *) 
   (* c_slot_cap_mrl = "FALSE" *) 
   (* c_slot_cap_no_cmd_comp_sup = "FALSE" *) 
   (* c_slot_cap_physical_slot_num = "0" *) 
   (* c_slot_cap_pwr_ctrl = "FALSE" *) 
   (* c_slot_cap_pwr_ind = "FALSE" *) 
   (* c_slot_cap_pwr_limit_scale = "0" *) 
   (* c_slot_cap_pwr_limit_value = "0" *) 
   (* c_surprise_dn_err_cap = "FALSE" *) 
   (* c_trgt_lnk_spd = "2" *) 
   (* c_trn_np_fc = "FALSE" *) 
   (* c_tx_last_tlp = "29" *) 
   (* c_tx_raddr_lat = "0" *) 
   (* c_tx_rdata_lat = "2" *) 
   (* c_tx_write_lat = "1" *) 
   (* c_upconfig_capable = "true" *) 
   (* c_upstream_facing = "true" *) 
   (* c_ur_atomic = "FALSE" *) 
   (* c_ur_inv_req = "true" *) 
   (* c_ur_prs_response = "true" *) 
   (* c_vc_base_ptr = "000" *) 
   (* c_vc_cap_enabled = "FALSE" *) 
   (* c_vc_cap_reject_snoop = "FALSE" *) 
   (* c_vc_next_ptr = "000" *) 
   (* c_vsec_base_ptr = "000" *) 
   (* c_vsec_cap_enabled = "FALSE" *) 
   (* c_vsec_next_ptr = "000" *) 
   (* c_xlnx_ref_board = "ZC706" *) 
   (* cap_ver = "2" *) 
   (* cardbus_cis_ptr = "00000000" *) 
   (* cmps = "2" *) 
   (* con_scl_fctr_d0_state = "0" *) 
   (* con_scl_fctr_d1_state = "0" *) 
   (* con_scl_fctr_d2_state = "0" *) 
   (* con_scl_fctr_d3_state = "0" *) 
   (* cost_table = "1" *) 
   (* d1_sup = "0" *) 
   (* d2_sup = "0" *) 
   (* dev_id = "7028" *) 
   (* dev_port_type = "0000" *) 
   (* dis_scl_fctr_d0_state = "0" *) 
   (* dis_scl_fctr_d1_state = "0" *) 
   (* dis_scl_fctr_d2_state = "0" *) 
   (* dis_scl_fctr_d3_state = "0" *) 
   (* dsi = "0" *) 
   (* ep_l0s_accpt_lat = "000" *) 
   (* ep_l1_accpt_lat = "111" *) 
   (* ext_tag_fld_sup = "true" *) 
   (* int_pin = "1" *) 
   (* intx = "true" *) 
   (* max_lnk_spd = "2" *) 
   (* max_lnk_wdt = "001000" *) 
   (* mps = "010" *) 
   (* no_soft_rst = "true" *) 
   (* pci_exp_int_freq = "3" *) 
   (* pci_exp_ref_freq = "0" *) 
   (* phantm_func_sup = "00" *) 
   (* pme_sup = "00" *) 
   (* pwr_con_d0_state = "00" *) 
   (* pwr_con_d1_state = "00" *) 
   (* pwr_con_d2_state = "00" *) 
   (* pwr_con_d3_state = "00" *) 
   (* pwr_dis_d0_state = "00" *) 
   (* pwr_dis_d1_state = "00" *) 
   (* pwr_dis_d2_state = "00" *) 
   (* pwr_dis_d3_state = "00" *) 
   (* rev_id = "00" *) 
   (* slot_clk = "FALSE" *) 
   (* subsys_id = "0007" *) 
   (* subsys_ven_id = "10EE" *) 
   (* ven_id = "10EE" *) 
   (* xrom_bar = "00000000" *) 
   pcie_7x_0_core_top_pcie_7x_0_core_top_pcie2_top inst
       (.cfg_aer_ecrc_check_en(cfg_aer_ecrc_check_en),
        .cfg_aer_ecrc_gen_en(cfg_aer_ecrc_gen_en),
        .cfg_aer_interrupt_msgnum(cfg_aer_interrupt_msgnum),
        .cfg_aer_rooterr_corr_err_received(cfg_aer_rooterr_corr_err_received),
        .cfg_aer_rooterr_corr_err_reporting_en(cfg_aer_rooterr_corr_err_reporting_en),
        .cfg_aer_rooterr_fatal_err_received(cfg_aer_rooterr_fatal_err_received),
        .cfg_aer_rooterr_fatal_err_reporting_en(cfg_aer_rooterr_fatal_err_reporting_en),
        .cfg_aer_rooterr_non_fatal_err_received(cfg_aer_rooterr_non_fatal_err_received),
        .cfg_aer_rooterr_non_fatal_err_reporting_en(cfg_aer_rooterr_non_fatal_err_reporting_en),
        .cfg_bridge_serr_en(cfg_bridge_serr_en),
        .cfg_bus_number(cfg_bus_number),
        .cfg_command(cfg_command),
        .cfg_dcommand(cfg_dcommand),
        .cfg_dcommand2(cfg_dcommand2),
        .cfg_device_number(cfg_device_number),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_dsn(cfg_dsn),
        .cfg_dstatus(cfg_dstatus),
        .cfg_err_acs(cfg_err_acs),
        .cfg_err_aer_headerlog(cfg_err_aer_headerlog),
        .cfg_err_aer_headerlog_set(cfg_err_aer_headerlog_set),
        .cfg_err_atomic_egress_blocked(cfg_err_atomic_egress_blocked),
        .cfg_err_cor(cfg_err_cor),
        .cfg_err_cpl_abort(cfg_err_cpl_abort),
        .cfg_err_cpl_rdy(cfg_err_cpl_rdy),
        .cfg_err_cpl_timeout(cfg_err_cpl_timeout),
        .cfg_err_cpl_unexpect(cfg_err_cpl_unexpect),
        .cfg_err_ecrc(cfg_err_ecrc),
        .cfg_err_internal_cor(cfg_err_internal_cor),
        .cfg_err_internal_uncor(cfg_err_internal_uncor),
        .cfg_err_locked(cfg_err_locked),
        .cfg_err_malformed(cfg_err_malformed),
        .cfg_err_mc_blocked(cfg_err_mc_blocked),
        .cfg_err_norecovery(cfg_err_norecovery),
        .cfg_err_poisoned(cfg_err_poisoned),
        .cfg_err_posted(cfg_err_posted),
        .cfg_err_tlp_cpl_header(cfg_err_tlp_cpl_header),
        .cfg_err_ur(cfg_err_ur),
        .cfg_function_number(cfg_function_number),
        .cfg_interrupt(cfg_interrupt),
        .cfg_interrupt_assert(cfg_interrupt_assert),
        .cfg_interrupt_di(cfg_interrupt_di),
        .cfg_interrupt_do(cfg_interrupt_do),
        .cfg_interrupt_mmenable(cfg_interrupt_mmenable),
        .cfg_interrupt_msienable(cfg_interrupt_msienable),
        .cfg_interrupt_msixenable(cfg_interrupt_msixenable),
        .cfg_interrupt_msixfm(cfg_interrupt_msixfm),
        .cfg_interrupt_rdy(cfg_interrupt_rdy),
        .cfg_interrupt_stat(cfg_interrupt_stat),
        .cfg_lcommand(cfg_lcommand),
        .cfg_lstatus(cfg_lstatus),
        .cfg_mgmt_byte_en(cfg_mgmt_byte_en),
        .cfg_mgmt_di(cfg_mgmt_di),
        .cfg_mgmt_do(cfg_mgmt_do),
        .cfg_mgmt_dwaddr(cfg_mgmt_dwaddr),
        .cfg_mgmt_rd_en(cfg_mgmt_rd_en),
        .cfg_mgmt_rd_wr_done(cfg_mgmt_rd_wr_done),
        .cfg_mgmt_wr_en(cfg_mgmt_wr_en),
        .cfg_mgmt_wr_readonly(cfg_mgmt_wr_readonly),
        .cfg_mgmt_wr_rw1c_as_rw(cfg_mgmt_wr_rw1c_as_rw),
        .cfg_msg_data(cfg_msg_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_assert_int_a(cfg_msg_received_assert_int_a),
        .cfg_msg_received_assert_int_b(cfg_msg_received_assert_int_b),
        .cfg_msg_received_assert_int_c(cfg_msg_received_assert_int_c),
        .cfg_msg_received_assert_int_d(cfg_msg_received_assert_int_d),
        .cfg_msg_received_deassert_int_a(cfg_msg_received_deassert_int_a),
        .cfg_msg_received_deassert_int_b(cfg_msg_received_deassert_int_b),
        .cfg_msg_received_deassert_int_c(cfg_msg_received_deassert_int_c),
        .cfg_msg_received_deassert_int_d(cfg_msg_received_deassert_int_d),
        .cfg_msg_received_err_cor(cfg_msg_received_err_cor),
        .cfg_msg_received_err_fatal(cfg_msg_received_err_fatal),
        .cfg_msg_received_err_non_fatal(cfg_msg_received_err_non_fatal),
        .cfg_msg_received_pm_as_nak(cfg_msg_received_pm_as_nak),
        .cfg_msg_received_pm_pme(cfg_msg_received_pm_pme),
        .cfg_msg_received_pme_to_ack(cfg_msg_received_pme_to_ack),
        .cfg_msg_received_setslotpowerlimit(cfg_msg_received_setslotpowerlimit),
        .cfg_pcie_link_state(cfg_pcie_link_state),
        .cfg_pciecap_interrupt_msgnum(cfg_pciecap_interrupt_msgnum),
        .cfg_pm_force_state(cfg_pm_force_state),
        .cfg_pm_force_state_en(cfg_pm_force_state_en),
        .cfg_pm_halt_aspm_l0s(cfg_pm_halt_aspm_l0s),
        .cfg_pm_halt_aspm_l1(cfg_pm_halt_aspm_l1),
        .cfg_pm_send_pme_to(cfg_pm_send_pme_to),
        .cfg_pm_wake(cfg_pm_wake),
        .cfg_pmcsr_pme_en(cfg_pmcsr_pme_en),
        .cfg_pmcsr_pme_status(cfg_pmcsr_pme_status),
        .cfg_pmcsr_powerstate(cfg_pmcsr_powerstate),
        .cfg_received_func_lvl_rst(cfg_received_func_lvl_rst),
        .cfg_root_control_pme_int_en(cfg_root_control_pme_int_en),
        .cfg_root_control_syserr_corr_err_en(cfg_root_control_syserr_corr_err_en),
        .cfg_root_control_syserr_fatal_err_en(cfg_root_control_syserr_fatal_err_en),
        .cfg_root_control_syserr_non_fatal_err_en(cfg_root_control_syserr_non_fatal_err_en),
        .cfg_slot_control_electromech_il_ctl_pulse(cfg_slot_control_electromech_il_ctl_pulse),
        .cfg_status(cfg_status),
        .cfg_to_turnoff(cfg_to_turnoff),
        .cfg_trn_pending(cfg_trn_pending),
        .cfg_turnoff_ok(cfg_turnoff_ok),
        .cfg_vc_tcvc_map(cfg_vc_tcvc_map),
        .common_commands_in({1'b0,1'b0,1'b0,1'b0}),
        .common_commands_out(NLW_inst_common_commands_out_UNCONNECTED[11:0]),
        .ext_ch_gt_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ext_ch_gt_drpclk(NLW_inst_ext_ch_gt_drpclk_UNCONNECTED),
        .ext_ch_gt_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ext_ch_gt_drpdo(NLW_inst_ext_ch_gt_drpdo_UNCONNECTED[127:0]),
        .ext_ch_gt_drpen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ext_ch_gt_drprdy(NLW_inst_ext_ch_gt_drprdy_UNCONNECTED[7:0]),
        .ext_ch_gt_drpwe({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .fc_cpld(fc_cpld),
        .fc_cplh(fc_cplh),
        .fc_npd(fc_npd),
        .fc_nph(fc_nph),
        .fc_pd(fc_pd),
        .fc_ph(fc_ph),
        .fc_sel(fc_sel),
        .gt_ch_drp_rdy(NLW_inst_gt_ch_drp_rdy_UNCONNECTED[7:0]),
        .icap_clk(1'b0),
        .icap_csib(1'b0),
        .icap_i({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .icap_o(NLW_inst_icap_o_UNCONNECTED[31:0]),
        .icap_rdwrb(1'b0),
        .int_dclk_out(NLW_inst_int_dclk_out_UNCONNECTED),
        .int_mmcm_lock_out(NLW_inst_int_mmcm_lock_out_UNCONNECTED),
        .int_oobclk_out(NLW_inst_int_oobclk_out_UNCONNECTED),
        .int_pclk_out_slave(NLW_inst_int_pclk_out_slave_UNCONNECTED),
        .int_pclk_sel_slave({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .int_pipe_rxusrclk_out(NLW_inst_int_pipe_rxusrclk_out_UNCONNECTED),
        .int_qplllock_out(NLW_inst_int_qplllock_out_UNCONNECTED[1:0]),
        .int_qplloutclk_out(NLW_inst_int_qplloutclk_out_UNCONNECTED[1:0]),
        .int_qplloutrefclk_out(NLW_inst_int_qplloutrefclk_out_UNCONNECTED[1:0]),
        .int_rxoutclk_out(NLW_inst_int_rxoutclk_out_UNCONNECTED[7:0]),
        .int_userclk1_out(NLW_inst_int_userclk1_out_UNCONNECTED),
        .int_userclk2_out(NLW_inst_int_userclk2_out_UNCONNECTED),
        .m_axis_rx_tdata(m_axis_rx_tdata),
        .m_axis_rx_tkeep(m_axis_rx_tkeep),
        .m_axis_rx_tlast(m_axis_rx_tlast),
        .m_axis_rx_tready(m_axis_rx_tready),
        .m_axis_rx_tuser(m_axis_rx_tuser),
        .m_axis_rx_tvalid(m_axis_rx_tvalid),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pcie_drp_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcie_drp_clk(1'b1),
        .pcie_drp_di({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcie_drp_do(NLW_inst_pcie_drp_do_UNCONNECTED[15:0]),
        .pcie_drp_en(1'b0),
        .pcie_drp_rdy(NLW_inst_pcie_drp_rdy_UNCONNECTED),
        .pcie_drp_we(1'b0),
        .pipe_cpll_lock(NLW_inst_pipe_cpll_lock_UNCONNECTED[7:0]),
        .pipe_dclk_in(1'b0),
        .pipe_debug(NLW_inst_pipe_debug_UNCONNECTED[31:0]),
        .pipe_debug_0(NLW_inst_pipe_debug_0_UNCONNECTED[7:0]),
        .pipe_debug_1(NLW_inst_pipe_debug_1_UNCONNECTED[7:0]),
        .pipe_debug_2(NLW_inst_pipe_debug_2_UNCONNECTED[7:0]),
        .pipe_debug_3(NLW_inst_pipe_debug_3_UNCONNECTED[7:0]),
        .pipe_debug_4(NLW_inst_pipe_debug_4_UNCONNECTED[7:0]),
        .pipe_debug_5(NLW_inst_pipe_debug_5_UNCONNECTED[7:0]),
        .pipe_debug_6(NLW_inst_pipe_debug_6_UNCONNECTED[7:0]),
        .pipe_debug_7(NLW_inst_pipe_debug_7_UNCONNECTED[7:0]),
        .pipe_debug_8(NLW_inst_pipe_debug_8_UNCONNECTED[7:0]),
        .pipe_debug_9(NLW_inst_pipe_debug_9_UNCONNECTED[7:0]),
        .pipe_dmonitorout(NLW_inst_pipe_dmonitorout_UNCONNECTED[119:0]),
        .pipe_drp_fsm(NLW_inst_pipe_drp_fsm_UNCONNECTED[55:0]),
        .pipe_eyescandataerror(NLW_inst_pipe_eyescandataerror_UNCONNECTED[7:0]),
        .pipe_gen3_out(NLW_inst_pipe_gen3_out_UNCONNECTED),
        .pipe_loopback({1'b0,1'b0,1'b0}),
        .pipe_mmcm_lock_in(1'b1),
        .pipe_mmcm_rst_n(1'b1),
        .pipe_oobclk_in(1'b0),
        .pipe_pclk_in(1'b0),
        .pipe_pclk_sel_out(NLW_inst_pipe_pclk_sel_out_UNCONNECTED[7:0]),
        .pipe_qpll_lock(NLW_inst_pipe_qpll_lock_UNCONNECTED[1:0]),
        .pipe_qrst_fsm(NLW_inst_pipe_qrst_fsm_UNCONNECTED[11:0]),
        .pipe_qrst_idle(NLW_inst_pipe_qrst_idle_UNCONNECTED),
        .pipe_rate_fsm(NLW_inst_pipe_rate_fsm_UNCONNECTED[39:0]),
        .pipe_rate_idle(NLW_inst_pipe_rate_idle_UNCONNECTED),
        .pipe_rst_fsm(NLW_inst_pipe_rst_fsm_UNCONNECTED[4:0]),
        .pipe_rst_idle(NLW_inst_pipe_rst_idle_UNCONNECTED),
        .pipe_rx_0_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_1_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_2_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_3_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_4_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_5_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_6_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_7_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rxbufstatus(NLW_inst_pipe_rxbufstatus_UNCONNECTED[23:0]),
        .pipe_rxcommadet(NLW_inst_pipe_rxcommadet_UNCONNECTED[7:0]),
        .pipe_rxdisperr(NLW_inst_pipe_rxdisperr_UNCONNECTED[63:0]),
        .pipe_rxdlysresetdone(NLW_inst_pipe_rxdlysresetdone_UNCONNECTED[7:0]),
        .pipe_rxnotintable(NLW_inst_pipe_rxnotintable_UNCONNECTED[63:0]),
        .pipe_rxoutclk_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rxoutclk_out(NLW_inst_pipe_rxoutclk_out_UNCONNECTED[7:0]),
        .pipe_rxphaligndone(NLW_inst_pipe_rxphaligndone_UNCONNECTED[7:0]),
        .pipe_rxpmaresetdone(NLW_inst_pipe_rxpmaresetdone_UNCONNECTED[7:0]),
        .pipe_rxprbscntreset(1'b0),
        .pipe_rxprbserr(NLW_inst_pipe_rxprbserr_UNCONNECTED[7:0]),
        .pipe_rxprbssel({1'b0,1'b0,1'b0}),
        .pipe_rxstatus(NLW_inst_pipe_rxstatus_UNCONNECTED[23:0]),
        .pipe_rxsyncdone(NLW_inst_pipe_rxsyncdone_UNCONNECTED[7:0]),
        .pipe_rxusrclk_in(1'b0),
        .pipe_sync_fsm_rx(NLW_inst_pipe_sync_fsm_rx_UNCONNECTED[55:0]),
        .pipe_sync_fsm_tx(NLW_inst_pipe_sync_fsm_tx_UNCONNECTED[47:0]),
        .pipe_tx_0_sigs(NLW_inst_pipe_tx_0_sigs_UNCONNECTED[22:0]),
        .pipe_tx_1_sigs(NLW_inst_pipe_tx_1_sigs_UNCONNECTED[22:0]),
        .pipe_tx_2_sigs(NLW_inst_pipe_tx_2_sigs_UNCONNECTED[22:0]),
        .pipe_tx_3_sigs(NLW_inst_pipe_tx_3_sigs_UNCONNECTED[22:0]),
        .pipe_tx_4_sigs(NLW_inst_pipe_tx_4_sigs_UNCONNECTED[22:0]),
        .pipe_tx_5_sigs(NLW_inst_pipe_tx_5_sigs_UNCONNECTED[22:0]),
        .pipe_tx_6_sigs(NLW_inst_pipe_tx_6_sigs_UNCONNECTED[22:0]),
        .pipe_tx_7_sigs(NLW_inst_pipe_tx_7_sigs_UNCONNECTED[22:0]),
        .pipe_txdlysresetdone(NLW_inst_pipe_txdlysresetdone_UNCONNECTED[7:0]),
        .pipe_txoutclk_out(NLW_inst_pipe_txoutclk_out_UNCONNECTED),
        .pipe_txphaligndone(NLW_inst_pipe_txphaligndone_UNCONNECTED[7:0]),
        .pipe_txphinitdone(NLW_inst_pipe_txphinitdone_UNCONNECTED[7:0]),
        .pipe_txprbsforceerr(1'b0),
        .pipe_txprbssel({1'b0,1'b0,1'b0}),
        .pipe_userclk1_in(1'b1),
        .pipe_userclk2_in(1'b0),
        .pl_directed_change_done(pl_directed_change_done),
        .pl_directed_link_auton(pl_directed_link_auton),
        .pl_directed_link_change(pl_directed_link_change),
        .pl_directed_link_speed(pl_directed_link_speed),
        .pl_directed_link_width(pl_directed_link_width),
        .pl_downstream_deemph_source(pl_downstream_deemph_source),
        .pl_initial_link_width(pl_initial_link_width),
        .pl_lane_reversal_mode(pl_lane_reversal_mode),
        .pl_link_gen2_cap(pl_link_gen2_cap),
        .pl_link_partner_gen2_supported(pl_link_partner_gen2_supported),
        .pl_link_upcfg_cap(pl_link_upcfg_cap),
        .pl_ltssm_state(pl_ltssm_state),
        .pl_phy_lnk_up(pl_phy_lnk_up),
        .pl_received_hot_rst(pl_received_hot_rst),
        .pl_rx_pm_state(pl_rx_pm_state),
        .pl_sel_lnk_rate(pl_sel_lnk_rate),
        .pl_sel_lnk_width(pl_sel_lnk_width),
        .pl_transmit_hot_rst(pl_transmit_hot_rst),
        .pl_tx_pm_state(pl_tx_pm_state),
        .pl_upstream_prefer_deemph(pl_upstream_prefer_deemph),
        .qpll_drp_clk(NLW_inst_qpll_drp_clk_UNCONNECTED),
        .qpll_drp_crscode({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll_drp_done({1'b0,1'b0}),
        .qpll_drp_fsm({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll_drp_gen3(NLW_inst_qpll_drp_gen3_UNCONNECTED),
        .qpll_drp_ovrd(NLW_inst_qpll_drp_ovrd_UNCONNECTED),
        .qpll_drp_reset({1'b0,1'b0}),
        .qpll_drp_rst_n(NLW_inst_qpll_drp_rst_n_UNCONNECTED),
        .qpll_drp_start(NLW_inst_qpll_drp_start_UNCONNECTED),
        .qpll_qplld(NLW_inst_qpll_qplld_UNCONNECTED),
        .qpll_qplllock({1'b0,1'b0}),
        .qpll_qplloutclk({1'b0,1'b0}),
        .qpll_qplloutrefclk({1'b0,1'b0}),
        .qpll_qpllreset(NLW_inst_qpll_qpllreset_UNCONNECTED[1:0]),
        .rx_np_ok(rx_np_ok),
        .rx_np_req(rx_np_req),
        .s_axis_tx_tdata(s_axis_tx_tdata),
        .s_axis_tx_tkeep(s_axis_tx_tkeep),
        .s_axis_tx_tlast(s_axis_tx_tlast),
        .s_axis_tx_tready(s_axis_tx_tready),
        .s_axis_tx_tuser(s_axis_tx_tuser),
        .s_axis_tx_tvalid(s_axis_tx_tvalid),
        .startup_cfgclk(NLW_inst_startup_cfgclk_UNCONNECTED),
        .startup_cfgmclk(NLW_inst_startup_cfgmclk_UNCONNECTED),
        .startup_clk(1'b0),
        .startup_eos(NLW_inst_startup_eos_UNCONNECTED),
        .startup_eos_in(1'b0),
        .startup_gsr(1'b0),
        .startup_gts(1'b0),
        .startup_keyclearb(1'b1),
        .startup_pack(1'b0),
        .startup_preq(NLW_inst_startup_preq_UNCONNECTED),
        .startup_usrcclko(1'b1),
        .startup_usrcclkts(1'b0),
        .startup_usrdoneo(1'b0),
        .startup_usrdonets(1'b1),
        .sys_clk(sys_clk),
        .sys_rst_n(sys_rst_n),
        .tx_buf_av(tx_buf_av),
        .tx_cfg_gnt(tx_cfg_gnt),
        .tx_cfg_req(tx_cfg_req),
        .tx_err_drop(tx_err_drop),
        .user_app_rdy(user_app_rdy),
        .user_clk_out(user_clk_out),
        .user_lnk_up(user_lnk_up),
        .user_reset_out(user_reset_out));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module pcie_7x_0_core_top_BRAM_SDP_MACRO
   (MIMTXRDATA,
    mim_tx_ren,
    I1,
    wen_q,
    MIMTXRADDR,
    ADDRBWRADDR,
    wdata_q);
  output [14:0]MIMTXRDATA;
  input mim_tx_ren;
  input I1;
  input wen_q;
  input [10:0]MIMTXRADDR;
  input [10:0]ADDRBWRADDR;
  input [14:0]wdata_q;

  wire [10:0]ADDRBWRADDR;
  wire I1;
  wire [10:0]MIMTXRADDR;
  wire [14:0]MIMTXRDATA;
  wire mim_tx_ren;
  wire \n_20_genblk3_0.bram36_dp_bl.bram36_tdp_bl ;
  wire \n_21_genblk3_0.bram36_dp_bl.bram36_tdp_bl ;
  wire \n_70_genblk3_0.bram36_dp_bl.bram36_tdp_bl ;
  wire [14:0]wdata_q;
  wire wen_q;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED ;
  wire [31:16]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(18)) 
     \genblk3_0.bram36_dp_bl.bram36_tdp_bl 
       (.ADDRARDADDR({1'b1,MIMTXRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(I1),
        .CLKBWRCLK(I1),
        .DBITERR(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED [31:16],1'b0,1'b0,wdata_q[14:9],wdata_q[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,wdata_q[8]}),
        .DOADO({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOADO_UNCONNECTED [31:16],\n_20_genblk3_0.bram36_dp_bl.bram36_tdp_bl ,\n_21_genblk3_0.bram36_dp_bl.bram36_tdp_bl ,MIMTXRDATA[14:9],MIMTXRDATA[7:0]}),
        .DOBDO(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED [3:2],\n_70_genblk3_0.bram36_dp_bl.bram36_tdp_bl ,MIMTXRDATA[8]}),
        .DOPBDOP(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(mim_tx_ren),
        .ENBWREN(wen_q),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module pcie_7x_0_core_top_BRAM_SDP_MACRO_11
   (MIMTXRDATA,
    mim_tx_ren,
    I1,
    wen_q,
    MIMTXRADDR,
    ADDRBWRADDR,
    wdata_q);
  output [17:0]MIMTXRDATA;
  input mim_tx_ren;
  input I1;
  input wen_q;
  input [10:0]MIMTXRADDR;
  input [10:0]ADDRBWRADDR;
  input [17:0]wdata_q;

  wire [10:0]ADDRBWRADDR;
  wire I1;
  wire [10:0]MIMTXRADDR;
  wire [17:0]MIMTXRDATA;
  wire mim_tx_ren;
  wire [17:0]wdata_q;
  wire wen_q;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED ;
  wire [31:16]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(18)) 
     \genblk3_0.bram36_dp_bl.bram36_tdp_bl 
       (.ADDRARDADDR({1'b1,MIMTXRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(I1),
        .CLKBWRCLK(I1),
        .DBITERR(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED [31:16],wdata_q[16:9],wdata_q[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,wdata_q[17],wdata_q[8]}),
        .DOADO({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOADO_UNCONNECTED [31:16],MIMTXRDATA[16:9],MIMTXRDATA[7:0]}),
        .DOBDO(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED [3:2],MIMTXRDATA[17],MIMTXRDATA[8]}),
        .DOPBDOP(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(mim_tx_ren),
        .ENBWREN(wen_q),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module pcie_7x_0_core_top_BRAM_SDP_MACRO_12
   (MIMTXRDATA,
    mim_tx_ren,
    I1,
    wen_q,
    MIMTXRADDR,
    ADDRBWRADDR,
    wdata_q);
  output [17:0]MIMTXRDATA;
  input mim_tx_ren;
  input I1;
  input wen_q;
  input [10:0]MIMTXRADDR;
  input [10:0]ADDRBWRADDR;
  input [17:0]wdata_q;

  wire [10:0]ADDRBWRADDR;
  wire I1;
  wire [10:0]MIMTXRADDR;
  wire [17:0]MIMTXRDATA;
  wire mim_tx_ren;
  wire [17:0]wdata_q;
  wire wen_q;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED ;
  wire [31:16]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(18)) 
     \genblk3_0.bram36_dp_bl.bram36_tdp_bl 
       (.ADDRARDADDR({1'b1,MIMTXRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(I1),
        .CLKBWRCLK(I1),
        .DBITERR(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED [31:16],wdata_q[16:9],wdata_q[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,wdata_q[17],wdata_q[8]}),
        .DOADO({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOADO_UNCONNECTED [31:16],MIMTXRDATA[16:9],MIMTXRDATA[7:0]}),
        .DOBDO(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED [3:2],MIMTXRDATA[17],MIMTXRDATA[8]}),
        .DOPBDOP(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(mim_tx_ren),
        .ENBWREN(wen_q),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module pcie_7x_0_core_top_BRAM_SDP_MACRO_13
   (MIMTXRDATA,
    mim_tx_ren,
    I1,
    wen_q,
    MIMTXRADDR,
    ADDRBWRADDR,
    wdata_q);
  output [17:0]MIMTXRDATA;
  input mim_tx_ren;
  input I1;
  input wen_q;
  input [10:0]MIMTXRADDR;
  input [10:0]ADDRBWRADDR;
  input [17:0]wdata_q;

  wire [10:0]ADDRBWRADDR;
  wire I1;
  wire [10:0]MIMTXRADDR;
  wire [17:0]MIMTXRDATA;
  wire mim_tx_ren;
  wire [17:0]wdata_q;
  wire wen_q;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED ;
  wire [31:16]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(18)) 
     \genblk3_0.bram36_dp_bl.bram36_tdp_bl 
       (.ADDRARDADDR({1'b1,MIMTXRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(I1),
        .CLKBWRCLK(I1),
        .DBITERR(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED [31:16],wdata_q[16:9],wdata_q[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,wdata_q[17],wdata_q[8]}),
        .DOADO({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOADO_UNCONNECTED [31:16],MIMTXRDATA[16:9],MIMTXRDATA[7:0]}),
        .DOBDO(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED [3:2],MIMTXRDATA[17],MIMTXRDATA[8]}),
        .DOPBDOP(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(mim_tx_ren),
        .ENBWREN(wen_q),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module pcie_7x_0_core_top_BRAM_SDP_MACRO_18
   (MIMRXRDATA,
    mim_rx_ren,
    I1,
    wen_q,
    MIMRXRADDR,
    ADDRBWRADDR,
    wdata_q);
  output [13:0]MIMRXRDATA;
  input mim_rx_ren;
  input I1;
  input wen_q;
  input [10:0]MIMRXRADDR;
  input [10:0]ADDRBWRADDR;
  input [13:0]wdata_q;

  wire [10:0]ADDRBWRADDR;
  wire I1;
  wire [10:0]MIMRXRADDR;
  wire [13:0]MIMRXRDATA;
  wire mim_rx_ren;
  wire \n_20_genblk3_0.bram36_dp_bl.bram36_tdp_bl ;
  wire \n_21_genblk3_0.bram36_dp_bl.bram36_tdp_bl ;
  wire \n_22_genblk3_0.bram36_dp_bl.bram36_tdp_bl ;
  wire \n_70_genblk3_0.bram36_dp_bl.bram36_tdp_bl ;
  wire [13:0]wdata_q;
  wire wen_q;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED ;
  wire [31:16]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(18)) 
     \genblk3_0.bram36_dp_bl.bram36_tdp_bl 
       (.ADDRARDADDR({1'b1,MIMRXRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(I1),
        .CLKBWRCLK(I1),
        .DBITERR(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED [31:16],1'b0,1'b0,1'b0,wdata_q[13:9],wdata_q[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,wdata_q[8]}),
        .DOADO({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOADO_UNCONNECTED [31:16],\n_20_genblk3_0.bram36_dp_bl.bram36_tdp_bl ,\n_21_genblk3_0.bram36_dp_bl.bram36_tdp_bl ,\n_22_genblk3_0.bram36_dp_bl.bram36_tdp_bl ,MIMRXRDATA[13:9],MIMRXRDATA[7:0]}),
        .DOBDO(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED [3:2],\n_70_genblk3_0.bram36_dp_bl.bram36_tdp_bl ,MIMRXRDATA[8]}),
        .DOPBDOP(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(mim_rx_ren),
        .ENBWREN(wen_q),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module pcie_7x_0_core_top_BRAM_SDP_MACRO_19
   (MIMRXRDATA,
    mim_rx_ren,
    I1,
    wen_q,
    MIMRXRADDR,
    ADDRBWRADDR,
    wdata_q);
  output [17:0]MIMRXRDATA;
  input mim_rx_ren;
  input I1;
  input wen_q;
  input [10:0]MIMRXRADDR;
  input [10:0]ADDRBWRADDR;
  input [17:0]wdata_q;

  wire [10:0]ADDRBWRADDR;
  wire I1;
  wire [10:0]MIMRXRADDR;
  wire [17:0]MIMRXRDATA;
  wire mim_rx_ren;
  wire [17:0]wdata_q;
  wire wen_q;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED ;
  wire [31:16]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(18)) 
     \genblk3_0.bram36_dp_bl.bram36_tdp_bl 
       (.ADDRARDADDR({1'b1,MIMRXRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(I1),
        .CLKBWRCLK(I1),
        .DBITERR(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED [31:16],wdata_q[16:9],wdata_q[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,wdata_q[17],wdata_q[8]}),
        .DOADO({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOADO_UNCONNECTED [31:16],MIMRXRDATA[16:9],MIMRXRDATA[7:0]}),
        .DOBDO(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED [3:2],MIMRXRDATA[17],MIMRXRDATA[8]}),
        .DOPBDOP(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(mim_rx_ren),
        .ENBWREN(wen_q),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module pcie_7x_0_core_top_BRAM_SDP_MACRO_20
   (MIMRXRDATA,
    mim_rx_ren,
    I1,
    wen_q,
    MIMRXRADDR,
    ADDRBWRADDR,
    wdata_q);
  output [17:0]MIMRXRDATA;
  input mim_rx_ren;
  input I1;
  input wen_q;
  input [10:0]MIMRXRADDR;
  input [10:0]ADDRBWRADDR;
  input [17:0]wdata_q;

  wire [10:0]ADDRBWRADDR;
  wire I1;
  wire [10:0]MIMRXRADDR;
  wire [17:0]MIMRXRDATA;
  wire mim_rx_ren;
  wire [17:0]wdata_q;
  wire wen_q;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED ;
  wire [31:16]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(18)) 
     \genblk3_0.bram36_dp_bl.bram36_tdp_bl 
       (.ADDRARDADDR({1'b1,MIMRXRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(I1),
        .CLKBWRCLK(I1),
        .DBITERR(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED [31:16],wdata_q[16:9],wdata_q[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,wdata_q[17],wdata_q[8]}),
        .DOADO({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOADO_UNCONNECTED [31:16],MIMRXRDATA[16:9],MIMRXRDATA[7:0]}),
        .DOBDO(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED [3:2],MIMRXRDATA[17],MIMRXRDATA[8]}),
        .DOPBDOP(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(mim_rx_ren),
        .ENBWREN(wen_q),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module pcie_7x_0_core_top_BRAM_SDP_MACRO_21
   (MIMRXRDATA,
    mim_rx_ren,
    I1,
    wen_q,
    MIMRXRADDR,
    ADDRBWRADDR,
    wdata_q);
  output [17:0]MIMRXRDATA;
  input mim_rx_ren;
  input I1;
  input wen_q;
  input [10:0]MIMRXRADDR;
  input [10:0]ADDRBWRADDR;
  input [17:0]wdata_q;

  wire [10:0]ADDRBWRADDR;
  wire I1;
  wire [10:0]MIMRXRADDR;
  wire [17:0]MIMRXRDATA;
  wire mim_rx_ren;
  wire [17:0]wdata_q;
  wire wen_q;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED ;
  wire [31:16]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(18)) 
     \genblk3_0.bram36_dp_bl.bram36_tdp_bl 
       (.ADDRARDADDR({1'b1,MIMRXRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(I1),
        .CLKBWRCLK(I1),
        .DBITERR(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED [31:16],wdata_q[16:9],wdata_q[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,wdata_q[17],wdata_q[8]}),
        .DOADO({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOADO_UNCONNECTED [31:16],MIMRXRDATA[16:9],MIMRXRDATA[7:0]}),
        .DOBDO(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED [3:2],MIMRXRDATA[17],MIMRXRDATA[8]}),
        .DOPBDOP(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(mim_rx_ren),
        .ENBWREN(wen_q),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3_0.bram36_dp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_axi_basic_rx" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_axi_basic_rx
   (E,
    O1,
    O2,
    Q,
    O3,
    O4,
    m_axis_rx_tuser,
    I4,
    trn_rsrc_dsc,
    I3,
    rsrc_rdy_filtered,
    trn_rsof,
    trn_recrc_err,
    trn_rerrfwd,
    trn_reof,
    I2,
    m_axis_rx_tready,
    I6,
    D,
    I11,
    I12);
  output [0:0]E;
  output O1;
  output O2;
  output [127:0]Q;
  output [11:0]O3;
  output O4;
  output [8:0]m_axis_rx_tuser;
  input I4;
  input trn_rsrc_dsc;
  input I3;
  input rsrc_rdy_filtered;
  input trn_rsof;
  input trn_recrc_err;
  input trn_rerrfwd;
  input trn_reof;
  input I2;
  input m_axis_rx_tready;
  input I6;
  input [1:0]D;
  input [127:0]I11;
  input [6:0]I12;

  wire [1:0]D;
  wire [0:0]E;
  wire [127:0]I11;
  wire [6:0]I12;
  wire I2;
  wire I3;
  wire I4;
  wire I6;
  wire O1;
  wire O2;
  wire [11:0]O3;
  wire O4;
  wire [127:0]Q;
  wire cur_state;
  wire m_axis_rx_tready;
  wire [8:0]m_axis_rx_tuser;
  wire n_146_rx_pipeline_inst;
  wire n_160_rx_pipeline_inst;
  wire n_161_rx_pipeline_inst;
  wire n_162_rx_pipeline_inst;
  wire n_163_rx_pipeline_inst;
  wire n_164_rx_pipeline_inst;
  wire n_1_rx_null_gen_inst;
  wire n_2_rx_null_gen_inst;
  wire n_3_rx_null_gen_inst;
  wire n_4_rx_null_gen_inst;
  wire n_4_rx_pipeline_inst;
  wire n_5_rx_null_gen_inst;
  wire n_6_rx_null_gen_inst;
  wire [11:0]new_pkt_len;
  wire next_state;
  wire null_mux_sel;
  wire rsrc_rdy_filtered;
  wire trn_recrc_err;
  wire trn_reof;
  wire trn_rerrfwd;
  wire trn_rsof;
  wire trn_rsrc_dsc;

pcie_7x_0_core_top_pcie_7x_0_core_top_axi_basic_rx_null_gen rx_null_gen_inst
       (.D({n_2_rx_null_gen_inst,n_3_rx_null_gen_inst,n_4_rx_null_gen_inst}),
        .I1(n_4_rx_pipeline_inst),
        .I2(n_163_rx_pipeline_inst),
        .I3(I3),
        .I4(I4),
        .I5(n_164_rx_pipeline_inst),
        .I6(n_162_rx_pipeline_inst),
        .I7(n_146_rx_pipeline_inst),
        .I8(n_161_rx_pipeline_inst),
        .I9(n_160_rx_pipeline_inst),
        .O1(n_1_rx_null_gen_inst),
        .O2(n_5_rx_null_gen_inst),
        .O3(n_6_rx_null_gen_inst),
        .cur_state(cur_state),
        .m_axis_rx_tready(m_axis_rx_tready),
        .new_pkt_len(new_pkt_len),
        .next_state(next_state),
        .null_mux_sel(null_mux_sel));
pcie_7x_0_core_top_pcie_7x_0_core_top_axi_basic_rx_pipeline rx_pipeline_inst
       (.D(D),
        .E(E),
        .I1(n_1_rx_null_gen_inst),
        .I11(I11),
        .I12(I12),
        .I2(n_6_rx_null_gen_inst),
        .I3(I3),
        .I4(I4),
        .I5(I2),
        .I6(I6),
        .I7(n_5_rx_null_gen_inst),
        .I8({n_2_rx_null_gen_inst,n_3_rx_null_gen_inst,n_4_rx_null_gen_inst}),
        .O1(O1),
        .O10(n_163_rx_pipeline_inst),
        .O11(n_164_rx_pipeline_inst),
        .O2(O2),
        .O3(n_4_rx_pipeline_inst),
        .O4(O3),
        .O5(O4),
        .O6(n_146_rx_pipeline_inst),
        .O7(n_160_rx_pipeline_inst),
        .O8(n_161_rx_pipeline_inst),
        .O9(n_162_rx_pipeline_inst),
        .Q(Q),
        .cur_state(cur_state),
        .m_axis_rx_tready(m_axis_rx_tready),
        .m_axis_rx_tuser(m_axis_rx_tuser),
        .new_pkt_len(new_pkt_len),
        .next_state(next_state),
        .null_mux_sel(null_mux_sel),
        .rsrc_rdy_filtered(rsrc_rdy_filtered),
        .trn_recrc_err(trn_recrc_err),
        .trn_reof(trn_reof),
        .trn_rerrfwd(trn_rerrfwd),
        .trn_rsof(trn_rsof),
        .trn_rsrc_dsc(trn_rsrc_dsc));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_axi_basic_rx_null_gen" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_axi_basic_rx_null_gen
   (cur_state,
    O1,
    D,
    O2,
    O3,
    I4,
    next_state,
    I3,
    m_axis_rx_tready,
    null_mux_sel,
    I1,
    I2,
    I5,
    I6,
    new_pkt_len,
    I7,
    I8,
    I9);
  output cur_state;
  output O1;
  output [2:0]D;
  output O2;
  output O3;
  input I4;
  input next_state;
  input I3;
  input m_axis_rx_tready;
  input null_mux_sel;
  input I1;
  input I2;
  input I5;
  input I6;
  input [11:0]new_pkt_len;
  input I7;
  input I8;
  input I9;

  wire [2:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire cur_state;
  wire m_axis_rx_tready;
  wire \n_0_m_axis_rx_tuser[19]_i_2 ;
  wire \n_0_m_axis_rx_tuser[19]_i_3 ;
  wire \n_0_m_axis_rx_tuser[20]_i_3 ;
  wire \n_0_m_axis_rx_tuser[20]_i_4 ;
  wire \n_0_m_axis_rx_tuser[21]_i_4 ;
  wire \n_0_m_axis_rx_tuser[21]_i_5 ;
  wire \n_0_m_axis_rx_tuser[21]_i_7 ;
  wire \n_0_m_axis_rx_tuser[21]_i_8 ;
  wire \n_0_reg_pkt_len_counter[10]_i_3 ;
  wire \n_0_reg_pkt_len_counter[10]_i_4 ;
  wire \n_0_reg_pkt_len_counter[10]_i_5 ;
  wire \n_0_reg_pkt_len_counter[11]_i_11 ;
  wire \n_0_reg_pkt_len_counter[11]_i_12 ;
  wire \n_0_reg_pkt_len_counter[11]_i_3 ;
  wire \n_0_reg_pkt_len_counter[5]_i_3 ;
  wire \n_0_reg_pkt_len_counter[5]_i_4 ;
  wire \n_0_reg_pkt_len_counter[5]_i_5 ;
  wire \n_0_reg_pkt_len_counter[5]_i_6 ;
  wire \n_0_reg_pkt_len_counter[5]_i_7 ;
  wire \n_0_reg_pkt_len_counter[9]_i_3 ;
  wire \n_0_reg_pkt_len_counter[9]_i_4 ;
  wire \n_0_reg_pkt_len_counter[9]_i_5 ;
  wire \n_0_reg_pkt_len_counter[9]_i_6 ;
  wire \n_0_reg_pkt_len_counter_reg[5]_i_2 ;
  wire \n_0_reg_pkt_len_counter_reg[9]_i_2 ;
  wire \n_1_reg_pkt_len_counter_reg[5]_i_2 ;
  wire \n_1_reg_pkt_len_counter_reg[9]_i_2 ;
  wire \n_2_reg_pkt_len_counter_reg[5]_i_2 ;
  wire \n_2_reg_pkt_len_counter_reg[9]_i_2 ;
  wire \n_3_reg_pkt_len_counter_reg[11]_i_4 ;
  wire \n_3_reg_pkt_len_counter_reg[5]_i_2 ;
  wire \n_3_reg_pkt_len_counter_reg[9]_i_2 ;
  wire \n_4_reg_pkt_len_counter_reg[5]_i_2 ;
  wire \n_4_reg_pkt_len_counter_reg[9]_i_2 ;
  wire \n_5_reg_pkt_len_counter_reg[5]_i_2 ;
  wire \n_5_reg_pkt_len_counter_reg[9]_i_2 ;
  wire \n_6_reg_pkt_len_counter_reg[11]_i_4 ;
  wire \n_6_reg_pkt_len_counter_reg[5]_i_2 ;
  wire \n_6_reg_pkt_len_counter_reg[9]_i_2 ;
  wire \n_7_reg_pkt_len_counter_reg[11]_i_4 ;
  wire \n_7_reg_pkt_len_counter_reg[5]_i_2 ;
  wire \n_7_reg_pkt_len_counter_reg[9]_i_2 ;
  wire [11:0]new_pkt_len;
  wire next_state;
  wire null_mux_sel;
  wire [11:3]pkt_len_counter;
  wire [2:0]pkt_len_counter_0;
  wire [11:0]reg_pkt_len_counter;
  wire [3:1]\NLW_reg_pkt_len_counter_reg[11]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_reg_pkt_len_counter_reg[11]_i_4_O_UNCONNECTED ;

(* SOFT_HLUTNM = "soft_lutpair350" *) 
   LUT5 #(
    .INIT(32'h00088888)) 
     cur_state_i_3
       (.I0(\n_0_reg_pkt_len_counter[10]_i_5 ),
        .I1(\n_0_reg_pkt_len_counter[10]_i_4 ),
        .I2(reg_pkt_len_counter[1]),
        .I3(reg_pkt_len_counter[0]),
        .I4(reg_pkt_len_counter[2]),
        .O(O2));
FDRE cur_state_reg
       (.C(I3),
        .CE(1'b1),
        .D(next_state),
        .Q(cur_state),
        .R(I4));
(* SOFT_HLUTNM = "soft_lutpair345" *) 
   LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
     \m_axis_rx_tuser[19]_i_1 
       (.I0(\n_0_m_axis_rx_tuser[20]_i_4 ),
        .I1(\n_0_m_axis_rx_tuser[21]_i_4 ),
        .I2(\n_0_m_axis_rx_tuser[21]_i_5 ),
        .I3(\n_0_m_axis_rx_tuser[19]_i_2 ),
        .I4(\n_0_m_axis_rx_tuser[19]_i_3 ),
        .I5(I8),
        .O(D[0]));
LUT5 #(
    .INIT(32'h335ACC5A)) 
     \m_axis_rx_tuser[19]_i_2 
       (.I0(reg_pkt_len_counter[1]),
        .I1(new_pkt_len[1]),
        .I2(\n_7_reg_pkt_len_counter_reg[5]_i_2 ),
        .I3(\n_0_reg_pkt_len_counter[11]_i_3 ),
        .I4(new_pkt_len[2]),
        .O(\n_0_m_axis_rx_tuser[19]_i_2 ));
LUT4 #(
    .INIT(16'hE2FF)) 
     \m_axis_rx_tuser[19]_i_3 
       (.I0(reg_pkt_len_counter[0]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_3 ),
        .I2(new_pkt_len[0]),
        .I3(null_mux_sel),
        .O(\n_0_m_axis_rx_tuser[19]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair345" *) 
   LUT5 #(
    .INIT(32'hAAAAAAAB)) 
     \m_axis_rx_tuser[20]_i_1 
       (.I0(I6),
        .I1(\n_0_m_axis_rx_tuser[21]_i_5 ),
        .I2(\n_0_m_axis_rx_tuser[20]_i_3 ),
        .I3(\n_0_m_axis_rx_tuser[21]_i_4 ),
        .I4(\n_0_m_axis_rx_tuser[20]_i_4 ),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair344" *) 
   LUT6 #(
    .INIT(64'hFFFFFD5D57F7FFFF)) 
     \m_axis_rx_tuser[20]_i_3 
       (.I0(null_mux_sel),
        .I1(reg_pkt_len_counter[0]),
        .I2(\n_0_reg_pkt_len_counter[11]_i_3 ),
        .I3(new_pkt_len[0]),
        .I4(pkt_len_counter_0[1]),
        .I5(pkt_len_counter_0[2]),
        .O(\n_0_m_axis_rx_tuser[20]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
     \m_axis_rx_tuser[20]_i_4 
       (.I0(new_pkt_len[8]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_3 ),
        .I2(\n_5_reg_pkt_len_counter_reg[9]_i_2 ),
        .I3(new_pkt_len[5]),
        .I4(\n_4_reg_pkt_len_counter_reg[5]_i_2 ),
        .I5(I4),
        .O(\n_0_m_axis_rx_tuser[20]_i_4 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
     \m_axis_rx_tuser[21]_i_2 
       (.I0(I2),
        .I1(\n_0_m_axis_rx_tuser[21]_i_4 ),
        .I2(\n_0_m_axis_rx_tuser[21]_i_5 ),
        .I3(I5),
        .I4(\n_0_m_axis_rx_tuser[21]_i_7 ),
        .I5(\n_0_m_axis_rx_tuser[21]_i_8 ),
        .O(D[2]));
LUT6 #(
    .INIT(64'hFFFCFFFFFFFCFAFA)) 
     \m_axis_rx_tuser[21]_i_4 
       (.I0(\n_6_reg_pkt_len_counter_reg[5]_i_2 ),
        .I1(new_pkt_len[3]),
        .I2(pkt_len_counter[10]),
        .I3(new_pkt_len[11]),
        .I4(\n_0_reg_pkt_len_counter[11]_i_3 ),
        .I5(\n_6_reg_pkt_len_counter_reg[11]_i_4 ),
        .O(\n_0_m_axis_rx_tuser[21]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
     \m_axis_rx_tuser[21]_i_5 
       (.I0(pkt_len_counter[6]),
        .I1(new_pkt_len[7]),
        .I2(\n_0_reg_pkt_len_counter[11]_i_3 ),
        .I3(\n_6_reg_pkt_len_counter_reg[9]_i_2 ),
        .I4(pkt_len_counter[9]),
        .I5(pkt_len_counter[4]),
        .O(\n_0_m_axis_rx_tuser[21]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair344" *) 
   LUT6 #(
    .INIT(64'h0000000000440347)) 
     \m_axis_rx_tuser[21]_i_7 
       (.I0(new_pkt_len[1]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_3 ),
        .I2(reg_pkt_len_counter[1]),
        .I3(new_pkt_len[0]),
        .I4(reg_pkt_len_counter[0]),
        .I5(pkt_len_counter_0[2]),
        .O(\n_0_m_axis_rx_tuser[21]_i_7 ));
LUT5 #(
    .INIT(32'hFEFEFEEE)) 
     \m_axis_rx_tuser[21]_i_8 
       (.I0(pkt_len_counter[8]),
        .I1(pkt_len_counter[5]),
        .I2(pkt_len_counter_0[2]),
        .I3(pkt_len_counter_0[0]),
        .I4(pkt_len_counter_0[1]),
        .O(\n_0_m_axis_rx_tuser[21]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair342" *) 
   LUT6 #(
    .INIT(64'h00000000FFFFFFF7)) 
     null_mux_sel_i_1
       (.I0(m_axis_rx_tready),
        .I1(null_mux_sel),
        .I2(\n_0_m_axis_rx_tuser[21]_i_5 ),
        .I3(\n_0_m_axis_rx_tuser[21]_i_4 ),
        .I4(\n_0_m_axis_rx_tuser[21]_i_8 ),
        .I5(I1),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair343" *) 
   LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
     \reg_pkt_len_counter[0]_i_1 
       (.I0(new_pkt_len[0]),
        .I1(I9),
        .I2(\n_0_reg_pkt_len_counter[10]_i_3 ),
        .I3(\n_0_reg_pkt_len_counter[10]_i_4 ),
        .I4(\n_0_reg_pkt_len_counter[10]_i_5 ),
        .I5(reg_pkt_len_counter[0]),
        .O(pkt_len_counter_0[0]));
(* SOFT_HLUTNM = "soft_lutpair347" *) 
   LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
     \reg_pkt_len_counter[10]_i_1 
       (.I0(new_pkt_len[10]),
        .I1(I9),
        .I2(\n_0_reg_pkt_len_counter[10]_i_3 ),
        .I3(\n_0_reg_pkt_len_counter[10]_i_4 ),
        .I4(\n_0_reg_pkt_len_counter[10]_i_5 ),
        .I5(\n_7_reg_pkt_len_counter_reg[11]_i_4 ),
        .O(pkt_len_counter[10]));
(* SOFT_HLUTNM = "soft_lutpair350" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     \reg_pkt_len_counter[10]_i_3 
       (.I0(reg_pkt_len_counter[2]),
        .I1(reg_pkt_len_counter[0]),
        .I2(reg_pkt_len_counter[1]),
        .O(\n_0_reg_pkt_len_counter[10]_i_3 ));
LUT4 #(
    .INIT(16'h0001)) 
     \reg_pkt_len_counter[10]_i_4 
       (.I0(reg_pkt_len_counter[7]),
        .I1(reg_pkt_len_counter[11]),
        .I2(reg_pkt_len_counter[9]),
        .I3(reg_pkt_len_counter[4]),
        .O(\n_0_reg_pkt_len_counter[10]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \reg_pkt_len_counter[10]_i_5 
       (.I0(reg_pkt_len_counter[5]),
        .I1(reg_pkt_len_counter[3]),
        .I2(m_axis_rx_tready),
        .I3(reg_pkt_len_counter[10]),
        .I4(reg_pkt_len_counter[8]),
        .I5(reg_pkt_len_counter[6]),
        .O(\n_0_reg_pkt_len_counter[10]_i_5 ));
LUT3 #(
    .INIT(8'hB8)) 
     \reg_pkt_len_counter[11]_i_1 
       (.I0(new_pkt_len[11]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_3 ),
        .I2(\n_6_reg_pkt_len_counter_reg[11]_i_4 ),
        .O(pkt_len_counter[11]));
LUT2 #(
    .INIT(4'h9)) 
     \reg_pkt_len_counter[11]_i_11 
       (.I0(reg_pkt_len_counter[10]),
        .I1(reg_pkt_len_counter[11]),
        .O(\n_0_reg_pkt_len_counter[11]_i_11 ));
LUT2 #(
    .INIT(4'h9)) 
     \reg_pkt_len_counter[11]_i_12 
       (.I0(reg_pkt_len_counter[9]),
        .I1(reg_pkt_len_counter[10]),
        .O(\n_0_reg_pkt_len_counter[11]_i_12 ));
(* SOFT_HLUTNM = "soft_lutpair349" *) 
   LUT6 #(
    .INIT(64'hBBBFAAAAAAAAAAAA)) 
     \reg_pkt_len_counter[11]_i_3 
       (.I0(I9),
        .I1(reg_pkt_len_counter[2]),
        .I2(reg_pkt_len_counter[0]),
        .I3(reg_pkt_len_counter[1]),
        .I4(\n_0_reg_pkt_len_counter[10]_i_4 ),
        .I5(\n_0_reg_pkt_len_counter[10]_i_5 ),
        .O(\n_0_reg_pkt_len_counter[11]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair343" *) 
   LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
     \reg_pkt_len_counter[1]_i_1 
       (.I0(new_pkt_len[1]),
        .I1(I9),
        .I2(\n_0_reg_pkt_len_counter[10]_i_3 ),
        .I3(\n_0_reg_pkt_len_counter[10]_i_4 ),
        .I4(\n_0_reg_pkt_len_counter[10]_i_5 ),
        .I5(reg_pkt_len_counter[1]),
        .O(pkt_len_counter_0[1]));
(* SOFT_HLUTNM = "soft_lutpair346" *) 
   LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
     \reg_pkt_len_counter[2]_i_1 
       (.I0(new_pkt_len[2]),
        .I1(I9),
        .I2(\n_0_reg_pkt_len_counter[10]_i_3 ),
        .I3(\n_0_reg_pkt_len_counter[10]_i_4 ),
        .I4(\n_0_reg_pkt_len_counter[10]_i_5 ),
        .I5(\n_7_reg_pkt_len_counter_reg[5]_i_2 ),
        .O(pkt_len_counter_0[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \reg_pkt_len_counter[3]_i_1 
       (.I0(new_pkt_len[3]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_3 ),
        .I2(\n_6_reg_pkt_len_counter_reg[5]_i_2 ),
        .O(pkt_len_counter[3]));
(* SOFT_HLUTNM = "soft_lutpair348" *) 
   LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
     \reg_pkt_len_counter[4]_i_1 
       (.I0(new_pkt_len[4]),
        .I1(I9),
        .I2(\n_0_reg_pkt_len_counter[10]_i_3 ),
        .I3(\n_0_reg_pkt_len_counter[10]_i_4 ),
        .I4(\n_0_reg_pkt_len_counter[10]_i_5 ),
        .I5(\n_5_reg_pkt_len_counter_reg[5]_i_2 ),
        .O(pkt_len_counter[4]));
(* SOFT_HLUTNM = "soft_lutpair348" *) 
   LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
     \reg_pkt_len_counter[5]_i_1 
       (.I0(new_pkt_len[5]),
        .I1(I9),
        .I2(\n_0_reg_pkt_len_counter[10]_i_3 ),
        .I3(\n_0_reg_pkt_len_counter[10]_i_4 ),
        .I4(\n_0_reg_pkt_len_counter[10]_i_5 ),
        .I5(\n_4_reg_pkt_len_counter_reg[5]_i_2 ),
        .O(pkt_len_counter[5]));
LUT2 #(
    .INIT(4'hB)) 
     \reg_pkt_len_counter[5]_i_3 
       (.I0(reg_pkt_len_counter[2]),
        .I1(m_axis_rx_tready),
        .O(\n_0_reg_pkt_len_counter[5]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \reg_pkt_len_counter[5]_i_4 
       (.I0(reg_pkt_len_counter[4]),
        .I1(reg_pkt_len_counter[5]),
        .O(\n_0_reg_pkt_len_counter[5]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \reg_pkt_len_counter[5]_i_5 
       (.I0(reg_pkt_len_counter[3]),
        .I1(reg_pkt_len_counter[4]),
        .O(\n_0_reg_pkt_len_counter[5]_i_5 ));
LUT3 #(
    .INIT(8'hD2)) 
     \reg_pkt_len_counter[5]_i_6 
       (.I0(m_axis_rx_tready),
        .I1(reg_pkt_len_counter[2]),
        .I2(reg_pkt_len_counter[3]),
        .O(\n_0_reg_pkt_len_counter[5]_i_6 ));
LUT2 #(
    .INIT(4'h6)) 
     \reg_pkt_len_counter[5]_i_7 
       (.I0(m_axis_rx_tready),
        .I1(reg_pkt_len_counter[2]),
        .O(\n_0_reg_pkt_len_counter[5]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair347" *) 
   LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
     \reg_pkt_len_counter[6]_i_1 
       (.I0(new_pkt_len[6]),
        .I1(I9),
        .I2(\n_0_reg_pkt_len_counter[10]_i_3 ),
        .I3(\n_0_reg_pkt_len_counter[10]_i_4 ),
        .I4(\n_0_reg_pkt_len_counter[10]_i_5 ),
        .I5(\n_7_reg_pkt_len_counter_reg[9]_i_2 ),
        .O(pkt_len_counter[6]));
LUT3 #(
    .INIT(8'hB8)) 
     \reg_pkt_len_counter[7]_i_1 
       (.I0(new_pkt_len[7]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_3 ),
        .I2(\n_6_reg_pkt_len_counter_reg[9]_i_2 ),
        .O(pkt_len_counter[7]));
(* SOFT_HLUTNM = "soft_lutpair349" *) 
   LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
     \reg_pkt_len_counter[8]_i_1 
       (.I0(new_pkt_len[8]),
        .I1(I9),
        .I2(\n_0_reg_pkt_len_counter[10]_i_3 ),
        .I3(\n_0_reg_pkt_len_counter[10]_i_4 ),
        .I4(\n_0_reg_pkt_len_counter[10]_i_5 ),
        .I5(\n_5_reg_pkt_len_counter_reg[9]_i_2 ),
        .O(pkt_len_counter[8]));
(* SOFT_HLUTNM = "soft_lutpair346" *) 
   LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
     \reg_pkt_len_counter[9]_i_1 
       (.I0(new_pkt_len[9]),
        .I1(I9),
        .I2(\n_0_reg_pkt_len_counter[10]_i_3 ),
        .I3(\n_0_reg_pkt_len_counter[10]_i_4 ),
        .I4(\n_0_reg_pkt_len_counter[10]_i_5 ),
        .I5(\n_4_reg_pkt_len_counter_reg[9]_i_2 ),
        .O(pkt_len_counter[9]));
LUT2 #(
    .INIT(4'h9)) 
     \reg_pkt_len_counter[9]_i_3 
       (.I0(reg_pkt_len_counter[8]),
        .I1(reg_pkt_len_counter[9]),
        .O(\n_0_reg_pkt_len_counter[9]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \reg_pkt_len_counter[9]_i_4 
       (.I0(reg_pkt_len_counter[7]),
        .I1(reg_pkt_len_counter[8]),
        .O(\n_0_reg_pkt_len_counter[9]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \reg_pkt_len_counter[9]_i_5 
       (.I0(reg_pkt_len_counter[6]),
        .I1(reg_pkt_len_counter[7]),
        .O(\n_0_reg_pkt_len_counter[9]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \reg_pkt_len_counter[9]_i_6 
       (.I0(reg_pkt_len_counter[5]),
        .I1(reg_pkt_len_counter[6]),
        .O(\n_0_reg_pkt_len_counter[9]_i_6 ));
FDRE \reg_pkt_len_counter_reg[0] 
       (.C(I3),
        .CE(1'b1),
        .D(pkt_len_counter_0[0]),
        .Q(reg_pkt_len_counter[0]),
        .R(I4));
FDRE \reg_pkt_len_counter_reg[10] 
       (.C(I3),
        .CE(1'b1),
        .D(pkt_len_counter[10]),
        .Q(reg_pkt_len_counter[10]),
        .R(I4));
FDRE \reg_pkt_len_counter_reg[11] 
       (.C(I3),
        .CE(1'b1),
        .D(pkt_len_counter[11]),
        .Q(reg_pkt_len_counter[11]),
        .R(I4));
CARRY4 \reg_pkt_len_counter_reg[11]_i_4 
       (.CI(\n_0_reg_pkt_len_counter_reg[9]_i_2 ),
        .CO({\NLW_reg_pkt_len_counter_reg[11]_i_4_CO_UNCONNECTED [3:1],\n_3_reg_pkt_len_counter_reg[11]_i_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,reg_pkt_len_counter[9]}),
        .O({\NLW_reg_pkt_len_counter_reg[11]_i_4_O_UNCONNECTED [3:2],\n_6_reg_pkt_len_counter_reg[11]_i_4 ,\n_7_reg_pkt_len_counter_reg[11]_i_4 }),
        .S({1'b0,1'b0,\n_0_reg_pkt_len_counter[11]_i_11 ,\n_0_reg_pkt_len_counter[11]_i_12 }));
FDRE \reg_pkt_len_counter_reg[1] 
       (.C(I3),
        .CE(1'b1),
        .D(pkt_len_counter_0[1]),
        .Q(reg_pkt_len_counter[1]),
        .R(I4));
FDRE \reg_pkt_len_counter_reg[2] 
       (.C(I3),
        .CE(1'b1),
        .D(pkt_len_counter_0[2]),
        .Q(reg_pkt_len_counter[2]),
        .R(I4));
FDRE \reg_pkt_len_counter_reg[3] 
       (.C(I3),
        .CE(1'b1),
        .D(pkt_len_counter[3]),
        .Q(reg_pkt_len_counter[3]),
        .R(I4));
FDRE \reg_pkt_len_counter_reg[4] 
       (.C(I3),
        .CE(1'b1),
        .D(pkt_len_counter[4]),
        .Q(reg_pkt_len_counter[4]),
        .R(I4));
FDRE \reg_pkt_len_counter_reg[5] 
       (.C(I3),
        .CE(1'b1),
        .D(pkt_len_counter[5]),
        .Q(reg_pkt_len_counter[5]),
        .R(I4));
CARRY4 \reg_pkt_len_counter_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\n_0_reg_pkt_len_counter_reg[5]_i_2 ,\n_1_reg_pkt_len_counter_reg[5]_i_2 ,\n_2_reg_pkt_len_counter_reg[5]_i_2 ,\n_3_reg_pkt_len_counter_reg[5]_i_2 }),
        .CYINIT(1'b0),
        .DI({reg_pkt_len_counter[4:3],\n_0_reg_pkt_len_counter[5]_i_3 ,1'b0}),
        .O({\n_4_reg_pkt_len_counter_reg[5]_i_2 ,\n_5_reg_pkt_len_counter_reg[5]_i_2 ,\n_6_reg_pkt_len_counter_reg[5]_i_2 ,\n_7_reg_pkt_len_counter_reg[5]_i_2 }),
        .S({\n_0_reg_pkt_len_counter[5]_i_4 ,\n_0_reg_pkt_len_counter[5]_i_5 ,\n_0_reg_pkt_len_counter[5]_i_6 ,\n_0_reg_pkt_len_counter[5]_i_7 }));
FDRE \reg_pkt_len_counter_reg[6] 
       (.C(I3),
        .CE(1'b1),
        .D(pkt_len_counter[6]),
        .Q(reg_pkt_len_counter[6]),
        .R(I4));
FDRE \reg_pkt_len_counter_reg[7] 
       (.C(I3),
        .CE(1'b1),
        .D(pkt_len_counter[7]),
        .Q(reg_pkt_len_counter[7]),
        .R(I4));
FDRE \reg_pkt_len_counter_reg[8] 
       (.C(I3),
        .CE(1'b1),
        .D(pkt_len_counter[8]),
        .Q(reg_pkt_len_counter[8]),
        .R(I4));
FDRE \reg_pkt_len_counter_reg[9] 
       (.C(I3),
        .CE(1'b1),
        .D(pkt_len_counter[9]),
        .Q(reg_pkt_len_counter[9]),
        .R(I4));
CARRY4 \reg_pkt_len_counter_reg[9]_i_2 
       (.CI(\n_0_reg_pkt_len_counter_reg[5]_i_2 ),
        .CO({\n_0_reg_pkt_len_counter_reg[9]_i_2 ,\n_1_reg_pkt_len_counter_reg[9]_i_2 ,\n_2_reg_pkt_len_counter_reg[9]_i_2 ,\n_3_reg_pkt_len_counter_reg[9]_i_2 }),
        .CYINIT(1'b0),
        .DI(reg_pkt_len_counter[8:5]),
        .O({\n_4_reg_pkt_len_counter_reg[9]_i_2 ,\n_5_reg_pkt_len_counter_reg[9]_i_2 ,\n_6_reg_pkt_len_counter_reg[9]_i_2 ,\n_7_reg_pkt_len_counter_reg[9]_i_2 }),
        .S({\n_0_reg_pkt_len_counter[9]_i_3 ,\n_0_reg_pkt_len_counter[9]_i_4 ,\n_0_reg_pkt_len_counter[9]_i_5 ,\n_0_reg_pkt_len_counter[9]_i_6 }));
(* SOFT_HLUTNM = "soft_lutpair342" *) 
   LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
     trn_rdst_rdy_i_1
       (.I0(\n_0_m_axis_rx_tuser[21]_i_8 ),
        .I1(\n_0_m_axis_rx_tuser[21]_i_4 ),
        .I2(\n_0_m_axis_rx_tuser[21]_i_5 ),
        .I3(null_mux_sel),
        .I4(m_axis_rx_tready),
        .I5(I7),
        .O(O3));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_axi_basic_rx_pipeline" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_axi_basic_rx_pipeline
   (null_mux_sel,
    E,
    O1,
    O2,
    O3,
    Q,
    O4,
    O5,
    O6,
    new_pkt_len,
    next_state,
    O7,
    O8,
    O9,
    O10,
    O11,
    m_axis_rx_tuser,
    I4,
    trn_rsrc_dsc,
    I3,
    I1,
    I2,
    rsrc_rdy_filtered,
    trn_rsof,
    trn_recrc_err,
    trn_rerrfwd,
    trn_reof,
    I5,
    m_axis_rx_tready,
    I6,
    cur_state,
    I7,
    D,
    I11,
    I12,
    I8);
  output null_mux_sel;
  output [0:0]E;
  output O1;
  output O2;
  output O3;
  output [127:0]Q;
  output [11:0]O4;
  output O5;
  output O6;
  output [11:0]new_pkt_len;
  output next_state;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output [8:0]m_axis_rx_tuser;
  input I4;
  input trn_rsrc_dsc;
  input I3;
  input I1;
  input I2;
  input rsrc_rdy_filtered;
  input trn_rsof;
  input trn_recrc_err;
  input trn_rerrfwd;
  input trn_reof;
  input I5;
  input m_axis_rx_tready;
  input I6;
  input cur_state;
  input I7;
  input [1:0]D;
  input [127:0]I11;
  input [6:0]I12;
  input [2:0]I8;

  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire [127:0]I11;
  wire [6:0]I12;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire [2:0]I8;
  wire O1;
  wire O10;
  wire O11;
  wire O2;
  wire O3;
  wire [11:0]O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [127:0]Q;
  wire cur_state;
  wire data_hold;
  wire data_prev;
  wire m_axis_rx_tready;
  wire [8:0]m_axis_rx_tuser;
  wire n_0_cur_state_i_2;
  wire \n_0_m_axis_rx_tdata[127]_i_1 ;
  wire \n_0_m_axis_rx_tuser[0]_i_1 ;
  wire \n_0_m_axis_rx_tuser[13]_i_1 ;
  wire \n_0_m_axis_rx_tuser[13]_i_2 ;
  wire \n_0_m_axis_rx_tuser[14]_i_1 ;
  wire \n_0_m_axis_rx_tuser[14]_i_2 ;
  wire \n_0_m_axis_rx_tuser[18]_i_1 ;
  wire \n_0_m_axis_rx_tuser[1]_i_1 ;
  wire \n_0_m_axis_rx_tuser[21]_i_1 ;
  wire \n_0_m_axis_rx_tuser[2]_i_1 ;
  wire \n_0_m_axis_rx_tuser[3]_i_1 ;
  wire \n_0_m_axis_rx_tuser[4]_i_1 ;
  wire \n_0_m_axis_rx_tuser[5]_i_1 ;
  wire \n_0_m_axis_rx_tuser[6]_i_1 ;
  wire \n_0_m_axis_rx_tuser[7]_i_1 ;
  wire \n_0_m_axis_rx_tuser[8]_i_1 ;
  wire n_0_m_axis_rx_tvalid_i_1;
  wire n_0_m_axis_rx_tvalid_i_2;
  wire n_0_reg_dsc_detect_i_1;
  wire n_0_reg_dsc_detect_i_3;
  wire n_0_reg_dsc_detect_reg;
  wire \n_0_reg_pkt_len_counter[11]_i_10 ;
  wire \n_0_reg_pkt_len_counter[11]_i_5 ;
  wire \n_0_reg_pkt_len_counter[11]_i_6 ;
  wire \n_0_reg_pkt_len_counter[11]_i_7 ;
  wire \n_0_reg_pkt_len_counter[11]_i_8 ;
  wire \n_0_reg_pkt_len_counter[11]_i_9 ;
  wire \n_0_reg_pkt_len_counter[3]_i_10 ;
  wire \n_0_reg_pkt_len_counter[3]_i_3 ;
  wire \n_0_reg_pkt_len_counter[3]_i_7 ;
  wire \n_0_reg_pkt_len_counter[3]_i_8 ;
  wire \n_0_reg_pkt_len_counter[3]_i_9 ;
  wire \n_0_reg_pkt_len_counter[7]_i_10 ;
  wire \n_0_reg_pkt_len_counter[7]_i_3 ;
  wire \n_0_reg_pkt_len_counter[7]_i_4 ;
  wire \n_0_reg_pkt_len_counter[7]_i_5 ;
  wire \n_0_reg_pkt_len_counter[7]_i_6 ;
  wire \n_0_reg_pkt_len_counter[7]_i_7 ;
  wire \n_0_reg_pkt_len_counter[7]_i_8 ;
  wire \n_0_reg_pkt_len_counter[7]_i_9 ;
  wire \n_0_reg_pkt_len_counter_reg[3]_i_2 ;
  wire \n_0_reg_pkt_len_counter_reg[7]_i_2 ;
  wire \n_1_reg_pkt_len_counter_reg[11]_i_2 ;
  wire \n_1_reg_pkt_len_counter_reg[3]_i_2 ;
  wire \n_1_reg_pkt_len_counter_reg[7]_i_2 ;
  wire \n_2_reg_pkt_len_counter_reg[11]_i_2 ;
  wire \n_2_reg_pkt_len_counter_reg[3]_i_2 ;
  wire \n_2_reg_pkt_len_counter_reg[7]_i_2 ;
  wire \n_3_reg_pkt_len_counter_reg[11]_i_2 ;
  wire \n_3_reg_pkt_len_counter_reg[3]_i_2 ;
  wire \n_3_reg_pkt_len_counter_reg[7]_i_2 ;
  wire [11:0]new_pkt_len;
  wire next_state;
  wire null_mux_sel;
  wire [127:0]p_1_in;
  wire rsrc_rdy_filtered;
  wire [2:0]\rx_null_gen_inst/packet_overhead ;
  wire [6:0]trn_rbar_hit_prev;
  wire [127:0]trn_rd_prev;
  wire trn_recrc_err;
  wire trn_recrc_err_prev;
  wire trn_reof;
  wire trn_reof_prev;
  wire trn_rerrfwd;
  wire trn_rerrfwd_prev;
  wire [1:0]trn_rrem_prev;
  wire trn_rsof;
  wire trn_rsof_prev;
  wire trn_rsrc_dsc;
  wire trn_rsrc_dsc_d;
  wire trn_rsrc_dsc_prev;
  wire trn_rsrc_dsc_prev0;
  wire trn_rsrc_rdy_prev;
  wire [3:3]\NLW_reg_pkt_len_counter_reg[11]_i_2_CO_UNCONNECTED ;

LUT6 #(
    .INIT(64'h0F002200FFFF2200)) 
     cur_state_i_1
       (.I0(m_axis_rx_tready),
        .I1(O4[11]),
        .I2(n_0_cur_state_i_2),
        .I3(O1),
        .I4(cur_state),
        .I5(I7),
        .O(next_state));
LUT2 #(
    .INIT(4'h7)) 
     cur_state_i_2
       (.I0(O4[4]),
        .I1(O5),
        .O(n_0_cur_state_i_2));
LUT2 #(
    .INIT(4'h2)) 
     data_prev_i_1
       (.I0(O1),
        .I1(m_axis_rx_tready),
        .O(data_hold));
FDRE data_prev_reg
       (.C(I3),
        .CE(1'b1),
        .D(data_hold),
        .Q(data_prev),
        .R(I4));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[0]_i_1 
       (.I0(trn_rd_prev[0]),
        .I1(data_prev),
        .I2(I11[0]),
        .O(p_1_in[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[100]_i_1 
       (.I0(trn_rd_prev[100]),
        .I1(data_prev),
        .I2(I11[100]),
        .O(p_1_in[100]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[101]_i_1 
       (.I0(trn_rd_prev[101]),
        .I1(data_prev),
        .I2(I11[101]),
        .O(p_1_in[101]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[102]_i_1 
       (.I0(trn_rd_prev[102]),
        .I1(data_prev),
        .I2(I11[102]),
        .O(p_1_in[102]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[103]_i_1 
       (.I0(trn_rd_prev[103]),
        .I1(data_prev),
        .I2(I11[103]),
        .O(p_1_in[103]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[104]_i_1 
       (.I0(trn_rd_prev[104]),
        .I1(data_prev),
        .I2(I11[104]),
        .O(p_1_in[104]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[105]_i_1 
       (.I0(trn_rd_prev[105]),
        .I1(data_prev),
        .I2(I11[105]),
        .O(p_1_in[105]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[106]_i_1 
       (.I0(trn_rd_prev[106]),
        .I1(data_prev),
        .I2(I11[106]),
        .O(p_1_in[106]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[107]_i_1 
       (.I0(trn_rd_prev[107]),
        .I1(data_prev),
        .I2(I11[107]),
        .O(p_1_in[107]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[108]_i_1 
       (.I0(trn_rd_prev[108]),
        .I1(data_prev),
        .I2(I11[108]),
        .O(p_1_in[108]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[109]_i_1 
       (.I0(trn_rd_prev[109]),
        .I1(data_prev),
        .I2(I11[109]),
        .O(p_1_in[109]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[10]_i_1 
       (.I0(trn_rd_prev[10]),
        .I1(data_prev),
        .I2(I11[10]),
        .O(p_1_in[10]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[110]_i_1 
       (.I0(trn_rd_prev[110]),
        .I1(data_prev),
        .I2(I11[110]),
        .O(p_1_in[110]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[111]_i_1 
       (.I0(trn_rd_prev[111]),
        .I1(data_prev),
        .I2(I11[111]),
        .O(p_1_in[111]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[112]_i_1 
       (.I0(trn_rd_prev[112]),
        .I1(data_prev),
        .I2(I11[112]),
        .O(p_1_in[112]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[113]_i_1 
       (.I0(trn_rd_prev[113]),
        .I1(data_prev),
        .I2(I11[113]),
        .O(p_1_in[113]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[114]_i_1 
       (.I0(trn_rd_prev[114]),
        .I1(data_prev),
        .I2(I11[114]),
        .O(p_1_in[114]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[115]_i_1 
       (.I0(trn_rd_prev[115]),
        .I1(data_prev),
        .I2(I11[115]),
        .O(p_1_in[115]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[116]_i_1 
       (.I0(trn_rd_prev[116]),
        .I1(data_prev),
        .I2(I11[116]),
        .O(p_1_in[116]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[117]_i_1 
       (.I0(trn_rd_prev[117]),
        .I1(data_prev),
        .I2(I11[117]),
        .O(p_1_in[117]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[118]_i_1 
       (.I0(trn_rd_prev[118]),
        .I1(data_prev),
        .I2(I11[118]),
        .O(p_1_in[118]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[119]_i_1 
       (.I0(trn_rd_prev[119]),
        .I1(data_prev),
        .I2(I11[119]),
        .O(p_1_in[119]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[11]_i_1 
       (.I0(trn_rd_prev[11]),
        .I1(data_prev),
        .I2(I11[11]),
        .O(p_1_in[11]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[120]_i_1 
       (.I0(trn_rd_prev[120]),
        .I1(data_prev),
        .I2(I11[120]),
        .O(p_1_in[120]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[121]_i_1 
       (.I0(trn_rd_prev[121]),
        .I1(data_prev),
        .I2(I11[121]),
        .O(p_1_in[121]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[122]_i_1 
       (.I0(trn_rd_prev[122]),
        .I1(data_prev),
        .I2(I11[122]),
        .O(p_1_in[122]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[123]_i_1 
       (.I0(trn_rd_prev[123]),
        .I1(data_prev),
        .I2(I11[123]),
        .O(p_1_in[123]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[124]_i_1 
       (.I0(trn_rd_prev[124]),
        .I1(data_prev),
        .I2(I11[124]),
        .O(p_1_in[124]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[125]_i_1 
       (.I0(trn_rd_prev[125]),
        .I1(data_prev),
        .I2(I11[125]),
        .O(p_1_in[125]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[126]_i_1 
       (.I0(trn_rd_prev[126]),
        .I1(data_prev),
        .I2(I11[126]),
        .O(p_1_in[126]));
LUT2 #(
    .INIT(4'hB)) 
     \m_axis_rx_tdata[127]_i_1 
       (.I0(m_axis_rx_tready),
        .I1(O1),
        .O(\n_0_m_axis_rx_tdata[127]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[127]_i_2 
       (.I0(trn_rd_prev[127]),
        .I1(data_prev),
        .I2(I11[127]),
        .O(p_1_in[127]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[12]_i_1 
       (.I0(trn_rd_prev[12]),
        .I1(data_prev),
        .I2(I11[12]),
        .O(p_1_in[12]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[13]_i_1 
       (.I0(trn_rd_prev[13]),
        .I1(data_prev),
        .I2(I11[13]),
        .O(p_1_in[13]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[14]_i_1 
       (.I0(trn_rd_prev[14]),
        .I1(data_prev),
        .I2(I11[14]),
        .O(p_1_in[14]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[15]_i_1 
       (.I0(trn_rd_prev[15]),
        .I1(data_prev),
        .I2(I11[15]),
        .O(p_1_in[15]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[16]_i_1 
       (.I0(trn_rd_prev[16]),
        .I1(data_prev),
        .I2(I11[16]),
        .O(p_1_in[16]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[17]_i_1 
       (.I0(trn_rd_prev[17]),
        .I1(data_prev),
        .I2(I11[17]),
        .O(p_1_in[17]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[18]_i_1 
       (.I0(trn_rd_prev[18]),
        .I1(data_prev),
        .I2(I11[18]),
        .O(p_1_in[18]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[19]_i_1 
       (.I0(trn_rd_prev[19]),
        .I1(data_prev),
        .I2(I11[19]),
        .O(p_1_in[19]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[1]_i_1 
       (.I0(trn_rd_prev[1]),
        .I1(data_prev),
        .I2(I11[1]),
        .O(p_1_in[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[20]_i_1 
       (.I0(trn_rd_prev[20]),
        .I1(data_prev),
        .I2(I11[20]),
        .O(p_1_in[20]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[21]_i_1 
       (.I0(trn_rd_prev[21]),
        .I1(data_prev),
        .I2(I11[21]),
        .O(p_1_in[21]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[22]_i_1 
       (.I0(trn_rd_prev[22]),
        .I1(data_prev),
        .I2(I11[22]),
        .O(p_1_in[22]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[23]_i_1 
       (.I0(trn_rd_prev[23]),
        .I1(data_prev),
        .I2(I11[23]),
        .O(p_1_in[23]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[24]_i_1 
       (.I0(trn_rd_prev[24]),
        .I1(data_prev),
        .I2(I11[24]),
        .O(p_1_in[24]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[25]_i_1 
       (.I0(trn_rd_prev[25]),
        .I1(data_prev),
        .I2(I11[25]),
        .O(p_1_in[25]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[26]_i_1 
       (.I0(trn_rd_prev[26]),
        .I1(data_prev),
        .I2(I11[26]),
        .O(p_1_in[26]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[27]_i_1 
       (.I0(trn_rd_prev[27]),
        .I1(data_prev),
        .I2(I11[27]),
        .O(p_1_in[27]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[28]_i_1 
       (.I0(trn_rd_prev[28]),
        .I1(data_prev),
        .I2(I11[28]),
        .O(p_1_in[28]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[29]_i_1 
       (.I0(trn_rd_prev[29]),
        .I1(data_prev),
        .I2(I11[29]),
        .O(p_1_in[29]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[2]_i_1 
       (.I0(trn_rd_prev[2]),
        .I1(data_prev),
        .I2(I11[2]),
        .O(p_1_in[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[30]_i_1 
       (.I0(trn_rd_prev[30]),
        .I1(data_prev),
        .I2(I11[30]),
        .O(p_1_in[30]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[31]_i_1 
       (.I0(trn_rd_prev[31]),
        .I1(data_prev),
        .I2(I11[31]),
        .O(p_1_in[31]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[32]_i_1 
       (.I0(trn_rd_prev[32]),
        .I1(data_prev),
        .I2(I11[32]),
        .O(p_1_in[32]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[33]_i_1 
       (.I0(trn_rd_prev[33]),
        .I1(data_prev),
        .I2(I11[33]),
        .O(p_1_in[33]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[34]_i_1 
       (.I0(trn_rd_prev[34]),
        .I1(data_prev),
        .I2(I11[34]),
        .O(p_1_in[34]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[35]_i_1 
       (.I0(trn_rd_prev[35]),
        .I1(data_prev),
        .I2(I11[35]),
        .O(p_1_in[35]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[36]_i_1 
       (.I0(trn_rd_prev[36]),
        .I1(data_prev),
        .I2(I11[36]),
        .O(p_1_in[36]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[37]_i_1 
       (.I0(trn_rd_prev[37]),
        .I1(data_prev),
        .I2(I11[37]),
        .O(p_1_in[37]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[38]_i_1 
       (.I0(trn_rd_prev[38]),
        .I1(data_prev),
        .I2(I11[38]),
        .O(p_1_in[38]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[39]_i_1 
       (.I0(trn_rd_prev[39]),
        .I1(data_prev),
        .I2(I11[39]),
        .O(p_1_in[39]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[3]_i_1 
       (.I0(trn_rd_prev[3]),
        .I1(data_prev),
        .I2(I11[3]),
        .O(p_1_in[3]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[40]_i_1 
       (.I0(trn_rd_prev[40]),
        .I1(data_prev),
        .I2(I11[40]),
        .O(p_1_in[40]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[41]_i_1 
       (.I0(trn_rd_prev[41]),
        .I1(data_prev),
        .I2(I11[41]),
        .O(p_1_in[41]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[42]_i_1 
       (.I0(trn_rd_prev[42]),
        .I1(data_prev),
        .I2(I11[42]),
        .O(p_1_in[42]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[43]_i_1 
       (.I0(trn_rd_prev[43]),
        .I1(data_prev),
        .I2(I11[43]),
        .O(p_1_in[43]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[44]_i_1 
       (.I0(trn_rd_prev[44]),
        .I1(data_prev),
        .I2(I11[44]),
        .O(p_1_in[44]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[45]_i_1 
       (.I0(trn_rd_prev[45]),
        .I1(data_prev),
        .I2(I11[45]),
        .O(p_1_in[45]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[46]_i_1 
       (.I0(trn_rd_prev[46]),
        .I1(data_prev),
        .I2(I11[46]),
        .O(p_1_in[46]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[47]_i_1 
       (.I0(trn_rd_prev[47]),
        .I1(data_prev),
        .I2(I11[47]),
        .O(p_1_in[47]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[48]_i_1 
       (.I0(trn_rd_prev[48]),
        .I1(data_prev),
        .I2(I11[48]),
        .O(p_1_in[48]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[49]_i_1 
       (.I0(trn_rd_prev[49]),
        .I1(data_prev),
        .I2(I11[49]),
        .O(p_1_in[49]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[4]_i_1 
       (.I0(trn_rd_prev[4]),
        .I1(data_prev),
        .I2(I11[4]),
        .O(p_1_in[4]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[50]_i_1 
       (.I0(trn_rd_prev[50]),
        .I1(data_prev),
        .I2(I11[50]),
        .O(p_1_in[50]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[51]_i_1 
       (.I0(trn_rd_prev[51]),
        .I1(data_prev),
        .I2(I11[51]),
        .O(p_1_in[51]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[52]_i_1 
       (.I0(trn_rd_prev[52]),
        .I1(data_prev),
        .I2(I11[52]),
        .O(p_1_in[52]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[53]_i_1 
       (.I0(trn_rd_prev[53]),
        .I1(data_prev),
        .I2(I11[53]),
        .O(p_1_in[53]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[54]_i_1 
       (.I0(trn_rd_prev[54]),
        .I1(data_prev),
        .I2(I11[54]),
        .O(p_1_in[54]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[55]_i_1 
       (.I0(trn_rd_prev[55]),
        .I1(data_prev),
        .I2(I11[55]),
        .O(p_1_in[55]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[56]_i_1 
       (.I0(trn_rd_prev[56]),
        .I1(data_prev),
        .I2(I11[56]),
        .O(p_1_in[56]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[57]_i_1 
       (.I0(trn_rd_prev[57]),
        .I1(data_prev),
        .I2(I11[57]),
        .O(p_1_in[57]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[58]_i_1 
       (.I0(trn_rd_prev[58]),
        .I1(data_prev),
        .I2(I11[58]),
        .O(p_1_in[58]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[59]_i_1 
       (.I0(trn_rd_prev[59]),
        .I1(data_prev),
        .I2(I11[59]),
        .O(p_1_in[59]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[5]_i_1 
       (.I0(trn_rd_prev[5]),
        .I1(data_prev),
        .I2(I11[5]),
        .O(p_1_in[5]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[60]_i_1 
       (.I0(trn_rd_prev[60]),
        .I1(data_prev),
        .I2(I11[60]),
        .O(p_1_in[60]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[61]_i_1 
       (.I0(trn_rd_prev[61]),
        .I1(data_prev),
        .I2(I11[61]),
        .O(p_1_in[61]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[62]_i_1 
       (.I0(trn_rd_prev[62]),
        .I1(data_prev),
        .I2(I11[62]),
        .O(p_1_in[62]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[63]_i_1 
       (.I0(trn_rd_prev[63]),
        .I1(data_prev),
        .I2(I11[63]),
        .O(p_1_in[63]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[64]_i_1 
       (.I0(trn_rd_prev[64]),
        .I1(data_prev),
        .I2(I11[64]),
        .O(p_1_in[64]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[65]_i_1 
       (.I0(trn_rd_prev[65]),
        .I1(data_prev),
        .I2(I11[65]),
        .O(p_1_in[65]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[66]_i_1 
       (.I0(trn_rd_prev[66]),
        .I1(data_prev),
        .I2(I11[66]),
        .O(p_1_in[66]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[67]_i_1 
       (.I0(trn_rd_prev[67]),
        .I1(data_prev),
        .I2(I11[67]),
        .O(p_1_in[67]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[68]_i_1 
       (.I0(trn_rd_prev[68]),
        .I1(data_prev),
        .I2(I11[68]),
        .O(p_1_in[68]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[69]_i_1 
       (.I0(trn_rd_prev[69]),
        .I1(data_prev),
        .I2(I11[69]),
        .O(p_1_in[69]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[6]_i_1 
       (.I0(trn_rd_prev[6]),
        .I1(data_prev),
        .I2(I11[6]),
        .O(p_1_in[6]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[70]_i_1 
       (.I0(trn_rd_prev[70]),
        .I1(data_prev),
        .I2(I11[70]),
        .O(p_1_in[70]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[71]_i_1 
       (.I0(trn_rd_prev[71]),
        .I1(data_prev),
        .I2(I11[71]),
        .O(p_1_in[71]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[72]_i_1 
       (.I0(trn_rd_prev[72]),
        .I1(data_prev),
        .I2(I11[72]),
        .O(p_1_in[72]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[73]_i_1 
       (.I0(trn_rd_prev[73]),
        .I1(data_prev),
        .I2(I11[73]),
        .O(p_1_in[73]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[74]_i_1 
       (.I0(trn_rd_prev[74]),
        .I1(data_prev),
        .I2(I11[74]),
        .O(p_1_in[74]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[75]_i_1 
       (.I0(trn_rd_prev[75]),
        .I1(data_prev),
        .I2(I11[75]),
        .O(p_1_in[75]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[76]_i_1 
       (.I0(trn_rd_prev[76]),
        .I1(data_prev),
        .I2(I11[76]),
        .O(p_1_in[76]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[77]_i_1 
       (.I0(trn_rd_prev[77]),
        .I1(data_prev),
        .I2(I11[77]),
        .O(p_1_in[77]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[78]_i_1 
       (.I0(trn_rd_prev[78]),
        .I1(data_prev),
        .I2(I11[78]),
        .O(p_1_in[78]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[79]_i_1 
       (.I0(trn_rd_prev[79]),
        .I1(data_prev),
        .I2(I11[79]),
        .O(p_1_in[79]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[7]_i_1 
       (.I0(trn_rd_prev[7]),
        .I1(data_prev),
        .I2(I11[7]),
        .O(p_1_in[7]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[80]_i_1 
       (.I0(trn_rd_prev[80]),
        .I1(data_prev),
        .I2(I11[80]),
        .O(p_1_in[80]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[81]_i_1 
       (.I0(trn_rd_prev[81]),
        .I1(data_prev),
        .I2(I11[81]),
        .O(p_1_in[81]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[82]_i_1 
       (.I0(trn_rd_prev[82]),
        .I1(data_prev),
        .I2(I11[82]),
        .O(p_1_in[82]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[83]_i_1 
       (.I0(trn_rd_prev[83]),
        .I1(data_prev),
        .I2(I11[83]),
        .O(p_1_in[83]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[84]_i_1 
       (.I0(trn_rd_prev[84]),
        .I1(data_prev),
        .I2(I11[84]),
        .O(p_1_in[84]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[85]_i_1 
       (.I0(trn_rd_prev[85]),
        .I1(data_prev),
        .I2(I11[85]),
        .O(p_1_in[85]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[86]_i_1 
       (.I0(trn_rd_prev[86]),
        .I1(data_prev),
        .I2(I11[86]),
        .O(p_1_in[86]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[87]_i_1 
       (.I0(trn_rd_prev[87]),
        .I1(data_prev),
        .I2(I11[87]),
        .O(p_1_in[87]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[88]_i_1 
       (.I0(trn_rd_prev[88]),
        .I1(data_prev),
        .I2(I11[88]),
        .O(p_1_in[88]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[89]_i_1 
       (.I0(trn_rd_prev[89]),
        .I1(data_prev),
        .I2(I11[89]),
        .O(p_1_in[89]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[8]_i_1 
       (.I0(trn_rd_prev[8]),
        .I1(data_prev),
        .I2(I11[8]),
        .O(p_1_in[8]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[90]_i_1 
       (.I0(trn_rd_prev[90]),
        .I1(data_prev),
        .I2(I11[90]),
        .O(p_1_in[90]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[91]_i_1 
       (.I0(trn_rd_prev[91]),
        .I1(data_prev),
        .I2(I11[91]),
        .O(p_1_in[91]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[92]_i_1 
       (.I0(trn_rd_prev[92]),
        .I1(data_prev),
        .I2(I11[92]),
        .O(p_1_in[92]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[93]_i_1 
       (.I0(trn_rd_prev[93]),
        .I1(data_prev),
        .I2(I11[93]),
        .O(p_1_in[93]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[94]_i_1 
       (.I0(trn_rd_prev[94]),
        .I1(data_prev),
        .I2(I11[94]),
        .O(p_1_in[94]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[95]_i_1 
       (.I0(trn_rd_prev[95]),
        .I1(data_prev),
        .I2(I11[95]),
        .O(p_1_in[95]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[96]_i_1 
       (.I0(trn_rd_prev[96]),
        .I1(data_prev),
        .I2(I11[96]),
        .O(p_1_in[96]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[97]_i_1 
       (.I0(trn_rd_prev[97]),
        .I1(data_prev),
        .I2(I11[97]),
        .O(p_1_in[97]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[98]_i_1 
       (.I0(trn_rd_prev[98]),
        .I1(data_prev),
        .I2(I11[98]),
        .O(p_1_in[98]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[99]_i_1 
       (.I0(trn_rd_prev[99]),
        .I1(data_prev),
        .I2(I11[99]),
        .O(p_1_in[99]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata[9]_i_1 
       (.I0(trn_rd_prev[9]),
        .I1(data_prev),
        .I2(I11[9]),
        .O(p_1_in[9]));
FDRE \m_axis_rx_tdata_reg[0] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[0]),
        .Q(Q[0]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[100] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[100]),
        .Q(Q[100]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[101] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[101]),
        .Q(Q[101]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[102] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[102]),
        .Q(Q[102]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[103] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[103]),
        .Q(Q[103]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[104] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[104]),
        .Q(Q[104]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[105] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[105]),
        .Q(Q[105]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[106] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[106]),
        .Q(Q[106]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[107] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[107]),
        .Q(Q[107]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[108] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[108]),
        .Q(Q[108]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[109] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[109]),
        .Q(Q[109]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[10] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[10]),
        .Q(Q[10]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[110] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[110]),
        .Q(Q[110]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[111] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[111]),
        .Q(Q[111]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[112] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[112]),
        .Q(Q[112]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[113] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[113]),
        .Q(Q[113]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[114] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[114]),
        .Q(Q[114]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[115] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[115]),
        .Q(Q[115]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[116] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[116]),
        .Q(Q[116]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[117] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[117]),
        .Q(Q[117]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[118] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[118]),
        .Q(Q[118]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[119] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[119]),
        .Q(Q[119]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[11] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[11]),
        .Q(Q[11]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[120] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[120]),
        .Q(Q[120]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[121] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[121]),
        .Q(Q[121]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[122] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[122]),
        .Q(Q[122]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[123] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[123]),
        .Q(Q[123]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[124] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[124]),
        .Q(Q[124]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[125] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[125]),
        .Q(Q[125]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[126] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[126]),
        .Q(Q[126]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[127] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[127]),
        .Q(Q[127]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[12] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[12]),
        .Q(Q[12]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[13] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[13]),
        .Q(Q[13]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[14] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[14]),
        .Q(Q[14]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[15] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[15]),
        .Q(Q[15]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[16] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[16]),
        .Q(Q[16]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[17] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[17]),
        .Q(Q[17]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[18] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[18]),
        .Q(Q[18]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[19] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[19]),
        .Q(Q[19]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[1] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[1]),
        .Q(Q[1]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[20] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[20]),
        .Q(Q[20]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[21] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[21]),
        .Q(Q[21]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[22] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[22]),
        .Q(Q[22]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[23] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[23]),
        .Q(Q[23]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[24] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[24]),
        .Q(Q[24]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[25] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[25]),
        .Q(Q[25]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[26] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[26]),
        .Q(Q[26]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[27] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[27]),
        .Q(Q[27]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[28] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[28]),
        .Q(Q[28]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[29] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[29]),
        .Q(Q[29]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[2] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[2]),
        .Q(Q[2]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[30] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[30]),
        .Q(Q[30]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[31] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[31]),
        .Q(Q[31]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[32] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[32]),
        .Q(Q[32]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[33] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[33]),
        .Q(Q[33]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[34] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[34]),
        .Q(Q[34]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[35] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[35]),
        .Q(Q[35]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[36] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[36]),
        .Q(Q[36]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[37] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[37]),
        .Q(Q[37]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[38] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[38]),
        .Q(Q[38]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[39] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[39]),
        .Q(Q[39]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[3] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[3]),
        .Q(Q[3]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[40] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[40]),
        .Q(Q[40]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[41] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[41]),
        .Q(Q[41]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[42] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[42]),
        .Q(Q[42]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[43] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[43]),
        .Q(Q[43]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[44] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[44]),
        .Q(Q[44]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[45] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[45]),
        .Q(Q[45]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[46] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[46]),
        .Q(Q[46]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[47] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[47]),
        .Q(Q[47]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[48] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[48]),
        .Q(Q[48]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[49] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[49]),
        .Q(Q[49]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[4] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[4]),
        .Q(Q[4]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[50] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[50]),
        .Q(Q[50]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[51] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[51]),
        .Q(Q[51]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[52] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[52]),
        .Q(Q[52]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[53] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[53]),
        .Q(Q[53]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[54] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[54]),
        .Q(Q[54]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[55] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[55]),
        .Q(Q[55]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[56] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[56]),
        .Q(Q[56]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[57] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[57]),
        .Q(Q[57]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[58] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[58]),
        .Q(Q[58]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[59] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[59]),
        .Q(Q[59]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[5] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[5]),
        .Q(Q[5]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[60] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[60]),
        .Q(Q[60]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[61] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[61]),
        .Q(Q[61]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[62] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[62]),
        .Q(Q[62]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[63] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[63]),
        .Q(Q[63]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[64] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[64]),
        .Q(Q[64]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[65] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[65]),
        .Q(Q[65]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[66] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[66]),
        .Q(Q[66]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[67] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[67]),
        .Q(Q[67]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[68] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[68]),
        .Q(Q[68]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[69] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[69]),
        .Q(Q[69]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[6] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[6]),
        .Q(Q[6]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[70] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[70]),
        .Q(Q[70]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[71] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[71]),
        .Q(Q[71]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[72] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[72]),
        .Q(Q[72]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[73] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[73]),
        .Q(Q[73]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[74] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[74]),
        .Q(Q[74]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[75] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[75]),
        .Q(Q[75]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[76] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[76]),
        .Q(Q[76]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[77] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[77]),
        .Q(Q[77]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[78] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[78]),
        .Q(Q[78]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[79] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[79]),
        .Q(Q[79]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[7] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[7]),
        .Q(Q[7]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[80] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[80]),
        .Q(Q[80]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[81] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[81]),
        .Q(Q[81]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[82] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[82]),
        .Q(Q[82]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[83] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[83]),
        .Q(Q[83]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[84] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[84]),
        .Q(Q[84]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[85] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[85]),
        .Q(Q[85]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[86] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[86]),
        .Q(Q[86]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[87] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[87]),
        .Q(Q[87]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[88] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[88]),
        .Q(Q[88]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[89] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[89]),
        .Q(Q[89]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[8] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[8]),
        .Q(Q[8]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[90] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[90]),
        .Q(Q[90]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[91] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[91]),
        .Q(Q[91]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[92] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[92]),
        .Q(Q[92]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[93] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[93]),
        .Q(Q[93]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[94] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[94]),
        .Q(Q[94]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[95] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[95]),
        .Q(Q[95]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[96] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[96]),
        .Q(Q[96]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[97] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[97]),
        .Q(Q[97]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[98] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[98]),
        .Q(Q[98]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[99] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[99]),
        .Q(Q[99]),
        .R(I4));
FDRE \m_axis_rx_tdata_reg[9] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(p_1_in[9]),
        .Q(Q[9]),
        .R(I4));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tuser[0]_i_1 
       (.I0(trn_recrc_err_prev),
        .I1(data_prev),
        .I2(trn_recrc_err),
        .O(\n_0_m_axis_rx_tuser[0]_i_1 ));
LUT4 #(
    .INIT(16'hFFD0)) 
     \m_axis_rx_tuser[13]_i_1 
       (.I0(O1),
        .I1(m_axis_rx_tready),
        .I2(null_mux_sel),
        .I3(I4),
        .O(\n_0_m_axis_rx_tuser[13]_i_1 ));
LUT5 #(
    .INIT(32'h0202F202)) 
     \m_axis_rx_tuser[13]_i_2 
       (.I0(trn_rsof),
        .I1(D[1]),
        .I2(data_prev),
        .I3(trn_rsof_prev),
        .I4(trn_rrem_prev[1]),
        .O(\n_0_m_axis_rx_tuser[13]_i_2 ));
LUT6 #(
    .INIT(64'h04F4040400000000)) 
     \m_axis_rx_tuser[14]_i_1 
       (.I0(trn_rsrc_dsc),
        .I1(trn_rsof),
        .I2(data_prev),
        .I3(trn_rsrc_dsc_prev),
        .I4(trn_rsof_prev),
        .I5(\n_0_m_axis_rx_tuser[14]_i_2 ),
        .O(\n_0_m_axis_rx_tuser[14]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair351" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \m_axis_rx_tuser[14]_i_2 
       (.I0(I4),
        .I1(null_mux_sel),
        .O(\n_0_m_axis_rx_tuser[14]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \m_axis_rx_tuser[18]_i_1 
       (.I0(I4),
        .O(\n_0_m_axis_rx_tuser[18]_i_1 ));
LUT5 #(
    .INIT(32'h000000CA)) 
     \m_axis_rx_tuser[19]_i_4 
       (.I0(D[0]),
        .I1(trn_rrem_prev[0]),
        .I2(data_prev),
        .I3(I4),
        .I4(null_mux_sel),
        .O(O8));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tuser[1]_i_1 
       (.I0(trn_rerrfwd_prev),
        .I1(data_prev),
        .I2(trn_rerrfwd),
        .O(\n_0_m_axis_rx_tuser[1]_i_1 ));
LUT5 #(
    .INIT(32'h11100010)) 
     \m_axis_rx_tuser[20]_i_2 
       (.I0(null_mux_sel),
        .I1(I4),
        .I2(D[1]),
        .I3(data_prev),
        .I4(trn_rrem_prev[1]),
        .O(O9));
LUT3 #(
    .INIT(8'hEF)) 
     \m_axis_rx_tuser[21]_i_1 
       (.I0(I4),
        .I1(m_axis_rx_tready),
        .I2(O1),
        .O(\n_0_m_axis_rx_tuser[21]_i_1 ));
LUT5 #(
    .INIT(32'h11100010)) 
     \m_axis_rx_tuser[21]_i_3 
       (.I0(null_mux_sel),
        .I1(I4),
        .I2(trn_reof),
        .I3(data_prev),
        .I4(trn_reof_prev),
        .O(O10));
(* SOFT_HLUTNM = "soft_lutpair351" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \m_axis_rx_tuser[21]_i_6 
       (.I0(I4),
        .I1(null_mux_sel),
        .O(O11));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tuser[2]_i_1 
       (.I0(trn_rbar_hit_prev[0]),
        .I1(data_prev),
        .I2(I12[0]),
        .O(\n_0_m_axis_rx_tuser[2]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tuser[3]_i_1 
       (.I0(trn_rbar_hit_prev[1]),
        .I1(data_prev),
        .I2(I12[1]),
        .O(\n_0_m_axis_rx_tuser[3]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tuser[4]_i_1 
       (.I0(trn_rbar_hit_prev[2]),
        .I1(data_prev),
        .I2(I12[2]),
        .O(\n_0_m_axis_rx_tuser[4]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tuser[5]_i_1 
       (.I0(trn_rbar_hit_prev[3]),
        .I1(data_prev),
        .I2(I12[3]),
        .O(\n_0_m_axis_rx_tuser[5]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tuser[6]_i_1 
       (.I0(trn_rbar_hit_prev[4]),
        .I1(data_prev),
        .I2(I12[4]),
        .O(\n_0_m_axis_rx_tuser[6]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tuser[7]_i_1 
       (.I0(trn_rbar_hit_prev[5]),
        .I1(data_prev),
        .I2(I12[5]),
        .O(\n_0_m_axis_rx_tuser[7]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tuser[8]_i_1 
       (.I0(trn_rbar_hit_prev[6]),
        .I1(data_prev),
        .I2(I12[6]),
        .O(\n_0_m_axis_rx_tuser[8]_i_1 ));
FDRE \m_axis_rx_tuser_reg[0] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tuser[21]_i_1 ),
        .D(\n_0_m_axis_rx_tuser[0]_i_1 ),
        .Q(m_axis_rx_tuser[0]),
        .R(\n_0_m_axis_rx_tuser[13]_i_1 ));
FDRE \m_axis_rx_tuser_reg[10] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tuser[21]_i_1 ),
        .D(1'b0),
        .Q(O4[1]),
        .R(1'b0));
FDRE \m_axis_rx_tuser_reg[11] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tuser[21]_i_1 ),
        .D(1'b0),
        .Q(O4[2]),
        .R(1'b0));
FDRE \m_axis_rx_tuser_reg[12] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tuser[21]_i_1 ),
        .D(1'b0),
        .Q(O4[3]),
        .R(1'b0));
FDRE \m_axis_rx_tuser_reg[13] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tuser[21]_i_1 ),
        .D(\n_0_m_axis_rx_tuser[13]_i_2 ),
        .Q(O5),
        .R(\n_0_m_axis_rx_tuser[13]_i_1 ));
FDRE \m_axis_rx_tuser_reg[14] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tuser[21]_i_1 ),
        .D(\n_0_m_axis_rx_tuser[14]_i_1 ),
        .Q(O4[4]),
        .R(1'b0));
FDRE \m_axis_rx_tuser_reg[15] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tuser[21]_i_1 ),
        .D(1'b0),
        .Q(O4[5]),
        .R(1'b0));
FDRE \m_axis_rx_tuser_reg[16] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tuser[21]_i_1 ),
        .D(1'b0),
        .Q(O4[6]),
        .R(1'b0));
FDRE \m_axis_rx_tuser_reg[17] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tuser[21]_i_1 ),
        .D(\n_0_m_axis_rx_tuser[18]_i_1 ),
        .Q(O4[7]),
        .R(1'b0));
FDRE \m_axis_rx_tuser_reg[18] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tuser[21]_i_1 ),
        .D(\n_0_m_axis_rx_tuser[18]_i_1 ),
        .Q(O4[8]),
        .R(1'b0));
FDRE \m_axis_rx_tuser_reg[19] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tuser[21]_i_1 ),
        .D(I8[0]),
        .Q(O4[9]),
        .R(1'b0));
FDRE \m_axis_rx_tuser_reg[1] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tuser[21]_i_1 ),
        .D(\n_0_m_axis_rx_tuser[1]_i_1 ),
        .Q(m_axis_rx_tuser[1]),
        .R(\n_0_m_axis_rx_tuser[13]_i_1 ));
FDRE \m_axis_rx_tuser_reg[20] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tuser[21]_i_1 ),
        .D(I8[1]),
        .Q(O4[10]),
        .R(1'b0));
FDRE \m_axis_rx_tuser_reg[21] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tuser[21]_i_1 ),
        .D(I8[2]),
        .Q(O4[11]),
        .R(1'b0));
FDRE \m_axis_rx_tuser_reg[2] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tuser[21]_i_1 ),
        .D(\n_0_m_axis_rx_tuser[2]_i_1 ),
        .Q(m_axis_rx_tuser[2]),
        .R(\n_0_m_axis_rx_tuser[13]_i_1 ));
FDRE \m_axis_rx_tuser_reg[3] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tuser[21]_i_1 ),
        .D(\n_0_m_axis_rx_tuser[3]_i_1 ),
        .Q(m_axis_rx_tuser[3]),
        .R(\n_0_m_axis_rx_tuser[13]_i_1 ));
FDRE \m_axis_rx_tuser_reg[4] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tuser[21]_i_1 ),
        .D(\n_0_m_axis_rx_tuser[4]_i_1 ),
        .Q(m_axis_rx_tuser[4]),
        .R(\n_0_m_axis_rx_tuser[13]_i_1 ));
FDRE \m_axis_rx_tuser_reg[5] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tuser[21]_i_1 ),
        .D(\n_0_m_axis_rx_tuser[5]_i_1 ),
        .Q(m_axis_rx_tuser[5]),
        .R(\n_0_m_axis_rx_tuser[13]_i_1 ));
FDRE \m_axis_rx_tuser_reg[6] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tuser[21]_i_1 ),
        .D(\n_0_m_axis_rx_tuser[6]_i_1 ),
        .Q(m_axis_rx_tuser[6]),
        .R(\n_0_m_axis_rx_tuser[13]_i_1 ));
FDRE \m_axis_rx_tuser_reg[7] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tuser[21]_i_1 ),
        .D(\n_0_m_axis_rx_tuser[7]_i_1 ),
        .Q(m_axis_rx_tuser[7]),
        .R(\n_0_m_axis_rx_tuser[13]_i_1 ));
FDRE \m_axis_rx_tuser_reg[8] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tuser[21]_i_1 ),
        .D(\n_0_m_axis_rx_tuser[8]_i_1 ),
        .Q(m_axis_rx_tuser[8]),
        .R(\n_0_m_axis_rx_tuser[13]_i_1 ));
FDRE \m_axis_rx_tuser_reg[9] 
       (.C(I3),
        .CE(\n_0_m_axis_rx_tuser[21]_i_1 ),
        .D(1'b0),
        .Q(O4[0]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE2)) 
     m_axis_rx_tvalid_i_1
       (.I0(rsrc_rdy_filtered),
        .I1(data_prev),
        .I2(trn_rsrc_rdy_prev),
        .I3(n_0_reg_dsc_detect_reg),
        .I4(n_0_m_axis_rx_tvalid_i_2),
        .I5(null_mux_sel),
        .O(n_0_m_axis_rx_tvalid_i_1));
LUT6 #(
    .INIT(64'h0000002020200020)) 
     m_axis_rx_tvalid_i_2
       (.I0(O2),
        .I1(trn_rsrc_dsc_d),
        .I2(trn_rsrc_dsc),
        .I3(trn_rsof),
        .I4(trn_reof),
        .I5(E),
        .O(n_0_m_axis_rx_tvalid_i_2));
FDRE m_axis_rx_tvalid_reg
       (.C(I3),
        .CE(\n_0_m_axis_rx_tdata[127]_i_1 ),
        .D(n_0_m_axis_rx_tvalid_i_1),
        .Q(O1),
        .R(I4));
LUT6 #(
    .INIT(64'hAAABAAABBBBBAAAB)) 
     null_mux_sel_i_2
       (.I0(I4),
        .I1(null_mux_sel),
        .I2(n_0_reg_dsc_detect_reg),
        .I3(n_0_m_axis_rx_tvalid_i_2),
        .I4(O1),
        .I5(m_axis_rx_tready),
        .O(O3));
FDRE null_mux_sel_reg
       (.C(I3),
        .CE(1'b1),
        .D(I1),
        .Q(null_mux_sel),
        .R(1'b0));
LUT6 #(
    .INIT(64'h000040FF00004040)) 
     reg_dsc_detect_i_1
       (.I0(I6),
        .I1(trn_rsrc_dsc),
        .I2(n_0_reg_dsc_detect_i_3),
        .I3(null_mux_sel),
        .I4(I4),
        .I5(n_0_reg_dsc_detect_reg),
        .O(n_0_reg_dsc_detect_i_1));
LUT2 #(
    .INIT(4'h2)) 
     reg_dsc_detect_i_3
       (.I0(O2),
        .I1(trn_rsrc_dsc_d),
        .O(n_0_reg_dsc_detect_i_3));
FDRE reg_dsc_detect_reg
       (.C(I3),
        .CE(1'b1),
        .D(n_0_reg_dsc_detect_i_1),
        .Q(n_0_reg_dsc_detect_reg),
        .R(1'b0));
LUT4 #(
    .INIT(16'h80FF)) 
     \reg_pkt_len_counter[10]_i_2 
       (.I0(O4[4]),
        .I1(O5),
        .I2(O1),
        .I3(cur_state),
        .O(O7));
LUT6 #(
    .INIT(64'hF808080807F7F7F7)) 
     \reg_pkt_len_counter[11]_i_10 
       (.I0(Q[71]),
        .I1(Q[94]),
        .I2(n_0_cur_state_i_2),
        .I3(Q[7]),
        .I4(Q[30]),
        .I5(\n_0_reg_pkt_len_counter[11]_i_6 ),
        .O(\n_0_reg_pkt_len_counter[11]_i_10 ));
LUT6 #(
    .INIT(64'hF888088808880888)) 
     \reg_pkt_len_counter[11]_i_5 
       (.I0(Q[30]),
        .I1(Q[9]),
        .I2(O4[4]),
        .I3(O5),
        .I4(Q[94]),
        .I5(Q[73]),
        .O(\n_0_reg_pkt_len_counter[11]_i_5 ));
LUT6 #(
    .INIT(64'hF888088808880888)) 
     \reg_pkt_len_counter[11]_i_6 
       (.I0(Q[30]),
        .I1(Q[8]),
        .I2(O4[4]),
        .I3(O5),
        .I4(Q[94]),
        .I5(Q[72]),
        .O(\n_0_reg_pkt_len_counter[11]_i_6 ));
LUT6 #(
    .INIT(64'hF888088808880888)) 
     \reg_pkt_len_counter[11]_i_7 
       (.I0(Q[30]),
        .I1(Q[7]),
        .I2(O4[4]),
        .I3(O5),
        .I4(Q[94]),
        .I5(Q[71]),
        .O(\n_0_reg_pkt_len_counter[11]_i_7 ));
LUT6 #(
    .INIT(64'h70007FFF7FFF7FFF)) 
     \reg_pkt_len_counter[11]_i_8 
       (.I0(Q[73]),
        .I1(Q[94]),
        .I2(O5),
        .I3(O4[4]),
        .I4(Q[9]),
        .I5(Q[30]),
        .O(\n_0_reg_pkt_len_counter[11]_i_8 ));
LUT6 #(
    .INIT(64'hF808080807F7F7F7)) 
     \reg_pkt_len_counter[11]_i_9 
       (.I0(Q[72]),
        .I1(Q[94]),
        .I2(n_0_cur_state_i_2),
        .I3(Q[8]),
        .I4(Q[30]),
        .I5(\n_0_reg_pkt_len_counter[11]_i_5 ),
        .O(\n_0_reg_pkt_len_counter[11]_i_9 ));
LUT6 #(
    .INIT(64'h556AAA6AAA6AAA6A)) 
     \reg_pkt_len_counter[3]_i_10 
       (.I0(\rx_null_gen_inst/packet_overhead [0]),
        .I1(Q[94]),
        .I2(Q[64]),
        .I3(n_0_cur_state_i_2),
        .I4(Q[30]),
        .I5(Q[0]),
        .O(\n_0_reg_pkt_len_counter[3]_i_10 ));
LUT6 #(
    .INIT(64'h70007FFF7FFF7FFF)) 
     \reg_pkt_len_counter[3]_i_3 
       (.I0(Q[67]),
        .I1(Q[94]),
        .I2(O5),
        .I3(O4[4]),
        .I4(Q[3]),
        .I5(Q[30]),
        .O(\n_0_reg_pkt_len_counter[3]_i_3 ));
LUT4 #(
    .INIT(16'h0007)) 
     \reg_pkt_len_counter[3]_i_4 
       (.I0(O5),
        .I1(O4[4]),
        .I2(Q[15]),
        .I3(Q[29]),
        .O(\rx_null_gen_inst/packet_overhead [2]));
LUT6 #(
    .INIT(64'hF111F111F1110111)) 
     \reg_pkt_len_counter[3]_i_5 
       (.I0(Q[29]),
        .I1(Q[15]),
        .I2(O4[4]),
        .I3(O5),
        .I4(Q[93]),
        .I5(Q[79]),
        .O(\rx_null_gen_inst/packet_overhead [1]));
LUT6 #(
    .INIT(64'hF99909990999F999)) 
     \reg_pkt_len_counter[3]_i_6 
       (.I0(Q[15]),
        .I1(Q[29]),
        .I2(O4[4]),
        .I3(O5),
        .I4(Q[93]),
        .I5(Q[79]),
        .O(\rx_null_gen_inst/packet_overhead [0]));
LUT5 #(
    .INIT(32'hAAA9A9A9)) 
     \reg_pkt_len_counter[3]_i_7 
       (.I0(\n_0_reg_pkt_len_counter[7]_i_6 ),
        .I1(Q[29]),
        .I2(Q[15]),
        .I3(O4[4]),
        .I4(O5),
        .O(\n_0_reg_pkt_len_counter[3]_i_7 ));
LUT6 #(
    .INIT(64'h556AAA6AAA6AAA6A)) 
     \reg_pkt_len_counter[3]_i_8 
       (.I0(\rx_null_gen_inst/packet_overhead [2]),
        .I1(Q[66]),
        .I2(Q[94]),
        .I3(n_0_cur_state_i_2),
        .I4(Q[2]),
        .I5(Q[30]),
        .O(\n_0_reg_pkt_len_counter[3]_i_8 ));
LUT6 #(
    .INIT(64'h556AAA6AAA6AAA6A)) 
     \reg_pkt_len_counter[3]_i_9 
       (.I0(\rx_null_gen_inst/packet_overhead [1]),
        .I1(Q[65]),
        .I2(Q[94]),
        .I3(n_0_cur_state_i_2),
        .I4(Q[1]),
        .I5(Q[30]),
        .O(\n_0_reg_pkt_len_counter[3]_i_9 ));
LUT6 #(
    .INIT(64'hAA95559555955595)) 
     \reg_pkt_len_counter[7]_i_10 
       (.I0(\n_0_reg_pkt_len_counter[7]_i_6 ),
        .I1(Q[68]),
        .I2(Q[94]),
        .I3(n_0_cur_state_i_2),
        .I4(Q[4]),
        .I5(Q[30]),
        .O(\n_0_reg_pkt_len_counter[7]_i_10 ));
LUT6 #(
    .INIT(64'hF888088808880888)) 
     \reg_pkt_len_counter[7]_i_3 
       (.I0(Q[30]),
        .I1(Q[6]),
        .I2(O4[4]),
        .I3(O5),
        .I4(Q[94]),
        .I5(Q[70]),
        .O(\n_0_reg_pkt_len_counter[7]_i_3 ));
LUT6 #(
    .INIT(64'hF888088808880888)) 
     \reg_pkt_len_counter[7]_i_4 
       (.I0(Q[30]),
        .I1(Q[5]),
        .I2(O4[4]),
        .I3(O5),
        .I4(Q[94]),
        .I5(Q[69]),
        .O(\n_0_reg_pkt_len_counter[7]_i_4 ));
LUT6 #(
    .INIT(64'hF888088808880888)) 
     \reg_pkt_len_counter[7]_i_5 
       (.I0(Q[30]),
        .I1(Q[4]),
        .I2(O4[4]),
        .I3(O5),
        .I4(Q[94]),
        .I5(Q[68]),
        .O(\n_0_reg_pkt_len_counter[7]_i_5 ));
LUT6 #(
    .INIT(64'hF888088808880888)) 
     \reg_pkt_len_counter[7]_i_6 
       (.I0(Q[30]),
        .I1(Q[3]),
        .I2(O4[4]),
        .I3(O5),
        .I4(Q[94]),
        .I5(Q[67]),
        .O(\n_0_reg_pkt_len_counter[7]_i_6 ));
LUT6 #(
    .INIT(64'hF808080807F7F7F7)) 
     \reg_pkt_len_counter[7]_i_7 
       (.I0(Q[70]),
        .I1(Q[94]),
        .I2(n_0_cur_state_i_2),
        .I3(Q[6]),
        .I4(Q[30]),
        .I5(\n_0_reg_pkt_len_counter[11]_i_7 ),
        .O(\n_0_reg_pkt_len_counter[7]_i_7 ));
LUT6 #(
    .INIT(64'hF808080807F7F7F7)) 
     \reg_pkt_len_counter[7]_i_8 
       (.I0(Q[69]),
        .I1(Q[94]),
        .I2(n_0_cur_state_i_2),
        .I3(Q[5]),
        .I4(Q[30]),
        .I5(\n_0_reg_pkt_len_counter[7]_i_3 ),
        .O(\n_0_reg_pkt_len_counter[7]_i_8 ));
LUT6 #(
    .INIT(64'hF808080807F7F7F7)) 
     \reg_pkt_len_counter[7]_i_9 
       (.I0(Q[68]),
        .I1(Q[94]),
        .I2(n_0_cur_state_i_2),
        .I3(Q[4]),
        .I4(Q[30]),
        .I5(\n_0_reg_pkt_len_counter[7]_i_4 ),
        .O(\n_0_reg_pkt_len_counter[7]_i_9 ));
CARRY4 \reg_pkt_len_counter_reg[11]_i_2 
       (.CI(\n_0_reg_pkt_len_counter_reg[7]_i_2 ),
        .CO({\NLW_reg_pkt_len_counter_reg[11]_i_2_CO_UNCONNECTED [3],\n_1_reg_pkt_len_counter_reg[11]_i_2 ,\n_2_reg_pkt_len_counter_reg[11]_i_2 ,\n_3_reg_pkt_len_counter_reg[11]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,\n_0_reg_pkt_len_counter[11]_i_5 ,\n_0_reg_pkt_len_counter[11]_i_6 ,\n_0_reg_pkt_len_counter[11]_i_7 }),
        .O(new_pkt_len[11:8]),
        .S({1'b1,\n_0_reg_pkt_len_counter[11]_i_8 ,\n_0_reg_pkt_len_counter[11]_i_9 ,\n_0_reg_pkt_len_counter[11]_i_10 }));
CARRY4 \reg_pkt_len_counter_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\n_0_reg_pkt_len_counter_reg[3]_i_2 ,\n_1_reg_pkt_len_counter_reg[3]_i_2 ,\n_2_reg_pkt_len_counter_reg[3]_i_2 ,\n_3_reg_pkt_len_counter_reg[3]_i_2 }),
        .CYINIT(1'b0),
        .DI({\n_0_reg_pkt_len_counter[3]_i_3 ,\rx_null_gen_inst/packet_overhead }),
        .O(new_pkt_len[3:0]),
        .S({\n_0_reg_pkt_len_counter[3]_i_7 ,\n_0_reg_pkt_len_counter[3]_i_8 ,\n_0_reg_pkt_len_counter[3]_i_9 ,\n_0_reg_pkt_len_counter[3]_i_10 }));
CARRY4 \reg_pkt_len_counter_reg[7]_i_2 
       (.CI(\n_0_reg_pkt_len_counter_reg[3]_i_2 ),
        .CO({\n_0_reg_pkt_len_counter_reg[7]_i_2 ,\n_1_reg_pkt_len_counter_reg[7]_i_2 ,\n_2_reg_pkt_len_counter_reg[7]_i_2 ,\n_3_reg_pkt_len_counter_reg[7]_i_2 }),
        .CYINIT(1'b0),
        .DI({\n_0_reg_pkt_len_counter[7]_i_3 ,\n_0_reg_pkt_len_counter[7]_i_4 ,\n_0_reg_pkt_len_counter[7]_i_5 ,\n_0_reg_pkt_len_counter[7]_i_6 }),
        .O(new_pkt_len[7:4]),
        .S({\n_0_reg_pkt_len_counter[7]_i_7 ,\n_0_reg_pkt_len_counter[7]_i_8 ,\n_0_reg_pkt_len_counter[7]_i_9 ,\n_0_reg_pkt_len_counter[7]_i_10 }));
FDRE trn_in_packet_reg
       (.C(I3),
        .CE(1'b1),
        .D(I5),
        .Q(O2),
        .R(1'b0));
FDRE \trn_rbar_hit_prev_reg[0] 
       (.C(I3),
        .CE(E),
        .D(I12[0]),
        .Q(trn_rbar_hit_prev[0]),
        .R(I4));
FDRE \trn_rbar_hit_prev_reg[1] 
       (.C(I3),
        .CE(E),
        .D(I12[1]),
        .Q(trn_rbar_hit_prev[1]),
        .R(I4));
FDRE \trn_rbar_hit_prev_reg[2] 
       (.C(I3),
        .CE(E),
        .D(I12[2]),
        .Q(trn_rbar_hit_prev[2]),
        .R(I4));
FDRE \trn_rbar_hit_prev_reg[3] 
       (.C(I3),
        .CE(E),
        .D(I12[3]),
        .Q(trn_rbar_hit_prev[3]),
        .R(I4));
FDRE \trn_rbar_hit_prev_reg[4] 
       (.C(I3),
        .CE(E),
        .D(I12[4]),
        .Q(trn_rbar_hit_prev[4]),
        .R(I4));
FDRE \trn_rbar_hit_prev_reg[5] 
       (.C(I3),
        .CE(E),
        .D(I12[5]),
        .Q(trn_rbar_hit_prev[5]),
        .R(I4));
FDRE \trn_rbar_hit_prev_reg[6] 
       (.C(I3),
        .CE(E),
        .D(I12[6]),
        .Q(trn_rbar_hit_prev[6]),
        .R(I4));
FDRE \trn_rd_prev_reg[0] 
       (.C(I3),
        .CE(E),
        .D(I11[0]),
        .Q(trn_rd_prev[0]),
        .R(I4));
FDRE \trn_rd_prev_reg[100] 
       (.C(I3),
        .CE(E),
        .D(I11[100]),
        .Q(trn_rd_prev[100]),
        .R(I4));
FDRE \trn_rd_prev_reg[101] 
       (.C(I3),
        .CE(E),
        .D(I11[101]),
        .Q(trn_rd_prev[101]),
        .R(I4));
FDRE \trn_rd_prev_reg[102] 
       (.C(I3),
        .CE(E),
        .D(I11[102]),
        .Q(trn_rd_prev[102]),
        .R(I4));
FDRE \trn_rd_prev_reg[103] 
       (.C(I3),
        .CE(E),
        .D(I11[103]),
        .Q(trn_rd_prev[103]),
        .R(I4));
FDRE \trn_rd_prev_reg[104] 
       (.C(I3),
        .CE(E),
        .D(I11[104]),
        .Q(trn_rd_prev[104]),
        .R(I4));
FDRE \trn_rd_prev_reg[105] 
       (.C(I3),
        .CE(E),
        .D(I11[105]),
        .Q(trn_rd_prev[105]),
        .R(I4));
FDRE \trn_rd_prev_reg[106] 
       (.C(I3),
        .CE(E),
        .D(I11[106]),
        .Q(trn_rd_prev[106]),
        .R(I4));
FDRE \trn_rd_prev_reg[107] 
       (.C(I3),
        .CE(E),
        .D(I11[107]),
        .Q(trn_rd_prev[107]),
        .R(I4));
FDRE \trn_rd_prev_reg[108] 
       (.C(I3),
        .CE(E),
        .D(I11[108]),
        .Q(trn_rd_prev[108]),
        .R(I4));
FDRE \trn_rd_prev_reg[109] 
       (.C(I3),
        .CE(E),
        .D(I11[109]),
        .Q(trn_rd_prev[109]),
        .R(I4));
FDRE \trn_rd_prev_reg[10] 
       (.C(I3),
        .CE(E),
        .D(I11[10]),
        .Q(trn_rd_prev[10]),
        .R(I4));
FDRE \trn_rd_prev_reg[110] 
       (.C(I3),
        .CE(E),
        .D(I11[110]),
        .Q(trn_rd_prev[110]),
        .R(I4));
FDRE \trn_rd_prev_reg[111] 
       (.C(I3),
        .CE(E),
        .D(I11[111]),
        .Q(trn_rd_prev[111]),
        .R(I4));
FDRE \trn_rd_prev_reg[112] 
       (.C(I3),
        .CE(E),
        .D(I11[112]),
        .Q(trn_rd_prev[112]),
        .R(I4));
FDRE \trn_rd_prev_reg[113] 
       (.C(I3),
        .CE(E),
        .D(I11[113]),
        .Q(trn_rd_prev[113]),
        .R(I4));
FDRE \trn_rd_prev_reg[114] 
       (.C(I3),
        .CE(E),
        .D(I11[114]),
        .Q(trn_rd_prev[114]),
        .R(I4));
FDRE \trn_rd_prev_reg[115] 
       (.C(I3),
        .CE(E),
        .D(I11[115]),
        .Q(trn_rd_prev[115]),
        .R(I4));
FDRE \trn_rd_prev_reg[116] 
       (.C(I3),
        .CE(E),
        .D(I11[116]),
        .Q(trn_rd_prev[116]),
        .R(I4));
FDRE \trn_rd_prev_reg[117] 
       (.C(I3),
        .CE(E),
        .D(I11[117]),
        .Q(trn_rd_prev[117]),
        .R(I4));
FDRE \trn_rd_prev_reg[118] 
       (.C(I3),
        .CE(E),
        .D(I11[118]),
        .Q(trn_rd_prev[118]),
        .R(I4));
FDRE \trn_rd_prev_reg[119] 
       (.C(I3),
        .CE(E),
        .D(I11[119]),
        .Q(trn_rd_prev[119]),
        .R(I4));
FDRE \trn_rd_prev_reg[11] 
       (.C(I3),
        .CE(E),
        .D(I11[11]),
        .Q(trn_rd_prev[11]),
        .R(I4));
FDRE \trn_rd_prev_reg[120] 
       (.C(I3),
        .CE(E),
        .D(I11[120]),
        .Q(trn_rd_prev[120]),
        .R(I4));
FDRE \trn_rd_prev_reg[121] 
       (.C(I3),
        .CE(E),
        .D(I11[121]),
        .Q(trn_rd_prev[121]),
        .R(I4));
FDRE \trn_rd_prev_reg[122] 
       (.C(I3),
        .CE(E),
        .D(I11[122]),
        .Q(trn_rd_prev[122]),
        .R(I4));
FDRE \trn_rd_prev_reg[123] 
       (.C(I3),
        .CE(E),
        .D(I11[123]),
        .Q(trn_rd_prev[123]),
        .R(I4));
FDRE \trn_rd_prev_reg[124] 
       (.C(I3),
        .CE(E),
        .D(I11[124]),
        .Q(trn_rd_prev[124]),
        .R(I4));
FDRE \trn_rd_prev_reg[125] 
       (.C(I3),
        .CE(E),
        .D(I11[125]),
        .Q(trn_rd_prev[125]),
        .R(I4));
FDRE \trn_rd_prev_reg[126] 
       (.C(I3),
        .CE(E),
        .D(I11[126]),
        .Q(trn_rd_prev[126]),
        .R(I4));
FDRE \trn_rd_prev_reg[127] 
       (.C(I3),
        .CE(E),
        .D(I11[127]),
        .Q(trn_rd_prev[127]),
        .R(I4));
FDRE \trn_rd_prev_reg[12] 
       (.C(I3),
        .CE(E),
        .D(I11[12]),
        .Q(trn_rd_prev[12]),
        .R(I4));
FDRE \trn_rd_prev_reg[13] 
       (.C(I3),
        .CE(E),
        .D(I11[13]),
        .Q(trn_rd_prev[13]),
        .R(I4));
FDRE \trn_rd_prev_reg[14] 
       (.C(I3),
        .CE(E),
        .D(I11[14]),
        .Q(trn_rd_prev[14]),
        .R(I4));
FDRE \trn_rd_prev_reg[15] 
       (.C(I3),
        .CE(E),
        .D(I11[15]),
        .Q(trn_rd_prev[15]),
        .R(I4));
FDRE \trn_rd_prev_reg[16] 
       (.C(I3),
        .CE(E),
        .D(I11[16]),
        .Q(trn_rd_prev[16]),
        .R(I4));
FDRE \trn_rd_prev_reg[17] 
       (.C(I3),
        .CE(E),
        .D(I11[17]),
        .Q(trn_rd_prev[17]),
        .R(I4));
FDRE \trn_rd_prev_reg[18] 
       (.C(I3),
        .CE(E),
        .D(I11[18]),
        .Q(trn_rd_prev[18]),
        .R(I4));
FDRE \trn_rd_prev_reg[19] 
       (.C(I3),
        .CE(E),
        .D(I11[19]),
        .Q(trn_rd_prev[19]),
        .R(I4));
FDRE \trn_rd_prev_reg[1] 
       (.C(I3),
        .CE(E),
        .D(I11[1]),
        .Q(trn_rd_prev[1]),
        .R(I4));
FDRE \trn_rd_prev_reg[20] 
       (.C(I3),
        .CE(E),
        .D(I11[20]),
        .Q(trn_rd_prev[20]),
        .R(I4));
FDRE \trn_rd_prev_reg[21] 
       (.C(I3),
        .CE(E),
        .D(I11[21]),
        .Q(trn_rd_prev[21]),
        .R(I4));
FDRE \trn_rd_prev_reg[22] 
       (.C(I3),
        .CE(E),
        .D(I11[22]),
        .Q(trn_rd_prev[22]),
        .R(I4));
FDRE \trn_rd_prev_reg[23] 
       (.C(I3),
        .CE(E),
        .D(I11[23]),
        .Q(trn_rd_prev[23]),
        .R(I4));
FDRE \trn_rd_prev_reg[24] 
       (.C(I3),
        .CE(E),
        .D(I11[24]),
        .Q(trn_rd_prev[24]),
        .R(I4));
FDRE \trn_rd_prev_reg[25] 
       (.C(I3),
        .CE(E),
        .D(I11[25]),
        .Q(trn_rd_prev[25]),
        .R(I4));
FDRE \trn_rd_prev_reg[26] 
       (.C(I3),
        .CE(E),
        .D(I11[26]),
        .Q(trn_rd_prev[26]),
        .R(I4));
FDRE \trn_rd_prev_reg[27] 
       (.C(I3),
        .CE(E),
        .D(I11[27]),
        .Q(trn_rd_prev[27]),
        .R(I4));
FDRE \trn_rd_prev_reg[28] 
       (.C(I3),
        .CE(E),
        .D(I11[28]),
        .Q(trn_rd_prev[28]),
        .R(I4));
FDRE \trn_rd_prev_reg[29] 
       (.C(I3),
        .CE(E),
        .D(I11[29]),
        .Q(trn_rd_prev[29]),
        .R(I4));
FDRE \trn_rd_prev_reg[2] 
       (.C(I3),
        .CE(E),
        .D(I11[2]),
        .Q(trn_rd_prev[2]),
        .R(I4));
FDRE \trn_rd_prev_reg[30] 
       (.C(I3),
        .CE(E),
        .D(I11[30]),
        .Q(trn_rd_prev[30]),
        .R(I4));
FDRE \trn_rd_prev_reg[31] 
       (.C(I3),
        .CE(E),
        .D(I11[31]),
        .Q(trn_rd_prev[31]),
        .R(I4));
FDRE \trn_rd_prev_reg[32] 
       (.C(I3),
        .CE(E),
        .D(I11[32]),
        .Q(trn_rd_prev[32]),
        .R(I4));
FDRE \trn_rd_prev_reg[33] 
       (.C(I3),
        .CE(E),
        .D(I11[33]),
        .Q(trn_rd_prev[33]),
        .R(I4));
FDRE \trn_rd_prev_reg[34] 
       (.C(I3),
        .CE(E),
        .D(I11[34]),
        .Q(trn_rd_prev[34]),
        .R(I4));
FDRE \trn_rd_prev_reg[35] 
       (.C(I3),
        .CE(E),
        .D(I11[35]),
        .Q(trn_rd_prev[35]),
        .R(I4));
FDRE \trn_rd_prev_reg[36] 
       (.C(I3),
        .CE(E),
        .D(I11[36]),
        .Q(trn_rd_prev[36]),
        .R(I4));
FDRE \trn_rd_prev_reg[37] 
       (.C(I3),
        .CE(E),
        .D(I11[37]),
        .Q(trn_rd_prev[37]),
        .R(I4));
FDRE \trn_rd_prev_reg[38] 
       (.C(I3),
        .CE(E),
        .D(I11[38]),
        .Q(trn_rd_prev[38]),
        .R(I4));
FDRE \trn_rd_prev_reg[39] 
       (.C(I3),
        .CE(E),
        .D(I11[39]),
        .Q(trn_rd_prev[39]),
        .R(I4));
FDRE \trn_rd_prev_reg[3] 
       (.C(I3),
        .CE(E),
        .D(I11[3]),
        .Q(trn_rd_prev[3]),
        .R(I4));
FDRE \trn_rd_prev_reg[40] 
       (.C(I3),
        .CE(E),
        .D(I11[40]),
        .Q(trn_rd_prev[40]),
        .R(I4));
FDRE \trn_rd_prev_reg[41] 
       (.C(I3),
        .CE(E),
        .D(I11[41]),
        .Q(trn_rd_prev[41]),
        .R(I4));
FDRE \trn_rd_prev_reg[42] 
       (.C(I3),
        .CE(E),
        .D(I11[42]),
        .Q(trn_rd_prev[42]),
        .R(I4));
FDRE \trn_rd_prev_reg[43] 
       (.C(I3),
        .CE(E),
        .D(I11[43]),
        .Q(trn_rd_prev[43]),
        .R(I4));
FDRE \trn_rd_prev_reg[44] 
       (.C(I3),
        .CE(E),
        .D(I11[44]),
        .Q(trn_rd_prev[44]),
        .R(I4));
FDRE \trn_rd_prev_reg[45] 
       (.C(I3),
        .CE(E),
        .D(I11[45]),
        .Q(trn_rd_prev[45]),
        .R(I4));
FDRE \trn_rd_prev_reg[46] 
       (.C(I3),
        .CE(E),
        .D(I11[46]),
        .Q(trn_rd_prev[46]),
        .R(I4));
FDRE \trn_rd_prev_reg[47] 
       (.C(I3),
        .CE(E),
        .D(I11[47]),
        .Q(trn_rd_prev[47]),
        .R(I4));
FDRE \trn_rd_prev_reg[48] 
       (.C(I3),
        .CE(E),
        .D(I11[48]),
        .Q(trn_rd_prev[48]),
        .R(I4));
FDRE \trn_rd_prev_reg[49] 
       (.C(I3),
        .CE(E),
        .D(I11[49]),
        .Q(trn_rd_prev[49]),
        .R(I4));
FDRE \trn_rd_prev_reg[4] 
       (.C(I3),
        .CE(E),
        .D(I11[4]),
        .Q(trn_rd_prev[4]),
        .R(I4));
FDRE \trn_rd_prev_reg[50] 
       (.C(I3),
        .CE(E),
        .D(I11[50]),
        .Q(trn_rd_prev[50]),
        .R(I4));
FDRE \trn_rd_prev_reg[51] 
       (.C(I3),
        .CE(E),
        .D(I11[51]),
        .Q(trn_rd_prev[51]),
        .R(I4));
FDRE \trn_rd_prev_reg[52] 
       (.C(I3),
        .CE(E),
        .D(I11[52]),
        .Q(trn_rd_prev[52]),
        .R(I4));
FDRE \trn_rd_prev_reg[53] 
       (.C(I3),
        .CE(E),
        .D(I11[53]),
        .Q(trn_rd_prev[53]),
        .R(I4));
FDRE \trn_rd_prev_reg[54] 
       (.C(I3),
        .CE(E),
        .D(I11[54]),
        .Q(trn_rd_prev[54]),
        .R(I4));
FDRE \trn_rd_prev_reg[55] 
       (.C(I3),
        .CE(E),
        .D(I11[55]),
        .Q(trn_rd_prev[55]),
        .R(I4));
FDRE \trn_rd_prev_reg[56] 
       (.C(I3),
        .CE(E),
        .D(I11[56]),
        .Q(trn_rd_prev[56]),
        .R(I4));
FDRE \trn_rd_prev_reg[57] 
       (.C(I3),
        .CE(E),
        .D(I11[57]),
        .Q(trn_rd_prev[57]),
        .R(I4));
FDRE \trn_rd_prev_reg[58] 
       (.C(I3),
        .CE(E),
        .D(I11[58]),
        .Q(trn_rd_prev[58]),
        .R(I4));
FDRE \trn_rd_prev_reg[59] 
       (.C(I3),
        .CE(E),
        .D(I11[59]),
        .Q(trn_rd_prev[59]),
        .R(I4));
FDRE \trn_rd_prev_reg[5] 
       (.C(I3),
        .CE(E),
        .D(I11[5]),
        .Q(trn_rd_prev[5]),
        .R(I4));
FDRE \trn_rd_prev_reg[60] 
       (.C(I3),
        .CE(E),
        .D(I11[60]),
        .Q(trn_rd_prev[60]),
        .R(I4));
FDRE \trn_rd_prev_reg[61] 
       (.C(I3),
        .CE(E),
        .D(I11[61]),
        .Q(trn_rd_prev[61]),
        .R(I4));
FDRE \trn_rd_prev_reg[62] 
       (.C(I3),
        .CE(E),
        .D(I11[62]),
        .Q(trn_rd_prev[62]),
        .R(I4));
FDRE \trn_rd_prev_reg[63] 
       (.C(I3),
        .CE(E),
        .D(I11[63]),
        .Q(trn_rd_prev[63]),
        .R(I4));
FDRE \trn_rd_prev_reg[64] 
       (.C(I3),
        .CE(E),
        .D(I11[64]),
        .Q(trn_rd_prev[64]),
        .R(I4));
FDRE \trn_rd_prev_reg[65] 
       (.C(I3),
        .CE(E),
        .D(I11[65]),
        .Q(trn_rd_prev[65]),
        .R(I4));
FDRE \trn_rd_prev_reg[66] 
       (.C(I3),
        .CE(E),
        .D(I11[66]),
        .Q(trn_rd_prev[66]),
        .R(I4));
FDRE \trn_rd_prev_reg[67] 
       (.C(I3),
        .CE(E),
        .D(I11[67]),
        .Q(trn_rd_prev[67]),
        .R(I4));
FDRE \trn_rd_prev_reg[68] 
       (.C(I3),
        .CE(E),
        .D(I11[68]),
        .Q(trn_rd_prev[68]),
        .R(I4));
FDRE \trn_rd_prev_reg[69] 
       (.C(I3),
        .CE(E),
        .D(I11[69]),
        .Q(trn_rd_prev[69]),
        .R(I4));
FDRE \trn_rd_prev_reg[6] 
       (.C(I3),
        .CE(E),
        .D(I11[6]),
        .Q(trn_rd_prev[6]),
        .R(I4));
FDRE \trn_rd_prev_reg[70] 
       (.C(I3),
        .CE(E),
        .D(I11[70]),
        .Q(trn_rd_prev[70]),
        .R(I4));
FDRE \trn_rd_prev_reg[71] 
       (.C(I3),
        .CE(E),
        .D(I11[71]),
        .Q(trn_rd_prev[71]),
        .R(I4));
FDRE \trn_rd_prev_reg[72] 
       (.C(I3),
        .CE(E),
        .D(I11[72]),
        .Q(trn_rd_prev[72]),
        .R(I4));
FDRE \trn_rd_prev_reg[73] 
       (.C(I3),
        .CE(E),
        .D(I11[73]),
        .Q(trn_rd_prev[73]),
        .R(I4));
FDRE \trn_rd_prev_reg[74] 
       (.C(I3),
        .CE(E),
        .D(I11[74]),
        .Q(trn_rd_prev[74]),
        .R(I4));
FDRE \trn_rd_prev_reg[75] 
       (.C(I3),
        .CE(E),
        .D(I11[75]),
        .Q(trn_rd_prev[75]),
        .R(I4));
FDRE \trn_rd_prev_reg[76] 
       (.C(I3),
        .CE(E),
        .D(I11[76]),
        .Q(trn_rd_prev[76]),
        .R(I4));
FDRE \trn_rd_prev_reg[77] 
       (.C(I3),
        .CE(E),
        .D(I11[77]),
        .Q(trn_rd_prev[77]),
        .R(I4));
FDRE \trn_rd_prev_reg[78] 
       (.C(I3),
        .CE(E),
        .D(I11[78]),
        .Q(trn_rd_prev[78]),
        .R(I4));
FDRE \trn_rd_prev_reg[79] 
       (.C(I3),
        .CE(E),
        .D(I11[79]),
        .Q(trn_rd_prev[79]),
        .R(I4));
FDRE \trn_rd_prev_reg[7] 
       (.C(I3),
        .CE(E),
        .D(I11[7]),
        .Q(trn_rd_prev[7]),
        .R(I4));
FDRE \trn_rd_prev_reg[80] 
       (.C(I3),
        .CE(E),
        .D(I11[80]),
        .Q(trn_rd_prev[80]),
        .R(I4));
FDRE \trn_rd_prev_reg[81] 
       (.C(I3),
        .CE(E),
        .D(I11[81]),
        .Q(trn_rd_prev[81]),
        .R(I4));
FDRE \trn_rd_prev_reg[82] 
       (.C(I3),
        .CE(E),
        .D(I11[82]),
        .Q(trn_rd_prev[82]),
        .R(I4));
FDRE \trn_rd_prev_reg[83] 
       (.C(I3),
        .CE(E),
        .D(I11[83]),
        .Q(trn_rd_prev[83]),
        .R(I4));
FDRE \trn_rd_prev_reg[84] 
       (.C(I3),
        .CE(E),
        .D(I11[84]),
        .Q(trn_rd_prev[84]),
        .R(I4));
FDRE \trn_rd_prev_reg[85] 
       (.C(I3),
        .CE(E),
        .D(I11[85]),
        .Q(trn_rd_prev[85]),
        .R(I4));
FDRE \trn_rd_prev_reg[86] 
       (.C(I3),
        .CE(E),
        .D(I11[86]),
        .Q(trn_rd_prev[86]),
        .R(I4));
FDRE \trn_rd_prev_reg[87] 
       (.C(I3),
        .CE(E),
        .D(I11[87]),
        .Q(trn_rd_prev[87]),
        .R(I4));
FDRE \trn_rd_prev_reg[88] 
       (.C(I3),
        .CE(E),
        .D(I11[88]),
        .Q(trn_rd_prev[88]),
        .R(I4));
FDRE \trn_rd_prev_reg[89] 
       (.C(I3),
        .CE(E),
        .D(I11[89]),
        .Q(trn_rd_prev[89]),
        .R(I4));
FDRE \trn_rd_prev_reg[8] 
       (.C(I3),
        .CE(E),
        .D(I11[8]),
        .Q(trn_rd_prev[8]),
        .R(I4));
FDRE \trn_rd_prev_reg[90] 
       (.C(I3),
        .CE(E),
        .D(I11[90]),
        .Q(trn_rd_prev[90]),
        .R(I4));
FDRE \trn_rd_prev_reg[91] 
       (.C(I3),
        .CE(E),
        .D(I11[91]),
        .Q(trn_rd_prev[91]),
        .R(I4));
FDRE \trn_rd_prev_reg[92] 
       (.C(I3),
        .CE(E),
        .D(I11[92]),
        .Q(trn_rd_prev[92]),
        .R(I4));
FDRE \trn_rd_prev_reg[93] 
       (.C(I3),
        .CE(E),
        .D(I11[93]),
        .Q(trn_rd_prev[93]),
        .R(I4));
FDRE \trn_rd_prev_reg[94] 
       (.C(I3),
        .CE(E),
        .D(I11[94]),
        .Q(trn_rd_prev[94]),
        .R(I4));
FDRE \trn_rd_prev_reg[95] 
       (.C(I3),
        .CE(E),
        .D(I11[95]),
        .Q(trn_rd_prev[95]),
        .R(I4));
FDRE \trn_rd_prev_reg[96] 
       (.C(I3),
        .CE(E),
        .D(I11[96]),
        .Q(trn_rd_prev[96]),
        .R(I4));
FDRE \trn_rd_prev_reg[97] 
       (.C(I3),
        .CE(E),
        .D(I11[97]),
        .Q(trn_rd_prev[97]),
        .R(I4));
FDRE \trn_rd_prev_reg[98] 
       (.C(I3),
        .CE(E),
        .D(I11[98]),
        .Q(trn_rd_prev[98]),
        .R(I4));
FDRE \trn_rd_prev_reg[99] 
       (.C(I3),
        .CE(E),
        .D(I11[99]),
        .Q(trn_rd_prev[99]),
        .R(I4));
FDRE \trn_rd_prev_reg[9] 
       (.C(I3),
        .CE(E),
        .D(I11[9]),
        .Q(trn_rd_prev[9]),
        .R(I4));
LUT6 #(
    .INIT(64'h000000000000FFDF)) 
     trn_rdst_rdy_i_2
       (.I0(trn_rsrc_dsc),
        .I1(trn_rsrc_dsc_d),
        .I2(O2),
        .I3(I6),
        .I4(data_hold),
        .I5(n_0_reg_dsc_detect_reg),
        .O(O6));
FDRE trn_rdst_rdy_reg
       (.C(I3),
        .CE(1'b1),
        .D(I2),
        .Q(E),
        .R(I4));
FDRE trn_recrc_err_prev_reg
       (.C(I3),
        .CE(E),
        .D(trn_recrc_err),
        .Q(trn_recrc_err_prev),
        .R(I4));
FDRE trn_reof_prev_reg
       (.C(I3),
        .CE(E),
        .D(trn_reof),
        .Q(trn_reof_prev),
        .R(I4));
FDRE trn_rerrfwd_prev_reg
       (.C(I3),
        .CE(E),
        .D(trn_rerrfwd),
        .Q(trn_rerrfwd_prev),
        .R(I4));
FDRE \trn_rrem_prev_reg[0] 
       (.C(I3),
        .CE(E),
        .D(D[0]),
        .Q(trn_rrem_prev[0]),
        .R(I4));
FDRE \trn_rrem_prev_reg[1] 
       (.C(I3),
        .CE(E),
        .D(D[1]),
        .Q(trn_rrem_prev[1]),
        .R(I4));
FDRE trn_rsof_prev_reg
       (.C(I3),
        .CE(E),
        .D(trn_rsof),
        .Q(trn_rsof_prev),
        .R(I4));
FDRE trn_rsrc_dsc_d_reg
       (.C(I3),
        .CE(1'b1),
        .D(trn_rsrc_dsc),
        .Q(trn_rsrc_dsc_d),
        .R(I4));
LUT2 #(
    .INIT(4'hE)) 
     trn_rsrc_dsc_prev_i_1
       (.I0(n_0_reg_dsc_detect_reg),
        .I1(trn_rsrc_dsc),
        .O(trn_rsrc_dsc_prev0));
FDRE trn_rsrc_dsc_prev_reg
       (.C(I3),
        .CE(E),
        .D(trn_rsrc_dsc_prev0),
        .Q(trn_rsrc_dsc_prev),
        .R(I4));
FDRE trn_rsrc_rdy_prev_reg
       (.C(I3),
        .CE(E),
        .D(rsrc_rdy_filtered),
        .Q(trn_rsrc_rdy_prev),
        .R(I4));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_axi_basic_top" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_axi_basic_top
   (trn_rdst_rdy,
    O1,
    trn_teof,
    trn_tsrc_rdy,
    O2,
    O3,
    O4,
    Q,
    O5,
    O6,
    O7,
    O8,
    cfg_turnoff_ok_w,
    TRNTREM,
    trn_tcfg_gnt,
    trn_tsof,
    m_axis_rx_tuser,
    O9,
    O10,
    O11,
    I4,
    trn_rsrc_dsc,
    I3,
    rsrc_rdy_filtered,
    trn_rsof,
    trn_recrc_err,
    trn_rerrfwd,
    trn_reof,
    s_axis_tx_tlast,
    s_axis_tx_tvalid,
    tx_cfg_gnt,
    I1,
    TRNTDSTRDY,
    cfg_turnoff_ok,
    tbuf_av_min_trig,
    I2,
    I5,
    m_axis_rx_tready,
    I6,
    I19,
    I7,
    I8,
    I9,
    I10,
    s_axis_tx_tdata,
    s_axis_tx_tuser,
    D,
    I11,
    I12,
    s_axis_tx_tkeep,
    TRNTBUFAV,
    I13,
    cfg_to_turnoff);
  output trn_rdst_rdy;
  output O1;
  output trn_teof;
  output trn_tsrc_rdy;
  output O2;
  output O3;
  output O4;
  output [127:0]Q;
  output [11:0]O5;
  output O6;
  output O7;
  output O8;
  output cfg_turnoff_ok_w;
  output [1:0]TRNTREM;
  output trn_tcfg_gnt;
  output trn_tsof;
  output [8:0]m_axis_rx_tuser;
  output [127:0]O9;
  output [3:0]O10;
  output [2:0]O11;
  input I4;
  input trn_rsrc_dsc;
  input I3;
  input rsrc_rdy_filtered;
  input trn_rsof;
  input trn_recrc_err;
  input trn_rerrfwd;
  input trn_reof;
  input s_axis_tx_tlast;
  input s_axis_tx_tvalid;
  input tx_cfg_gnt;
  input I1;
  input [0:0]TRNTDSTRDY;
  input cfg_turnoff_ok;
  input tbuf_av_min_trig;
  input I2;
  input I5;
  input m_axis_rx_tready;
  input I6;
  input I19;
  input I7;
  input I8;
  input I9;
  input I10;
  input [127:0]s_axis_tx_tdata;
  input [3:0]s_axis_tx_tuser;
  input [1:0]D;
  input [127:0]I11;
  input [6:0]I12;
  input [2:0]s_axis_tx_tkeep;
  input [5:0]TRNTBUFAV;
  input [2:0]I13;
  input cfg_to_turnoff;

  wire [1:0]D;
  wire I1;
  wire I10;
  wire [127:0]I11;
  wire [6:0]I12;
  wire [2:0]I13;
  wire I19;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [3:0]O10;
  wire [2:0]O11;
  wire O2;
  wire O3;
  wire O4;
  wire [11:0]O5;
  wire O6;
  wire O7;
  wire O8;
  wire [127:0]O9;
  wire [127:0]Q;
  wire [5:0]TRNTBUFAV;
  wire [0:0]TRNTDSTRDY;
  wire [1:0]TRNTREM;
  wire cfg_to_turnoff;
  wire cfg_turnoff_ok;
  wire cfg_turnoff_ok_w;
  wire m_axis_rx_tready;
  wire [8:0]m_axis_rx_tuser;
  wire rsrc_rdy_filtered;
  wire [127:0]s_axis_tx_tdata;
  wire [2:0]s_axis_tx_tkeep;
  wire s_axis_tx_tlast;
  wire [3:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire tbuf_av_min_trig;
  wire trn_rdst_rdy;
  wire trn_recrc_err;
  wire trn_reof;
  wire trn_rerrfwd;
  wire trn_rsof;
  wire trn_rsrc_dsc;
  wire trn_tcfg_gnt;
  wire trn_teof;
  wire trn_tsof;
  wire trn_tsrc_rdy;
  wire tx_cfg_gnt;

pcie_7x_0_core_top_pcie_7x_0_core_top_axi_basic_rx rx_inst
       (.D(D),
        .E(trn_rdst_rdy),
        .I11(I11),
        .I12(I12),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I6(I6),
        .O1(O1),
        .O2(O3),
        .O3(O5),
        .O4(O6),
        .Q(Q),
        .m_axis_rx_tready(m_axis_rx_tready),
        .m_axis_rx_tuser(m_axis_rx_tuser),
        .rsrc_rdy_filtered(rsrc_rdy_filtered),
        .trn_recrc_err(trn_recrc_err),
        .trn_reof(trn_reof),
        .trn_rerrfwd(trn_rerrfwd),
        .trn_rsof(trn_rsof),
        .trn_rsrc_dsc(trn_rsrc_dsc));
pcie_7x_0_core_top_pcie_7x_0_core_top_axi_basic_tx tx_inst
       (.I1(I1),
        .I10(I10),
        .I13(I13),
        .I19(I19),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O2),
        .O10(O10),
        .O11(O11),
        .O4(O4),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .TRNTBUFAV(TRNTBUFAV),
        .TRNTDSTRDY(TRNTDSTRDY),
        .TRNTREM(TRNTREM),
        .cfg_to_turnoff(cfg_to_turnoff),
        .cfg_turnoff_ok(cfg_turnoff_ok),
        .cfg_turnoff_ok_w(cfg_turnoff_ok_w),
        .s_axis_tx_tdata(s_axis_tx_tdata),
        .s_axis_tx_tkeep(s_axis_tx_tkeep),
        .s_axis_tx_tlast(s_axis_tx_tlast),
        .s_axis_tx_tuser(s_axis_tx_tuser),
        .s_axis_tx_tvalid(s_axis_tx_tvalid),
        .tbuf_av_min_trig(tbuf_av_min_trig),
        .trn_tcfg_gnt(trn_tcfg_gnt),
        .trn_teof(trn_teof),
        .trn_tsof(trn_tsof),
        .trn_tsrc_rdy(trn_tsrc_rdy),
        .tx_cfg_gnt(tx_cfg_gnt));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_axi_basic_tx" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_axi_basic_tx
   (trn_teof,
    trn_tsrc_rdy,
    O1,
    O4,
    O7,
    O8,
    cfg_turnoff_ok_w,
    TRNTREM,
    trn_tcfg_gnt,
    trn_tsof,
    O9,
    O10,
    O11,
    I4,
    s_axis_tx_tlast,
    I3,
    s_axis_tx_tvalid,
    tx_cfg_gnt,
    I1,
    TRNTDSTRDY,
    cfg_turnoff_ok,
    tbuf_av_min_trig,
    I5,
    I19,
    I7,
    I8,
    I9,
    I10,
    s_axis_tx_tdata,
    s_axis_tx_tuser,
    s_axis_tx_tkeep,
    TRNTBUFAV,
    I13,
    cfg_to_turnoff);
  output trn_teof;
  output trn_tsrc_rdy;
  output O1;
  output O4;
  output O7;
  output O8;
  output cfg_turnoff_ok_w;
  output [1:0]TRNTREM;
  output trn_tcfg_gnt;
  output trn_tsof;
  output [127:0]O9;
  output [3:0]O10;
  output [2:0]O11;
  input I4;
  input s_axis_tx_tlast;
  input I3;
  input s_axis_tx_tvalid;
  input tx_cfg_gnt;
  input I1;
  input [0:0]TRNTDSTRDY;
  input cfg_turnoff_ok;
  input tbuf_av_min_trig;
  input I5;
  input I19;
  input I7;
  input I8;
  input I9;
  input I10;
  input [127:0]s_axis_tx_tdata;
  input [3:0]s_axis_tx_tuser;
  input [2:0]s_axis_tx_tkeep;
  input [5:0]TRNTBUFAV;
  input [2:0]I13;
  input cfg_to_turnoff;

  wire I1;
  wire I10;
  wire [2:0]I13;
  wire I19;
  wire I3;
  wire I4;
  wire I5;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [3:0]O10;
  wire [2:0]O11;
  wire O4;
  wire O7;
  wire O8;
  wire [127:0]O9;
  wire [5:0]TRNTBUFAV;
  wire [0:0]TRNTDSTRDY;
  wire [1:0]TRNTREM;
  wire cfg_to_turnoff;
  wire cfg_turnoff_ok;
  wire cfg_turnoff_ok_w;
  wire \n_2_thrtl_ctl_enabled.tx_thrl_ctl_inst ;
  wire n_2_tx_pipeline_inst;
  wire n_3_tx_pipeline_inst;
  wire \n_6_thrtl_ctl_enabled.tx_thrl_ctl_inst ;
  wire reg_tsrc_rdy0;
  wire [127:0]s_axis_tx_tdata;
  wire [2:0]s_axis_tx_tkeep;
  wire s_axis_tx_tlast;
  wire [3:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire tbuf_av_min_trig;
  wire trn_tcfg_gnt;
  wire trn_teof;
  wire trn_tsof;
  wire trn_tsrc_rdy;
  wire tx_cfg_gnt;

pcie_7x_0_core_top_pcie_7x_0_core_top_axi_basic_tx_thrtl_ctl \thrtl_ctl_enabled.tx_thrl_ctl_inst 
       (.I1(I1),
        .I10(I10),
        .I13(I13),
        .I19(I19),
        .I2(n_2_tx_pipeline_inst),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(n_3_tx_pipeline_inst),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O11(O11),
        .O2(\n_2_thrtl_ctl_enabled.tx_thrl_ctl_inst ),
        .O3(\n_6_thrtl_ctl_enabled.tx_thrl_ctl_inst ),
        .O4(O4),
        .O7(O7),
        .O8(O8),
        .TRNTBUFAV(TRNTBUFAV),
        .TRNTDSTRDY(TRNTDSTRDY),
        .cfg_to_turnoff(cfg_to_turnoff),
        .cfg_turnoff_ok(cfg_turnoff_ok),
        .cfg_turnoff_ok_w(cfg_turnoff_ok_w),
        .reg_tsrc_rdy0(reg_tsrc_rdy0),
        .s_axis_tx_tdata({s_axis_tx_tdata[30:29],s_axis_tx_tdata[15],s_axis_tx_tdata[1:0]}),
        .s_axis_tx_tlast(s_axis_tx_tlast),
        .s_axis_tx_tuser(s_axis_tx_tuser[0]),
        .s_axis_tx_tvalid(s_axis_tx_tvalid),
        .tbuf_av_min_trig(tbuf_av_min_trig),
        .trn_tcfg_gnt(trn_tcfg_gnt),
        .tx_cfg_gnt(tx_cfg_gnt));
pcie_7x_0_core_top_pcie_7x_0_core_top_axi_basic_tx_pipeline tx_pipeline_inst
       (.I1(\n_6_thrtl_ctl_enabled.tx_thrl_ctl_inst ),
        .I19(I19),
        .I2(\n_2_thrtl_ctl_enabled.tx_thrl_ctl_inst ),
        .I3(I3),
        .I4(I4),
        .O1(n_2_tx_pipeline_inst),
        .O10(O10),
        .O2(n_3_tx_pipeline_inst),
        .O9(O9),
        .TRNTDSTRDY(TRNTDSTRDY),
        .TRNTREM(TRNTREM),
        .reg_tsrc_rdy0(reg_tsrc_rdy0),
        .s_axis_tx_tdata(s_axis_tx_tdata),
        .s_axis_tx_tkeep(s_axis_tx_tkeep),
        .s_axis_tx_tlast(s_axis_tx_tlast),
        .s_axis_tx_tuser(s_axis_tx_tuser),
        .s_axis_tx_tvalid(s_axis_tx_tvalid),
        .trn_teof(trn_teof),
        .trn_tsof(trn_tsof),
        .trn_tsrc_rdy(trn_tsrc_rdy));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_axi_basic_tx_pipeline" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_axi_basic_tx_pipeline
   (trn_teof,
    trn_tsrc_rdy,
    O1,
    O2,
    TRNTREM,
    trn_tsof,
    O9,
    O10,
    I4,
    s_axis_tx_tlast,
    I3,
    reg_tsrc_rdy0,
    s_axis_tx_tvalid,
    I1,
    I19,
    I2,
    TRNTDSTRDY,
    s_axis_tx_tdata,
    s_axis_tx_tuser,
    s_axis_tx_tkeep);
  output trn_teof;
  output trn_tsrc_rdy;
  output O1;
  output O2;
  output [1:0]TRNTREM;
  output trn_tsof;
  output [127:0]O9;
  output [3:0]O10;
  input I4;
  input s_axis_tx_tlast;
  input I3;
  input reg_tsrc_rdy0;
  input s_axis_tx_tvalid;
  input I1;
  input I19;
  input I2;
  input [0:0]TRNTDSTRDY;
  input [127:0]s_axis_tx_tdata;
  input [3:0]s_axis_tx_tuser;
  input [2:0]s_axis_tx_tkeep;

  wire I1;
  wire I19;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire [3:0]O10;
  wire O2;
  wire [127:0]O9;
  wire [0:0]TRNTDSTRDY;
  wire [1:0]TRNTREM;
  wire axi_DW_1;
  wire \n_0_throttle_ctl_pipeline.reg_tkeep_reg[15] ;
  wire \n_0_thrtl_ctl_trn_flush.reg_disable_trn_i_1 ;
  wire n_0_trn_in_packet_i_1__0;
  wire n_0_trn_in_packet_i_2__0;
  wire n_0_trn_in_packet_i_3__0;
  wire n_0_trn_in_packet_reg;
  wire reg_tsrc_rdy0;
  wire reg_tvalid;
  wire [127:0]s_axis_tx_tdata;
  wire [2:0]s_axis_tx_tkeep;
  wire s_axis_tx_tlast;
  wire [3:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire trn_teof;
  wire trn_tsof;
  wire trn_tsrc_rdy;

FDRE axi_in_packet_reg
       (.C(I3),
        .CE(1'b1),
        .D(I1),
        .Q(O1),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     pcie_block_i_i_31
       (.I0(reg_tvalid),
        .I1(n_0_trn_in_packet_reg),
        .O(trn_tsof));
LUT3 #(
    .INIT(8'hBA)) 
     pcie_block_i_i_32
       (.I0(\n_0_throttle_ctl_pipeline.reg_tkeep_reg[15] ),
        .I1(TRNTREM[1]),
        .I2(axi_DW_1),
        .O(TRNTREM[0]));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[0] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[0]),
        .Q(O9[0]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[100] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[100]),
        .Q(O9[100]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[101] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[101]),
        .Q(O9[101]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[102] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[102]),
        .Q(O9[102]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[103] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[103]),
        .Q(O9[103]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[104] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[104]),
        .Q(O9[104]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[105] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[105]),
        .Q(O9[105]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[106] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[106]),
        .Q(O9[106]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[107] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[107]),
        .Q(O9[107]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[108] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[108]),
        .Q(O9[108]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[109] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[109]),
        .Q(O9[109]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[10] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[10]),
        .Q(O9[10]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[110] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[110]),
        .Q(O9[110]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[111] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[111]),
        .Q(O9[111]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[112] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[112]),
        .Q(O9[112]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[113] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[113]),
        .Q(O9[113]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[114] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[114]),
        .Q(O9[114]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[115] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[115]),
        .Q(O9[115]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[116] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[116]),
        .Q(O9[116]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[117] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[117]),
        .Q(O9[117]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[118] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[118]),
        .Q(O9[118]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[119] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[119]),
        .Q(O9[119]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[11] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[11]),
        .Q(O9[11]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[120] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[120]),
        .Q(O9[120]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[121] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[121]),
        .Q(O9[121]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[122] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[122]),
        .Q(O9[122]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[123] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[123]),
        .Q(O9[123]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[124] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[124]),
        .Q(O9[124]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[125] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[125]),
        .Q(O9[125]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[126] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[126]),
        .Q(O9[126]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[127] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[127]),
        .Q(O9[127]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[12] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[12]),
        .Q(O9[12]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[13] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[13]),
        .Q(O9[13]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[14] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[14]),
        .Q(O9[14]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[15] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[15]),
        .Q(O9[15]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[16] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[16]),
        .Q(O9[16]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[17] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[17]),
        .Q(O9[17]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[18] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[18]),
        .Q(O9[18]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[19] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[19]),
        .Q(O9[19]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[1] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[1]),
        .Q(O9[1]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[20] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[20]),
        .Q(O9[20]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[21] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[21]),
        .Q(O9[21]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[22] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[22]),
        .Q(O9[22]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[23] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[23]),
        .Q(O9[23]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[24] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[24]),
        .Q(O9[24]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[25] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[25]),
        .Q(O9[25]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[26] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[26]),
        .Q(O9[26]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[27] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[27]),
        .Q(O9[27]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[28] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[28]),
        .Q(O9[28]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[29] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[29]),
        .Q(O9[29]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[2] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[2]),
        .Q(O9[2]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[30] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[30]),
        .Q(O9[30]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[31] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[31]),
        .Q(O9[31]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[32] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[32]),
        .Q(O9[32]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[33] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[33]),
        .Q(O9[33]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[34] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[34]),
        .Q(O9[34]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[35] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[35]),
        .Q(O9[35]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[36] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[36]),
        .Q(O9[36]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[37] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[37]),
        .Q(O9[37]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[38] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[38]),
        .Q(O9[38]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[39] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[39]),
        .Q(O9[39]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[3] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[3]),
        .Q(O9[3]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[40] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[40]),
        .Q(O9[40]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[41] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[41]),
        .Q(O9[41]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[42] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[42]),
        .Q(O9[42]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[43] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[43]),
        .Q(O9[43]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[44] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[44]),
        .Q(O9[44]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[45] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[45]),
        .Q(O9[45]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[46] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[46]),
        .Q(O9[46]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[47] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[47]),
        .Q(O9[47]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[48] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[48]),
        .Q(O9[48]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[49] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[49]),
        .Q(O9[49]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[4] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[4]),
        .Q(O9[4]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[50] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[50]),
        .Q(O9[50]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[51] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[51]),
        .Q(O9[51]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[52] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[52]),
        .Q(O9[52]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[53] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[53]),
        .Q(O9[53]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[54] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[54]),
        .Q(O9[54]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[55] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[55]),
        .Q(O9[55]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[56] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[56]),
        .Q(O9[56]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[57] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[57]),
        .Q(O9[57]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[58] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[58]),
        .Q(O9[58]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[59] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[59]),
        .Q(O9[59]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[5] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[5]),
        .Q(O9[5]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[60] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[60]),
        .Q(O9[60]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[61] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[61]),
        .Q(O9[61]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[62] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[62]),
        .Q(O9[62]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[63] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[63]),
        .Q(O9[63]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[64] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[64]),
        .Q(O9[64]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[65] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[65]),
        .Q(O9[65]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[66] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[66]),
        .Q(O9[66]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[67] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[67]),
        .Q(O9[67]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[68] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[68]),
        .Q(O9[68]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[69] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[69]),
        .Q(O9[69]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[6] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[6]),
        .Q(O9[6]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[70] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[70]),
        .Q(O9[70]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[71] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[71]),
        .Q(O9[71]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[72] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[72]),
        .Q(O9[72]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[73] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[73]),
        .Q(O9[73]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[74] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[74]),
        .Q(O9[74]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[75] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[75]),
        .Q(O9[75]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[76] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[76]),
        .Q(O9[76]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[77] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[77]),
        .Q(O9[77]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[78] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[78]),
        .Q(O9[78]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[79] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[79]),
        .Q(O9[79]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[7] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[7]),
        .Q(O9[7]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[80] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[80]),
        .Q(O9[80]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[81] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[81]),
        .Q(O9[81]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[82] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[82]),
        .Q(O9[82]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[83] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[83]),
        .Q(O9[83]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[84] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[84]),
        .Q(O9[84]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[85] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[85]),
        .Q(O9[85]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[86] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[86]),
        .Q(O9[86]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[87] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[87]),
        .Q(O9[87]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[88] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[88]),
        .Q(O9[88]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[89] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[89]),
        .Q(O9[89]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[8] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[8]),
        .Q(O9[8]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[90] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[90]),
        .Q(O9[90]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[91] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[91]),
        .Q(O9[91]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[92] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[92]),
        .Q(O9[92]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[93] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[93]),
        .Q(O9[93]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[94] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[94]),
        .Q(O9[94]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[95] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[95]),
        .Q(O9[95]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[96] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[96]),
        .Q(O9[96]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[97] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[97]),
        .Q(O9[97]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[98] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[98]),
        .Q(O9[98]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[99] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[99]),
        .Q(O9[99]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tdata_reg[9] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tdata[9]),
        .Q(O9[9]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tkeep_reg[11] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tkeep[1]),
        .Q(TRNTREM[1]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tkeep_reg[15] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tkeep[2]),
        .Q(\n_0_throttle_ctl_pipeline.reg_tkeep_reg[15] ),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tkeep_reg[7] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tkeep[0]),
        .Q(axi_DW_1),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tlast_reg 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tlast),
        .Q(trn_teof),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tsrc_rdy_reg 
       (.C(I3),
        .CE(1'b1),
        .D(reg_tsrc_rdy0),
        .Q(trn_tsrc_rdy),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tuser_reg[0] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tuser[0]),
        .Q(O10[0]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tuser_reg[1] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tuser[1]),
        .Q(O10[1]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tuser_reg[2] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tuser[2]),
        .Q(O10[2]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tuser_reg[3] 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tuser[3]),
        .Q(O10[3]),
        .R(I4));
FDRE \throttle_ctl_pipeline.reg_tvalid_reg 
       (.C(I3),
        .CE(1'b1),
        .D(s_axis_tx_tvalid),
        .Q(reg_tvalid),
        .R(I4));
LUT5 #(
    .INIT(32'h000F0004)) 
     \thrtl_ctl_trn_flush.reg_disable_trn_i_1 
       (.I0(I19),
        .I1(O1),
        .I2(I2),
        .I3(I4),
        .I4(O2),
        .O(\n_0_thrtl_ctl_trn_flush.reg_disable_trn_i_1 ));
FDRE \thrtl_ctl_trn_flush.reg_disable_trn_reg 
       (.C(I3),
        .CE(1'b1),
        .D(\n_0_thrtl_ctl_trn_flush.reg_disable_trn_i_1 ),
        .Q(O2),
        .R(1'b0));
LUT5 #(
    .INIT(32'h10DF1010)) 
     trn_in_packet_i_1__0
       (.I0(I4),
        .I1(n_0_trn_in_packet_i_2__0),
        .I2(TRNTDSTRDY),
        .I3(n_0_trn_in_packet_i_3__0),
        .I4(n_0_trn_in_packet_reg),
        .O(n_0_trn_in_packet_i_1__0));
LUT4 #(
    .INIT(16'hFBFF)) 
     trn_in_packet_i_2__0
       (.I0(trn_teof),
        .I1(trn_tsrc_rdy),
        .I2(n_0_trn_in_packet_reg),
        .I3(reg_tvalid),
        .O(n_0_trn_in_packet_i_2__0));
LUT5 #(
    .INIT(32'hFDDDDDDD)) 
     trn_in_packet_i_3__0
       (.I0(I19),
        .I1(I4),
        .I2(trn_tsrc_rdy),
        .I3(n_0_trn_in_packet_reg),
        .I4(trn_teof),
        .O(n_0_trn_in_packet_i_3__0));
FDRE trn_in_packet_reg
       (.C(I3),
        .CE(1'b1),
        .D(n_0_trn_in_packet_i_1__0),
        .Q(n_0_trn_in_packet_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_axi_basic_tx_thrtl_ctl" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_axi_basic_tx_thrtl_ctl
   (O1,
    O4,
    O2,
    O7,
    O8,
    cfg_turnoff_ok_w,
    O3,
    trn_tcfg_gnt,
    reg_tsrc_rdy0,
    O11,
    I4,
    tx_cfg_gnt,
    I3,
    I1,
    TRNTDSTRDY,
    cfg_turnoff_ok,
    tbuf_av_min_trig,
    I5,
    s_axis_tx_tlast,
    s_axis_tx_tvalid,
    I19,
    I7,
    I2,
    I8,
    I9,
    I10,
    s_axis_tx_tdata,
    s_axis_tx_tuser,
    I6,
    TRNTBUFAV,
    I13,
    cfg_to_turnoff);
  output O1;
  output O4;
  output O2;
  output O7;
  output O8;
  output cfg_turnoff_ok_w;
  output O3;
  output trn_tcfg_gnt;
  output reg_tsrc_rdy0;
  output [2:0]O11;
  input I4;
  input tx_cfg_gnt;
  input I3;
  input I1;
  input [0:0]TRNTDSTRDY;
  input cfg_turnoff_ok;
  input tbuf_av_min_trig;
  input I5;
  input s_axis_tx_tlast;
  input s_axis_tx_tvalid;
  input I19;
  input I7;
  input I2;
  input I8;
  input I9;
  input I10;
  input [4:0]s_axis_tx_tdata;
  input [0:0]s_axis_tx_tuser;
  input I6;
  input [5:0]TRNTBUFAV;
  input [2:0]I13;
  input cfg_to_turnoff;

  wire I1;
  wire I10;
  wire [2:0]I13;
  wire I19;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [2:0]O11;
  wire O2;
  wire O3;
  wire O4;
  wire O7;
  wire O8;
  wire [5:0]TRNTBUFAV;
  wire [0:0]TRNTDSTRDY;
  wire cfg_to_turnoff;
  wire cfg_turnoff_ok;
  wire cfg_turnoff_ok_pending;
  wire cfg_turnoff_ok_w;
  wire cur_state;
  wire lnk_up_thrtl;
  wire \n_0_L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_i_1 ;
  wire n_0_cfg_turnoff_ok_pending_i_1;
  wire \n_0_ecrc_pause_enabled.reg_tx_ecrc_pkt_i_1 ;
  wire \n_0_ecrc_pause_enabled.reg_tx_ecrc_pkt_i_2 ;
  wire \n_0_ecrc_pause_enabled.reg_tx_ecrc_pkt_i_3 ;
  wire \n_0_ecrc_pause_enabled.reg_tx_ecrc_pkt_reg ;
  wire n_0_lnk_up_thrtl_i_1;
  wire n_0_pcie_block_i_i_37;
  wire n_0_pcie_block_i_i_38;
  wire n_0_pcie_block_i_i_39;
  wire n_0_ppm_L23_thrtl_i_1;
  wire n_0_reg_axi_in_pkt_i_1;
  wire n_0_tbuf_av_gap_thrtl_i_1;
  wire n_0_tbuf_av_gap_thrtl_i_4;
  wire n_0_tbuf_av_gap_thrtl_i_5;
  wire n_0_tbuf_av_gap_thrtl_reg;
  wire \n_0_tbuf_gap_cnt[0]_i_1 ;
  wire \n_0_tbuf_gap_cnt[1]_i_1 ;
  wire \n_0_tbuf_gap_cnt[2]_i_1 ;
  wire \n_0_tbuf_gap_cnt_reg[0] ;
  wire \n_0_tbuf_gap_cnt_reg[1] ;
  wire \n_0_tbuf_gap_cnt_reg[2] ;
  wire n_0_tcfg_gnt_pending_i_1;
  wire n_0_tcfg_gnt_pending_reg;
  wire \n_0_tcfg_req_cnt[0]_i_1 ;
  wire \n_0_tcfg_req_cnt[1]_i_1 ;
  wire n_0_tcfg_req_thrtl_i_1;
  wire n_0_tcfg_req_thrtl_i_2;
  wire n_0_tready_thrtl_i_2;
  wire n_0_tready_thrtl_i_4;
  wire n_0_tready_thrtl_i_5;
  wire n_0_tready_thrtl_i_6;
  wire n_0_tready_thrtl_i_8;
  wire next_state;
  wire ppm_L23_thrtl;
  wire reg_axi_in_pkt;
  wire reg_tcfg_gnt;
  wire reg_to_turnoff;
  wire reg_tsrc_rdy0;
  wire reg_turnoff_ok;
  wire [4:0]s_axis_tx_tdata;
  wire s_axis_tx_tlast;
  wire [0:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire [5:0]tbuf_av_d;
  wire tbuf_av_min_thrtl;
  wire tbuf_av_min_trig;
  wire [1:0]tcfg_req_cnt;
  wire tcfg_req_thrtl;
  wire tready_thrtl0;
  wire trn_tcfg_gnt;
  wire trn_tcfg_req_d;
  wire trn_tdst_rdy_d;
  wire tx_cfg_gnt;

FDRE \L23_thrtl_ep.reg_turnoff_ok_reg 
       (.C(I3),
        .CE(1'b1),
        .D(cfg_turnoff_ok),
        .Q(reg_turnoff_ok),
        .R(I4));
LUT2 #(
    .INIT(4'hE)) 
     \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_i_1 
       (.I0(cfg_to_turnoff),
        .I1(reg_to_turnoff),
        .O(\n_0_L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_i_1 ));
FDRE \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg 
       (.C(I3),
        .CE(1'b1),
        .D(\n_0_L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_i_1 ),
        .Q(reg_to_turnoff),
        .R(I4));
LUT5 #(
    .INIT(32'h13331000)) 
     axi_in_packet_i_1
       (.I0(s_axis_tx_tlast),
        .I1(I4),
        .I2(s_axis_tx_tvalid),
        .I3(O1),
        .I4(I2),
        .O(O3));
FDRE \cfg_pcie_link_state_d_reg[0] 
       (.C(I3),
        .CE(1'b1),
        .D(I13[0]),
        .Q(O11[0]),
        .R(I4));
FDRE \cfg_pcie_link_state_d_reg[1] 
       (.C(I3),
        .CE(1'b1),
        .D(I13[1]),
        .Q(O11[1]),
        .R(I4));
FDRE \cfg_pcie_link_state_d_reg[2] 
       (.C(I3),
        .CE(1'b1),
        .D(I13[2]),
        .Q(O11[2]),
        .R(I4));
(* SOFT_HLUTNM = "soft_lutpair354" *) 
   LUT5 #(
    .INIT(32'h75553000)) 
     cfg_turnoff_ok_pending_i_1
       (.I0(cfg_turnoff_ok_w),
        .I1(ppm_L23_thrtl),
        .I2(reg_turnoff_ok),
        .I3(reg_to_turnoff),
        .I4(cfg_turnoff_ok_pending),
        .O(n_0_cfg_turnoff_ok_pending_i_1));
FDRE cfg_turnoff_ok_pending_reg
       (.C(I3),
        .CE(1'b1),
        .D(n_0_cfg_turnoff_ok_pending_i_1),
        .Q(cfg_turnoff_ok_pending),
        .R(I4));
LUT4 #(
    .INIT(16'h00FE)) 
     cur_state_i_1__0
       (.I0(n_0_pcie_block_i_i_39),
        .I1(ppm_L23_thrtl),
        .I2(tbuf_av_min_thrtl),
        .I3(n_0_tready_thrtl_i_5),
        .O(next_state));
FDSE cur_state_reg
       (.C(I3),
        .CE(1'b1),
        .D(next_state),
        .Q(cur_state),
        .S(I4));
LUT6 #(
    .INIT(64'h0000BFFF0000AAAA)) 
     \ecrc_pause_enabled.reg_tx_ecrc_pkt_i_1 
       (.I0(\n_0_ecrc_pause_enabled.reg_tx_ecrc_pkt_i_2 ),
        .I1(s_axis_tx_tlast),
        .I2(s_axis_tx_tvalid),
        .I3(O1),
        .I4(I4),
        .I5(\n_0_ecrc_pause_enabled.reg_tx_ecrc_pkt_reg ),
        .O(\n_0_ecrc_pause_enabled.reg_tx_ecrc_pkt_i_1 ));
LUT6 #(
    .INIT(64'h0000000011041500)) 
     \ecrc_pause_enabled.reg_tx_ecrc_pkt_i_2 
       (.I0(s_axis_tx_tlast),
        .I1(s_axis_tx_tdata[4]),
        .I2(s_axis_tx_tdata[1]),
        .I3(s_axis_tx_tdata[3]),
        .I4(s_axis_tx_tdata[0]),
        .I5(\n_0_ecrc_pause_enabled.reg_tx_ecrc_pkt_i_3 ),
        .O(\n_0_ecrc_pause_enabled.reg_tx_ecrc_pkt_i_2 ));
LUT5 #(
    .INIT(32'hFBFFFFFF)) 
     \ecrc_pause_enabled.reg_tx_ecrc_pkt_i_3 
       (.I0(s_axis_tx_tdata[2]),
        .I1(s_axis_tx_tuser),
        .I2(reg_axi_in_pkt),
        .I3(s_axis_tx_tvalid),
        .I4(O1),
        .O(\n_0_ecrc_pause_enabled.reg_tx_ecrc_pkt_i_3 ));
FDRE \ecrc_pause_enabled.reg_tx_ecrc_pkt_reg 
       (.C(I3),
        .CE(1'b1),
        .D(\n_0_ecrc_pause_enabled.reg_tx_ecrc_pkt_i_1 ),
        .Q(\n_0_ecrc_pause_enabled.reg_tx_ecrc_pkt_reg ),
        .R(1'b0));
LUT4 #(
    .INIT(16'hFF4F)) 
     lnk_up_thrtl_i_1
       (.I0(TRNTDSTRDY),
        .I1(lnk_up_thrtl),
        .I2(I19),
        .I3(I4),
        .O(n_0_lnk_up_thrtl_i_1));
FDRE lnk_up_thrtl_reg
       (.C(I3),
        .CE(1'b1),
        .D(n_0_lnk_up_thrtl_i_1),
        .Q(lnk_up_thrtl),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00DC0010CCDC0010)) 
     pcie_block_i_i_26
       (.I0(n_0_pcie_block_i_i_37),
        .I1(cur_state),
        .I2(ppm_L23_thrtl),
        .I3(tcfg_req_thrtl),
        .I4(cfg_turnoff_ok_pending),
        .I5(n_0_tcfg_gnt_pending_reg),
        .O(cfg_turnoff_ok_w));
LUT6 #(
    .INIT(64'hAAAA00A2000000A2)) 
     pcie_block_i_i_30
       (.I0(tcfg_req_thrtl),
        .I1(n_0_pcie_block_i_i_38),
        .I2(n_0_pcie_block_i_i_39),
        .I3(n_0_pcie_block_i_i_37),
        .I4(cur_state),
        .I5(n_0_tcfg_gnt_pending_reg),
        .O(trn_tcfg_gnt));
(* SOFT_HLUTNM = "soft_lutpair356" *) 
   LUT4 #(
    .INIT(16'h22A0)) 
     pcie_block_i_i_37
       (.I0(O1),
        .I1(s_axis_tx_tlast),
        .I2(reg_axi_in_pkt),
        .I3(s_axis_tx_tvalid),
        .O(n_0_pcie_block_i_i_37));
LUT2 #(
    .INIT(4'h1)) 
     pcie_block_i_i_38
       (.I0(ppm_L23_thrtl),
        .I1(tbuf_av_min_thrtl),
        .O(n_0_pcie_block_i_i_38));
LUT4 #(
    .INIT(16'hFFFE)) 
     pcie_block_i_i_39
       (.I0(lnk_up_thrtl),
        .I1(tcfg_req_thrtl),
        .I2(O4),
        .I3(n_0_tbuf_av_gap_thrtl_reg),
        .O(n_0_pcie_block_i_i_39));
FDRE ppm_L1_thrtl_reg
       (.C(I3),
        .CE(1'b1),
        .D(I5),
        .Q(O4),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair354" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     ppm_L23_thrtl_i_1
       (.I0(reg_turnoff_ok),
        .I1(reg_to_turnoff),
        .I2(ppm_L23_thrtl),
        .O(n_0_ppm_L23_thrtl_i_1));
FDRE ppm_L23_thrtl_reg
       (.C(I3),
        .CE(1'b1),
        .D(n_0_ppm_L23_thrtl_i_1),
        .Q(ppm_L23_thrtl),
        .R(I4));
LUT5 #(
    .INIT(32'h00000AEA)) 
     reg_axi_in_pkt_i_1
       (.I0(reg_axi_in_pkt),
        .I1(O1),
        .I2(s_axis_tx_tvalid),
        .I3(s_axis_tx_tlast),
        .I4(I4),
        .O(n_0_reg_axi_in_pkt_i_1));
FDRE reg_axi_in_pkt_reg
       (.C(I3),
        .CE(1'b1),
        .D(n_0_reg_axi_in_pkt_i_1),
        .Q(reg_axi_in_pkt),
        .R(1'b0));
FDRE reg_tcfg_gnt_reg
       (.C(I3),
        .CE(1'b1),
        .D(tx_cfg_gnt),
        .Q(reg_tcfg_gnt),
        .R(I4));
FDRE \tbuf_av_d_reg[0] 
       (.C(I3),
        .CE(1'b1),
        .D(TRNTBUFAV[0]),
        .Q(tbuf_av_d[0]),
        .R(I4));
FDRE \tbuf_av_d_reg[1] 
       (.C(I3),
        .CE(1'b1),
        .D(TRNTBUFAV[1]),
        .Q(tbuf_av_d[1]),
        .R(I4));
FDRE \tbuf_av_d_reg[2] 
       (.C(I3),
        .CE(1'b1),
        .D(TRNTBUFAV[2]),
        .Q(tbuf_av_d[2]),
        .R(I4));
FDRE \tbuf_av_d_reg[3] 
       (.C(I3),
        .CE(1'b1),
        .D(TRNTBUFAV[3]),
        .Q(tbuf_av_d[3]),
        .R(I4));
FDRE \tbuf_av_d_reg[4] 
       (.C(I3),
        .CE(1'b1),
        .D(TRNTBUFAV[4]),
        .Q(tbuf_av_d[4]),
        .R(I4));
FDRE \tbuf_av_d_reg[5] 
       (.C(I3),
        .CE(1'b1),
        .D(TRNTBUFAV[5]),
        .Q(tbuf_av_d[5]),
        .R(I4));
LUT6 #(
    .INIT(64'h004F00FF004F004F)) 
     tbuf_av_gap_thrtl_i_1
       (.I0(I8),
        .I1(I9),
        .I2(n_0_tbuf_av_gap_thrtl_i_4),
        .I3(I4),
        .I4(n_0_tbuf_av_gap_thrtl_i_5),
        .I5(n_0_tbuf_av_gap_thrtl_reg),
        .O(n_0_tbuf_av_gap_thrtl_i_1));
(* SOFT_HLUTNM = "soft_lutpair352" *) 
   LUT5 #(
    .INIT(32'hFFFDFFFF)) 
     tbuf_av_gap_thrtl_i_4
       (.I0(TRNTDSTRDY),
        .I1(trn_tdst_rdy_d),
        .I2(tcfg_req_cnt[1]),
        .I3(tcfg_req_cnt[0]),
        .I4(tcfg_req_thrtl),
        .O(n_0_tbuf_av_gap_thrtl_i_4));
(* SOFT_HLUTNM = "soft_lutpair355" *) 
   LUT3 #(
    .INIT(8'h01)) 
     tbuf_av_gap_thrtl_i_5
       (.I0(\n_0_tbuf_gap_cnt_reg[1] ),
        .I1(\n_0_tbuf_gap_cnt_reg[0] ),
        .I2(\n_0_tbuf_gap_cnt_reg[2] ),
        .O(n_0_tbuf_av_gap_thrtl_i_5));
LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
     tbuf_av_gap_thrtl_i_6
       (.I0(tbuf_av_d[3]),
        .I1(tbuf_av_d[4]),
        .I2(tbuf_av_d[2]),
        .I3(tbuf_av_d[0]),
        .I4(tbuf_av_d[5]),
        .I5(tbuf_av_d[1]),
        .O(O8));
FDRE tbuf_av_gap_thrtl_reg
       (.C(I3),
        .CE(1'b1),
        .D(n_0_tbuf_av_gap_thrtl_i_1),
        .Q(n_0_tbuf_av_gap_thrtl_reg),
        .R(1'b0));
FDRE tbuf_av_min_thrtl_reg
       (.C(I3),
        .CE(1'b1),
        .D(tbuf_av_min_trig),
        .Q(tbuf_av_min_thrtl),
        .R(I4));
LUT6 #(
    .INIT(64'h0000000032000000)) 
     \tbuf_gap_cnt[0]_i_1 
       (.I0(\n_0_tbuf_gap_cnt_reg[2] ),
        .I1(\n_0_tbuf_gap_cnt_reg[0] ),
        .I2(\n_0_tbuf_gap_cnt_reg[1] ),
        .I3(cur_state),
        .I4(n_0_tbuf_av_gap_thrtl_reg),
        .I5(I4),
        .O(\n_0_tbuf_gap_cnt[0]_i_1 ));
LUT6 #(
    .INIT(64'h00000000C2000000)) 
     \tbuf_gap_cnt[1]_i_1 
       (.I0(\n_0_tbuf_gap_cnt_reg[2] ),
        .I1(\n_0_tbuf_gap_cnt_reg[0] ),
        .I2(\n_0_tbuf_gap_cnt_reg[1] ),
        .I3(cur_state),
        .I4(n_0_tbuf_av_gap_thrtl_reg),
        .I5(I4),
        .O(\n_0_tbuf_gap_cnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair355" *) 
   LUT5 #(
    .INIT(32'hF7F7F777)) 
     \tbuf_gap_cnt[2]_i_1 
       (.I0(n_0_tbuf_av_gap_thrtl_reg),
        .I1(cur_state),
        .I2(\n_0_tbuf_gap_cnt_reg[2] ),
        .I3(\n_0_tbuf_gap_cnt_reg[0] ),
        .I4(\n_0_tbuf_gap_cnt_reg[1] ),
        .O(\n_0_tbuf_gap_cnt[2]_i_1 ));
FDRE \tbuf_gap_cnt_reg[0] 
       (.C(I3),
        .CE(1'b1),
        .D(\n_0_tbuf_gap_cnt[0]_i_1 ),
        .Q(\n_0_tbuf_gap_cnt_reg[0] ),
        .R(1'b0));
FDRE \tbuf_gap_cnt_reg[1] 
       (.C(I3),
        .CE(1'b1),
        .D(\n_0_tbuf_gap_cnt[1]_i_1 ),
        .Q(\n_0_tbuf_gap_cnt_reg[1] ),
        .R(1'b0));
FDRE \tbuf_gap_cnt_reg[2] 
       (.C(I3),
        .CE(1'b1),
        .D(\n_0_tbuf_gap_cnt[2]_i_1 ),
        .Q(\n_0_tbuf_gap_cnt_reg[2] ),
        .R(I4));
LUT5 #(
    .INIT(32'h020F0202)) 
     tcfg_gnt_pending_i_1
       (.I0(I1),
        .I1(trn_tcfg_req_d),
        .I2(I4),
        .I3(trn_tcfg_gnt),
        .I4(n_0_tcfg_gnt_pending_reg),
        .O(n_0_tcfg_gnt_pending_i_1));
FDRE tcfg_gnt_pending_reg
       (.C(I3),
        .CE(1'b1),
        .D(n_0_tcfg_gnt_pending_i_1),
        .Q(n_0_tcfg_gnt_pending_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000000000D00)) 
     \tcfg_req_cnt[0]_i_1 
       (.I0(I1),
        .I1(trn_tcfg_req_d),
        .I2(tcfg_req_cnt[0]),
        .I3(tcfg_req_cnt[1]),
        .I4(I4),
        .I5(n_0_tcfg_gnt_pending_reg),
        .O(\n_0_tcfg_req_cnt[0]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFF444)) 
     \tcfg_req_cnt[1]_i_1 
       (.I0(trn_tcfg_req_d),
        .I1(I1),
        .I2(tcfg_req_cnt[0]),
        .I3(tcfg_req_cnt[1]),
        .I4(n_0_tcfg_gnt_pending_reg),
        .O(\n_0_tcfg_req_cnt[1]_i_1 ));
FDRE \tcfg_req_cnt_reg[0] 
       (.C(I3),
        .CE(1'b1),
        .D(\n_0_tcfg_req_cnt[0]_i_1 ),
        .Q(tcfg_req_cnt[0]),
        .R(1'b0));
FDRE \tcfg_req_cnt_reg[1] 
       (.C(I3),
        .CE(1'b1),
        .D(\n_0_tcfg_req_cnt[1]_i_1 ),
        .Q(tcfg_req_cnt[1]),
        .R(I4));
LUT6 #(
    .INIT(64'h0000FBBB0000F000)) 
     tcfg_req_thrtl_i_1
       (.I0(n_0_tcfg_req_thrtl_i_2),
        .I1(TRNTDSTRDY),
        .I2(I1),
        .I3(reg_tcfg_gnt),
        .I4(I4),
        .I5(tcfg_req_thrtl),
        .O(n_0_tcfg_req_thrtl_i_1));
(* SOFT_HLUTNM = "soft_lutpair352" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     tcfg_req_thrtl_i_2
       (.I0(trn_tdst_rdy_d),
        .I1(tcfg_req_cnt[1]),
        .I2(tcfg_req_cnt[0]),
        .O(n_0_tcfg_req_thrtl_i_2));
FDRE tcfg_req_thrtl_reg
       (.C(I3),
        .CE(1'b1),
        .D(n_0_tcfg_req_thrtl_i_1),
        .Q(tcfg_req_thrtl),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0080)) 
     \throttle_ctl_pipeline.reg_tsrc_rdy_i_1 
       (.I0(s_axis_tx_tvalid),
        .I1(O1),
        .I2(I19),
        .I3(I6),
        .O(reg_tsrc_rdy0));
(* SOFT_HLUTNM = "soft_lutpair353" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \thrtl_ctl_trn_flush.reg_disable_trn_i_2 
       (.I0(s_axis_tx_tlast),
        .I1(s_axis_tx_tvalid),
        .I2(O1),
        .O(O2));
LUT6 #(
    .INIT(64'h0F0F0F0F00020000)) 
     tready_thrtl_i_1
       (.I0(n_0_tready_thrtl_i_2),
        .I1(I10),
        .I2(n_0_tready_thrtl_i_4),
        .I3(n_0_pcie_block_i_i_39),
        .I4(n_0_pcie_block_i_i_38),
        .I5(n_0_tready_thrtl_i_5),
        .O(tready_thrtl0));
LUT6 #(
    .INIT(64'hFDFF0000FDFFFDFF)) 
     tready_thrtl_i_2
       (.I0(tcfg_req_thrtl),
        .I1(n_0_tready_thrtl_i_6),
        .I2(trn_tdst_rdy_d),
        .I3(TRNTDSTRDY),
        .I4(I8),
        .I5(I9),
        .O(n_0_tready_thrtl_i_2));
(* SOFT_HLUTNM = "soft_lutpair353" *) 
   LUT5 #(
    .INIT(32'h80008080)) 
     tready_thrtl_i_4
       (.I0(O1),
        .I1(s_axis_tx_tvalid),
        .I2(s_axis_tx_tlast),
        .I3(\n_0_ecrc_pause_enabled.reg_tx_ecrc_pkt_reg ),
        .I4(n_0_tready_thrtl_i_8),
        .O(n_0_tready_thrtl_i_4));
(* SOFT_HLUTNM = "soft_lutpair356" *) 
   LUT5 #(
    .INIT(32'h00007040)) 
     tready_thrtl_i_5
       (.I0(s_axis_tx_tlast),
        .I1(s_axis_tx_tvalid),
        .I2(O1),
        .I3(reg_axi_in_pkt),
        .I4(cur_state),
        .O(n_0_tready_thrtl_i_5));
LUT2 #(
    .INIT(4'hE)) 
     tready_thrtl_i_6
       (.I0(tcfg_req_cnt[0]),
        .I1(tcfg_req_cnt[1]),
        .O(n_0_tready_thrtl_i_6));
LUT6 #(
    .INIT(64'hFFFFFFFFFF8F8F8F)) 
     tready_thrtl_i_7
       (.I0(reg_to_turnoff),
        .I1(reg_turnoff_ok),
        .I2(I19),
        .I3(reg_tcfg_gnt),
        .I4(I1),
        .I5(I7),
        .O(O7));
LUT5 #(
    .INIT(32'hFFEBAFAF)) 
     tready_thrtl_i_8
       (.I0(\n_0_ecrc_pause_enabled.reg_tx_ecrc_pkt_i_3 ),
        .I1(s_axis_tx_tdata[0]),
        .I2(s_axis_tx_tdata[3]),
        .I3(s_axis_tx_tdata[1]),
        .I4(s_axis_tx_tdata[4]),
        .O(n_0_tready_thrtl_i_8));
FDRE tready_thrtl_reg
       (.C(I3),
        .CE(1'b1),
        .D(tready_thrtl0),
        .Q(O1),
        .R(I4));
FDRE trn_tcfg_req_d_reg
       (.C(I3),
        .CE(1'b1),
        .D(I1),
        .Q(trn_tcfg_req_d),
        .R(I4));
FDSE trn_tdst_rdy_d_reg
       (.C(I3),
        .CE(1'b1),
        .D(TRNTDSTRDY),
        .Q(trn_tdst_rdy_d),
        .S(I4));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_core_top" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_core_top
   (out,
    pipe_qrst_fsm,
    pipe_txphaligndone,
    PIPE_TXPHINITDONE,
    PIPE_SYNC_FSM_TX,
    PIPE_DRP_FSM,
    pl_phy_lnk_up,
    user_reset_out,
    m_axis_rx_tvalid,
    tx_cfg_req,
    Q,
    O1,
    O2,
    s_axis_tx_tready,
    tx_buf_av,
    O3,
    pl_received_hot_rst,
    out0,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    pipe_rxphaligndone,
    int_userclk1_out,
    cfg_aer_ecrc_check_en,
    cfg_aer_ecrc_gen_en,
    cfg_aer_rooterr_corr_err_received,
    cfg_aer_rooterr_corr_err_reporting_en,
    cfg_aer_rooterr_fatal_err_received,
    cfg_aer_rooterr_fatal_err_reporting_en,
    cfg_aer_rooterr_non_fatal_err_received,
    cfg_aer_rooterr_non_fatal_err_reporting_en,
    cfg_bridge_serr_en,
    cfg_command,
    cfg_dcommand2,
    cfg_dcommand,
    cfg_dstatus,
    cfg_interrupt_msienable,
    cfg_interrupt_msixenable,
    cfg_interrupt_msixfm,
    cfg_lcommand,
    cfg_lstatus,
    cfg_msg_received,
    cfg_msg_received_assert_int_a,
    cfg_msg_received_assert_int_b,
    cfg_msg_received_assert_int_c,
    cfg_msg_received_assert_int_d,
    cfg_msg_received_deassert_int_a,
    cfg_msg_received_deassert_int_b,
    cfg_msg_received_deassert_int_c,
    cfg_msg_received_deassert_int_d,
    cfg_msg_received_err_cor,
    cfg_msg_received_err_fatal,
    cfg_msg_received_err_non_fatal,
    cfg_msg_received_pm_as_nak,
    cfg_to_turnoff,
    cfg_msg_received_pme_to_ack,
    cfg_msg_received_pm_pme,
    cfg_msg_received_setslotpowerlimit,
    cfg_pmcsr_pme_en,
    cfg_pmcsr_pme_status,
    cfg_root_control_pme_int_en,
    cfg_root_control_syserr_corr_err_en,
    cfg_root_control_syserr_fatal_err_en,
    cfg_root_control_syserr_non_fatal_err_en,
    cfg_slot_control_electromech_il_ctl_pulse,
    pcie_drp_rdy,
    pl_directed_change_done,
    pl_link_gen2_cap,
    pl_link_partner_gen2_supported,
    pl_link_upcfg_cap,
    pl_sel_lnk_rate,
    tx_err_drop,
    fc_cpld,
    fc_npd,
    fc_pd,
    cfg_msg_data,
    pcie_drp_do,
    cfg_pmcsr_powerstate,
    pl_lane_reversal_mode,
    pl_rx_pm_state,
    pl_sel_lnk_width,
    cfg_interrupt_mmenable,
    cfg_pcie_link_state,
    pl_initial_link_width,
    pl_tx_pm_state,
    cfg_mgmt_do,
    pl_ltssm_state,
    cfg_vc_tcvc_map,
    cfg_interrupt_do,
    fc_cplh,
    fc_nph,
    fc_ph,
    INT_OOBCLK_OUT,
    INT_USERCLK2_OUT,
    pipe_txoutclk_out,
    int_mmcm_lock_out,
    ext_ch_gt_drpclk,
    pipe_pclk_sel_out,
    EQ_GEN3,
    pipe_rst_fsm,
    pipe_cpll_lock,
    pipe_qrst_idle,
    int_qplllock_out,
    pipe_rxstatus,
    pipe_sync_fsm_rx,
    ext_ch_gt_drprdy,
    ext_ch_gt_drpdo,
    int_qplloutclk_out,
    int_qplloutrefclk_out,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    pipe_rxoutclk_out,
    pipe_rxprbserr,
    pipe_txdlysresetdone,
    pipe_rxbufstatus,
    pipe_dmonitorout,
    pipe_rxdisperr,
    pipe_rxnotintable,
    pipe_rate_idle,
    gt_ch_drp_rdy,
    m_axis_rx_tuser,
    cfg_bus_number,
    cfg_device_number,
    cfg_function_number,
    cfg_mgmt_rd_wr_done,
    cfg_err_aer_headerlog_set,
    cfg_err_cpl_rdy,
    cfg_interrupt_rdy,
    cfg_received_func_lvl_rst,
    ext_ch_gt_drpaddr,
    m_axis_rx_tready,
    s_axis_tx_tlast,
    s_axis_tx_tvalid,
    sys_rst_n,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    pl_directed_link_auton,
    pl_directed_link_speed,
    pl_downstream_deemph_source,
    pl_transmit_hot_rst,
    pl_upstream_prefer_deemph,
    rx_np_ok,
    rx_np_req,
    cfg_err_aer_headerlog,
    pcie_drp_di,
    cfg_pm_force_state,
    pl_directed_link_change,
    pl_directed_link_width,
    cfg_ds_function_number,
    fc_sel,
    cfg_mgmt_di,
    cfg_err_tlp_cpl_header,
    cfg_aer_interrupt_msgnum,
    cfg_ds_device_number,
    cfg_pciecap_interrupt_msgnum,
    cfg_dsn,
    cfg_ds_bus_number,
    cfg_interrupt_di,
    pcie_drp_addr,
    cfg_mgmt_dwaddr,
    int_pclk_sel_slave,
    pipe_mmcm_rst_n,
    sys_clk,
    pci_exp_rxn,
    pci_exp_rxp,
    pipe_rxprbscntreset,
    pipe_txprbsforceerr,
    pipe_loopback,
    pipe_rxprbssel,
    pipe_txprbssel,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    s_axis_tx_tdata,
    s_axis_tx_tuser,
    s_axis_tx_tkeep,
    tx_cfg_gnt,
    cfg_turnoff_ok,
    cfg_mgmt_byte_en,
    cfg_trn_pending,
    cfg_mgmt_wr_rw1c_as_rw,
    cfg_mgmt_wr_readonly,
    cfg_mgmt_wr_en,
    cfg_mgmt_rd_en,
    cfg_err_malformed,
    cfg_err_cor,
    cfg_err_ur,
    cfg_err_ecrc,
    cfg_err_cpl_timeout,
    cfg_err_cpl_abort,
    cfg_err_cpl_unexpect,
    cfg_err_poisoned,
    cfg_err_atomic_egress_blocked,
    cfg_err_mc_blocked,
    cfg_err_internal_uncor,
    cfg_err_internal_cor,
    cfg_err_posted,
    cfg_err_locked,
    cfg_err_norecovery,
    cfg_interrupt,
    cfg_interrupt_assert,
    cfg_interrupt_stat,
    cfg_pm_halt_aspm_l0s,
    cfg_pm_halt_aspm_l1,
    cfg_pm_force_state_en,
    cfg_pm_wake);
  output [1:0]out;
  output [3:0]pipe_qrst_fsm;
  output [7:0]pipe_txphaligndone;
  output [7:0]PIPE_TXPHINITDONE;
  output [47:0]PIPE_SYNC_FSM_TX;
  output [23:0]PIPE_DRP_FSM;
  output pl_phy_lnk_up;
  output user_reset_out;
  output m_axis_rx_tvalid;
  output tx_cfg_req;
  output [127:0]Q;
  output [11:0]O1;
  output O2;
  output s_axis_tx_tready;
  output [5:0]tx_buf_av;
  output O3;
  output pl_received_hot_rst;
  output [4:0]out0;
  output [4:0]O4;
  output [4:0]O5;
  output [4:0]O6;
  output [4:0]O7;
  output [4:0]O8;
  output [4:0]O9;
  output [4:0]O10;
  output [7:0]pipe_rxphaligndone;
  output int_userclk1_out;
  output cfg_aer_ecrc_check_en;
  output cfg_aer_ecrc_gen_en;
  output cfg_aer_rooterr_corr_err_received;
  output cfg_aer_rooterr_corr_err_reporting_en;
  output cfg_aer_rooterr_fatal_err_received;
  output cfg_aer_rooterr_fatal_err_reporting_en;
  output cfg_aer_rooterr_non_fatal_err_received;
  output cfg_aer_rooterr_non_fatal_err_reporting_en;
  output cfg_bridge_serr_en;
  output [4:0]cfg_command;
  output [11:0]cfg_dcommand2;
  output [14:0]cfg_dcommand;
  output [3:0]cfg_dstatus;
  output cfg_interrupt_msienable;
  output cfg_interrupt_msixenable;
  output cfg_interrupt_msixfm;
  output [10:0]cfg_lcommand;
  output [9:0]cfg_lstatus;
  output cfg_msg_received;
  output cfg_msg_received_assert_int_a;
  output cfg_msg_received_assert_int_b;
  output cfg_msg_received_assert_int_c;
  output cfg_msg_received_assert_int_d;
  output cfg_msg_received_deassert_int_a;
  output cfg_msg_received_deassert_int_b;
  output cfg_msg_received_deassert_int_c;
  output cfg_msg_received_deassert_int_d;
  output cfg_msg_received_err_cor;
  output cfg_msg_received_err_fatal;
  output cfg_msg_received_err_non_fatal;
  output cfg_msg_received_pm_as_nak;
  output cfg_to_turnoff;
  output cfg_msg_received_pme_to_ack;
  output cfg_msg_received_pm_pme;
  output cfg_msg_received_setslotpowerlimit;
  output cfg_pmcsr_pme_en;
  output cfg_pmcsr_pme_status;
  output cfg_root_control_pme_int_en;
  output cfg_root_control_syserr_corr_err_en;
  output cfg_root_control_syserr_fatal_err_en;
  output cfg_root_control_syserr_non_fatal_err_en;
  output cfg_slot_control_electromech_il_ctl_pulse;
  output pcie_drp_rdy;
  output pl_directed_change_done;
  output pl_link_gen2_cap;
  output pl_link_partner_gen2_supported;
  output pl_link_upcfg_cap;
  output pl_sel_lnk_rate;
  output tx_err_drop;
  output [11:0]fc_cpld;
  output [11:0]fc_npd;
  output [11:0]fc_pd;
  output [15:0]cfg_msg_data;
  output [15:0]pcie_drp_do;
  output [1:0]cfg_pmcsr_powerstate;
  output [1:0]pl_lane_reversal_mode;
  output [1:0]pl_rx_pm_state;
  output [1:0]pl_sel_lnk_width;
  output [2:0]cfg_interrupt_mmenable;
  output [2:0]cfg_pcie_link_state;
  output [2:0]pl_initial_link_width;
  output [2:0]pl_tx_pm_state;
  output [31:0]cfg_mgmt_do;
  output [5:0]pl_ltssm_state;
  output [6:0]cfg_vc_tcvc_map;
  output [7:0]cfg_interrupt_do;
  output [7:0]fc_cplh;
  output [7:0]fc_nph;
  output [7:0]fc_ph;
  output INT_OOBCLK_OUT;
  output INT_USERCLK2_OUT;
  output pipe_txoutclk_out;
  output int_mmcm_lock_out;
  output ext_ch_gt_drpclk;
  output [7:0]pipe_pclk_sel_out;
  output EQ_GEN3;
  output [3:0]pipe_rst_fsm;
  output [7:0]pipe_cpll_lock;
  output pipe_qrst_idle;
  output [1:0]int_qplllock_out;
  output [23:0]pipe_rxstatus;
  output [55:0]pipe_sync_fsm_rx;
  output [7:0]ext_ch_gt_drprdy;
  output [127:0]ext_ch_gt_drpdo;
  output [1:0]int_qplloutclk_out;
  output [1:0]int_qplloutrefclk_out;
  output [7:0]pipe_eyescandataerror;
  output [7:0]pci_exp_txn;
  output [7:0]pci_exp_txp;
  output [7:0]pipe_rxcommadet;
  output [7:0]pipe_rxdlysresetdone;
  output [7:0]pipe_rxoutclk_out;
  output [7:0]pipe_rxprbserr;
  output [7:0]pipe_txdlysresetdone;
  output [23:0]pipe_rxbufstatus;
  output [63:0]pipe_dmonitorout;
  output [63:0]pipe_rxdisperr;
  output [63:0]pipe_rxnotintable;
  output pipe_rate_idle;
  output [7:0]gt_ch_drp_rdy;
  output [8:0]m_axis_rx_tuser;
  output [7:0]cfg_bus_number;
  output [4:0]cfg_device_number;
  output [2:0]cfg_function_number;
  output cfg_mgmt_rd_wr_done;
  output cfg_err_aer_headerlog_set;
  output cfg_err_cpl_rdy;
  output cfg_interrupt_rdy;
  output cfg_received_func_lvl_rst;
  input [71:0]ext_ch_gt_drpaddr;
  input m_axis_rx_tready;
  input s_axis_tx_tlast;
  input s_axis_tx_tvalid;
  input sys_rst_n;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input pl_directed_link_auton;
  input pl_directed_link_speed;
  input pl_downstream_deemph_source;
  input pl_transmit_hot_rst;
  input pl_upstream_prefer_deemph;
  input rx_np_ok;
  input rx_np_req;
  input [127:0]cfg_err_aer_headerlog;
  input [15:0]pcie_drp_di;
  input [1:0]cfg_pm_force_state;
  input [1:0]pl_directed_link_change;
  input [1:0]pl_directed_link_width;
  input [2:0]cfg_ds_function_number;
  input [2:0]fc_sel;
  input [31:0]cfg_mgmt_di;
  input [47:0]cfg_err_tlp_cpl_header;
  input [4:0]cfg_aer_interrupt_msgnum;
  input [4:0]cfg_ds_device_number;
  input [4:0]cfg_pciecap_interrupt_msgnum;
  input [63:0]cfg_dsn;
  input [7:0]cfg_ds_bus_number;
  input [7:0]cfg_interrupt_di;
  input [8:0]pcie_drp_addr;
  input [9:0]cfg_mgmt_dwaddr;
  input [7:0]int_pclk_sel_slave;
  input pipe_mmcm_rst_n;
  input sys_clk;
  input [7:0]pci_exp_rxn;
  input [7:0]pci_exp_rxp;
  input pipe_rxprbscntreset;
  input pipe_txprbsforceerr;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]pipe_txprbssel;
  input [7:0]ext_ch_gt_drpen;
  input [7:0]ext_ch_gt_drpwe;
  input [127:0]ext_ch_gt_drpdi;
  input [127:0]s_axis_tx_tdata;
  input [3:0]s_axis_tx_tuser;
  input [2:0]s_axis_tx_tkeep;
  input tx_cfg_gnt;
  input cfg_turnoff_ok;
  input [3:0]cfg_mgmt_byte_en;
  input cfg_trn_pending;
  input cfg_mgmt_wr_rw1c_as_rw;
  input cfg_mgmt_wr_readonly;
  input cfg_mgmt_wr_en;
  input cfg_mgmt_rd_en;
  input cfg_err_malformed;
  input cfg_err_cor;
  input cfg_err_ur;
  input cfg_err_ecrc;
  input cfg_err_cpl_timeout;
  input cfg_err_cpl_abort;
  input cfg_err_cpl_unexpect;
  input cfg_err_poisoned;
  input cfg_err_atomic_egress_blocked;
  input cfg_err_mc_blocked;
  input cfg_err_internal_uncor;
  input cfg_err_internal_cor;
  input cfg_err_posted;
  input cfg_err_locked;
  input cfg_err_norecovery;
  input cfg_interrupt;
  input cfg_interrupt_assert;
  input cfg_interrupt_stat;
  input cfg_pm_halt_aspm_l0s;
  input cfg_pm_halt_aspm_l1;
  input cfg_pm_force_state_en;
  input cfg_pm_wake;

  wire EQ_GEN3;
  wire INT_OOBCLK_OUT;
  wire INT_USERCLK2_OUT;
  wire [11:0]O1;
  wire [4:0]O10;
  wire O2;
  wire O3;
  wire [4:0]O4;
  wire [4:0]O5;
  wire [4:0]O6;
  wire [4:0]O7;
  wire [4:0]O8;
  wire [4:0]O9;
  wire [23:0]PIPE_DRP_FSM;
  wire [47:0]PIPE_SYNC_FSM_TX;
  wire [7:0]PIPE_TXPHINITDONE;
  wire [127:0]Q;
  wire bridge_reset_int;
  wire cfg_aer_ecrc_check_en;
  wire cfg_aer_ecrc_gen_en;
  wire [4:0]cfg_aer_interrupt_msgnum;
  wire cfg_aer_rooterr_corr_err_received;
  wire cfg_aer_rooterr_corr_err_reporting_en;
  wire cfg_aer_rooterr_fatal_err_received;
  wire cfg_aer_rooterr_fatal_err_reporting_en;
  wire cfg_aer_rooterr_non_fatal_err_received;
  wire cfg_aer_rooterr_non_fatal_err_reporting_en;
  wire cfg_bridge_serr_en;
  wire [7:0]cfg_bus_number;
  wire [4:0]cfg_command;
  wire [14:0]cfg_dcommand;
  wire [11:0]cfg_dcommand2;
  wire [4:0]cfg_device_number;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [63:0]cfg_dsn;
  wire [3:0]cfg_dstatus;
  wire [127:0]cfg_err_aer_headerlog;
  wire cfg_err_aer_headerlog_set;
  wire cfg_err_atomic_egress_blocked;
  wire cfg_err_cor;
  wire cfg_err_cpl_abort;
  wire cfg_err_cpl_rdy;
  wire cfg_err_cpl_timeout;
  wire cfg_err_cpl_unexpect;
  wire cfg_err_ecrc;
  wire cfg_err_internal_cor;
  wire cfg_err_internal_uncor;
  wire cfg_err_locked;
  wire cfg_err_malformed;
  wire cfg_err_mc_blocked;
  wire cfg_err_norecovery;
  wire cfg_err_poisoned;
  wire cfg_err_posted;
  wire [47:0]cfg_err_tlp_cpl_header;
  wire cfg_err_ur;
  wire [2:0]cfg_function_number;
  wire cfg_interrupt;
  wire cfg_interrupt_assert;
  wire [7:0]cfg_interrupt_di;
  wire [7:0]cfg_interrupt_do;
  wire [2:0]cfg_interrupt_mmenable;
  wire cfg_interrupt_msienable;
  wire cfg_interrupt_msixenable;
  wire cfg_interrupt_msixfm;
  wire cfg_interrupt_rdy;
  wire cfg_interrupt_stat;
  wire [10:0]cfg_lcommand;
  wire [9:0]cfg_lstatus;
  wire [3:0]cfg_mgmt_byte_en;
  wire [31:0]cfg_mgmt_di;
  wire [31:0]cfg_mgmt_do;
  wire [9:0]cfg_mgmt_dwaddr;
  wire cfg_mgmt_rd_en;
  wire cfg_mgmt_rd_wr_done;
  wire cfg_mgmt_wr_en;
  wire cfg_mgmt_wr_readonly;
  wire cfg_mgmt_wr_rw1c_as_rw;
  wire [15:0]cfg_msg_data;
  wire cfg_msg_received;
  wire cfg_msg_received_assert_int_a;
  wire cfg_msg_received_assert_int_b;
  wire cfg_msg_received_assert_int_c;
  wire cfg_msg_received_assert_int_d;
  wire cfg_msg_received_deassert_int_a;
  wire cfg_msg_received_deassert_int_b;
  wire cfg_msg_received_deassert_int_c;
  wire cfg_msg_received_deassert_int_d;
  wire cfg_msg_received_err_cor;
  wire cfg_msg_received_err_fatal;
  wire cfg_msg_received_err_non_fatal;
  wire cfg_msg_received_pm_as_nak;
  wire cfg_msg_received_pm_pme;
  wire cfg_msg_received_pme_to_ack;
  wire cfg_msg_received_setslotpowerlimit;
  wire [2:0]cfg_pcie_link_state;
  wire [4:0]cfg_pciecap_interrupt_msgnum;
  wire [1:0]cfg_pm_force_state;
  wire cfg_pm_force_state_en;
  wire cfg_pm_halt_aspm_l0s;
  wire cfg_pm_halt_aspm_l1;
  wire cfg_pm_wake;
  wire cfg_pmcsr_pme_en;
  wire cfg_pmcsr_pme_status;
  wire [1:0]cfg_pmcsr_powerstate;
  wire cfg_received_func_lvl_rst;
  wire cfg_root_control_pme_int_en;
  wire cfg_root_control_syserr_corr_err_en;
  wire cfg_root_control_syserr_fatal_err_en;
  wire cfg_root_control_syserr_non_fatal_err_en;
  wire cfg_slot_control_electromech_il_ctl_pulse;
  wire cfg_to_turnoff;
  wire cfg_trn_pending;
  wire cfg_turnoff_ok;
  wire [6:0]cfg_vc_tcvc_map;
  wire [71:0]ext_ch_gt_drpaddr;
  wire ext_ch_gt_drpclk;
  wire [127:0]ext_ch_gt_drpdi;
  wire [127:0]ext_ch_gt_drpdo;
  wire [7:0]ext_ch_gt_drpen;
  wire [7:0]ext_ch_gt_drprdy;
  wire [7:0]ext_ch_gt_drpwe;
  wire [11:0]fc_cpld;
  wire [7:0]fc_cplh;
  wire [11:0]fc_npd;
  wire [7:0]fc_nph;
  wire [11:0]fc_pd;
  wire [7:0]fc_ph;
  wire [2:0]fc_sel;
  wire [7:0]gt_ch_drp_rdy;
  wire gt_rx_phy_status_q;
  wire gt_rxelecidle_q;
  wire int_mmcm_lock_out;
  wire [7:0]int_pclk_sel_slave;
  wire [1:0]int_qplllock_out;
  wire [1:0]int_qplloutclk_out;
  wire [1:0]int_qplloutrefclk_out;
  wire int_userclk1_out;
  wire m_axis_rx_tready;
  wire [8:0]m_axis_rx_tuser;
  wire m_axis_rx_tvalid;
  wire n_0_pcie_block_i_i_33;
  wire n_0_pcie_block_i_i_34;
  wire n_0_pcie_block_i_i_35;
  wire n_0_pcie_block_i_i_36;
  wire n_0_user_reset_out_i_1;
  wire n_12_gt_top_i;
  wire n_13_gt_top_i;
  wire n_14_gt_top_i;
  wire n_15_gt_top_i;
  wire n_16_gt_top_i;
  wire n_17_gt_top_i;
  wire n_18_gt_top_i;
  wire n_19_gt_top_i;
  wire n_20_gt_top_i;
  wire n_21_gt_top_i;
  wire n_22_gt_top_i;
  wire n_23_gt_top_i;
  wire n_24_gt_top_i;
  wire n_25_gt_top_i;
  wire n_276_pcie_top_i;
  wire n_277_pcie_top_i;
  wire n_278_pcie_top_i;
  wire n_296_gt_top_i;
  wire n_298_gt_top_i;
  wire n_299_gt_top_i;
  wire n_300_gt_top_i;
  wire n_301_gt_top_i;
  wire n_302_gt_top_i;
  wire n_303_gt_top_i;
  wire n_304_gt_top_i;
  wire n_304_pcie_top_i;
  wire n_305_gt_top_i;
  wire n_305_pcie_top_i;
  wire n_306_gt_top_i;
  wire n_306_pcie_top_i;
  wire n_307_gt_top_i;
  wire n_307_pcie_top_i;
  wire n_308_gt_top_i;
  wire n_309_gt_top_i;
  wire n_310_gt_top_i;
  wire n_311_gt_top_i;
  wire n_312_gt_top_i;
  wire n_313_gt_top_i;
  wire n_314_gt_top_i;
  wire n_315_gt_top_i;
  wire n_316_gt_top_i;
  wire n_317_gt_top_i;
  wire n_318_gt_top_i;
  wire n_319_gt_top_i;
  wire n_320_gt_top_i;
  wire n_321_gt_top_i;
  wire n_449_pcie_top_i;
  wire n_450_pcie_top_i;
  wire n_451_pcie_top_i;
  wire n_485_pcie_top_i;
  wire n_486_pcie_top_i;
  wire n_487_pcie_top_i;
  wire n_488_pcie_top_i;
  wire n_489_pcie_top_i;
  wire n_490_pcie_top_i;
  wire n_491_pcie_top_i;
  wire n_492_pcie_top_i;
  wire n_493_pcie_top_i;
  wire [1:0]out;
  wire [4:0]out0;
  wire [7:0]pci_exp_rxn;
  wire [7:0]pci_exp_rxp;
  wire [7:0]pci_exp_txn;
  wire [7:0]pci_exp_txp;
  wire [8:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire phy_rdy_n_int;
  wire [7:0]pipe_cpll_lock;
  wire [63:0]pipe_dmonitorout;
  wire [7:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire pipe_mmcm_rst_n;
  wire [7:0]pipe_pclk_sel_out;
  wire [3:0]pipe_qrst_fsm;
  wire pipe_qrst_idle;
  wire pipe_rate_idle;
  wire [3:0]pipe_rst_fsm;
  wire pipe_rx0_chanisaligned_gt;
  wire [1:0]pipe_rx0_char_is_k_gt;
  wire [15:0]pipe_rx0_data_gt;
  wire pipe_rx0_polarity_gt;
  wire pipe_rx0_valid_gt;
  wire pipe_rx1_chanisaligned_gt;
  wire [1:0]pipe_rx1_char_is_k_gt;
  wire [15:0]pipe_rx1_data_gt;
  wire pipe_rx1_polarity_gt;
  wire pipe_rx1_valid_gt;
  wire pipe_rx2_chanisaligned_gt;
  wire [1:0]pipe_rx2_char_is_k_gt;
  wire [15:0]pipe_rx2_data_gt;
  wire pipe_rx2_polarity_gt;
  wire pipe_rx2_valid_gt;
  wire pipe_rx3_chanisaligned_gt;
  wire [1:0]pipe_rx3_char_is_k_gt;
  wire [15:0]pipe_rx3_data_gt;
  wire pipe_rx3_polarity_gt;
  wire pipe_rx3_valid_gt;
  wire pipe_rx4_chanisaligned_gt;
  wire [1:0]pipe_rx4_char_is_k_gt;
  wire [15:0]pipe_rx4_data_gt;
  wire pipe_rx4_polarity_gt;
  wire pipe_rx4_valid_gt;
  wire pipe_rx5_chanisaligned_gt;
  wire [1:0]pipe_rx5_char_is_k_gt;
  wire [15:0]pipe_rx5_data_gt;
  wire pipe_rx5_polarity_gt;
  wire pipe_rx5_valid_gt;
  wire pipe_rx6_chanisaligned_gt;
  wire [1:0]pipe_rx6_char_is_k_gt;
  wire [15:0]pipe_rx6_data_gt;
  wire pipe_rx6_polarity_gt;
  wire pipe_rx6_valid_gt;
  wire pipe_rx7_chanisaligned_gt;
  wire [1:0]pipe_rx7_char_is_k_gt;
  wire [15:0]pipe_rx7_data_gt;
  wire pipe_rx7_polarity_gt;
  wire pipe_rx7_valid_gt;
  wire [23:0]pipe_rxbufstatus;
  wire [7:0]pipe_rxcommadet;
  wire [63:0]pipe_rxdisperr;
  wire [7:0]pipe_rxdlysresetdone;
  wire [63:0]pipe_rxnotintable;
  wire [7:0]pipe_rxoutclk_out;
  wire [7:0]pipe_rxphaligndone;
  wire pipe_rxprbscntreset;
  wire [7:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [23:0]pipe_rxstatus;
  wire [55:0]pipe_sync_fsm_rx;
  wire [1:0]pipe_tx0_char_is_k_gt;
  wire pipe_tx0_compliance_gt;
  wire [15:0]pipe_tx0_data_gt;
  wire pipe_tx0_elec_idle_gt;
  wire [1:0]pipe_tx0_powerdown_gt;
  wire [1:0]pipe_tx1_char_is_k_gt;
  wire pipe_tx1_compliance_gt;
  wire [15:0]pipe_tx1_data_gt;
  wire pipe_tx1_elec_idle_gt;
  wire [1:0]pipe_tx1_powerdown_gt;
  wire [1:0]pipe_tx2_char_is_k_gt;
  wire pipe_tx2_compliance_gt;
  wire [15:0]pipe_tx2_data_gt;
  wire pipe_tx2_elec_idle_gt;
  wire [1:0]pipe_tx2_powerdown_gt;
  wire [1:0]pipe_tx3_char_is_k_gt;
  wire pipe_tx3_compliance_gt;
  wire [15:0]pipe_tx3_data_gt;
  wire pipe_tx3_elec_idle_gt;
  wire [1:0]pipe_tx3_powerdown_gt;
  wire [1:0]pipe_tx4_char_is_k_gt;
  wire pipe_tx4_compliance_gt;
  wire [15:0]pipe_tx4_data_gt;
  wire pipe_tx4_elec_idle_gt;
  wire [1:0]pipe_tx4_powerdown_gt;
  wire [1:0]pipe_tx5_char_is_k_gt;
  wire pipe_tx5_compliance_gt;
  wire [15:0]pipe_tx5_data_gt;
  wire pipe_tx5_elec_idle_gt;
  wire [1:0]pipe_tx5_powerdown_gt;
  wire [1:0]pipe_tx6_char_is_k_gt;
  wire pipe_tx6_compliance_gt;
  wire [15:0]pipe_tx6_data_gt;
  wire pipe_tx6_elec_idle_gt;
  wire [1:0]pipe_tx6_powerdown_gt;
  wire [1:0]pipe_tx7_char_is_k_gt;
  wire pipe_tx7_compliance_gt;
  wire [15:0]pipe_tx7_data_gt;
  wire pipe_tx7_elec_idle_gt;
  wire [1:0]pipe_tx7_powerdown_gt;
  wire pipe_tx_deemph_gt;
  wire [2:0]pipe_tx_margin_gt;
  wire pipe_tx_rate_gt;
  wire pipe_tx_rcvr_det_gt;
  wire [7:0]pipe_txdlysresetdone;
  wire pipe_txoutclk_out;
  wire [7:0]pipe_txphaligndone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire pl_directed_change_done;
  wire pl_directed_link_auton;
  wire [1:0]pl_directed_link_change;
  wire pl_directed_link_speed;
  wire [1:0]pl_directed_link_width;
  wire pl_downstream_deemph_source;
  wire [2:0]pl_initial_link_width;
  wire [1:0]pl_lane_reversal_mode;
  wire pl_link_gen2_cap;
  wire pl_link_partner_gen2_supported;
  wire pl_link_upcfg_cap;
  wire [5:0]pl_ltssm_state;
  wire pl_phy_lnk_up;
  wire pl_received_hot_rst;
  wire [1:0]pl_rx_pm_state;
  wire pl_sel_lnk_rate;
  wire [1:0]pl_sel_lnk_width;
  wire pl_transmit_hot_rst;
  wire [2:0]pl_tx_pm_state;
  wire pl_upstream_prefer_deemph;
  wire rx_np_ok;
  wire rx_np_req;
  wire [127:0]s_axis_tx_tdata;
  wire [2:0]s_axis_tx_tkeep;
  wire s_axis_tx_tlast;
  wire s_axis_tx_tready;
  wire [3:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire sys_clk;
  wire sys_rst_n;
  wire [5:0]tx_buf_av;
  wire tx_cfg_gnt;
  wire tx_cfg_req;
  wire tx_err_drop;
  wire user_reset_out;

pcie_7x_0_core_top_pcie_7x_0_core_top_gt_top gt_top_i
       (.CLK_DCLK(ext_ch_gt_drpclk),
        .CLK_MMCM_LOCK(int_mmcm_lock_out),
        .CLK_PCLK(INT_OOBCLK_OUT),
        .CLK_USERCLK1(int_userclk1_out),
        .CLK_USERCLK2(INT_USERCLK2_OUT),
        .D(pipe_rx0_char_is_k_gt),
        .I1(pipe_tx_rate_gt),
        .I2(n_305_pcie_top_i),
        .I3(n_304_pcie_top_i),
        .I4({n_485_pcie_top_i,n_486_pcie_top_i,n_487_pcie_top_i}),
        .I5(pipe_tx_margin_gt),
        .INT_QPLLOUTCLK_OUT(int_qplloutclk_out),
        .INT_QPLLOUTREFCLK_OUT(int_qplloutrefclk_out),
        .O1(n_12_gt_top_i),
        .O10(n_21_gt_top_i),
        .O11(n_22_gt_top_i),
        .O12(n_23_gt_top_i),
        .O13(n_24_gt_top_i),
        .O14(n_25_gt_top_i),
        .O15(PIPE_DRP_FSM[2:0]),
        .O16(PIPE_SYNC_FSM_TX[11:6]),
        .O17(PIPE_DRP_FSM[5:3]),
        .O18(PIPE_SYNC_FSM_TX[17:12]),
        .O19(PIPE_DRP_FSM[8:6]),
        .O2(n_13_gt_top_i),
        .O20(PIPE_SYNC_FSM_TX[23:18]),
        .O21(PIPE_DRP_FSM[11:9]),
        .O22(PIPE_SYNC_FSM_TX[29:24]),
        .O23(PIPE_DRP_FSM[14:12]),
        .O24(PIPE_SYNC_FSM_TX[35:30]),
        .O25(PIPE_DRP_FSM[17:15]),
        .O26(PIPE_SYNC_FSM_TX[41:36]),
        .O27(PIPE_DRP_FSM[20:18]),
        .O28(PIPE_SYNC_FSM_TX[47:42]),
        .O29(PIPE_DRP_FSM[23:21]),
        .O3(n_14_gt_top_i),
        .O30(pipe_rx0_data_gt),
        .O31(pipe_rx1_data_gt),
        .O32(pipe_rx2_data_gt),
        .O33(pipe_rx3_data_gt),
        .O34(pipe_rx4_data_gt),
        .O35(pipe_rx5_data_gt),
        .O36(pipe_rx6_data_gt),
        .O37(pipe_rx7_data_gt),
        .O38(n_296_gt_top_i),
        .O39({n_298_gt_top_i,n_299_gt_top_i,n_300_gt_top_i}),
        .O4(n_15_gt_top_i),
        .O40({n_301_gt_top_i,n_302_gt_top_i,n_303_gt_top_i}),
        .O41({n_304_gt_top_i,n_305_gt_top_i,n_306_gt_top_i}),
        .O42({n_307_gt_top_i,n_308_gt_top_i,n_309_gt_top_i}),
        .O43({n_310_gt_top_i,n_311_gt_top_i,n_312_gt_top_i}),
        .O44({n_313_gt_top_i,n_314_gt_top_i,n_315_gt_top_i}),
        .O45({n_316_gt_top_i,n_317_gt_top_i,n_318_gt_top_i}),
        .O46({n_319_gt_top_i,n_320_gt_top_i,n_321_gt_top_i}),
        .O47(pipe_rx1_char_is_k_gt),
        .O48(pipe_rx2_char_is_k_gt),
        .O49(pipe_rx3_char_is_k_gt),
        .O5(n_16_gt_top_i),
        .O50(pipe_rx4_char_is_k_gt),
        .O51(pipe_rx5_char_is_k_gt),
        .O52(pipe_rx6_char_is_k_gt),
        .O53(pipe_rx7_char_is_k_gt),
        .O54(pipe_pclk_sel_out),
        .O6(n_17_gt_top_i),
        .O7(n_18_gt_top_i),
        .O8(n_19_gt_top_i),
        .O9(n_20_gt_top_i),
        .PIPE_CPLL_LOCK(pipe_cpll_lock),
        .PIPE_POWERDOWN({pipe_tx7_powerdown_gt,pipe_tx6_powerdown_gt,pipe_tx5_powerdown_gt,pipe_tx4_powerdown_gt,pipe_tx3_powerdown_gt,pipe_tx2_powerdown_gt,pipe_tx1_powerdown_gt,pipe_tx0_powerdown_gt}),
        .PIPE_QPLL_LOCK(int_qplllock_out),
        .PIPE_RATE_FSM({O10,O9,O8,O7,O6,O5,O4,out0}),
        .PIPE_RXCHANISALIGNED({pipe_rx7_chanisaligned_gt,pipe_rx6_chanisaligned_gt,pipe_rx5_chanisaligned_gt,pipe_rx4_chanisaligned_gt,pipe_rx3_chanisaligned_gt,pipe_rx2_chanisaligned_gt,pipe_rx1_chanisaligned_gt,pipe_rx0_chanisaligned_gt}),
        .PIPE_RXPOLARITY({pipe_rx7_polarity_gt,pipe_rx6_polarity_gt,pipe_rx5_polarity_gt,pipe_rx4_polarity_gt,pipe_rx3_polarity_gt,pipe_rx2_polarity_gt,pipe_rx1_polarity_gt,pipe_rx0_polarity_gt}),
        .PIPE_TXCOMPLIANCE({pipe_tx7_compliance_gt,pipe_tx6_compliance_gt,pipe_tx5_compliance_gt,pipe_tx4_compliance_gt,pipe_tx3_compliance_gt,pipe_tx2_compliance_gt,pipe_tx1_compliance_gt,pipe_tx0_compliance_gt}),
        .PIPE_TXDATA({pipe_tx7_data_gt,pipe_tx6_data_gt,pipe_tx5_data_gt,pipe_tx4_data_gt,pipe_tx3_data_gt,pipe_tx2_data_gt,pipe_tx1_data_gt,pipe_tx0_data_gt}),
        .PIPE_TXDATAK({pipe_tx7_char_is_k_gt,pipe_tx6_char_is_k_gt,pipe_tx5_char_is_k_gt,pipe_tx4_char_is_k_gt,pipe_tx3_char_is_k_gt,pipe_tx2_char_is_k_gt,pipe_tx1_char_is_k_gt,pipe_tx0_char_is_k_gt}),
        .PIPE_TXDEEMPH({n_276_pcie_top_i,n_277_pcie_top_i,n_278_pcie_top_i,pipe_tx_deemph_gt}),
        .PIPE_TXDETECTRX(n_306_pcie_top_i),
        .PIPE_TXELECIDLE({pipe_tx7_elec_idle_gt,pipe_tx6_elec_idle_gt,pipe_tx5_elec_idle_gt,pipe_tx4_elec_idle_gt,pipe_tx3_elec_idle_gt,pipe_tx2_elec_idle_gt,pipe_tx1_elec_idle_gt,pipe_tx0_elec_idle_gt}),
        .PIPE_TXMARGIN({n_491_pcie_top_i,n_492_pcie_top_i,n_493_pcie_top_i}),
        .PIPE_TXPHINITDONE(PIPE_TXPHINITDONE),
        .Q(PIPE_SYNC_FSM_TX[5:0]),
        .TXMARGIN({n_488_pcie_top_i,n_489_pcie_top_i,n_490_pcie_top_i}),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo),
        .ext_ch_gt_drpen(ext_ch_gt_drpen),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe),
        .gt_ch_drp_rdy(gt_ch_drp_rdy),
        .gt_rx_phy_status_q(gt_rx_phy_status_q),
        .gt_rxelecidle_q(gt_rxelecidle_q),
        .int_pclk_sel_slave(int_pclk_sel_slave),
        .out(out),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .phy_rdy_n_int(phy_rdy_n_int),
        .pipe_dmonitorout(pipe_dmonitorout),
        .pipe_eyescandataerror(pipe_eyescandataerror),
        .pipe_loopback(pipe_loopback),
        .pipe_mmcm_rst_n(pipe_mmcm_rst_n),
        .pipe_qrst_fsm(pipe_qrst_fsm),
        .pipe_qrst_idle(pipe_qrst_idle),
        .pipe_rate_idle(pipe_rate_idle),
        .pipe_rst_fsm(pipe_rst_fsm),
        .pipe_rx0_valid_gt(pipe_rx0_valid_gt),
        .pipe_rx1_valid_gt(pipe_rx1_valid_gt),
        .pipe_rx2_valid_gt(pipe_rx2_valid_gt),
        .pipe_rx3_valid_gt(pipe_rx3_valid_gt),
        .pipe_rx4_valid_gt(pipe_rx4_valid_gt),
        .pipe_rx5_valid_gt(pipe_rx5_valid_gt),
        .pipe_rx6_valid_gt(pipe_rx6_valid_gt),
        .pipe_rx7_valid_gt(pipe_rx7_valid_gt),
        .pipe_rxbufstatus(pipe_rxbufstatus),
        .pipe_rxcommadet(pipe_rxcommadet),
        .pipe_rxdisperr(pipe_rxdisperr),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone),
        .pipe_rxnotintable(pipe_rxnotintable),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxphaligndone(pipe_rxphaligndone),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx),
        .pipe_tx_rcvr_det_gt(pipe_tx_rcvr_det_gt),
        .pipe_txdlysresetdone(pipe_txdlysresetdone),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(pipe_txphaligndone),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .pl_ltssm_state(pl_ltssm_state),
        .rate_gen3(EQ_GEN3),
        .sys_clk(sys_clk),
        .sys_rst_n(sys_rst_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_33
       (.I0(cfg_mgmt_byte_en[3]),
        .O(n_0_pcie_block_i_i_33));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_34
       (.I0(cfg_mgmt_byte_en[2]),
        .O(n_0_pcie_block_i_i_34));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_35
       (.I0(cfg_mgmt_byte_en[1]),
        .O(n_0_pcie_block_i_i_35));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_36
       (.I0(cfg_mgmt_byte_en[0]),
        .O(n_0_pcie_block_i_i_36));
pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_top pcie_top_i
       (.CFGMGMTBYTEENN({n_0_pcie_block_i_i_33,n_0_pcie_block_i_i_34,n_0_pcie_block_i_i_35,n_0_pcie_block_i_i_36}),
        .CLK(INT_OOBCLK_OUT),
        .D(cfg_pcie_link_state),
        .I1(int_userclk1_out),
        .I10(n_17_gt_top_i),
        .I11(n_18_gt_top_i),
        .I12(n_19_gt_top_i),
        .I13(n_20_gt_top_i),
        .I14(n_21_gt_top_i),
        .I15(n_22_gt_top_i),
        .I16(n_23_gt_top_i),
        .I17(n_24_gt_top_i),
        .I18(n_25_gt_top_i),
        .I19(O3),
        .I2(n_296_gt_top_i),
        .I20(pipe_rx0_char_is_k_gt),
        .I21(pipe_rx0_data_gt),
        .I22({n_298_gt_top_i,n_299_gt_top_i,n_300_gt_top_i}),
        .I23(pipe_rx1_char_is_k_gt),
        .I24(pipe_rx1_data_gt),
        .I25({n_301_gt_top_i,n_302_gt_top_i,n_303_gt_top_i}),
        .I26(pipe_rx2_char_is_k_gt),
        .I27(pipe_rx2_data_gt),
        .I28({n_304_gt_top_i,n_305_gt_top_i,n_306_gt_top_i}),
        .I29(pipe_rx3_char_is_k_gt),
        .I3(INT_USERCLK2_OUT),
        .I30(pipe_rx3_data_gt),
        .I31({n_307_gt_top_i,n_308_gt_top_i,n_309_gt_top_i}),
        .I32(pipe_rx4_char_is_k_gt),
        .I33(pipe_rx4_data_gt),
        .I34({n_310_gt_top_i,n_311_gt_top_i,n_312_gt_top_i}),
        .I35(pipe_rx5_char_is_k_gt),
        .I36(pipe_rx5_data_gt),
        .I37({n_313_gt_top_i,n_314_gt_top_i,n_315_gt_top_i}),
        .I38(pipe_rx6_char_is_k_gt),
        .I39(pipe_rx6_data_gt),
        .I4(user_reset_out),
        .I40({n_316_gt_top_i,n_317_gt_top_i,n_318_gt_top_i}),
        .I41(pipe_rx7_char_is_k_gt),
        .I42(pipe_rx7_data_gt),
        .I43({n_319_gt_top_i,n_320_gt_top_i,n_321_gt_top_i}),
        .I5(n_12_gt_top_i),
        .I6(n_13_gt_top_i),
        .I7(n_14_gt_top_i),
        .I8(n_15_gt_top_i),
        .I9(n_16_gt_top_i),
        .O1(tx_cfg_req),
        .O10(O1),
        .O11(O2),
        .O12(n_449_pcie_top_i),
        .O13(n_450_pcie_top_i),
        .O14(n_451_pcie_top_i),
        .O15(pipe_tx_margin_gt),
        .O16({n_485_pcie_top_i,n_486_pcie_top_i,n_487_pcie_top_i}),
        .O2(tx_buf_av),
        .O3(m_axis_rx_tvalid),
        .O4(s_axis_tx_tready),
        .O5(pipe_tx_rate_gt),
        .O6(n_304_pcie_top_i),
        .O7(n_305_pcie_top_i),
        .O8(n_306_pcie_top_i),
        .O9(n_307_pcie_top_i),
        .PIPE_POWERDOWN({pipe_tx7_powerdown_gt,pipe_tx6_powerdown_gt,pipe_tx5_powerdown_gt,pipe_tx4_powerdown_gt,pipe_tx3_powerdown_gt,pipe_tx2_powerdown_gt,pipe_tx1_powerdown_gt,pipe_tx0_powerdown_gt}),
        .PIPE_RXCHANISALIGNED({pipe_rx7_chanisaligned_gt,pipe_rx6_chanisaligned_gt,pipe_rx5_chanisaligned_gt,pipe_rx4_chanisaligned_gt,pipe_rx3_chanisaligned_gt,pipe_rx2_chanisaligned_gt,pipe_rx1_chanisaligned_gt,pipe_rx0_chanisaligned_gt}),
        .PIPE_RXPOLARITY({pipe_rx7_polarity_gt,pipe_rx6_polarity_gt,pipe_rx5_polarity_gt,pipe_rx4_polarity_gt,pipe_rx3_polarity_gt,pipe_rx2_polarity_gt,pipe_rx1_polarity_gt,pipe_rx0_polarity_gt}),
        .PIPE_TXCOMPLIANCE({pipe_tx7_compliance_gt,pipe_tx6_compliance_gt,pipe_tx5_compliance_gt,pipe_tx4_compliance_gt,pipe_tx3_compliance_gt,pipe_tx2_compliance_gt,pipe_tx1_compliance_gt,pipe_tx0_compliance_gt}),
        .PIPE_TXDATA({pipe_tx7_data_gt,pipe_tx6_data_gt,pipe_tx5_data_gt,pipe_tx4_data_gt,pipe_tx3_data_gt,pipe_tx2_data_gt,pipe_tx1_data_gt,pipe_tx0_data_gt}),
        .PIPE_TXDATAK({pipe_tx7_char_is_k_gt,pipe_tx6_char_is_k_gt,pipe_tx5_char_is_k_gt,pipe_tx4_char_is_k_gt,pipe_tx3_char_is_k_gt,pipe_tx2_char_is_k_gt,pipe_tx1_char_is_k_gt,pipe_tx0_char_is_k_gt}),
        .PIPE_TXDEEMPH({n_276_pcie_top_i,n_277_pcie_top_i,n_278_pcie_top_i,pipe_tx_deemph_gt}),
        .PIPE_TXELECIDLE({pipe_tx7_elec_idle_gt,pipe_tx6_elec_idle_gt,pipe_tx5_elec_idle_gt,pipe_tx4_elec_idle_gt,pipe_tx3_elec_idle_gt,pipe_tx2_elec_idle_gt,pipe_tx1_elec_idle_gt,pipe_tx0_elec_idle_gt}),
        .PIPE_TXMARGIN({n_491_pcie_top_i,n_492_pcie_top_i,n_493_pcie_top_i}),
        .Q(Q),
        .TXMARGIN({n_488_pcie_top_i,n_489_pcie_top_i,n_490_pcie_top_i}),
        .bridge_reset_int(bridge_reset_int),
        .cfg_aer_ecrc_check_en(cfg_aer_ecrc_check_en),
        .cfg_aer_ecrc_gen_en(cfg_aer_ecrc_gen_en),
        .cfg_aer_interrupt_msgnum(cfg_aer_interrupt_msgnum),
        .cfg_aer_rooterr_corr_err_received(cfg_aer_rooterr_corr_err_received),
        .cfg_aer_rooterr_corr_err_reporting_en(cfg_aer_rooterr_corr_err_reporting_en),
        .cfg_aer_rooterr_fatal_err_received(cfg_aer_rooterr_fatal_err_received),
        .cfg_aer_rooterr_fatal_err_reporting_en(cfg_aer_rooterr_fatal_err_reporting_en),
        .cfg_aer_rooterr_non_fatal_err_received(cfg_aer_rooterr_non_fatal_err_received),
        .cfg_aer_rooterr_non_fatal_err_reporting_en(cfg_aer_rooterr_non_fatal_err_reporting_en),
        .cfg_bridge_serr_en(cfg_bridge_serr_en),
        .cfg_bus_number(cfg_bus_number),
        .cfg_command(cfg_command),
        .cfg_dcommand(cfg_dcommand),
        .cfg_dcommand2(cfg_dcommand2),
        .cfg_device_number(cfg_device_number),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_dsn(cfg_dsn),
        .cfg_dstatus(cfg_dstatus),
        .cfg_err_aer_headerlog(cfg_err_aer_headerlog),
        .cfg_err_aer_headerlog_set(cfg_err_aer_headerlog_set),
        .cfg_err_atomic_egress_blocked(cfg_err_atomic_egress_blocked),
        .cfg_err_cor(cfg_err_cor),
        .cfg_err_cpl_abort(cfg_err_cpl_abort),
        .cfg_err_cpl_rdy(cfg_err_cpl_rdy),
        .cfg_err_cpl_timeout(cfg_err_cpl_timeout),
        .cfg_err_cpl_unexpect(cfg_err_cpl_unexpect),
        .cfg_err_ecrc(cfg_err_ecrc),
        .cfg_err_internal_cor(cfg_err_internal_cor),
        .cfg_err_internal_uncor(cfg_err_internal_uncor),
        .cfg_err_locked(cfg_err_locked),
        .cfg_err_malformed(cfg_err_malformed),
        .cfg_err_mc_blocked(cfg_err_mc_blocked),
        .cfg_err_norecovery(cfg_err_norecovery),
        .cfg_err_poisoned(cfg_err_poisoned),
        .cfg_err_posted(cfg_err_posted),
        .cfg_err_tlp_cpl_header(cfg_err_tlp_cpl_header),
        .cfg_err_ur(cfg_err_ur),
        .cfg_function_number(cfg_function_number),
        .cfg_interrupt(cfg_interrupt),
        .cfg_interrupt_assert(cfg_interrupt_assert),
        .cfg_interrupt_di(cfg_interrupt_di),
        .cfg_interrupt_do(cfg_interrupt_do),
        .cfg_interrupt_mmenable(cfg_interrupt_mmenable),
        .cfg_interrupt_msienable(cfg_interrupt_msienable),
        .cfg_interrupt_msixenable(cfg_interrupt_msixenable),
        .cfg_interrupt_msixfm(cfg_interrupt_msixfm),
        .cfg_interrupt_rdy(cfg_interrupt_rdy),
        .cfg_interrupt_stat(cfg_interrupt_stat),
        .cfg_lcommand(cfg_lcommand),
        .cfg_lstatus(cfg_lstatus),
        .cfg_mgmt_di(cfg_mgmt_di),
        .cfg_mgmt_do(cfg_mgmt_do),
        .cfg_mgmt_dwaddr(cfg_mgmt_dwaddr),
        .cfg_mgmt_rd_en(cfg_mgmt_rd_en),
        .cfg_mgmt_rd_wr_done(cfg_mgmt_rd_wr_done),
        .cfg_mgmt_wr_en(cfg_mgmt_wr_en),
        .cfg_mgmt_wr_readonly(cfg_mgmt_wr_readonly),
        .cfg_mgmt_wr_rw1c_as_rw(cfg_mgmt_wr_rw1c_as_rw),
        .cfg_msg_data(cfg_msg_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_assert_int_a(cfg_msg_received_assert_int_a),
        .cfg_msg_received_assert_int_b(cfg_msg_received_assert_int_b),
        .cfg_msg_received_assert_int_c(cfg_msg_received_assert_int_c),
        .cfg_msg_received_assert_int_d(cfg_msg_received_assert_int_d),
        .cfg_msg_received_deassert_int_a(cfg_msg_received_deassert_int_a),
        .cfg_msg_received_deassert_int_b(cfg_msg_received_deassert_int_b),
        .cfg_msg_received_deassert_int_c(cfg_msg_received_deassert_int_c),
        .cfg_msg_received_deassert_int_d(cfg_msg_received_deassert_int_d),
        .cfg_msg_received_err_cor(cfg_msg_received_err_cor),
        .cfg_msg_received_err_fatal(cfg_msg_received_err_fatal),
        .cfg_msg_received_err_non_fatal(cfg_msg_received_err_non_fatal),
        .cfg_msg_received_pm_as_nak(cfg_msg_received_pm_as_nak),
        .cfg_msg_received_pm_pme(cfg_msg_received_pm_pme),
        .cfg_msg_received_pme_to_ack(cfg_msg_received_pme_to_ack),
        .cfg_msg_received_setslotpowerlimit(cfg_msg_received_setslotpowerlimit),
        .cfg_pciecap_interrupt_msgnum(cfg_pciecap_interrupt_msgnum),
        .cfg_pm_force_state(cfg_pm_force_state),
        .cfg_pm_force_state_en(cfg_pm_force_state_en),
        .cfg_pm_halt_aspm_l0s(cfg_pm_halt_aspm_l0s),
        .cfg_pm_halt_aspm_l1(cfg_pm_halt_aspm_l1),
        .cfg_pm_wake(cfg_pm_wake),
        .cfg_pmcsr_pme_en(cfg_pmcsr_pme_en),
        .cfg_pmcsr_pme_status(cfg_pmcsr_pme_status),
        .cfg_pmcsr_powerstate(cfg_pmcsr_powerstate),
        .cfg_received_func_lvl_rst(cfg_received_func_lvl_rst),
        .cfg_root_control_pme_int_en(cfg_root_control_pme_int_en),
        .cfg_root_control_syserr_corr_err_en(cfg_root_control_syserr_corr_err_en),
        .cfg_root_control_syserr_fatal_err_en(cfg_root_control_syserr_fatal_err_en),
        .cfg_root_control_syserr_non_fatal_err_en(cfg_root_control_syserr_non_fatal_err_en),
        .cfg_slot_control_electromech_il_ctl_pulse(cfg_slot_control_electromech_il_ctl_pulse),
        .cfg_to_turnoff(cfg_to_turnoff),
        .cfg_trn_pending(cfg_trn_pending),
        .cfg_turnoff_ok(cfg_turnoff_ok),
        .cfg_vc_tcvc_map(cfg_vc_tcvc_map),
        .fc_cpld(fc_cpld),
        .fc_cplh(fc_cplh),
        .fc_npd(fc_npd),
        .fc_nph(fc_nph),
        .fc_pd(fc_pd),
        .fc_ph(fc_ph),
        .fc_sel(fc_sel),
        .gt_rx_phy_status_q(gt_rx_phy_status_q),
        .gt_rxelecidle_q(gt_rxelecidle_q),
        .m_axis_rx_tready(m_axis_rx_tready),
        .m_axis_rx_tuser(m_axis_rx_tuser),
        .pcie_drp_addr(pcie_drp_addr),
        .pcie_drp_clk(pcie_drp_clk),
        .pcie_drp_di(pcie_drp_di),
        .pcie_drp_do(pcie_drp_do),
        .pcie_drp_en(pcie_drp_en),
        .pcie_drp_rdy(pcie_drp_rdy),
        .pcie_drp_we(pcie_drp_we),
        .phy_rdy_n_int(phy_rdy_n_int),
        .pipe_rx0_valid_gt(pipe_rx0_valid_gt),
        .pipe_rx1_valid_gt(pipe_rx1_valid_gt),
        .pipe_rx2_valid_gt(pipe_rx2_valid_gt),
        .pipe_rx3_valid_gt(pipe_rx3_valid_gt),
        .pipe_rx4_valid_gt(pipe_rx4_valid_gt),
        .pipe_rx5_valid_gt(pipe_rx5_valid_gt),
        .pipe_rx6_valid_gt(pipe_rx6_valid_gt),
        .pipe_rx7_valid_gt(pipe_rx7_valid_gt),
        .pipe_tx_rcvr_det_gt(pipe_tx_rcvr_det_gt),
        .pl_directed_change_done(pl_directed_change_done),
        .pl_directed_link_auton(pl_directed_link_auton),
        .pl_directed_link_change(pl_directed_link_change),
        .pl_directed_link_speed(pl_directed_link_speed),
        .pl_directed_link_width(pl_directed_link_width),
        .pl_downstream_deemph_source(pl_downstream_deemph_source),
        .pl_initial_link_width(pl_initial_link_width),
        .pl_lane_reversal_mode(pl_lane_reversal_mode),
        .pl_link_gen2_cap(pl_link_gen2_cap),
        .pl_link_partner_gen2_supported(pl_link_partner_gen2_supported),
        .pl_link_upcfg_cap(pl_link_upcfg_cap),
        .pl_ltssm_state(pl_ltssm_state),
        .pl_phy_lnk_up(pl_phy_lnk_up),
        .pl_rx_pm_state(pl_rx_pm_state),
        .pl_sel_lnk_rate(pl_sel_lnk_rate),
        .pl_sel_lnk_width(pl_sel_lnk_width),
        .pl_transmit_hot_rst(pl_transmit_hot_rst),
        .pl_tx_pm_state(pl_tx_pm_state),
        .pl_upstream_prefer_deemph(pl_upstream_prefer_deemph),
        .rx_np_ok(rx_np_ok),
        .rx_np_req(rx_np_req),
        .s_axis_tx_tdata(s_axis_tx_tdata),
        .s_axis_tx_tkeep(s_axis_tx_tkeep),
        .s_axis_tx_tlast(s_axis_tx_tlast),
        .s_axis_tx_tuser(s_axis_tx_tuser),
        .s_axis_tx_tvalid(s_axis_tx_tvalid),
        .sys_rst_n(sys_rst_n),
        .tx_cfg_gnt(tx_cfg_gnt),
        .tx_err_drop(tx_err_drop));
FDRE pl_phy_lnk_up_q_reg
       (.C(INT_USERCLK2_OUT),
        .CE(1'b1),
        .D(n_449_pcie_top_i),
        .Q(pl_phy_lnk_up),
        .R(1'b0));
FDRE pl_received_hot_rst_q_reg
       (.C(INT_USERCLK2_OUT),
        .CE(1'b1),
        .D(n_450_pcie_top_i),
        .Q(pl_received_hot_rst),
        .R(1'b0));
FDRE user_lnk_up_int_reg
       (.C(INT_USERCLK2_OUT),
        .CE(1'b1),
        .D(n_451_pcie_top_i),
        .Q(O3),
        .R(1'b0));
FDPE user_reset_int_reg
       (.C(INT_USERCLK2_OUT),
        .CE(1'b1),
        .D(n_307_pcie_top_i),
        .PRE(n_0_user_reset_out_i_1),
        .Q(bridge_reset_int));
LUT2 #(
    .INIT(4'hB)) 
     user_reset_out_i_1
       (.I0(pl_received_hot_rst),
        .I1(sys_rst_n),
        .O(n_0_user_reset_out_i_1));
FDPE user_reset_out_reg
       (.C(INT_USERCLK2_OUT),
        .CE(1'b1),
        .D(bridge_reset_int),
        .PRE(n_0_user_reset_out_i_1),
        .Q(user_reset_out));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gt_common" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gt_common
   (RATE_QPLLLOCK,
    O1,
    O2,
    DRP_DONE,
    I1,
    sys_clk,
    qpllpd,
    qrst_qpllreset,
    RST_DCLK_RESET,
    DRP_START,
    O17,
    DRP_OVRD);
  output RATE_QPLLLOCK;
  output O1;
  output O2;
  output DRP_DONE;
  input I1;
  input sys_clk;
  input qpllpd;
  input qrst_qpllreset;
  input RST_DCLK_RESET;
  input DRP_START;
  input O17;
  input DRP_OVRD;

  wire DRP_DONE;
  wire DRP_OVRD;
  wire DRP_START;
  wire I1;
  wire O1;
  wire O17;
  wire O2;
  wire QPLL_QPLLRESET0126_out;
  wire RATE_QPLLLOCK;
  wire RST_DCLK_RESET;
  wire [7:0]qpll_drp_addr;
  wire [15:0]qpll_drp_di;
  wire [15:0]qpll_drp_do;
  wire qpll_drp_en;
  wire qpll_drp_rdy;
  wire qpll_drp_we;
  wire qpllpd;
  wire qrst_qpllreset;
  wire sys_clk;

pcie_7x_0_core_top_pcie_7x_0_core_top_qpll_drp_84 qpll_drp_i
       (.DRP_ADDR(qpll_drp_addr),
        .DRP_DI(qpll_drp_di),
        .DRP_DO(qpll_drp_do),
        .DRP_DONE(DRP_DONE),
        .DRP_OVRD(DRP_OVRD),
        .DRP_RDY(qpll_drp_rdy),
        .DRP_START(DRP_START),
        .I1(I1),
        .O17(O17),
        .QPLL_QPLLRESET0126_out(QPLL_QPLLRESET0126_out),
        .RATE_QPLLLOCK(RATE_QPLLLOCK),
        .RST_DCLK_RESET(RST_DCLK_RESET),
        .qpll_drp_en(qpll_drp_en),
        .qpll_drp_we(qpll_drp_we),
        .qrst_qpllreset(qrst_qpllreset));
pcie_7x_0_core_top_pcie_7x_0_core_top_qpll_wrapper_85 qpll_wrapper_i
       (.DRP_ADDR(qpll_drp_addr),
        .DRP_DI(qpll_drp_di),
        .DRP_DO(qpll_drp_do),
        .I1(I1),
        .O1(O1),
        .O2(O2),
        .QPLL_QPLLRESET0126_out(QPLL_QPLLRESET0126_out),
        .RATE_QPLLLOCK(RATE_QPLLLOCK),
        .qpll_drp_en(qpll_drp_en),
        .qpll_drp_rdy(qpll_drp_rdy),
        .qpll_drp_we(qpll_drp_we),
        .qpllpd(qpllpd),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gt_common" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gt_common_50
   (RATE_QPLLLOCK,
    O1,
    O2,
    DRP_DONE,
    I1,
    sys_clk,
    qpllpd,
    qrst_qpllreset,
    RST_DCLK_RESET,
    DRP_START,
    DRP_GEN3,
    DRP_OVRD);
  output RATE_QPLLLOCK;
  output O1;
  output O2;
  output DRP_DONE;
  input I1;
  input sys_clk;
  input qpllpd;
  input qrst_qpllreset;
  input RST_DCLK_RESET;
  input DRP_START;
  input DRP_GEN3;
  input DRP_OVRD;

  wire DRP_DONE;
  wire DRP_GEN3;
  wire DRP_OVRD;
  wire DRP_START;
  wire I1;
  wire O1;
  wire O2;
  wire QPLL_QPLLRESET0;
  wire RATE_QPLLLOCK;
  wire RST_DCLK_RESET;
  wire [7:0]qpll_drp_addr;
  wire [15:0]qpll_drp_di;
  wire [15:0]qpll_drp_do;
  wire qpll_drp_en;
  wire qpll_drp_rdy;
  wire qpll_drp_we;
  wire qpllpd;
  wire qrst_qpllreset;
  wire sys_clk;

pcie_7x_0_core_top_pcie_7x_0_core_top_qpll_drp qpll_drp_i
       (.DRP_ADDR(qpll_drp_addr),
        .DRP_DI(qpll_drp_di),
        .DRP_DO(qpll_drp_do),
        .DRP_DONE(DRP_DONE),
        .DRP_GEN3(DRP_GEN3),
        .DRP_OVRD(DRP_OVRD),
        .DRP_RDY(qpll_drp_rdy),
        .DRP_START(DRP_START),
        .I1(I1),
        .QPLL_QPLLRESET0(QPLL_QPLLRESET0),
        .RATE_QPLLLOCK(RATE_QPLLLOCK),
        .RST_DCLK_RESET(RST_DCLK_RESET),
        .qpll_drp_en(qpll_drp_en),
        .qpll_drp_we(qpll_drp_we),
        .qrst_qpllreset(qrst_qpllreset));
pcie_7x_0_core_top_pcie_7x_0_core_top_qpll_wrapper qpll_wrapper_i
       (.DRP_ADDR(qpll_drp_addr),
        .DRP_DI(qpll_drp_di),
        .DRP_DO(qpll_drp_do),
        .I1(I1),
        .O1(O1),
        .O2(O2),
        .QPLL_QPLLRESET0(QPLL_QPLLRESET0),
        .RATE_QPLLLOCK(RATE_QPLLLOCK),
        .qpll_drp_en(qpll_drp_en),
        .qpll_drp_rdy(qpll_drp_rdy),
        .qpll_drp_we(qpll_drp_we),
        .qpllpd(qpllpd),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gt_rx_valid_filter_7x" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gt_rx_valid_filter_7x
   (O1,
    gt_rx_phy_status_q,
    gt_rxelecidle_q,
    Q,
    O2,
    D,
    O39,
    SR,
    CLK_PCLK,
    gt_rx_phy_status_wire_filter,
    PIPE_RXELECIDLE,
    I1,
    I2,
    PIPE_RXDATAK,
    PIPE_RXDATA,
    I3);
  output O1;
  output gt_rx_phy_status_q;
  output gt_rxelecidle_q;
  output [15:0]Q;
  output O2;
  output [1:0]D;
  output [2:0]O39;
  input [0:0]SR;
  input CLK_PCLK;
  input [0:0]gt_rx_phy_status_wire_filter;
  input [0:0]PIPE_RXELECIDLE;
  input I1;
  input [5:0]I2;
  input [1:0]PIPE_RXDATAK;
  input [15:0]PIPE_RXDATA;
  input [2:0]I3;

  wire CLK_PCLK;
  wire [1:0]D;
  wire I1;
  wire [5:0]I2;
  wire [2:0]I3;
  wire O1;
  wire O2;
  wire [2:0]O39;
  wire [15:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire [15:0]Q;
  wire [0:0]SR;
  wire gt_rx_phy_status_q;
  wire [0:0]gt_rx_phy_status_wire_filter;
  wire gt_rxelecidle_q;
  wire gt_rxvalid_q;
  wire gt_rxvalid_q12_out;
  wire \n_0_gt_rxcharisk_q_reg[0] ;
  wire n_0_gt_rxvalid_q_i_10;
  wire n_0_gt_rxvalid_q_i_2;
  wire n_0_gt_rxvalid_q_i_3;
  wire n_0_gt_rxvalid_q_i_4;
  wire n_0_gt_rxvalid_q_i_7__6;
  wire \n_0_reg_state_eios_det[0]_i_2 ;
  wire \n_0_reg_state_eios_det[0]_i_3 ;
  wire \n_0_reg_state_eios_det[2]_i_2 ;
  wire \n_0_reg_state_eios_det[2]_i_4 ;
  wire \n_0_reg_state_eios_det[2]_i_5 ;
  wire \n_0_reg_state_eios_det[2]_i_6 ;
  wire \n_0_reg_state_eios_det[2]_i_7 ;
  wire \n_0_reg_state_eios_det[4]_i_1 ;
  wire \n_0_reg_state_eios_det[4]_i_5 ;
  wire n_0_reg_symbol_after_eios_i_1;
  wire n_0_reg_symbol_after_eios_i_3;
  wire n_0_reg_symbol_after_eios_i_4;
  wire p_16_in;
  wire p_1_in;
  wire [4:0]reg_state_eios_det;
  wire reg_state_eios_det1;
  wire reg_state_eios_det118_out;
  wire reg_state_eios_det215_in;
  wire [4:0]state_eios_det;
  wire symbol_after_eios;

FDRE gt_rx_phy_status_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(gt_rx_phy_status_wire_filter),
        .Q(gt_rx_phy_status_q),
        .R(SR));
FDRE \gt_rx_status_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(I3[0]),
        .Q(O39[0]),
        .R(SR));
FDRE \gt_rx_status_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(I3[1]),
        .Q(O39[1]),
        .R(SR));
FDRE \gt_rx_status_q_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(I3[2]),
        .Q(O39[2]),
        .R(SR));
FDRE \gt_rxcharisk_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATAK[0]),
        .Q(\n_0_gt_rxcharisk_q_reg[0] ),
        .R(SR));
FDRE \gt_rxcharisk_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATAK[1]),
        .Q(p_1_in),
        .R(SR));
FDRE \gt_rxdata_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[0]),
        .Q(Q[0]),
        .R(SR));
FDRE \gt_rxdata_q_reg[10] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[10]),
        .Q(Q[10]),
        .R(SR));
FDRE \gt_rxdata_q_reg[11] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[11]),
        .Q(Q[11]),
        .R(SR));
FDRE \gt_rxdata_q_reg[12] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[12]),
        .Q(Q[12]),
        .R(SR));
FDRE \gt_rxdata_q_reg[13] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[13]),
        .Q(Q[13]),
        .R(SR));
FDRE \gt_rxdata_q_reg[14] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[14]),
        .Q(Q[14]),
        .R(SR));
FDRE \gt_rxdata_q_reg[15] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[15]),
        .Q(Q[15]),
        .R(SR));
FDRE \gt_rxdata_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[1]),
        .Q(Q[1]),
        .R(SR));
FDRE \gt_rxdata_q_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[2]),
        .Q(Q[2]),
        .R(SR));
FDRE \gt_rxdata_q_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[3]),
        .Q(Q[3]),
        .R(SR));
FDRE \gt_rxdata_q_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[4]),
        .Q(Q[4]),
        .R(SR));
FDRE \gt_rxdata_q_reg[5] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[5]),
        .Q(Q[5]),
        .R(SR));
FDRE \gt_rxdata_q_reg[6] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[6]),
        .Q(Q[6]),
        .R(SR));
FDRE \gt_rxdata_q_reg[7] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[7]),
        .Q(Q[7]),
        .R(SR));
FDRE \gt_rxdata_q_reg[8] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[8]),
        .Q(Q[8]),
        .R(SR));
FDRE \gt_rxdata_q_reg[9] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[9]),
        .Q(Q[9]),
        .R(SR));
FDRE gt_rxelecidle_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXELECIDLE),
        .Q(gt_rxelecidle_q),
        .R(SR));
LUT6 #(
    .INIT(64'hAFABFFFFAAAA0000)) 
     gt_rxvalid_q_i_1
       (.I0(n_0_gt_rxvalid_q_i_2),
        .I1(n_0_gt_rxvalid_q_i_3),
        .I2(reg_state_eios_det1),
        .I3(state_eios_det[2]),
        .I4(n_0_gt_rxvalid_q_i_4),
        .I5(gt_rxvalid_q12_out),
        .O(gt_rxvalid_q));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     gt_rxvalid_q_i_10
       (.I0(state_eios_det[3]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[0]),
        .I3(state_eios_det[2]),
        .I4(state_eios_det[4]),
        .O(n_0_gt_rxvalid_q_i_10));
LUT6 #(
    .INIT(64'h0E000F000E000E00)) 
     gt_rxvalid_q_i_2
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[4]),
        .I2(I1),
        .I3(n_0_gt_rxvalid_q_i_7__6),
        .I4(p_16_in),
        .I5(state_eios_det[3]),
        .O(n_0_gt_rxvalid_q_i_2));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT2 #(
    .INIT(4'hB)) 
     gt_rxvalid_q_i_3
       (.I0(p_16_in),
        .I1(state_eios_det[1]),
        .O(n_0_gt_rxvalid_q_i_3));
LUT5 #(
    .INIT(32'h00010116)) 
     gt_rxvalid_q_i_4
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[3]),
        .I4(state_eios_det[4]),
        .O(n_0_gt_rxvalid_q_i_4));
LUT2 #(
    .INIT(4'h2)) 
     gt_rxvalid_q_i_5
       (.I0(n_0_gt_rxvalid_q_i_7__6),
        .I1(I1),
        .O(gt_rxvalid_q12_out));
LUT5 #(
    .INIT(32'hFFFF7FFF)) 
     gt_rxvalid_q_i_7__6
       (.I0(I2[4]),
        .I1(I2[1]),
        .I2(I2[2]),
        .I3(O2),
        .I4(n_0_gt_rxvalid_q_i_10),
        .O(n_0_gt_rxvalid_q_i_7__6));
LUT3 #(
    .INIT(8'h01)) 
     gt_rxvalid_q_i_9
       (.I0(I2[3]),
        .I1(I2[0]),
        .I2(I2[5]),
        .O(O2));
FDRE gt_rxvalid_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(gt_rxvalid_q),
        .Q(O1),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[0]_i_1 
       (.I0(O1),
        .I1(\n_0_gt_rxcharisk_q_reg[0] ),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[1]_i_1 
       (.I0(symbol_after_eios),
        .I1(O1),
        .I2(p_1_in),
        .O(D[1]));
LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     \reg_state_eios_det[0]_i_1 
       (.I0(p_16_in),
        .I1(state_eios_det[3]),
        .I2(state_eios_det[4]),
        .I3(\n_0_reg_state_eios_det[0]_i_2 ),
        .I4(\n_0_reg_state_eios_det[0]_i_3 ),
        .O(reg_state_eios_det[0]));
LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
     \reg_state_eios_det[0]_i_2 
       (.I0(Q[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\n_0_reg_state_eios_det[2]_i_2 ),
        .I4(state_eios_det[0]),
        .I5(reg_state_eios_det118_out),
        .O(\n_0_reg_state_eios_det[0]_i_2 ));
LUT6 #(
    .INIT(64'hFCA8FEAAFEAAFEAA)) 
     \reg_state_eios_det[0]_i_3 
       (.I0(state_eios_det[2]),
        .I1(n_0_reg_symbol_after_eios_i_3),
        .I2(Q[1]),
        .I3(state_eios_det[1]),
        .I4(p_1_in),
        .I5(reg_state_eios_det215_in),
        .O(\n_0_reg_state_eios_det[0]_i_3 ));
LUT5 #(
    .INIT(32'h00010000)) 
     \reg_state_eios_det[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(\n_0_reg_state_eios_det[2]_i_2 ),
        .I4(state_eios_det[0]),
        .O(reg_state_eios_det[1]));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \reg_state_eios_det[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(\n_0_reg_state_eios_det[2]_i_2 ),
        .I4(state_eios_det[0]),
        .I5(reg_state_eios_det118_out),
        .O(reg_state_eios_det[2]));
LUT4 #(
    .INIT(16'hFFDF)) 
     \reg_state_eios_det[2]_i_2 
       (.I0(\n_0_reg_state_eios_det[2]_i_4 ),
        .I1(\n_0_reg_state_eios_det[2]_i_5 ),
        .I2(p_1_in),
        .I3(\n_0_reg_state_eios_det[2]_i_6 ),
        .O(\n_0_reg_state_eios_det[2]_i_2 ));
LUT4 #(
    .INIT(16'h0400)) 
     \reg_state_eios_det[2]_i_3 
       (.I0(Q[9]),
        .I1(Q[15]),
        .I2(Q[8]),
        .I3(\n_0_reg_state_eios_det[2]_i_7 ),
        .O(reg_state_eios_det118_out));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \reg_state_eios_det[2]_i_4 
       (.I0(Q[15]),
        .I1(Q[9]),
        .I2(Q[14]),
        .I3(Q[8]),
        .O(\n_0_reg_state_eios_det[2]_i_4 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \reg_state_eios_det[2]_i_5 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[13]),
        .I3(Q[12]),
        .O(\n_0_reg_state_eios_det[2]_i_5 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \reg_state_eios_det[2]_i_6 
       (.I0(Q[3]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(\n_0_gt_rxcharisk_q_reg[0] ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_reg_state_eios_det[2]_i_6 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \reg_state_eios_det[2]_i_7 
       (.I0(Q[14]),
        .I1(Q[10]),
        .I2(Q[13]),
        .I3(p_1_in),
        .I4(Q[11]),
        .I5(Q[12]),
        .O(\n_0_reg_state_eios_det[2]_i_7 ));
LUT2 #(
    .INIT(4'h8)) 
     \reg_state_eios_det[3]_i_1 
       (.I0(state_eios_det[2]),
        .I1(reg_state_eios_det1),
        .O(reg_state_eios_det[3]));
LUT5 #(
    .INIT(32'h00010116)) 
     \reg_state_eios_det[4]_i_1 
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[3]),
        .I4(state_eios_det[4]),
        .O(\n_0_reg_state_eios_det[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT4 #(
    .INIT(16'hF8C8)) 
     \reg_state_eios_det[4]_i_2 
       (.I0(reg_state_eios_det1),
        .I1(state_eios_det[1]),
        .I2(p_16_in),
        .I3(state_eios_det[3]),
        .O(reg_state_eios_det[4]));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT4 #(
    .INIT(16'h0020)) 
     \reg_state_eios_det[4]_i_3 
       (.I0(p_1_in),
        .I1(Q[1]),
        .I2(reg_state_eios_det215_in),
        .I3(n_0_reg_symbol_after_eios_i_3),
        .O(reg_state_eios_det1));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \reg_state_eios_det[4]_i_4 
       (.I0(Q[1]),
        .I1(\n_0_reg_state_eios_det[4]_i_5 ),
        .I2(Q[7]),
        .I3(Q[0]),
        .O(p_16_in));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \reg_state_eios_det[4]_i_5 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\n_0_gt_rxcharisk_q_reg[0] ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_reg_state_eios_det[4]_i_5 ));
FDSE \reg_state_eios_det_reg[0] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1 ),
        .D(reg_state_eios_det[0]),
        .Q(state_eios_det[0]),
        .S(SR));
FDRE \reg_state_eios_det_reg[1] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1 ),
        .D(reg_state_eios_det[1]),
        .Q(state_eios_det[1]),
        .R(SR));
FDRE \reg_state_eios_det_reg[2] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1 ),
        .D(reg_state_eios_det[2]),
        .Q(state_eios_det[2]),
        .R(SR));
FDRE \reg_state_eios_det_reg[3] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1 ),
        .D(reg_state_eios_det[3]),
        .Q(state_eios_det[3]),
        .R(SR));
FDRE \reg_state_eios_det_reg[4] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1 ),
        .D(reg_state_eios_det[4]),
        .Q(state_eios_det[4]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT5 #(
    .INIT(32'h02000000)) 
     reg_symbol_after_eios_i_1
       (.I0(reg_state_eios_det215_in),
        .I1(n_0_reg_symbol_after_eios_i_3),
        .I2(Q[1]),
        .I3(p_1_in),
        .I4(n_0_reg_symbol_after_eios_i_4),
        .O(n_0_reg_symbol_after_eios_i_1));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT5 #(
    .INIT(32'h00000004)) 
     reg_symbol_after_eios_i_2
       (.I0(Q[8]),
        .I1(Q[14]),
        .I2(Q[9]),
        .I3(Q[15]),
        .I4(\n_0_reg_state_eios_det[2]_i_5 ),
        .O(reg_state_eios_det215_in));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     reg_symbol_after_eios_i_3
       (.I0(Q[0]),
        .I1(Q[7]),
        .I2(\n_0_reg_state_eios_det[4]_i_5 ),
        .O(n_0_reg_symbol_after_eios_i_3));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     reg_symbol_after_eios_i_4
       (.I0(state_eios_det[1]),
        .I1(state_eios_det[0]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[4]),
        .I4(state_eios_det[3]),
        .O(n_0_reg_symbol_after_eios_i_4));
FDRE reg_symbol_after_eios_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(n_0_reg_symbol_after_eios_i_1),
        .Q(symbol_after_eios),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gt_rx_valid_filter_7x" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gt_rx_valid_filter_7x_22
   (O1,
    O2,
    O3,
    Q,
    O47,
    O40,
    SR,
    CLK_PCLK,
    gt_rx_phy_status_wire_filter,
    PIPE_RXELECIDLE,
    I1,
    I2,
    I3,
    PIPE_RXDATAK,
    PIPE_RXDATA,
    D);
  output O1;
  output O2;
  output O3;
  output [15:0]Q;
  output [1:0]O47;
  output [2:0]O40;
  input [0:0]SR;
  input CLK_PCLK;
  input [0:0]gt_rx_phy_status_wire_filter;
  input [0:0]PIPE_RXELECIDLE;
  input I1;
  input [2:0]I2;
  input I3;
  input [1:0]PIPE_RXDATAK;
  input [15:0]PIPE_RXDATA;
  input [2:0]D;

  wire CLK_PCLK;
  wire [2:0]D;
  wire I1;
  wire [2:0]I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire [2:0]O40;
  wire [1:0]O47;
  wire [15:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [0:0]gt_rx_phy_status_wire_filter;
  wire gt_rxvalid_q;
  wire gt_rxvalid_q12_out;
  wire \n_0_gt_rxcharisk_q_reg[0] ;
  wire n_0_gt_rxvalid_q_i_2__0;
  wire n_0_gt_rxvalid_q_i_3__0;
  wire n_0_gt_rxvalid_q_i_4__0;
  wire n_0_gt_rxvalid_q_i_7__5;
  wire n_0_gt_rxvalid_q_i_9__0;
  wire \n_0_reg_state_eios_det[0]_i_2__0 ;
  wire \n_0_reg_state_eios_det[0]_i_3__0 ;
  wire \n_0_reg_state_eios_det[2]_i_2__0 ;
  wire \n_0_reg_state_eios_det[2]_i_4__0 ;
  wire \n_0_reg_state_eios_det[2]_i_5__0 ;
  wire \n_0_reg_state_eios_det[2]_i_6__0 ;
  wire \n_0_reg_state_eios_det[2]_i_7__0 ;
  wire \n_0_reg_state_eios_det[4]_i_1__0 ;
  wire \n_0_reg_state_eios_det[4]_i_5__0 ;
  wire n_0_reg_symbol_after_eios_i_1__0;
  wire n_0_reg_symbol_after_eios_i_3__0;
  wire n_0_reg_symbol_after_eios_i_4__0;
  wire p_16_in;
  wire p_1_in;
  wire [4:0]reg_state_eios_det;
  wire reg_state_eios_det1;
  wire reg_state_eios_det118_out;
  wire reg_state_eios_det215_in;
  wire [4:0]state_eios_det;
  wire symbol_after_eios;

FDRE gt_rx_phy_status_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(gt_rx_phy_status_wire_filter),
        .Q(O2),
        .R(SR));
FDRE \gt_rx_status_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(O40[0]),
        .R(SR));
FDRE \gt_rx_status_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(O40[1]),
        .R(SR));
FDRE \gt_rx_status_q_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(O40[2]),
        .R(SR));
FDRE \gt_rxcharisk_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATAK[0]),
        .Q(\n_0_gt_rxcharisk_q_reg[0] ),
        .R(SR));
FDRE \gt_rxcharisk_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATAK[1]),
        .Q(p_1_in),
        .R(SR));
FDRE \gt_rxdata_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[0]),
        .Q(Q[0]),
        .R(SR));
FDRE \gt_rxdata_q_reg[10] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[10]),
        .Q(Q[10]),
        .R(SR));
FDRE \gt_rxdata_q_reg[11] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[11]),
        .Q(Q[11]),
        .R(SR));
FDRE \gt_rxdata_q_reg[12] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[12]),
        .Q(Q[12]),
        .R(SR));
FDRE \gt_rxdata_q_reg[13] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[13]),
        .Q(Q[13]),
        .R(SR));
FDRE \gt_rxdata_q_reg[14] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[14]),
        .Q(Q[14]),
        .R(SR));
FDRE \gt_rxdata_q_reg[15] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[15]),
        .Q(Q[15]),
        .R(SR));
FDRE \gt_rxdata_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[1]),
        .Q(Q[1]),
        .R(SR));
FDRE \gt_rxdata_q_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[2]),
        .Q(Q[2]),
        .R(SR));
FDRE \gt_rxdata_q_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[3]),
        .Q(Q[3]),
        .R(SR));
FDRE \gt_rxdata_q_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[4]),
        .Q(Q[4]),
        .R(SR));
FDRE \gt_rxdata_q_reg[5] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[5]),
        .Q(Q[5]),
        .R(SR));
FDRE \gt_rxdata_q_reg[6] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[6]),
        .Q(Q[6]),
        .R(SR));
FDRE \gt_rxdata_q_reg[7] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[7]),
        .Q(Q[7]),
        .R(SR));
FDRE \gt_rxdata_q_reg[8] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[8]),
        .Q(Q[8]),
        .R(SR));
FDRE \gt_rxdata_q_reg[9] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[9]),
        .Q(Q[9]),
        .R(SR));
FDRE gt_rxelecidle_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXELECIDLE),
        .Q(O3),
        .R(SR));
LUT6 #(
    .INIT(64'hAFABFFFFAAAA0000)) 
     gt_rxvalid_q_i_1__0
       (.I0(n_0_gt_rxvalid_q_i_2__0),
        .I1(n_0_gt_rxvalid_q_i_3__0),
        .I2(reg_state_eios_det1),
        .I3(state_eios_det[2]),
        .I4(n_0_gt_rxvalid_q_i_4__0),
        .I5(gt_rxvalid_q12_out),
        .O(gt_rxvalid_q));
LUT6 #(
    .INIT(64'h0E000F000E000E00)) 
     gt_rxvalid_q_i_2__0
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[4]),
        .I2(I1),
        .I3(n_0_gt_rxvalid_q_i_7__5),
        .I4(p_16_in),
        .I5(state_eios_det[3]),
        .O(n_0_gt_rxvalid_q_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT2 #(
    .INIT(4'hB)) 
     gt_rxvalid_q_i_3__0
       (.I0(p_16_in),
        .I1(state_eios_det[1]),
        .O(n_0_gt_rxvalid_q_i_3__0));
LUT5 #(
    .INIT(32'h00010116)) 
     gt_rxvalid_q_i_4__0
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[3]),
        .I4(state_eios_det[4]),
        .O(n_0_gt_rxvalid_q_i_4__0));
LUT2 #(
    .INIT(4'h2)) 
     gt_rxvalid_q_i_5__0
       (.I0(n_0_gt_rxvalid_q_i_7__5),
        .I1(I1),
        .O(gt_rxvalid_q12_out));
LUT5 #(
    .INIT(32'hFFFF7FFF)) 
     gt_rxvalid_q_i_7__5
       (.I0(I2[2]),
        .I1(I2[0]),
        .I2(I2[1]),
        .I3(I3),
        .I4(n_0_gt_rxvalid_q_i_9__0),
        .O(n_0_gt_rxvalid_q_i_7__5));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     gt_rxvalid_q_i_9__0
       (.I0(state_eios_det[2]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[3]),
        .I3(state_eios_det[0]),
        .I4(state_eios_det[4]),
        .O(n_0_gt_rxvalid_q_i_9__0));
FDRE gt_rxvalid_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(gt_rxvalid_q),
        .Q(O1),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[0]_i_1__0 
       (.I0(O1),
        .I1(\n_0_gt_rxcharisk_q_reg[0] ),
        .O(O47[0]));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[1]_i_1__0 
       (.I0(symbol_after_eios),
        .I1(O1),
        .I2(p_1_in),
        .O(O47[1]));
LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     \reg_state_eios_det[0]_i_1__0 
       (.I0(p_16_in),
        .I1(state_eios_det[3]),
        .I2(state_eios_det[4]),
        .I3(\n_0_reg_state_eios_det[0]_i_2__0 ),
        .I4(\n_0_reg_state_eios_det[0]_i_3__0 ),
        .O(reg_state_eios_det[0]));
LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
     \reg_state_eios_det[0]_i_2__0 
       (.I0(Q[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\n_0_reg_state_eios_det[2]_i_2__0 ),
        .I4(state_eios_det[0]),
        .I5(reg_state_eios_det118_out),
        .O(\n_0_reg_state_eios_det[0]_i_2__0 ));
LUT6 #(
    .INIT(64'hFCA8FEAAFEAAFEAA)) 
     \reg_state_eios_det[0]_i_3__0 
       (.I0(state_eios_det[2]),
        .I1(n_0_reg_symbol_after_eios_i_3__0),
        .I2(Q[1]),
        .I3(state_eios_det[1]),
        .I4(p_1_in),
        .I5(reg_state_eios_det215_in),
        .O(\n_0_reg_state_eios_det[0]_i_3__0 ));
LUT5 #(
    .INIT(32'h00010000)) 
     \reg_state_eios_det[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(\n_0_reg_state_eios_det[2]_i_2__0 ),
        .I4(state_eios_det[0]),
        .O(reg_state_eios_det[1]));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \reg_state_eios_det[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(\n_0_reg_state_eios_det[2]_i_2__0 ),
        .I4(state_eios_det[0]),
        .I5(reg_state_eios_det118_out),
        .O(reg_state_eios_det[2]));
LUT4 #(
    .INIT(16'hFFDF)) 
     \reg_state_eios_det[2]_i_2__0 
       (.I0(\n_0_reg_state_eios_det[2]_i_4__0 ),
        .I1(\n_0_reg_state_eios_det[2]_i_5__0 ),
        .I2(p_1_in),
        .I3(\n_0_reg_state_eios_det[2]_i_6__0 ),
        .O(\n_0_reg_state_eios_det[2]_i_2__0 ));
LUT4 #(
    .INIT(16'h0400)) 
     \reg_state_eios_det[2]_i_3__0 
       (.I0(Q[9]),
        .I1(Q[15]),
        .I2(Q[8]),
        .I3(\n_0_reg_state_eios_det[2]_i_7__0 ),
        .O(reg_state_eios_det118_out));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \reg_state_eios_det[2]_i_4__0 
       (.I0(Q[15]),
        .I1(Q[9]),
        .I2(Q[14]),
        .I3(Q[8]),
        .O(\n_0_reg_state_eios_det[2]_i_4__0 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \reg_state_eios_det[2]_i_5__0 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[13]),
        .I3(Q[12]),
        .O(\n_0_reg_state_eios_det[2]_i_5__0 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \reg_state_eios_det[2]_i_6__0 
       (.I0(Q[3]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(\n_0_gt_rxcharisk_q_reg[0] ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_reg_state_eios_det[2]_i_6__0 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \reg_state_eios_det[2]_i_7__0 
       (.I0(Q[14]),
        .I1(Q[10]),
        .I2(Q[13]),
        .I3(p_1_in),
        .I4(Q[11]),
        .I5(Q[12]),
        .O(\n_0_reg_state_eios_det[2]_i_7__0 ));
LUT2 #(
    .INIT(4'h8)) 
     \reg_state_eios_det[3]_i_1__0 
       (.I0(state_eios_det[2]),
        .I1(reg_state_eios_det1),
        .O(reg_state_eios_det[3]));
LUT5 #(
    .INIT(32'h00010116)) 
     \reg_state_eios_det[4]_i_1__0 
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[3]),
        .I4(state_eios_det[4]),
        .O(\n_0_reg_state_eios_det[4]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT4 #(
    .INIT(16'hF8C8)) 
     \reg_state_eios_det[4]_i_2__0 
       (.I0(reg_state_eios_det1),
        .I1(state_eios_det[1]),
        .I2(p_16_in),
        .I3(state_eios_det[3]),
        .O(reg_state_eios_det[4]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT4 #(
    .INIT(16'h0020)) 
     \reg_state_eios_det[4]_i_3__0 
       (.I0(p_1_in),
        .I1(Q[1]),
        .I2(reg_state_eios_det215_in),
        .I3(n_0_reg_symbol_after_eios_i_3__0),
        .O(reg_state_eios_det1));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \reg_state_eios_det[4]_i_4__0 
       (.I0(Q[1]),
        .I1(\n_0_reg_state_eios_det[4]_i_5__0 ),
        .I2(Q[7]),
        .I3(Q[0]),
        .O(p_16_in));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \reg_state_eios_det[4]_i_5__0 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\n_0_gt_rxcharisk_q_reg[0] ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_reg_state_eios_det[4]_i_5__0 ));
FDSE \reg_state_eios_det_reg[0] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__0 ),
        .D(reg_state_eios_det[0]),
        .Q(state_eios_det[0]),
        .S(SR));
FDRE \reg_state_eios_det_reg[1] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__0 ),
        .D(reg_state_eios_det[1]),
        .Q(state_eios_det[1]),
        .R(SR));
FDRE \reg_state_eios_det_reg[2] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__0 ),
        .D(reg_state_eios_det[2]),
        .Q(state_eios_det[2]),
        .R(SR));
FDRE \reg_state_eios_det_reg[3] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__0 ),
        .D(reg_state_eios_det[3]),
        .Q(state_eios_det[3]),
        .R(SR));
FDRE \reg_state_eios_det_reg[4] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__0 ),
        .D(reg_state_eios_det[4]),
        .Q(state_eios_det[4]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT5 #(
    .INIT(32'h02000000)) 
     reg_symbol_after_eios_i_1__0
       (.I0(reg_state_eios_det215_in),
        .I1(n_0_reg_symbol_after_eios_i_3__0),
        .I2(Q[1]),
        .I3(p_1_in),
        .I4(n_0_reg_symbol_after_eios_i_4__0),
        .O(n_0_reg_symbol_after_eios_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT5 #(
    .INIT(32'h00000004)) 
     reg_symbol_after_eios_i_2__0
       (.I0(Q[8]),
        .I1(Q[14]),
        .I2(Q[9]),
        .I3(Q[15]),
        .I4(\n_0_reg_state_eios_det[2]_i_5__0 ),
        .O(reg_state_eios_det215_in));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     reg_symbol_after_eios_i_3__0
       (.I0(Q[0]),
        .I1(Q[7]),
        .I2(\n_0_reg_state_eios_det[4]_i_5__0 ),
        .O(n_0_reg_symbol_after_eios_i_3__0));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     reg_symbol_after_eios_i_4__0
       (.I0(state_eios_det[1]),
        .I1(state_eios_det[0]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[4]),
        .I4(state_eios_det[3]),
        .O(n_0_reg_symbol_after_eios_i_4__0));
FDRE reg_symbol_after_eios_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(n_0_reg_symbol_after_eios_i_1__0),
        .Q(symbol_after_eios),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gt_rx_valid_filter_7x" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gt_rx_valid_filter_7x_23
   (O1,
    O3,
    O4,
    Q,
    O48,
    O41,
    SR,
    CLK_PCLK,
    gt_rx_phy_status_wire_filter,
    PIPE_RXELECIDLE,
    I1,
    I2,
    I3,
    PIPE_RXDATAK,
    PIPE_RXDATA,
    D);
  output O1;
  output O3;
  output O4;
  output [15:0]Q;
  output [1:0]O48;
  output [2:0]O41;
  input [0:0]SR;
  input CLK_PCLK;
  input [0:0]gt_rx_phy_status_wire_filter;
  input [0:0]PIPE_RXELECIDLE;
  input I1;
  input [2:0]I2;
  input I3;
  input [1:0]PIPE_RXDATAK;
  input [15:0]PIPE_RXDATA;
  input [2:0]D;

  wire CLK_PCLK;
  wire [2:0]D;
  wire I1;
  wire [2:0]I2;
  wire I3;
  wire O1;
  wire O3;
  wire O4;
  wire [2:0]O41;
  wire [1:0]O48;
  wire [15:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [0:0]gt_rx_phy_status_wire_filter;
  wire gt_rxvalid_q;
  wire gt_rxvalid_q12_out;
  wire \n_0_gt_rxcharisk_q_reg[0] ;
  wire n_0_gt_rxvalid_q_i_2__1;
  wire n_0_gt_rxvalid_q_i_3__1;
  wire n_0_gt_rxvalid_q_i_4__1;
  wire n_0_gt_rxvalid_q_i_7__4;
  wire n_0_gt_rxvalid_q_i_9__1;
  wire \n_0_reg_state_eios_det[0]_i_2__1 ;
  wire \n_0_reg_state_eios_det[0]_i_3__1 ;
  wire \n_0_reg_state_eios_det[2]_i_2__1 ;
  wire \n_0_reg_state_eios_det[2]_i_4__1 ;
  wire \n_0_reg_state_eios_det[2]_i_5__1 ;
  wire \n_0_reg_state_eios_det[2]_i_6__1 ;
  wire \n_0_reg_state_eios_det[2]_i_7__1 ;
  wire \n_0_reg_state_eios_det[4]_i_1__1 ;
  wire \n_0_reg_state_eios_det[4]_i_5__1 ;
  wire n_0_reg_symbol_after_eios_i_1__1;
  wire n_0_reg_symbol_after_eios_i_3__1;
  wire n_0_reg_symbol_after_eios_i_4__1;
  wire p_16_in;
  wire p_1_in;
  wire [4:0]reg_state_eios_det;
  wire reg_state_eios_det1;
  wire reg_state_eios_det118_out;
  wire reg_state_eios_det215_in;
  wire [4:0]state_eios_det;
  wire symbol_after_eios;

FDRE gt_rx_phy_status_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(gt_rx_phy_status_wire_filter),
        .Q(O3),
        .R(SR));
FDRE \gt_rx_status_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(O41[0]),
        .R(SR));
FDRE \gt_rx_status_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(O41[1]),
        .R(SR));
FDRE \gt_rx_status_q_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(O41[2]),
        .R(SR));
FDRE \gt_rxcharisk_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATAK[0]),
        .Q(\n_0_gt_rxcharisk_q_reg[0] ),
        .R(SR));
FDRE \gt_rxcharisk_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATAK[1]),
        .Q(p_1_in),
        .R(SR));
FDRE \gt_rxdata_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[0]),
        .Q(Q[0]),
        .R(SR));
FDRE \gt_rxdata_q_reg[10] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[10]),
        .Q(Q[10]),
        .R(SR));
FDRE \gt_rxdata_q_reg[11] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[11]),
        .Q(Q[11]),
        .R(SR));
FDRE \gt_rxdata_q_reg[12] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[12]),
        .Q(Q[12]),
        .R(SR));
FDRE \gt_rxdata_q_reg[13] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[13]),
        .Q(Q[13]),
        .R(SR));
FDRE \gt_rxdata_q_reg[14] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[14]),
        .Q(Q[14]),
        .R(SR));
FDRE \gt_rxdata_q_reg[15] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[15]),
        .Q(Q[15]),
        .R(SR));
FDRE \gt_rxdata_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[1]),
        .Q(Q[1]),
        .R(SR));
FDRE \gt_rxdata_q_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[2]),
        .Q(Q[2]),
        .R(SR));
FDRE \gt_rxdata_q_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[3]),
        .Q(Q[3]),
        .R(SR));
FDRE \gt_rxdata_q_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[4]),
        .Q(Q[4]),
        .R(SR));
FDRE \gt_rxdata_q_reg[5] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[5]),
        .Q(Q[5]),
        .R(SR));
FDRE \gt_rxdata_q_reg[6] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[6]),
        .Q(Q[6]),
        .R(SR));
FDRE \gt_rxdata_q_reg[7] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[7]),
        .Q(Q[7]),
        .R(SR));
FDRE \gt_rxdata_q_reg[8] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[8]),
        .Q(Q[8]),
        .R(SR));
FDRE \gt_rxdata_q_reg[9] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[9]),
        .Q(Q[9]),
        .R(SR));
FDRE gt_rxelecidle_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXELECIDLE),
        .Q(O4),
        .R(SR));
LUT6 #(
    .INIT(64'hAFABFFFFAAAA0000)) 
     gt_rxvalid_q_i_1__1
       (.I0(n_0_gt_rxvalid_q_i_2__1),
        .I1(n_0_gt_rxvalid_q_i_3__1),
        .I2(reg_state_eios_det1),
        .I3(state_eios_det[2]),
        .I4(n_0_gt_rxvalid_q_i_4__1),
        .I5(gt_rxvalid_q12_out),
        .O(gt_rxvalid_q));
LUT6 #(
    .INIT(64'h0E000F000E000E00)) 
     gt_rxvalid_q_i_2__1
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[4]),
        .I2(I1),
        .I3(n_0_gt_rxvalid_q_i_7__4),
        .I4(p_16_in),
        .I5(state_eios_det[3]),
        .O(n_0_gt_rxvalid_q_i_2__1));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT2 #(
    .INIT(4'hB)) 
     gt_rxvalid_q_i_3__1
       (.I0(p_16_in),
        .I1(state_eios_det[1]),
        .O(n_0_gt_rxvalid_q_i_3__1));
LUT5 #(
    .INIT(32'h00010116)) 
     gt_rxvalid_q_i_4__1
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[3]),
        .I4(state_eios_det[4]),
        .O(n_0_gt_rxvalid_q_i_4__1));
LUT2 #(
    .INIT(4'h2)) 
     gt_rxvalid_q_i_5__1
       (.I0(n_0_gt_rxvalid_q_i_7__4),
        .I1(I1),
        .O(gt_rxvalid_q12_out));
LUT5 #(
    .INIT(32'hFFFF7FFF)) 
     gt_rxvalid_q_i_7__4
       (.I0(I2[2]),
        .I1(I2[0]),
        .I2(I2[1]),
        .I3(I3),
        .I4(n_0_gt_rxvalid_q_i_9__1),
        .O(n_0_gt_rxvalid_q_i_7__4));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     gt_rxvalid_q_i_9__1
       (.I0(state_eios_det[2]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[3]),
        .I3(state_eios_det[0]),
        .I4(state_eios_det[4]),
        .O(n_0_gt_rxvalid_q_i_9__1));
FDRE gt_rxvalid_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(gt_rxvalid_q),
        .Q(O1),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[0]_i_1__1 
       (.I0(O1),
        .I1(\n_0_gt_rxcharisk_q_reg[0] ),
        .O(O48[0]));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[1]_i_1__1 
       (.I0(symbol_after_eios),
        .I1(O1),
        .I2(p_1_in),
        .O(O48[1]));
LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     \reg_state_eios_det[0]_i_1__1 
       (.I0(p_16_in),
        .I1(state_eios_det[3]),
        .I2(state_eios_det[4]),
        .I3(\n_0_reg_state_eios_det[0]_i_2__1 ),
        .I4(\n_0_reg_state_eios_det[0]_i_3__1 ),
        .O(reg_state_eios_det[0]));
LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
     \reg_state_eios_det[0]_i_2__1 
       (.I0(Q[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\n_0_reg_state_eios_det[2]_i_2__1 ),
        .I4(state_eios_det[0]),
        .I5(reg_state_eios_det118_out),
        .O(\n_0_reg_state_eios_det[0]_i_2__1 ));
LUT6 #(
    .INIT(64'hFCA8FEAAFEAAFEAA)) 
     \reg_state_eios_det[0]_i_3__1 
       (.I0(state_eios_det[2]),
        .I1(n_0_reg_symbol_after_eios_i_3__1),
        .I2(Q[1]),
        .I3(state_eios_det[1]),
        .I4(p_1_in),
        .I5(reg_state_eios_det215_in),
        .O(\n_0_reg_state_eios_det[0]_i_3__1 ));
LUT5 #(
    .INIT(32'h00010000)) 
     \reg_state_eios_det[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(\n_0_reg_state_eios_det[2]_i_2__1 ),
        .I4(state_eios_det[0]),
        .O(reg_state_eios_det[1]));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \reg_state_eios_det[2]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(\n_0_reg_state_eios_det[2]_i_2__1 ),
        .I4(state_eios_det[0]),
        .I5(reg_state_eios_det118_out),
        .O(reg_state_eios_det[2]));
LUT4 #(
    .INIT(16'hFFDF)) 
     \reg_state_eios_det[2]_i_2__1 
       (.I0(\n_0_reg_state_eios_det[2]_i_4__1 ),
        .I1(\n_0_reg_state_eios_det[2]_i_5__1 ),
        .I2(p_1_in),
        .I3(\n_0_reg_state_eios_det[2]_i_6__1 ),
        .O(\n_0_reg_state_eios_det[2]_i_2__1 ));
LUT4 #(
    .INIT(16'h0400)) 
     \reg_state_eios_det[2]_i_3__1 
       (.I0(Q[9]),
        .I1(Q[15]),
        .I2(Q[8]),
        .I3(\n_0_reg_state_eios_det[2]_i_7__1 ),
        .O(reg_state_eios_det118_out));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \reg_state_eios_det[2]_i_4__1 
       (.I0(Q[15]),
        .I1(Q[9]),
        .I2(Q[14]),
        .I3(Q[8]),
        .O(\n_0_reg_state_eios_det[2]_i_4__1 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \reg_state_eios_det[2]_i_5__1 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[13]),
        .I3(Q[12]),
        .O(\n_0_reg_state_eios_det[2]_i_5__1 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \reg_state_eios_det[2]_i_6__1 
       (.I0(Q[3]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(\n_0_gt_rxcharisk_q_reg[0] ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_reg_state_eios_det[2]_i_6__1 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \reg_state_eios_det[2]_i_7__1 
       (.I0(Q[14]),
        .I1(Q[10]),
        .I2(Q[13]),
        .I3(p_1_in),
        .I4(Q[11]),
        .I5(Q[12]),
        .O(\n_0_reg_state_eios_det[2]_i_7__1 ));
LUT2 #(
    .INIT(4'h8)) 
     \reg_state_eios_det[3]_i_1__1 
       (.I0(state_eios_det[2]),
        .I1(reg_state_eios_det1),
        .O(reg_state_eios_det[3]));
LUT5 #(
    .INIT(32'h00010116)) 
     \reg_state_eios_det[4]_i_1__1 
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[3]),
        .I4(state_eios_det[4]),
        .O(\n_0_reg_state_eios_det[4]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT4 #(
    .INIT(16'hF8C8)) 
     \reg_state_eios_det[4]_i_2__1 
       (.I0(reg_state_eios_det1),
        .I1(state_eios_det[1]),
        .I2(p_16_in),
        .I3(state_eios_det[3]),
        .O(reg_state_eios_det[4]));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT4 #(
    .INIT(16'h0020)) 
     \reg_state_eios_det[4]_i_3__1 
       (.I0(p_1_in),
        .I1(Q[1]),
        .I2(reg_state_eios_det215_in),
        .I3(n_0_reg_symbol_after_eios_i_3__1),
        .O(reg_state_eios_det1));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \reg_state_eios_det[4]_i_4__1 
       (.I0(Q[1]),
        .I1(\n_0_reg_state_eios_det[4]_i_5__1 ),
        .I2(Q[7]),
        .I3(Q[0]),
        .O(p_16_in));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \reg_state_eios_det[4]_i_5__1 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\n_0_gt_rxcharisk_q_reg[0] ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_reg_state_eios_det[4]_i_5__1 ));
FDSE \reg_state_eios_det_reg[0] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__1 ),
        .D(reg_state_eios_det[0]),
        .Q(state_eios_det[0]),
        .S(SR));
FDRE \reg_state_eios_det_reg[1] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__1 ),
        .D(reg_state_eios_det[1]),
        .Q(state_eios_det[1]),
        .R(SR));
FDRE \reg_state_eios_det_reg[2] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__1 ),
        .D(reg_state_eios_det[2]),
        .Q(state_eios_det[2]),
        .R(SR));
FDRE \reg_state_eios_det_reg[3] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__1 ),
        .D(reg_state_eios_det[3]),
        .Q(state_eios_det[3]),
        .R(SR));
FDRE \reg_state_eios_det_reg[4] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__1 ),
        .D(reg_state_eios_det[4]),
        .Q(state_eios_det[4]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT5 #(
    .INIT(32'h02000000)) 
     reg_symbol_after_eios_i_1__1
       (.I0(reg_state_eios_det215_in),
        .I1(n_0_reg_symbol_after_eios_i_3__1),
        .I2(Q[1]),
        .I3(p_1_in),
        .I4(n_0_reg_symbol_after_eios_i_4__1),
        .O(n_0_reg_symbol_after_eios_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT5 #(
    .INIT(32'h00000004)) 
     reg_symbol_after_eios_i_2__1
       (.I0(Q[8]),
        .I1(Q[14]),
        .I2(Q[9]),
        .I3(Q[15]),
        .I4(\n_0_reg_state_eios_det[2]_i_5__1 ),
        .O(reg_state_eios_det215_in));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     reg_symbol_after_eios_i_3__1
       (.I0(Q[0]),
        .I1(Q[7]),
        .I2(\n_0_reg_state_eios_det[4]_i_5__1 ),
        .O(n_0_reg_symbol_after_eios_i_3__1));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     reg_symbol_after_eios_i_4__1
       (.I0(state_eios_det[1]),
        .I1(state_eios_det[0]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[4]),
        .I4(state_eios_det[3]),
        .O(n_0_reg_symbol_after_eios_i_4__1));
FDRE reg_symbol_after_eios_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(n_0_reg_symbol_after_eios_i_1__1),
        .Q(symbol_after_eios),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gt_rx_valid_filter_7x" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gt_rx_valid_filter_7x_24
   (O1,
    O5,
    O6,
    Q,
    O49,
    O42,
    SR,
    CLK_PCLK,
    gt_rx_phy_status_wire_filter,
    PIPE_RXELECIDLE,
    I1,
    I2,
    I3,
    PIPE_RXDATAK,
    PIPE_RXDATA,
    D);
  output O1;
  output O5;
  output O6;
  output [15:0]Q;
  output [1:0]O49;
  output [2:0]O42;
  input [0:0]SR;
  input CLK_PCLK;
  input [0:0]gt_rx_phy_status_wire_filter;
  input [0:0]PIPE_RXELECIDLE;
  input I1;
  input [2:0]I2;
  input I3;
  input [1:0]PIPE_RXDATAK;
  input [15:0]PIPE_RXDATA;
  input [2:0]D;

  wire CLK_PCLK;
  wire [2:0]D;
  wire I1;
  wire [2:0]I2;
  wire I3;
  wire O1;
  wire [2:0]O42;
  wire [1:0]O49;
  wire O5;
  wire O6;
  wire [15:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [0:0]gt_rx_phy_status_wire_filter;
  wire gt_rxvalid_q;
  wire gt_rxvalid_q12_out;
  wire \n_0_gt_rxcharisk_q_reg[0] ;
  wire n_0_gt_rxvalid_q_i_2__2;
  wire n_0_gt_rxvalid_q_i_3__2;
  wire n_0_gt_rxvalid_q_i_4__2;
  wire n_0_gt_rxvalid_q_i_7__3;
  wire n_0_gt_rxvalid_q_i_9__2;
  wire \n_0_reg_state_eios_det[0]_i_2__2 ;
  wire \n_0_reg_state_eios_det[0]_i_3__2 ;
  wire \n_0_reg_state_eios_det[2]_i_2__2 ;
  wire \n_0_reg_state_eios_det[2]_i_4__2 ;
  wire \n_0_reg_state_eios_det[2]_i_5__2 ;
  wire \n_0_reg_state_eios_det[2]_i_6__2 ;
  wire \n_0_reg_state_eios_det[2]_i_7__2 ;
  wire \n_0_reg_state_eios_det[4]_i_1__2 ;
  wire \n_0_reg_state_eios_det[4]_i_5__2 ;
  wire n_0_reg_symbol_after_eios_i_1__2;
  wire n_0_reg_symbol_after_eios_i_3__2;
  wire n_0_reg_symbol_after_eios_i_4__2;
  wire p_16_in;
  wire p_1_in;
  wire [4:0]reg_state_eios_det;
  wire reg_state_eios_det1;
  wire reg_state_eios_det118_out;
  wire reg_state_eios_det215_in;
  wire [4:0]state_eios_det;
  wire symbol_after_eios;

FDRE gt_rx_phy_status_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(gt_rx_phy_status_wire_filter),
        .Q(O5),
        .R(SR));
FDRE \gt_rx_status_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(O42[0]),
        .R(SR));
FDRE \gt_rx_status_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(O42[1]),
        .R(SR));
FDRE \gt_rx_status_q_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(O42[2]),
        .R(SR));
FDRE \gt_rxcharisk_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATAK[0]),
        .Q(\n_0_gt_rxcharisk_q_reg[0] ),
        .R(SR));
FDRE \gt_rxcharisk_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATAK[1]),
        .Q(p_1_in),
        .R(SR));
FDRE \gt_rxdata_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[0]),
        .Q(Q[0]),
        .R(SR));
FDRE \gt_rxdata_q_reg[10] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[10]),
        .Q(Q[10]),
        .R(SR));
FDRE \gt_rxdata_q_reg[11] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[11]),
        .Q(Q[11]),
        .R(SR));
FDRE \gt_rxdata_q_reg[12] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[12]),
        .Q(Q[12]),
        .R(SR));
FDRE \gt_rxdata_q_reg[13] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[13]),
        .Q(Q[13]),
        .R(SR));
FDRE \gt_rxdata_q_reg[14] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[14]),
        .Q(Q[14]),
        .R(SR));
FDRE \gt_rxdata_q_reg[15] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[15]),
        .Q(Q[15]),
        .R(SR));
FDRE \gt_rxdata_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[1]),
        .Q(Q[1]),
        .R(SR));
FDRE \gt_rxdata_q_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[2]),
        .Q(Q[2]),
        .R(SR));
FDRE \gt_rxdata_q_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[3]),
        .Q(Q[3]),
        .R(SR));
FDRE \gt_rxdata_q_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[4]),
        .Q(Q[4]),
        .R(SR));
FDRE \gt_rxdata_q_reg[5] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[5]),
        .Q(Q[5]),
        .R(SR));
FDRE \gt_rxdata_q_reg[6] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[6]),
        .Q(Q[6]),
        .R(SR));
FDRE \gt_rxdata_q_reg[7] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[7]),
        .Q(Q[7]),
        .R(SR));
FDRE \gt_rxdata_q_reg[8] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[8]),
        .Q(Q[8]),
        .R(SR));
FDRE \gt_rxdata_q_reg[9] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[9]),
        .Q(Q[9]),
        .R(SR));
FDRE gt_rxelecidle_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXELECIDLE),
        .Q(O6),
        .R(SR));
LUT6 #(
    .INIT(64'hAFABFFFFAAAA0000)) 
     gt_rxvalid_q_i_1__2
       (.I0(n_0_gt_rxvalid_q_i_2__2),
        .I1(n_0_gt_rxvalid_q_i_3__2),
        .I2(reg_state_eios_det1),
        .I3(state_eios_det[2]),
        .I4(n_0_gt_rxvalid_q_i_4__2),
        .I5(gt_rxvalid_q12_out),
        .O(gt_rxvalid_q));
LUT6 #(
    .INIT(64'h0E000F000E000E00)) 
     gt_rxvalid_q_i_2__2
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[4]),
        .I2(I1),
        .I3(n_0_gt_rxvalid_q_i_7__3),
        .I4(p_16_in),
        .I5(state_eios_det[3]),
        .O(n_0_gt_rxvalid_q_i_2__2));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT2 #(
    .INIT(4'hB)) 
     gt_rxvalid_q_i_3__2
       (.I0(p_16_in),
        .I1(state_eios_det[1]),
        .O(n_0_gt_rxvalid_q_i_3__2));
LUT5 #(
    .INIT(32'h00010116)) 
     gt_rxvalid_q_i_4__2
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[3]),
        .I4(state_eios_det[4]),
        .O(n_0_gt_rxvalid_q_i_4__2));
LUT2 #(
    .INIT(4'h2)) 
     gt_rxvalid_q_i_5__2
       (.I0(n_0_gt_rxvalid_q_i_7__3),
        .I1(I1),
        .O(gt_rxvalid_q12_out));
LUT5 #(
    .INIT(32'hFFFF7FFF)) 
     gt_rxvalid_q_i_7__3
       (.I0(I2[2]),
        .I1(I2[0]),
        .I2(I2[1]),
        .I3(I3),
        .I4(n_0_gt_rxvalid_q_i_9__2),
        .O(n_0_gt_rxvalid_q_i_7__3));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     gt_rxvalid_q_i_9__2
       (.I0(state_eios_det[2]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[3]),
        .I3(state_eios_det[0]),
        .I4(state_eios_det[4]),
        .O(n_0_gt_rxvalid_q_i_9__2));
FDRE gt_rxvalid_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(gt_rxvalid_q),
        .Q(O1),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[0]_i_1__2 
       (.I0(O1),
        .I1(\n_0_gt_rxcharisk_q_reg[0] ),
        .O(O49[0]));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[1]_i_1__2 
       (.I0(symbol_after_eios),
        .I1(O1),
        .I2(p_1_in),
        .O(O49[1]));
LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     \reg_state_eios_det[0]_i_1__2 
       (.I0(p_16_in),
        .I1(state_eios_det[3]),
        .I2(state_eios_det[4]),
        .I3(\n_0_reg_state_eios_det[0]_i_2__2 ),
        .I4(\n_0_reg_state_eios_det[0]_i_3__2 ),
        .O(reg_state_eios_det[0]));
LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
     \reg_state_eios_det[0]_i_2__2 
       (.I0(Q[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\n_0_reg_state_eios_det[2]_i_2__2 ),
        .I4(state_eios_det[0]),
        .I5(reg_state_eios_det118_out),
        .O(\n_0_reg_state_eios_det[0]_i_2__2 ));
LUT6 #(
    .INIT(64'hFCA8FEAAFEAAFEAA)) 
     \reg_state_eios_det[0]_i_3__2 
       (.I0(state_eios_det[2]),
        .I1(n_0_reg_symbol_after_eios_i_3__2),
        .I2(Q[1]),
        .I3(state_eios_det[1]),
        .I4(p_1_in),
        .I5(reg_state_eios_det215_in),
        .O(\n_0_reg_state_eios_det[0]_i_3__2 ));
LUT5 #(
    .INIT(32'h00010000)) 
     \reg_state_eios_det[1]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(\n_0_reg_state_eios_det[2]_i_2__2 ),
        .I4(state_eios_det[0]),
        .O(reg_state_eios_det[1]));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \reg_state_eios_det[2]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(\n_0_reg_state_eios_det[2]_i_2__2 ),
        .I4(state_eios_det[0]),
        .I5(reg_state_eios_det118_out),
        .O(reg_state_eios_det[2]));
LUT4 #(
    .INIT(16'hFFDF)) 
     \reg_state_eios_det[2]_i_2__2 
       (.I0(\n_0_reg_state_eios_det[2]_i_4__2 ),
        .I1(\n_0_reg_state_eios_det[2]_i_5__2 ),
        .I2(p_1_in),
        .I3(\n_0_reg_state_eios_det[2]_i_6__2 ),
        .O(\n_0_reg_state_eios_det[2]_i_2__2 ));
LUT4 #(
    .INIT(16'h0400)) 
     \reg_state_eios_det[2]_i_3__2 
       (.I0(Q[9]),
        .I1(Q[15]),
        .I2(Q[8]),
        .I3(\n_0_reg_state_eios_det[2]_i_7__2 ),
        .O(reg_state_eios_det118_out));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \reg_state_eios_det[2]_i_4__2 
       (.I0(Q[15]),
        .I1(Q[9]),
        .I2(Q[14]),
        .I3(Q[8]),
        .O(\n_0_reg_state_eios_det[2]_i_4__2 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \reg_state_eios_det[2]_i_5__2 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[13]),
        .I3(Q[12]),
        .O(\n_0_reg_state_eios_det[2]_i_5__2 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \reg_state_eios_det[2]_i_6__2 
       (.I0(Q[3]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(\n_0_gt_rxcharisk_q_reg[0] ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_reg_state_eios_det[2]_i_6__2 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \reg_state_eios_det[2]_i_7__2 
       (.I0(Q[14]),
        .I1(Q[10]),
        .I2(Q[13]),
        .I3(p_1_in),
        .I4(Q[11]),
        .I5(Q[12]),
        .O(\n_0_reg_state_eios_det[2]_i_7__2 ));
LUT2 #(
    .INIT(4'h8)) 
     \reg_state_eios_det[3]_i_1__2 
       (.I0(state_eios_det[2]),
        .I1(reg_state_eios_det1),
        .O(reg_state_eios_det[3]));
LUT5 #(
    .INIT(32'h00010116)) 
     \reg_state_eios_det[4]_i_1__2 
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[3]),
        .I4(state_eios_det[4]),
        .O(\n_0_reg_state_eios_det[4]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT4 #(
    .INIT(16'hF8C8)) 
     \reg_state_eios_det[4]_i_2__2 
       (.I0(reg_state_eios_det1),
        .I1(state_eios_det[1]),
        .I2(p_16_in),
        .I3(state_eios_det[3]),
        .O(reg_state_eios_det[4]));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT4 #(
    .INIT(16'h0020)) 
     \reg_state_eios_det[4]_i_3__2 
       (.I0(p_1_in),
        .I1(Q[1]),
        .I2(reg_state_eios_det215_in),
        .I3(n_0_reg_symbol_after_eios_i_3__2),
        .O(reg_state_eios_det1));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \reg_state_eios_det[4]_i_4__2 
       (.I0(Q[1]),
        .I1(\n_0_reg_state_eios_det[4]_i_5__2 ),
        .I2(Q[7]),
        .I3(Q[0]),
        .O(p_16_in));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \reg_state_eios_det[4]_i_5__2 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\n_0_gt_rxcharisk_q_reg[0] ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_reg_state_eios_det[4]_i_5__2 ));
FDSE \reg_state_eios_det_reg[0] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__2 ),
        .D(reg_state_eios_det[0]),
        .Q(state_eios_det[0]),
        .S(SR));
FDRE \reg_state_eios_det_reg[1] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__2 ),
        .D(reg_state_eios_det[1]),
        .Q(state_eios_det[1]),
        .R(SR));
FDRE \reg_state_eios_det_reg[2] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__2 ),
        .D(reg_state_eios_det[2]),
        .Q(state_eios_det[2]),
        .R(SR));
FDRE \reg_state_eios_det_reg[3] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__2 ),
        .D(reg_state_eios_det[3]),
        .Q(state_eios_det[3]),
        .R(SR));
FDRE \reg_state_eios_det_reg[4] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__2 ),
        .D(reg_state_eios_det[4]),
        .Q(state_eios_det[4]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT5 #(
    .INIT(32'h02000000)) 
     reg_symbol_after_eios_i_1__2
       (.I0(reg_state_eios_det215_in),
        .I1(n_0_reg_symbol_after_eios_i_3__2),
        .I2(Q[1]),
        .I3(p_1_in),
        .I4(n_0_reg_symbol_after_eios_i_4__2),
        .O(n_0_reg_symbol_after_eios_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT5 #(
    .INIT(32'h00000004)) 
     reg_symbol_after_eios_i_2__2
       (.I0(Q[8]),
        .I1(Q[14]),
        .I2(Q[9]),
        .I3(Q[15]),
        .I4(\n_0_reg_state_eios_det[2]_i_5__2 ),
        .O(reg_state_eios_det215_in));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     reg_symbol_after_eios_i_3__2
       (.I0(Q[0]),
        .I1(Q[7]),
        .I2(\n_0_reg_state_eios_det[4]_i_5__2 ),
        .O(n_0_reg_symbol_after_eios_i_3__2));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     reg_symbol_after_eios_i_4__2
       (.I0(state_eios_det[1]),
        .I1(state_eios_det[0]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[4]),
        .I4(state_eios_det[3]),
        .O(n_0_reg_symbol_after_eios_i_4__2));
FDRE reg_symbol_after_eios_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(n_0_reg_symbol_after_eios_i_1__2),
        .Q(symbol_after_eios),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gt_rx_valid_filter_7x" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gt_rx_valid_filter_7x_25
   (O1,
    O7,
    O8,
    Q,
    O50,
    O43,
    SR,
    CLK_PCLK,
    gt_rx_phy_status_wire_filter,
    PIPE_RXELECIDLE,
    I1,
    I2,
    I3,
    PIPE_RXDATAK,
    PIPE_RXDATA,
    D);
  output O1;
  output O7;
  output O8;
  output [15:0]Q;
  output [1:0]O50;
  output [2:0]O43;
  input [0:0]SR;
  input CLK_PCLK;
  input [0:0]gt_rx_phy_status_wire_filter;
  input [0:0]PIPE_RXELECIDLE;
  input I1;
  input [2:0]I2;
  input I3;
  input [1:0]PIPE_RXDATAK;
  input [15:0]PIPE_RXDATA;
  input [2:0]D;

  wire CLK_PCLK;
  wire [2:0]D;
  wire I1;
  wire [2:0]I2;
  wire I3;
  wire O1;
  wire [2:0]O43;
  wire [1:0]O50;
  wire O7;
  wire O8;
  wire [15:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [0:0]gt_rx_phy_status_wire_filter;
  wire gt_rxvalid_q;
  wire gt_rxvalid_q12_out;
  wire \n_0_gt_rxcharisk_q_reg[0] ;
  wire n_0_gt_rxvalid_q_i_2__3;
  wire n_0_gt_rxvalid_q_i_3__3;
  wire n_0_gt_rxvalid_q_i_4__3;
  wire n_0_gt_rxvalid_q_i_7__2;
  wire n_0_gt_rxvalid_q_i_9__3;
  wire \n_0_reg_state_eios_det[0]_i_2__3 ;
  wire \n_0_reg_state_eios_det[0]_i_3__3 ;
  wire \n_0_reg_state_eios_det[2]_i_2__3 ;
  wire \n_0_reg_state_eios_det[2]_i_4__3 ;
  wire \n_0_reg_state_eios_det[2]_i_5__3 ;
  wire \n_0_reg_state_eios_det[2]_i_6__3 ;
  wire \n_0_reg_state_eios_det[2]_i_7__3 ;
  wire \n_0_reg_state_eios_det[4]_i_1__3 ;
  wire \n_0_reg_state_eios_det[4]_i_5__3 ;
  wire n_0_reg_symbol_after_eios_i_1__3;
  wire n_0_reg_symbol_after_eios_i_3__3;
  wire n_0_reg_symbol_after_eios_i_4__3;
  wire p_16_in;
  wire p_1_in;
  wire [4:0]reg_state_eios_det;
  wire reg_state_eios_det1;
  wire reg_state_eios_det118_out;
  wire reg_state_eios_det215_in;
  wire [4:0]state_eios_det;
  wire symbol_after_eios;

FDRE gt_rx_phy_status_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(gt_rx_phy_status_wire_filter),
        .Q(O7),
        .R(SR));
FDRE \gt_rx_status_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(O43[0]),
        .R(SR));
FDRE \gt_rx_status_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(O43[1]),
        .R(SR));
FDRE \gt_rx_status_q_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(O43[2]),
        .R(SR));
FDRE \gt_rxcharisk_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATAK[0]),
        .Q(\n_0_gt_rxcharisk_q_reg[0] ),
        .R(SR));
FDRE \gt_rxcharisk_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATAK[1]),
        .Q(p_1_in),
        .R(SR));
FDRE \gt_rxdata_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[0]),
        .Q(Q[0]),
        .R(SR));
FDRE \gt_rxdata_q_reg[10] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[10]),
        .Q(Q[10]),
        .R(SR));
FDRE \gt_rxdata_q_reg[11] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[11]),
        .Q(Q[11]),
        .R(SR));
FDRE \gt_rxdata_q_reg[12] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[12]),
        .Q(Q[12]),
        .R(SR));
FDRE \gt_rxdata_q_reg[13] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[13]),
        .Q(Q[13]),
        .R(SR));
FDRE \gt_rxdata_q_reg[14] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[14]),
        .Q(Q[14]),
        .R(SR));
FDRE \gt_rxdata_q_reg[15] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[15]),
        .Q(Q[15]),
        .R(SR));
FDRE \gt_rxdata_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[1]),
        .Q(Q[1]),
        .R(SR));
FDRE \gt_rxdata_q_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[2]),
        .Q(Q[2]),
        .R(SR));
FDRE \gt_rxdata_q_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[3]),
        .Q(Q[3]),
        .R(SR));
FDRE \gt_rxdata_q_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[4]),
        .Q(Q[4]),
        .R(SR));
FDRE \gt_rxdata_q_reg[5] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[5]),
        .Q(Q[5]),
        .R(SR));
FDRE \gt_rxdata_q_reg[6] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[6]),
        .Q(Q[6]),
        .R(SR));
FDRE \gt_rxdata_q_reg[7] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[7]),
        .Q(Q[7]),
        .R(SR));
FDRE \gt_rxdata_q_reg[8] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[8]),
        .Q(Q[8]),
        .R(SR));
FDRE \gt_rxdata_q_reg[9] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[9]),
        .Q(Q[9]),
        .R(SR));
FDRE gt_rxelecidle_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXELECIDLE),
        .Q(O8),
        .R(SR));
LUT6 #(
    .INIT(64'hAFABFFFFAAAA0000)) 
     gt_rxvalid_q_i_1__3
       (.I0(n_0_gt_rxvalid_q_i_2__3),
        .I1(n_0_gt_rxvalid_q_i_3__3),
        .I2(reg_state_eios_det1),
        .I3(state_eios_det[2]),
        .I4(n_0_gt_rxvalid_q_i_4__3),
        .I5(gt_rxvalid_q12_out),
        .O(gt_rxvalid_q));
LUT6 #(
    .INIT(64'h0E000F000E000E00)) 
     gt_rxvalid_q_i_2__3
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[4]),
        .I2(I1),
        .I3(n_0_gt_rxvalid_q_i_7__2),
        .I4(p_16_in),
        .I5(state_eios_det[3]),
        .O(n_0_gt_rxvalid_q_i_2__3));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT2 #(
    .INIT(4'hB)) 
     gt_rxvalid_q_i_3__3
       (.I0(p_16_in),
        .I1(state_eios_det[1]),
        .O(n_0_gt_rxvalid_q_i_3__3));
LUT5 #(
    .INIT(32'h00010116)) 
     gt_rxvalid_q_i_4__3
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[3]),
        .I4(state_eios_det[4]),
        .O(n_0_gt_rxvalid_q_i_4__3));
LUT2 #(
    .INIT(4'h2)) 
     gt_rxvalid_q_i_5__3
       (.I0(n_0_gt_rxvalid_q_i_7__2),
        .I1(I1),
        .O(gt_rxvalid_q12_out));
LUT5 #(
    .INIT(32'hFFFF7FFF)) 
     gt_rxvalid_q_i_7__2
       (.I0(I2[2]),
        .I1(I2[0]),
        .I2(I2[1]),
        .I3(I3),
        .I4(n_0_gt_rxvalid_q_i_9__3),
        .O(n_0_gt_rxvalid_q_i_7__2));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     gt_rxvalid_q_i_9__3
       (.I0(state_eios_det[2]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[3]),
        .I3(state_eios_det[0]),
        .I4(state_eios_det[4]),
        .O(n_0_gt_rxvalid_q_i_9__3));
FDRE gt_rxvalid_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(gt_rxvalid_q),
        .Q(O1),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[0]_i_1__3 
       (.I0(O1),
        .I1(\n_0_gt_rxcharisk_q_reg[0] ),
        .O(O50[0]));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[1]_i_1__3 
       (.I0(symbol_after_eios),
        .I1(O1),
        .I2(p_1_in),
        .O(O50[1]));
LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     \reg_state_eios_det[0]_i_1__3 
       (.I0(p_16_in),
        .I1(state_eios_det[3]),
        .I2(state_eios_det[4]),
        .I3(\n_0_reg_state_eios_det[0]_i_2__3 ),
        .I4(\n_0_reg_state_eios_det[0]_i_3__3 ),
        .O(reg_state_eios_det[0]));
LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
     \reg_state_eios_det[0]_i_2__3 
       (.I0(Q[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\n_0_reg_state_eios_det[2]_i_2__3 ),
        .I4(state_eios_det[0]),
        .I5(reg_state_eios_det118_out),
        .O(\n_0_reg_state_eios_det[0]_i_2__3 ));
LUT6 #(
    .INIT(64'hFCA8FEAAFEAAFEAA)) 
     \reg_state_eios_det[0]_i_3__3 
       (.I0(state_eios_det[2]),
        .I1(n_0_reg_symbol_after_eios_i_3__3),
        .I2(Q[1]),
        .I3(state_eios_det[1]),
        .I4(p_1_in),
        .I5(reg_state_eios_det215_in),
        .O(\n_0_reg_state_eios_det[0]_i_3__3 ));
LUT5 #(
    .INIT(32'h00010000)) 
     \reg_state_eios_det[1]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(\n_0_reg_state_eios_det[2]_i_2__3 ),
        .I4(state_eios_det[0]),
        .O(reg_state_eios_det[1]));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \reg_state_eios_det[2]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(\n_0_reg_state_eios_det[2]_i_2__3 ),
        .I4(state_eios_det[0]),
        .I5(reg_state_eios_det118_out),
        .O(reg_state_eios_det[2]));
LUT4 #(
    .INIT(16'hFFDF)) 
     \reg_state_eios_det[2]_i_2__3 
       (.I0(\n_0_reg_state_eios_det[2]_i_4__3 ),
        .I1(\n_0_reg_state_eios_det[2]_i_5__3 ),
        .I2(p_1_in),
        .I3(\n_0_reg_state_eios_det[2]_i_6__3 ),
        .O(\n_0_reg_state_eios_det[2]_i_2__3 ));
LUT4 #(
    .INIT(16'h0400)) 
     \reg_state_eios_det[2]_i_3__3 
       (.I0(Q[9]),
        .I1(Q[15]),
        .I2(Q[8]),
        .I3(\n_0_reg_state_eios_det[2]_i_7__3 ),
        .O(reg_state_eios_det118_out));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \reg_state_eios_det[2]_i_4__3 
       (.I0(Q[15]),
        .I1(Q[9]),
        .I2(Q[14]),
        .I3(Q[8]),
        .O(\n_0_reg_state_eios_det[2]_i_4__3 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \reg_state_eios_det[2]_i_5__3 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[13]),
        .I3(Q[12]),
        .O(\n_0_reg_state_eios_det[2]_i_5__3 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \reg_state_eios_det[2]_i_6__3 
       (.I0(Q[3]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(\n_0_gt_rxcharisk_q_reg[0] ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_reg_state_eios_det[2]_i_6__3 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \reg_state_eios_det[2]_i_7__3 
       (.I0(Q[14]),
        .I1(Q[10]),
        .I2(Q[13]),
        .I3(p_1_in),
        .I4(Q[11]),
        .I5(Q[12]),
        .O(\n_0_reg_state_eios_det[2]_i_7__3 ));
LUT2 #(
    .INIT(4'h8)) 
     \reg_state_eios_det[3]_i_1__3 
       (.I0(state_eios_det[2]),
        .I1(reg_state_eios_det1),
        .O(reg_state_eios_det[3]));
LUT5 #(
    .INIT(32'h00010116)) 
     \reg_state_eios_det[4]_i_1__3 
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[3]),
        .I4(state_eios_det[4]),
        .O(\n_0_reg_state_eios_det[4]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT4 #(
    .INIT(16'hF8C8)) 
     \reg_state_eios_det[4]_i_2__3 
       (.I0(reg_state_eios_det1),
        .I1(state_eios_det[1]),
        .I2(p_16_in),
        .I3(state_eios_det[3]),
        .O(reg_state_eios_det[4]));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT4 #(
    .INIT(16'h0020)) 
     \reg_state_eios_det[4]_i_3__3 
       (.I0(p_1_in),
        .I1(Q[1]),
        .I2(reg_state_eios_det215_in),
        .I3(n_0_reg_symbol_after_eios_i_3__3),
        .O(reg_state_eios_det1));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \reg_state_eios_det[4]_i_4__3 
       (.I0(Q[1]),
        .I1(\n_0_reg_state_eios_det[4]_i_5__3 ),
        .I2(Q[7]),
        .I3(Q[0]),
        .O(p_16_in));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \reg_state_eios_det[4]_i_5__3 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\n_0_gt_rxcharisk_q_reg[0] ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_reg_state_eios_det[4]_i_5__3 ));
FDSE \reg_state_eios_det_reg[0] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__3 ),
        .D(reg_state_eios_det[0]),
        .Q(state_eios_det[0]),
        .S(SR));
FDRE \reg_state_eios_det_reg[1] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__3 ),
        .D(reg_state_eios_det[1]),
        .Q(state_eios_det[1]),
        .R(SR));
FDRE \reg_state_eios_det_reg[2] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__3 ),
        .D(reg_state_eios_det[2]),
        .Q(state_eios_det[2]),
        .R(SR));
FDRE \reg_state_eios_det_reg[3] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__3 ),
        .D(reg_state_eios_det[3]),
        .Q(state_eios_det[3]),
        .R(SR));
FDRE \reg_state_eios_det_reg[4] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__3 ),
        .D(reg_state_eios_det[4]),
        .Q(state_eios_det[4]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT5 #(
    .INIT(32'h02000000)) 
     reg_symbol_after_eios_i_1__3
       (.I0(reg_state_eios_det215_in),
        .I1(n_0_reg_symbol_after_eios_i_3__3),
        .I2(Q[1]),
        .I3(p_1_in),
        .I4(n_0_reg_symbol_after_eios_i_4__3),
        .O(n_0_reg_symbol_after_eios_i_1__3));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT5 #(
    .INIT(32'h00000004)) 
     reg_symbol_after_eios_i_2__3
       (.I0(Q[8]),
        .I1(Q[14]),
        .I2(Q[9]),
        .I3(Q[15]),
        .I4(\n_0_reg_state_eios_det[2]_i_5__3 ),
        .O(reg_state_eios_det215_in));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     reg_symbol_after_eios_i_3__3
       (.I0(Q[0]),
        .I1(Q[7]),
        .I2(\n_0_reg_state_eios_det[4]_i_5__3 ),
        .O(n_0_reg_symbol_after_eios_i_3__3));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     reg_symbol_after_eios_i_4__3
       (.I0(state_eios_det[1]),
        .I1(state_eios_det[0]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[4]),
        .I4(state_eios_det[3]),
        .O(n_0_reg_symbol_after_eios_i_4__3));
FDRE reg_symbol_after_eios_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(n_0_reg_symbol_after_eios_i_1__3),
        .Q(symbol_after_eios),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gt_rx_valid_filter_7x" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gt_rx_valid_filter_7x_26
   (O1,
    O9,
    O10,
    Q,
    O51,
    O44,
    SR,
    CLK_PCLK,
    gt_rx_phy_status_wire_filter,
    PIPE_RXELECIDLE,
    I1,
    I2,
    I3,
    PIPE_RXDATAK,
    PIPE_RXDATA,
    D);
  output O1;
  output O9;
  output O10;
  output [15:0]Q;
  output [1:0]O51;
  output [2:0]O44;
  input [0:0]SR;
  input CLK_PCLK;
  input [0:0]gt_rx_phy_status_wire_filter;
  input [0:0]PIPE_RXELECIDLE;
  input I1;
  input [2:0]I2;
  input I3;
  input [1:0]PIPE_RXDATAK;
  input [15:0]PIPE_RXDATA;
  input [2:0]D;

  wire CLK_PCLK;
  wire [2:0]D;
  wire I1;
  wire [2:0]I2;
  wire I3;
  wire O1;
  wire O10;
  wire [2:0]O44;
  wire [1:0]O51;
  wire O9;
  wire [15:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [0:0]gt_rx_phy_status_wire_filter;
  wire gt_rxvalid_q;
  wire gt_rxvalid_q12_out;
  wire \n_0_gt_rxcharisk_q_reg[0] ;
  wire n_0_gt_rxvalid_q_i_2__4;
  wire n_0_gt_rxvalid_q_i_3__4;
  wire n_0_gt_rxvalid_q_i_4__4;
  wire n_0_gt_rxvalid_q_i_7__1;
  wire n_0_gt_rxvalid_q_i_9__4;
  wire \n_0_reg_state_eios_det[0]_i_2__4 ;
  wire \n_0_reg_state_eios_det[0]_i_3__4 ;
  wire \n_0_reg_state_eios_det[2]_i_2__4 ;
  wire \n_0_reg_state_eios_det[2]_i_4__4 ;
  wire \n_0_reg_state_eios_det[2]_i_5__4 ;
  wire \n_0_reg_state_eios_det[2]_i_6__4 ;
  wire \n_0_reg_state_eios_det[2]_i_7__4 ;
  wire \n_0_reg_state_eios_det[4]_i_1__4 ;
  wire \n_0_reg_state_eios_det[4]_i_5__4 ;
  wire n_0_reg_symbol_after_eios_i_1__4;
  wire n_0_reg_symbol_after_eios_i_3__4;
  wire n_0_reg_symbol_after_eios_i_4__4;
  wire p_16_in;
  wire p_1_in;
  wire [4:0]reg_state_eios_det;
  wire reg_state_eios_det1;
  wire reg_state_eios_det118_out;
  wire reg_state_eios_det215_in;
  wire [4:0]state_eios_det;
  wire symbol_after_eios;

FDRE gt_rx_phy_status_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(gt_rx_phy_status_wire_filter),
        .Q(O9),
        .R(SR));
FDRE \gt_rx_status_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(O44[0]),
        .R(SR));
FDRE \gt_rx_status_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(O44[1]),
        .R(SR));
FDRE \gt_rx_status_q_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(O44[2]),
        .R(SR));
FDRE \gt_rxcharisk_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATAK[0]),
        .Q(\n_0_gt_rxcharisk_q_reg[0] ),
        .R(SR));
FDRE \gt_rxcharisk_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATAK[1]),
        .Q(p_1_in),
        .R(SR));
FDRE \gt_rxdata_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[0]),
        .Q(Q[0]),
        .R(SR));
FDRE \gt_rxdata_q_reg[10] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[10]),
        .Q(Q[10]),
        .R(SR));
FDRE \gt_rxdata_q_reg[11] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[11]),
        .Q(Q[11]),
        .R(SR));
FDRE \gt_rxdata_q_reg[12] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[12]),
        .Q(Q[12]),
        .R(SR));
FDRE \gt_rxdata_q_reg[13] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[13]),
        .Q(Q[13]),
        .R(SR));
FDRE \gt_rxdata_q_reg[14] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[14]),
        .Q(Q[14]),
        .R(SR));
FDRE \gt_rxdata_q_reg[15] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[15]),
        .Q(Q[15]),
        .R(SR));
FDRE \gt_rxdata_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[1]),
        .Q(Q[1]),
        .R(SR));
FDRE \gt_rxdata_q_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[2]),
        .Q(Q[2]),
        .R(SR));
FDRE \gt_rxdata_q_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[3]),
        .Q(Q[3]),
        .R(SR));
FDRE \gt_rxdata_q_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[4]),
        .Q(Q[4]),
        .R(SR));
FDRE \gt_rxdata_q_reg[5] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[5]),
        .Q(Q[5]),
        .R(SR));
FDRE \gt_rxdata_q_reg[6] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[6]),
        .Q(Q[6]),
        .R(SR));
FDRE \gt_rxdata_q_reg[7] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[7]),
        .Q(Q[7]),
        .R(SR));
FDRE \gt_rxdata_q_reg[8] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[8]),
        .Q(Q[8]),
        .R(SR));
FDRE \gt_rxdata_q_reg[9] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[9]),
        .Q(Q[9]),
        .R(SR));
FDRE gt_rxelecidle_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXELECIDLE),
        .Q(O10),
        .R(SR));
LUT6 #(
    .INIT(64'hAFABFFFFAAAA0000)) 
     gt_rxvalid_q_i_1__4
       (.I0(n_0_gt_rxvalid_q_i_2__4),
        .I1(n_0_gt_rxvalid_q_i_3__4),
        .I2(reg_state_eios_det1),
        .I3(state_eios_det[2]),
        .I4(n_0_gt_rxvalid_q_i_4__4),
        .I5(gt_rxvalid_q12_out),
        .O(gt_rxvalid_q));
LUT6 #(
    .INIT(64'h0E000F000E000E00)) 
     gt_rxvalid_q_i_2__4
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[4]),
        .I2(I1),
        .I3(n_0_gt_rxvalid_q_i_7__1),
        .I4(p_16_in),
        .I5(state_eios_det[3]),
        .O(n_0_gt_rxvalid_q_i_2__4));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT2 #(
    .INIT(4'hB)) 
     gt_rxvalid_q_i_3__4
       (.I0(p_16_in),
        .I1(state_eios_det[1]),
        .O(n_0_gt_rxvalid_q_i_3__4));
LUT5 #(
    .INIT(32'h00010116)) 
     gt_rxvalid_q_i_4__4
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[3]),
        .I4(state_eios_det[4]),
        .O(n_0_gt_rxvalid_q_i_4__4));
LUT2 #(
    .INIT(4'h2)) 
     gt_rxvalid_q_i_5__4
       (.I0(n_0_gt_rxvalid_q_i_7__1),
        .I1(I1),
        .O(gt_rxvalid_q12_out));
LUT5 #(
    .INIT(32'hFFFF7FFF)) 
     gt_rxvalid_q_i_7__1
       (.I0(I2[2]),
        .I1(I2[0]),
        .I2(I2[1]),
        .I3(I3),
        .I4(n_0_gt_rxvalid_q_i_9__4),
        .O(n_0_gt_rxvalid_q_i_7__1));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     gt_rxvalid_q_i_9__4
       (.I0(state_eios_det[2]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[3]),
        .I3(state_eios_det[0]),
        .I4(state_eios_det[4]),
        .O(n_0_gt_rxvalid_q_i_9__4));
FDRE gt_rxvalid_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(gt_rxvalid_q),
        .Q(O1),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[0]_i_1__4 
       (.I0(O1),
        .I1(\n_0_gt_rxcharisk_q_reg[0] ),
        .O(O51[0]));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[1]_i_1__4 
       (.I0(symbol_after_eios),
        .I1(O1),
        .I2(p_1_in),
        .O(O51[1]));
LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     \reg_state_eios_det[0]_i_1__4 
       (.I0(p_16_in),
        .I1(state_eios_det[3]),
        .I2(state_eios_det[4]),
        .I3(\n_0_reg_state_eios_det[0]_i_2__4 ),
        .I4(\n_0_reg_state_eios_det[0]_i_3__4 ),
        .O(reg_state_eios_det[0]));
LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
     \reg_state_eios_det[0]_i_2__4 
       (.I0(Q[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\n_0_reg_state_eios_det[2]_i_2__4 ),
        .I4(state_eios_det[0]),
        .I5(reg_state_eios_det118_out),
        .O(\n_0_reg_state_eios_det[0]_i_2__4 ));
LUT6 #(
    .INIT(64'hFCA8FEAAFEAAFEAA)) 
     \reg_state_eios_det[0]_i_3__4 
       (.I0(state_eios_det[2]),
        .I1(n_0_reg_symbol_after_eios_i_3__4),
        .I2(Q[1]),
        .I3(state_eios_det[1]),
        .I4(p_1_in),
        .I5(reg_state_eios_det215_in),
        .O(\n_0_reg_state_eios_det[0]_i_3__4 ));
LUT5 #(
    .INIT(32'h00010000)) 
     \reg_state_eios_det[1]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(\n_0_reg_state_eios_det[2]_i_2__4 ),
        .I4(state_eios_det[0]),
        .O(reg_state_eios_det[1]));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \reg_state_eios_det[2]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(\n_0_reg_state_eios_det[2]_i_2__4 ),
        .I4(state_eios_det[0]),
        .I5(reg_state_eios_det118_out),
        .O(reg_state_eios_det[2]));
LUT4 #(
    .INIT(16'hFFDF)) 
     \reg_state_eios_det[2]_i_2__4 
       (.I0(\n_0_reg_state_eios_det[2]_i_4__4 ),
        .I1(\n_0_reg_state_eios_det[2]_i_5__4 ),
        .I2(p_1_in),
        .I3(\n_0_reg_state_eios_det[2]_i_6__4 ),
        .O(\n_0_reg_state_eios_det[2]_i_2__4 ));
LUT4 #(
    .INIT(16'h0400)) 
     \reg_state_eios_det[2]_i_3__4 
       (.I0(Q[9]),
        .I1(Q[15]),
        .I2(Q[8]),
        .I3(\n_0_reg_state_eios_det[2]_i_7__4 ),
        .O(reg_state_eios_det118_out));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \reg_state_eios_det[2]_i_4__4 
       (.I0(Q[15]),
        .I1(Q[9]),
        .I2(Q[14]),
        .I3(Q[8]),
        .O(\n_0_reg_state_eios_det[2]_i_4__4 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \reg_state_eios_det[2]_i_5__4 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[13]),
        .I3(Q[12]),
        .O(\n_0_reg_state_eios_det[2]_i_5__4 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \reg_state_eios_det[2]_i_6__4 
       (.I0(Q[3]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(\n_0_gt_rxcharisk_q_reg[0] ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_reg_state_eios_det[2]_i_6__4 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \reg_state_eios_det[2]_i_7__4 
       (.I0(Q[14]),
        .I1(Q[10]),
        .I2(Q[13]),
        .I3(p_1_in),
        .I4(Q[11]),
        .I5(Q[12]),
        .O(\n_0_reg_state_eios_det[2]_i_7__4 ));
LUT2 #(
    .INIT(4'h8)) 
     \reg_state_eios_det[3]_i_1__4 
       (.I0(state_eios_det[2]),
        .I1(reg_state_eios_det1),
        .O(reg_state_eios_det[3]));
LUT5 #(
    .INIT(32'h00010116)) 
     \reg_state_eios_det[4]_i_1__4 
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[3]),
        .I4(state_eios_det[4]),
        .O(\n_0_reg_state_eios_det[4]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT4 #(
    .INIT(16'hF8C8)) 
     \reg_state_eios_det[4]_i_2__4 
       (.I0(reg_state_eios_det1),
        .I1(state_eios_det[1]),
        .I2(p_16_in),
        .I3(state_eios_det[3]),
        .O(reg_state_eios_det[4]));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT4 #(
    .INIT(16'h0020)) 
     \reg_state_eios_det[4]_i_3__4 
       (.I0(p_1_in),
        .I1(Q[1]),
        .I2(reg_state_eios_det215_in),
        .I3(n_0_reg_symbol_after_eios_i_3__4),
        .O(reg_state_eios_det1));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \reg_state_eios_det[4]_i_4__4 
       (.I0(Q[1]),
        .I1(\n_0_reg_state_eios_det[4]_i_5__4 ),
        .I2(Q[7]),
        .I3(Q[0]),
        .O(p_16_in));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \reg_state_eios_det[4]_i_5__4 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\n_0_gt_rxcharisk_q_reg[0] ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_reg_state_eios_det[4]_i_5__4 ));
FDSE \reg_state_eios_det_reg[0] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__4 ),
        .D(reg_state_eios_det[0]),
        .Q(state_eios_det[0]),
        .S(SR));
FDRE \reg_state_eios_det_reg[1] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__4 ),
        .D(reg_state_eios_det[1]),
        .Q(state_eios_det[1]),
        .R(SR));
FDRE \reg_state_eios_det_reg[2] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__4 ),
        .D(reg_state_eios_det[2]),
        .Q(state_eios_det[2]),
        .R(SR));
FDRE \reg_state_eios_det_reg[3] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__4 ),
        .D(reg_state_eios_det[3]),
        .Q(state_eios_det[3]),
        .R(SR));
FDRE \reg_state_eios_det_reg[4] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__4 ),
        .D(reg_state_eios_det[4]),
        .Q(state_eios_det[4]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT5 #(
    .INIT(32'h02000000)) 
     reg_symbol_after_eios_i_1__4
       (.I0(reg_state_eios_det215_in),
        .I1(n_0_reg_symbol_after_eios_i_3__4),
        .I2(Q[1]),
        .I3(p_1_in),
        .I4(n_0_reg_symbol_after_eios_i_4__4),
        .O(n_0_reg_symbol_after_eios_i_1__4));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT5 #(
    .INIT(32'h00000004)) 
     reg_symbol_after_eios_i_2__4
       (.I0(Q[8]),
        .I1(Q[14]),
        .I2(Q[9]),
        .I3(Q[15]),
        .I4(\n_0_reg_state_eios_det[2]_i_5__4 ),
        .O(reg_state_eios_det215_in));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     reg_symbol_after_eios_i_3__4
       (.I0(Q[0]),
        .I1(Q[7]),
        .I2(\n_0_reg_state_eios_det[4]_i_5__4 ),
        .O(n_0_reg_symbol_after_eios_i_3__4));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     reg_symbol_after_eios_i_4__4
       (.I0(state_eios_det[1]),
        .I1(state_eios_det[0]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[4]),
        .I4(state_eios_det[3]),
        .O(n_0_reg_symbol_after_eios_i_4__4));
FDRE reg_symbol_after_eios_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(n_0_reg_symbol_after_eios_i_1__4),
        .Q(symbol_after_eios),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gt_rx_valid_filter_7x" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gt_rx_valid_filter_7x_27
   (O1,
    O11,
    O12,
    Q,
    O52,
    O45,
    SR,
    CLK_PCLK,
    gt_rx_phy_status_wire_filter,
    PIPE_RXELECIDLE,
    I1,
    I2,
    I3,
    PIPE_RXDATAK,
    PIPE_RXDATA,
    D);
  output O1;
  output O11;
  output O12;
  output [15:0]Q;
  output [1:0]O52;
  output [2:0]O45;
  input [0:0]SR;
  input CLK_PCLK;
  input [0:0]gt_rx_phy_status_wire_filter;
  input [0:0]PIPE_RXELECIDLE;
  input I1;
  input [2:0]I2;
  input I3;
  input [1:0]PIPE_RXDATAK;
  input [15:0]PIPE_RXDATA;
  input [2:0]D;

  wire CLK_PCLK;
  wire [2:0]D;
  wire I1;
  wire [2:0]I2;
  wire I3;
  wire O1;
  wire O11;
  wire O12;
  wire [2:0]O45;
  wire [1:0]O52;
  wire [15:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [0:0]gt_rx_phy_status_wire_filter;
  wire gt_rxvalid_q;
  wire gt_rxvalid_q12_out;
  wire \n_0_gt_rxcharisk_q_reg[0] ;
  wire n_0_gt_rxvalid_q_i_2__5;
  wire n_0_gt_rxvalid_q_i_3__5;
  wire n_0_gt_rxvalid_q_i_4__5;
  wire n_0_gt_rxvalid_q_i_7__0;
  wire n_0_gt_rxvalid_q_i_9__5;
  wire \n_0_reg_state_eios_det[0]_i_2__5 ;
  wire \n_0_reg_state_eios_det[0]_i_3__5 ;
  wire \n_0_reg_state_eios_det[2]_i_2__5 ;
  wire \n_0_reg_state_eios_det[2]_i_4__5 ;
  wire \n_0_reg_state_eios_det[2]_i_5__5 ;
  wire \n_0_reg_state_eios_det[2]_i_6__5 ;
  wire \n_0_reg_state_eios_det[2]_i_7__5 ;
  wire \n_0_reg_state_eios_det[4]_i_1__5 ;
  wire \n_0_reg_state_eios_det[4]_i_5__5 ;
  wire n_0_reg_symbol_after_eios_i_1__5;
  wire n_0_reg_symbol_after_eios_i_3__5;
  wire n_0_reg_symbol_after_eios_i_4__5;
  wire p_16_in;
  wire p_1_in;
  wire [4:0]reg_state_eios_det;
  wire reg_state_eios_det1;
  wire reg_state_eios_det118_out;
  wire reg_state_eios_det215_in;
  wire [4:0]state_eios_det;
  wire symbol_after_eios;

FDRE gt_rx_phy_status_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(gt_rx_phy_status_wire_filter),
        .Q(O11),
        .R(SR));
FDRE \gt_rx_status_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(O45[0]),
        .R(SR));
FDRE \gt_rx_status_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(O45[1]),
        .R(SR));
FDRE \gt_rx_status_q_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(O45[2]),
        .R(SR));
FDRE \gt_rxcharisk_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATAK[0]),
        .Q(\n_0_gt_rxcharisk_q_reg[0] ),
        .R(SR));
FDRE \gt_rxcharisk_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATAK[1]),
        .Q(p_1_in),
        .R(SR));
FDRE \gt_rxdata_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[0]),
        .Q(Q[0]),
        .R(SR));
FDRE \gt_rxdata_q_reg[10] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[10]),
        .Q(Q[10]),
        .R(SR));
FDRE \gt_rxdata_q_reg[11] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[11]),
        .Q(Q[11]),
        .R(SR));
FDRE \gt_rxdata_q_reg[12] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[12]),
        .Q(Q[12]),
        .R(SR));
FDRE \gt_rxdata_q_reg[13] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[13]),
        .Q(Q[13]),
        .R(SR));
FDRE \gt_rxdata_q_reg[14] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[14]),
        .Q(Q[14]),
        .R(SR));
FDRE \gt_rxdata_q_reg[15] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[15]),
        .Q(Q[15]),
        .R(SR));
FDRE \gt_rxdata_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[1]),
        .Q(Q[1]),
        .R(SR));
FDRE \gt_rxdata_q_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[2]),
        .Q(Q[2]),
        .R(SR));
FDRE \gt_rxdata_q_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[3]),
        .Q(Q[3]),
        .R(SR));
FDRE \gt_rxdata_q_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[4]),
        .Q(Q[4]),
        .R(SR));
FDRE \gt_rxdata_q_reg[5] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[5]),
        .Q(Q[5]),
        .R(SR));
FDRE \gt_rxdata_q_reg[6] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[6]),
        .Q(Q[6]),
        .R(SR));
FDRE \gt_rxdata_q_reg[7] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[7]),
        .Q(Q[7]),
        .R(SR));
FDRE \gt_rxdata_q_reg[8] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[8]),
        .Q(Q[8]),
        .R(SR));
FDRE \gt_rxdata_q_reg[9] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[9]),
        .Q(Q[9]),
        .R(SR));
FDRE gt_rxelecidle_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXELECIDLE),
        .Q(O12),
        .R(SR));
LUT6 #(
    .INIT(64'hAFABFFFFAAAA0000)) 
     gt_rxvalid_q_i_1__5
       (.I0(n_0_gt_rxvalid_q_i_2__5),
        .I1(n_0_gt_rxvalid_q_i_3__5),
        .I2(reg_state_eios_det1),
        .I3(state_eios_det[2]),
        .I4(n_0_gt_rxvalid_q_i_4__5),
        .I5(gt_rxvalid_q12_out),
        .O(gt_rxvalid_q));
LUT6 #(
    .INIT(64'h0E000F000E000E00)) 
     gt_rxvalid_q_i_2__5
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[4]),
        .I2(I1),
        .I3(n_0_gt_rxvalid_q_i_7__0),
        .I4(p_16_in),
        .I5(state_eios_det[3]),
        .O(n_0_gt_rxvalid_q_i_2__5));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT2 #(
    .INIT(4'hB)) 
     gt_rxvalid_q_i_3__5
       (.I0(p_16_in),
        .I1(state_eios_det[1]),
        .O(n_0_gt_rxvalid_q_i_3__5));
LUT5 #(
    .INIT(32'h00010116)) 
     gt_rxvalid_q_i_4__5
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[3]),
        .I4(state_eios_det[4]),
        .O(n_0_gt_rxvalid_q_i_4__5));
LUT2 #(
    .INIT(4'h2)) 
     gt_rxvalid_q_i_5__5
       (.I0(n_0_gt_rxvalid_q_i_7__0),
        .I1(I1),
        .O(gt_rxvalid_q12_out));
LUT5 #(
    .INIT(32'hFFFF7FFF)) 
     gt_rxvalid_q_i_7__0
       (.I0(I2[2]),
        .I1(I2[0]),
        .I2(I2[1]),
        .I3(I3),
        .I4(n_0_gt_rxvalid_q_i_9__5),
        .O(n_0_gt_rxvalid_q_i_7__0));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     gt_rxvalid_q_i_9__5
       (.I0(state_eios_det[2]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[3]),
        .I3(state_eios_det[0]),
        .I4(state_eios_det[4]),
        .O(n_0_gt_rxvalid_q_i_9__5));
FDRE gt_rxvalid_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(gt_rxvalid_q),
        .Q(O1),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[0]_i_1__5 
       (.I0(O1),
        .I1(\n_0_gt_rxcharisk_q_reg[0] ),
        .O(O52[0]));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[1]_i_1__5 
       (.I0(symbol_after_eios),
        .I1(O1),
        .I2(p_1_in),
        .O(O52[1]));
LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     \reg_state_eios_det[0]_i_1__5 
       (.I0(p_16_in),
        .I1(state_eios_det[3]),
        .I2(state_eios_det[4]),
        .I3(\n_0_reg_state_eios_det[0]_i_2__5 ),
        .I4(\n_0_reg_state_eios_det[0]_i_3__5 ),
        .O(reg_state_eios_det[0]));
LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
     \reg_state_eios_det[0]_i_2__5 
       (.I0(Q[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\n_0_reg_state_eios_det[2]_i_2__5 ),
        .I4(state_eios_det[0]),
        .I5(reg_state_eios_det118_out),
        .O(\n_0_reg_state_eios_det[0]_i_2__5 ));
LUT6 #(
    .INIT(64'hFCA8FEAAFEAAFEAA)) 
     \reg_state_eios_det[0]_i_3__5 
       (.I0(state_eios_det[2]),
        .I1(n_0_reg_symbol_after_eios_i_3__5),
        .I2(Q[1]),
        .I3(state_eios_det[1]),
        .I4(p_1_in),
        .I5(reg_state_eios_det215_in),
        .O(\n_0_reg_state_eios_det[0]_i_3__5 ));
LUT5 #(
    .INIT(32'h00010000)) 
     \reg_state_eios_det[1]_i_1__5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(\n_0_reg_state_eios_det[2]_i_2__5 ),
        .I4(state_eios_det[0]),
        .O(reg_state_eios_det[1]));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \reg_state_eios_det[2]_i_1__5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(\n_0_reg_state_eios_det[2]_i_2__5 ),
        .I4(state_eios_det[0]),
        .I5(reg_state_eios_det118_out),
        .O(reg_state_eios_det[2]));
LUT4 #(
    .INIT(16'hFFDF)) 
     \reg_state_eios_det[2]_i_2__5 
       (.I0(\n_0_reg_state_eios_det[2]_i_4__5 ),
        .I1(\n_0_reg_state_eios_det[2]_i_5__5 ),
        .I2(p_1_in),
        .I3(\n_0_reg_state_eios_det[2]_i_6__5 ),
        .O(\n_0_reg_state_eios_det[2]_i_2__5 ));
LUT4 #(
    .INIT(16'h0400)) 
     \reg_state_eios_det[2]_i_3__5 
       (.I0(Q[9]),
        .I1(Q[15]),
        .I2(Q[8]),
        .I3(\n_0_reg_state_eios_det[2]_i_7__5 ),
        .O(reg_state_eios_det118_out));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \reg_state_eios_det[2]_i_4__5 
       (.I0(Q[15]),
        .I1(Q[9]),
        .I2(Q[14]),
        .I3(Q[8]),
        .O(\n_0_reg_state_eios_det[2]_i_4__5 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \reg_state_eios_det[2]_i_5__5 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[13]),
        .I3(Q[12]),
        .O(\n_0_reg_state_eios_det[2]_i_5__5 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \reg_state_eios_det[2]_i_6__5 
       (.I0(Q[3]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(\n_0_gt_rxcharisk_q_reg[0] ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_reg_state_eios_det[2]_i_6__5 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \reg_state_eios_det[2]_i_7__5 
       (.I0(Q[14]),
        .I1(Q[10]),
        .I2(Q[13]),
        .I3(p_1_in),
        .I4(Q[11]),
        .I5(Q[12]),
        .O(\n_0_reg_state_eios_det[2]_i_7__5 ));
LUT2 #(
    .INIT(4'h8)) 
     \reg_state_eios_det[3]_i_1__5 
       (.I0(state_eios_det[2]),
        .I1(reg_state_eios_det1),
        .O(reg_state_eios_det[3]));
LUT5 #(
    .INIT(32'h00010116)) 
     \reg_state_eios_det[4]_i_1__5 
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[3]),
        .I4(state_eios_det[4]),
        .O(\n_0_reg_state_eios_det[4]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT4 #(
    .INIT(16'hF8C8)) 
     \reg_state_eios_det[4]_i_2__5 
       (.I0(reg_state_eios_det1),
        .I1(state_eios_det[1]),
        .I2(p_16_in),
        .I3(state_eios_det[3]),
        .O(reg_state_eios_det[4]));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT4 #(
    .INIT(16'h0020)) 
     \reg_state_eios_det[4]_i_3__5 
       (.I0(p_1_in),
        .I1(Q[1]),
        .I2(reg_state_eios_det215_in),
        .I3(n_0_reg_symbol_after_eios_i_3__5),
        .O(reg_state_eios_det1));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \reg_state_eios_det[4]_i_4__5 
       (.I0(Q[1]),
        .I1(\n_0_reg_state_eios_det[4]_i_5__5 ),
        .I2(Q[7]),
        .I3(Q[0]),
        .O(p_16_in));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \reg_state_eios_det[4]_i_5__5 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\n_0_gt_rxcharisk_q_reg[0] ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_reg_state_eios_det[4]_i_5__5 ));
FDSE \reg_state_eios_det_reg[0] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__5 ),
        .D(reg_state_eios_det[0]),
        .Q(state_eios_det[0]),
        .S(SR));
FDRE \reg_state_eios_det_reg[1] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__5 ),
        .D(reg_state_eios_det[1]),
        .Q(state_eios_det[1]),
        .R(SR));
FDRE \reg_state_eios_det_reg[2] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__5 ),
        .D(reg_state_eios_det[2]),
        .Q(state_eios_det[2]),
        .R(SR));
FDRE \reg_state_eios_det_reg[3] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__5 ),
        .D(reg_state_eios_det[3]),
        .Q(state_eios_det[3]),
        .R(SR));
FDRE \reg_state_eios_det_reg[4] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__5 ),
        .D(reg_state_eios_det[4]),
        .Q(state_eios_det[4]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT5 #(
    .INIT(32'h02000000)) 
     reg_symbol_after_eios_i_1__5
       (.I0(reg_state_eios_det215_in),
        .I1(n_0_reg_symbol_after_eios_i_3__5),
        .I2(Q[1]),
        .I3(p_1_in),
        .I4(n_0_reg_symbol_after_eios_i_4__5),
        .O(n_0_reg_symbol_after_eios_i_1__5));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT5 #(
    .INIT(32'h00000004)) 
     reg_symbol_after_eios_i_2__5
       (.I0(Q[8]),
        .I1(Q[14]),
        .I2(Q[9]),
        .I3(Q[15]),
        .I4(\n_0_reg_state_eios_det[2]_i_5__5 ),
        .O(reg_state_eios_det215_in));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     reg_symbol_after_eios_i_3__5
       (.I0(Q[0]),
        .I1(Q[7]),
        .I2(\n_0_reg_state_eios_det[4]_i_5__5 ),
        .O(n_0_reg_symbol_after_eios_i_3__5));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     reg_symbol_after_eios_i_4__5
       (.I0(state_eios_det[1]),
        .I1(state_eios_det[0]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[4]),
        .I4(state_eios_det[3]),
        .O(n_0_reg_symbol_after_eios_i_4__5));
FDRE reg_symbol_after_eios_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(n_0_reg_symbol_after_eios_i_1__5),
        .Q(symbol_after_eios),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gt_rx_valid_filter_7x" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gt_rx_valid_filter_7x_28
   (O1,
    O13,
    O14,
    Q,
    O53,
    plm_in_l0,
    O46,
    SR,
    CLK_PCLK,
    gt_rx_phy_status_wire_filter,
    PIPE_RXELECIDLE,
    I1,
    I2,
    I3,
    PIPE_RXDATAK,
    PIPE_RXDATA,
    D);
  output O1;
  output O13;
  output O14;
  output [15:0]Q;
  output [1:0]O53;
  output plm_in_l0;
  output [2:0]O46;
  input [0:0]SR;
  input CLK_PCLK;
  input [0:0]gt_rx_phy_status_wire_filter;
  input [0:0]PIPE_RXELECIDLE;
  input I1;
  input [5:0]I2;
  input I3;
  input [1:0]PIPE_RXDATAK;
  input [15:0]PIPE_RXDATA;
  input [2:0]D;

  wire CLK_PCLK;
  wire [2:0]D;
  wire I1;
  wire [5:0]I2;
  wire I3;
  wire O1;
  wire O13;
  wire O14;
  wire [2:0]O46;
  wire [1:0]O53;
  wire [15:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [0:0]gt_rx_phy_status_wire_filter;
  wire gt_rxvalid_q;
  wire gt_rxvalid_q12_out;
  wire \n_0_gt_rxcharisk_q_reg[0] ;
  wire n_0_gt_rxvalid_q_i_2__6;
  wire n_0_gt_rxvalid_q_i_3__6;
  wire n_0_gt_rxvalid_q_i_4__6;
  wire n_0_gt_rxvalid_q_i_7;
  wire n_0_gt_rxvalid_q_i_9__6;
  wire \n_0_reg_state_eios_det[0]_i_2__6 ;
  wire \n_0_reg_state_eios_det[0]_i_3__6 ;
  wire \n_0_reg_state_eios_det[2]_i_2__6 ;
  wire \n_0_reg_state_eios_det[2]_i_4__6 ;
  wire \n_0_reg_state_eios_det[2]_i_5__6 ;
  wire \n_0_reg_state_eios_det[2]_i_6__6 ;
  wire \n_0_reg_state_eios_det[2]_i_7__6 ;
  wire \n_0_reg_state_eios_det[4]_i_1__6 ;
  wire \n_0_reg_state_eios_det[4]_i_5__6 ;
  wire n_0_reg_symbol_after_eios_i_1__6;
  wire n_0_reg_symbol_after_eios_i_3__6;
  wire n_0_reg_symbol_after_eios_i_4__6;
  wire p_16_in;
  wire p_1_in;
  wire plm_in_l0;
  wire [4:0]reg_state_eios_det;
  wire reg_state_eios_det1;
  wire reg_state_eios_det118_out;
  wire reg_state_eios_det215_in;
  wire [4:0]state_eios_det;
  wire symbol_after_eios;

FDRE gt_rx_phy_status_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(gt_rx_phy_status_wire_filter),
        .Q(O13),
        .R(SR));
LUT6 #(
    .INIT(64'h0100000000000000)) 
     \gt_rx_status_q[2]_i_2 
       (.I0(I2[5]),
        .I1(I2[0]),
        .I2(I2[3]),
        .I3(I2[4]),
        .I4(I2[1]),
        .I5(I2[2]),
        .O(plm_in_l0));
FDRE \gt_rx_status_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(O46[0]),
        .R(SR));
FDRE \gt_rx_status_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(O46[1]),
        .R(SR));
FDRE \gt_rx_status_q_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(O46[2]),
        .R(SR));
FDRE \gt_rxcharisk_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATAK[0]),
        .Q(\n_0_gt_rxcharisk_q_reg[0] ),
        .R(SR));
FDRE \gt_rxcharisk_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATAK[1]),
        .Q(p_1_in),
        .R(SR));
FDRE \gt_rxdata_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[0]),
        .Q(Q[0]),
        .R(SR));
FDRE \gt_rxdata_q_reg[10] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[10]),
        .Q(Q[10]),
        .R(SR));
FDRE \gt_rxdata_q_reg[11] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[11]),
        .Q(Q[11]),
        .R(SR));
FDRE \gt_rxdata_q_reg[12] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[12]),
        .Q(Q[12]),
        .R(SR));
FDRE \gt_rxdata_q_reg[13] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[13]),
        .Q(Q[13]),
        .R(SR));
FDRE \gt_rxdata_q_reg[14] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[14]),
        .Q(Q[14]),
        .R(SR));
FDRE \gt_rxdata_q_reg[15] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[15]),
        .Q(Q[15]),
        .R(SR));
FDRE \gt_rxdata_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[1]),
        .Q(Q[1]),
        .R(SR));
FDRE \gt_rxdata_q_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[2]),
        .Q(Q[2]),
        .R(SR));
FDRE \gt_rxdata_q_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[3]),
        .Q(Q[3]),
        .R(SR));
FDRE \gt_rxdata_q_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[4]),
        .Q(Q[4]),
        .R(SR));
FDRE \gt_rxdata_q_reg[5] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[5]),
        .Q(Q[5]),
        .R(SR));
FDRE \gt_rxdata_q_reg[6] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[6]),
        .Q(Q[6]),
        .R(SR));
FDRE \gt_rxdata_q_reg[7] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[7]),
        .Q(Q[7]),
        .R(SR));
FDRE \gt_rxdata_q_reg[8] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[8]),
        .Q(Q[8]),
        .R(SR));
FDRE \gt_rxdata_q_reg[9] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXDATA[9]),
        .Q(Q[9]),
        .R(SR));
FDRE gt_rxelecidle_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPE_RXELECIDLE),
        .Q(O14),
        .R(SR));
LUT6 #(
    .INIT(64'hAFABFFFFAAAA0000)) 
     gt_rxvalid_q_i_1__6
       (.I0(n_0_gt_rxvalid_q_i_2__6),
        .I1(n_0_gt_rxvalid_q_i_3__6),
        .I2(reg_state_eios_det1),
        .I3(state_eios_det[2]),
        .I4(n_0_gt_rxvalid_q_i_4__6),
        .I5(gt_rxvalid_q12_out),
        .O(gt_rxvalid_q));
LUT6 #(
    .INIT(64'h0E000F000E000E00)) 
     gt_rxvalid_q_i_2__6
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[4]),
        .I2(I1),
        .I3(n_0_gt_rxvalid_q_i_7),
        .I4(p_16_in),
        .I5(state_eios_det[3]),
        .O(n_0_gt_rxvalid_q_i_2__6));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT2 #(
    .INIT(4'hB)) 
     gt_rxvalid_q_i_3__6
       (.I0(p_16_in),
        .I1(state_eios_det[1]),
        .O(n_0_gt_rxvalid_q_i_3__6));
LUT5 #(
    .INIT(32'h00010116)) 
     gt_rxvalid_q_i_4__6
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[3]),
        .I4(state_eios_det[4]),
        .O(n_0_gt_rxvalid_q_i_4__6));
LUT2 #(
    .INIT(4'h2)) 
     gt_rxvalid_q_i_5__6
       (.I0(n_0_gt_rxvalid_q_i_7),
        .I1(I1),
        .O(gt_rxvalid_q12_out));
LUT5 #(
    .INIT(32'hFFFF7FFF)) 
     gt_rxvalid_q_i_7
       (.I0(I2[4]),
        .I1(I2[1]),
        .I2(I2[2]),
        .I3(I3),
        .I4(n_0_gt_rxvalid_q_i_9__6),
        .O(n_0_gt_rxvalid_q_i_7));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     gt_rxvalid_q_i_9__6
       (.I0(state_eios_det[2]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[3]),
        .I3(state_eios_det[0]),
        .I4(state_eios_det[4]),
        .O(n_0_gt_rxvalid_q_i_9__6));
FDRE gt_rxvalid_q_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(gt_rxvalid_q),
        .Q(O1),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[0]_i_1__6 
       (.I0(O1),
        .I1(\n_0_gt_rxcharisk_q_reg[0] ),
        .O(O53[0]));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[1]_i_1__6 
       (.I0(symbol_after_eios),
        .I1(O1),
        .I2(p_1_in),
        .O(O53[1]));
LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     \reg_state_eios_det[0]_i_1__6 
       (.I0(p_16_in),
        .I1(state_eios_det[3]),
        .I2(state_eios_det[4]),
        .I3(\n_0_reg_state_eios_det[0]_i_2__6 ),
        .I4(\n_0_reg_state_eios_det[0]_i_3__6 ),
        .O(reg_state_eios_det[0]));
LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
     \reg_state_eios_det[0]_i_2__6 
       (.I0(Q[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\n_0_reg_state_eios_det[2]_i_2__6 ),
        .I4(state_eios_det[0]),
        .I5(reg_state_eios_det118_out),
        .O(\n_0_reg_state_eios_det[0]_i_2__6 ));
LUT6 #(
    .INIT(64'hFCA8FEAAFEAAFEAA)) 
     \reg_state_eios_det[0]_i_3__6 
       (.I0(state_eios_det[2]),
        .I1(n_0_reg_symbol_after_eios_i_3__6),
        .I2(Q[1]),
        .I3(state_eios_det[1]),
        .I4(p_1_in),
        .I5(reg_state_eios_det215_in),
        .O(\n_0_reg_state_eios_det[0]_i_3__6 ));
LUT5 #(
    .INIT(32'h00010000)) 
     \reg_state_eios_det[1]_i_1__6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(\n_0_reg_state_eios_det[2]_i_2__6 ),
        .I4(state_eios_det[0]),
        .O(reg_state_eios_det[1]));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \reg_state_eios_det[2]_i_1__6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(\n_0_reg_state_eios_det[2]_i_2__6 ),
        .I4(state_eios_det[0]),
        .I5(reg_state_eios_det118_out),
        .O(reg_state_eios_det[2]));
LUT4 #(
    .INIT(16'hFFDF)) 
     \reg_state_eios_det[2]_i_2__6 
       (.I0(\n_0_reg_state_eios_det[2]_i_4__6 ),
        .I1(\n_0_reg_state_eios_det[2]_i_5__6 ),
        .I2(p_1_in),
        .I3(\n_0_reg_state_eios_det[2]_i_6__6 ),
        .O(\n_0_reg_state_eios_det[2]_i_2__6 ));
LUT4 #(
    .INIT(16'h0400)) 
     \reg_state_eios_det[2]_i_3__6 
       (.I0(Q[9]),
        .I1(Q[15]),
        .I2(Q[8]),
        .I3(\n_0_reg_state_eios_det[2]_i_7__6 ),
        .O(reg_state_eios_det118_out));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \reg_state_eios_det[2]_i_4__6 
       (.I0(Q[15]),
        .I1(Q[9]),
        .I2(Q[14]),
        .I3(Q[8]),
        .O(\n_0_reg_state_eios_det[2]_i_4__6 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \reg_state_eios_det[2]_i_5__6 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[13]),
        .I3(Q[12]),
        .O(\n_0_reg_state_eios_det[2]_i_5__6 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \reg_state_eios_det[2]_i_6__6 
       (.I0(Q[3]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(\n_0_gt_rxcharisk_q_reg[0] ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_reg_state_eios_det[2]_i_6__6 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \reg_state_eios_det[2]_i_7__6 
       (.I0(Q[14]),
        .I1(Q[10]),
        .I2(Q[13]),
        .I3(p_1_in),
        .I4(Q[11]),
        .I5(Q[12]),
        .O(\n_0_reg_state_eios_det[2]_i_7__6 ));
LUT2 #(
    .INIT(4'h8)) 
     \reg_state_eios_det[3]_i_1__6 
       (.I0(state_eios_det[2]),
        .I1(reg_state_eios_det1),
        .O(reg_state_eios_det[3]));
LUT5 #(
    .INIT(32'h00010116)) 
     \reg_state_eios_det[4]_i_1__6 
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[3]),
        .I4(state_eios_det[4]),
        .O(\n_0_reg_state_eios_det[4]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT4 #(
    .INIT(16'hF8C8)) 
     \reg_state_eios_det[4]_i_2__6 
       (.I0(reg_state_eios_det1),
        .I1(state_eios_det[1]),
        .I2(p_16_in),
        .I3(state_eios_det[3]),
        .O(reg_state_eios_det[4]));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT4 #(
    .INIT(16'h0020)) 
     \reg_state_eios_det[4]_i_3__6 
       (.I0(p_1_in),
        .I1(Q[1]),
        .I2(reg_state_eios_det215_in),
        .I3(n_0_reg_symbol_after_eios_i_3__6),
        .O(reg_state_eios_det1));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \reg_state_eios_det[4]_i_4__6 
       (.I0(Q[1]),
        .I1(\n_0_reg_state_eios_det[4]_i_5__6 ),
        .I2(Q[7]),
        .I3(Q[0]),
        .O(p_16_in));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \reg_state_eios_det[4]_i_5__6 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\n_0_gt_rxcharisk_q_reg[0] ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_reg_state_eios_det[4]_i_5__6 ));
FDSE \reg_state_eios_det_reg[0] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__6 ),
        .D(reg_state_eios_det[0]),
        .Q(state_eios_det[0]),
        .S(SR));
FDRE \reg_state_eios_det_reg[1] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__6 ),
        .D(reg_state_eios_det[1]),
        .Q(state_eios_det[1]),
        .R(SR));
FDRE \reg_state_eios_det_reg[2] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__6 ),
        .D(reg_state_eios_det[2]),
        .Q(state_eios_det[2]),
        .R(SR));
FDRE \reg_state_eios_det_reg[3] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__6 ),
        .D(reg_state_eios_det[3]),
        .Q(state_eios_det[3]),
        .R(SR));
FDRE \reg_state_eios_det_reg[4] 
       (.C(CLK_PCLK),
        .CE(\n_0_reg_state_eios_det[4]_i_1__6 ),
        .D(reg_state_eios_det[4]),
        .Q(state_eios_det[4]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT5 #(
    .INIT(32'h02000000)) 
     reg_symbol_after_eios_i_1__6
       (.I0(reg_state_eios_det215_in),
        .I1(n_0_reg_symbol_after_eios_i_3__6),
        .I2(Q[1]),
        .I3(p_1_in),
        .I4(n_0_reg_symbol_after_eios_i_4__6),
        .O(n_0_reg_symbol_after_eios_i_1__6));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT5 #(
    .INIT(32'h00000004)) 
     reg_symbol_after_eios_i_2__6
       (.I0(Q[8]),
        .I1(Q[14]),
        .I2(Q[9]),
        .I3(Q[15]),
        .I4(\n_0_reg_state_eios_det[2]_i_5__6 ),
        .O(reg_state_eios_det215_in));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     reg_symbol_after_eios_i_3__6
       (.I0(Q[0]),
        .I1(Q[7]),
        .I2(\n_0_reg_state_eios_det[4]_i_5__6 ),
        .O(n_0_reg_symbol_after_eios_i_3__6));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     reg_symbol_after_eios_i_4__6
       (.I0(state_eios_det[1]),
        .I1(state_eios_det[0]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[4]),
        .I4(state_eios_det[3]),
        .O(n_0_reg_symbol_after_eios_i_4__6));
FDRE reg_symbol_after_eios_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(n_0_reg_symbol_after_eios_i_1__6),
        .Q(symbol_after_eios),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gt_top" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gt_top
   (pipe_rx0_valid_gt,
    phy_rdy_n_int,
    CLK_PCLK,
    pipe_rx1_valid_gt,
    pipe_rx2_valid_gt,
    pipe_rx3_valid_gt,
    pipe_rx4_valid_gt,
    pipe_rx5_valid_gt,
    pipe_rx6_valid_gt,
    pipe_rx7_valid_gt,
    gt_rx_phy_status_q,
    gt_rxelecidle_q,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    out,
    pipe_qrst_fsm,
    pipe_txphaligndone,
    PIPE_TXPHINITDONE,
    Q,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    PIPE_RATE_FSM,
    pipe_rxphaligndone,
    O38,
    CLK_MMCM_LOCK,
    O39,
    O40,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    D,
    pipe_rxstatus,
    O47,
    O48,
    O49,
    O50,
    O51,
    O52,
    O53,
    pipe_txoutclk_out,
    CLK_DCLK,
    CLK_USERCLK1,
    CLK_USERCLK2,
    O54,
    rate_gen3,
    pipe_rst_fsm,
    PIPE_CPLL_LOCK,
    pipe_qrst_idle,
    PIPE_QPLL_LOCK,
    pipe_sync_fsm_rx,
    ext_ch_gt_drprdy,
    ext_ch_gt_drpdo,
    INT_QPLLOUTCLK_OUT,
    INT_QPLLOUTREFCLK_OUT,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    PIPE_RXCHANISALIGNED,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    pipe_rxoutclk_out,
    pipe_rxprbserr,
    pipe_txdlysresetdone,
    pipe_rxbufstatus,
    pipe_dmonitorout,
    pipe_rxdisperr,
    pipe_rxnotintable,
    pipe_rate_idle,
    gt_ch_drp_rdy,
    ext_ch_gt_drpaddr,
    pl_ltssm_state,
    int_pclk_sel_slave,
    pipe_mmcm_rst_n,
    I1,
    sys_clk,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    pci_exp_rxn,
    pci_exp_rxp,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    PIPE_TXDEEMPH,
    I2,
    pipe_txprbsforceerr,
    PIPE_POWERDOWN,
    pipe_loopback,
    pipe_rxprbssel,
    TXMARGIN,
    pipe_txprbssel,
    PIPE_TXDATA,
    PIPE_TXDATAK,
    I3,
    I4,
    PIPE_TXDETECTRX,
    PIPE_TXMARGIN,
    pipe_tx_rcvr_det_gt,
    I5,
    sys_rst_n,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi);
  output pipe_rx0_valid_gt;
  output phy_rdy_n_int;
  output CLK_PCLK;
  output pipe_rx1_valid_gt;
  output pipe_rx2_valid_gt;
  output pipe_rx3_valid_gt;
  output pipe_rx4_valid_gt;
  output pipe_rx5_valid_gt;
  output pipe_rx6_valid_gt;
  output pipe_rx7_valid_gt;
  output gt_rx_phy_status_q;
  output gt_rxelecidle_q;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output [1:0]out;
  output [3:0]pipe_qrst_fsm;
  output [7:0]pipe_txphaligndone;
  output [7:0]PIPE_TXPHINITDONE;
  output [5:0]Q;
  output [2:0]O15;
  output [5:0]O16;
  output [2:0]O17;
  output [5:0]O18;
  output [2:0]O19;
  output [5:0]O20;
  output [2:0]O21;
  output [5:0]O22;
  output [2:0]O23;
  output [5:0]O24;
  output [2:0]O25;
  output [5:0]O26;
  output [2:0]O27;
  output [5:0]O28;
  output [2:0]O29;
  output [15:0]O30;
  output [15:0]O31;
  output [15:0]O32;
  output [15:0]O33;
  output [15:0]O34;
  output [15:0]O35;
  output [15:0]O36;
  output [15:0]O37;
  output [39:0]PIPE_RATE_FSM;
  output [7:0]pipe_rxphaligndone;
  output O38;
  output CLK_MMCM_LOCK;
  output [2:0]O39;
  output [2:0]O40;
  output [2:0]O41;
  output [2:0]O42;
  output [2:0]O43;
  output [2:0]O44;
  output [2:0]O45;
  output [2:0]O46;
  output [1:0]D;
  output [23:0]pipe_rxstatus;
  output [1:0]O47;
  output [1:0]O48;
  output [1:0]O49;
  output [1:0]O50;
  output [1:0]O51;
  output [1:0]O52;
  output [1:0]O53;
  output pipe_txoutclk_out;
  output CLK_DCLK;
  output CLK_USERCLK1;
  output CLK_USERCLK2;
  output [7:0]O54;
  output [0:0]rate_gen3;
  output [3:0]pipe_rst_fsm;
  output [7:0]PIPE_CPLL_LOCK;
  output pipe_qrst_idle;
  output [1:0]PIPE_QPLL_LOCK;
  output [55:0]pipe_sync_fsm_rx;
  output [7:0]ext_ch_gt_drprdy;
  output [127:0]ext_ch_gt_drpdo;
  output [1:0]INT_QPLLOUTCLK_OUT;
  output [1:0]INT_QPLLOUTREFCLK_OUT;
  output [7:0]pipe_eyescandataerror;
  output [7:0]pci_exp_txn;
  output [7:0]pci_exp_txp;
  output [7:0]PIPE_RXCHANISALIGNED;
  output [7:0]pipe_rxcommadet;
  output [7:0]pipe_rxdlysresetdone;
  output [7:0]pipe_rxoutclk_out;
  output [7:0]pipe_rxprbserr;
  output [7:0]pipe_txdlysresetdone;
  output [23:0]pipe_rxbufstatus;
  output [63:0]pipe_dmonitorout;
  output [63:0]pipe_rxdisperr;
  output [63:0]pipe_rxnotintable;
  output pipe_rate_idle;
  output [7:0]gt_ch_drp_rdy;
  input [71:0]ext_ch_gt_drpaddr;
  input [5:0]pl_ltssm_state;
  input [7:0]int_pclk_sel_slave;
  input pipe_mmcm_rst_n;
  input [0:0]I1;
  input sys_clk;
  input [7:0]PIPE_TXCOMPLIANCE;
  input [7:0]PIPE_TXELECIDLE;
  input [7:0]pci_exp_rxn;
  input [7:0]pci_exp_rxp;
  input [7:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input [3:0]PIPE_TXDEEMPH;
  input I2;
  input pipe_txprbsforceerr;
  input [15:0]PIPE_POWERDOWN;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]TXMARGIN;
  input [2:0]pipe_txprbssel;
  input [127:0]PIPE_TXDATA;
  input [15:0]PIPE_TXDATAK;
  input I3;
  input [2:0]I4;
  input PIPE_TXDETECTRX;
  input [2:0]PIPE_TXMARGIN;
  input pipe_tx_rcvr_det_gt;
  input [2:0]I5;
  input sys_rst_n;
  input [7:0]ext_ch_gt_drpen;
  input [7:0]ext_ch_gt_drpwe;
  input [127:0]ext_ch_gt_drpdi;

  wire CLK_DCLK;
  wire CLK_MMCM_LOCK;
  wire CLK_PCLK;
  wire CLK_USERCLK1;
  wire CLK_USERCLK2;
  wire [1:0]D;
  wire GT_RXPMARESET0;
  wire GT_RXPMARESET0117_out;
  wire GT_RXPMARESET014_out;
  wire GT_RXPMARESET032_out;
  wire GT_RXPMARESET043_out;
  wire GT_RXPMARESET061_out;
  wire GT_RXPMARESET071_out;
  wire GT_RXPMARESET089_out;
  wire GT_TXPMARESET0;
  wire GT_TXPMARESET0120_out;
  wire GT_TXPMARESET017_out;
  wire GT_TXPMARESET035_out;
  wire GT_TXPMARESET046_out;
  wire GT_TXPMARESET064_out;
  wire GT_TXPMARESET074_out;
  wire GT_TXPMARESET092_out;
  wire [0:0]I1;
  wire I2;
  wire I3;
  wire [2:0]I4;
  wire [2:0]I5;
  wire [1:0]INT_QPLLOUTCLK_OUT;
  wire [1:0]INT_QPLLOUTREFCLK_OUT;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire [2:0]O15;
  wire [5:0]O16;
  wire [2:0]O17;
  wire [5:0]O18;
  wire [2:0]O19;
  wire O2;
  wire [5:0]O20;
  wire [2:0]O21;
  wire [5:0]O22;
  wire [2:0]O23;
  wire [5:0]O24;
  wire [2:0]O25;
  wire [5:0]O26;
  wire [2:0]O27;
  wire [5:0]O28;
  wire [2:0]O29;
  wire O3;
  wire [15:0]O30;
  wire [15:0]O31;
  wire [15:0]O32;
  wire [15:0]O33;
  wire [15:0]O34;
  wire [15:0]O35;
  wire [15:0]O36;
  wire [15:0]O37;
  wire O38;
  wire [2:0]O39;
  wire O4;
  wire [2:0]O40;
  wire [2:0]O41;
  wire [2:0]O42;
  wire [2:0]O43;
  wire [2:0]O44;
  wire [2:0]O45;
  wire [2:0]O46;
  wire [1:0]O47;
  wire [1:0]O48;
  wire [1:0]O49;
  wire O5;
  wire [1:0]O50;
  wire [1:0]O51;
  wire [1:0]O52;
  wire [1:0]O53;
  wire [7:0]O54;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [7:0]PIPE_CPLL_LOCK;
  wire [15:0]PIPE_POWERDOWN;
  wire [1:0]PIPE_QPLL_LOCK;
  wire [39:0]PIPE_RATE_FSM;
  wire [7:0]PIPE_RXCHANISALIGNED;
  wire [7:0]PIPE_RXPOLARITY;
  wire [7:0]PIPE_TXCOMPLIANCE;
  wire [127:0]PIPE_TXDATA;
  wire [15:0]PIPE_TXDATAK;
  wire [3:0]PIPE_TXDEEMPH;
  wire PIPE_TXDETECTRX;
  wire [7:0]PIPE_TXELECIDLE;
  wire [2:0]PIPE_TXMARGIN;
  wire [7:0]PIPE_TXPHINITDONE;
  wire [5:0]Q;
  wire [2:0]TXMARGIN;
  wire [71:0]ext_ch_gt_drpaddr;
  wire [127:0]ext_ch_gt_drpdi;
  wire [127:0]ext_ch_gt_drpdo;
  wire [7:0]ext_ch_gt_drpen;
  wire [7:0]ext_ch_gt_drprdy;
  wire [7:0]ext_ch_gt_drpwe;
  wire [7:0]gt_ch_drp_rdy;
  wire [7:0]gt_rx_elec_idle_wire_filter;
  wire gt_rx_phy_status_q;
  wire [7:0]gt_rx_phy_status_wire_filter;
  wire gt_rxelecidle_q;
  wire [7:0]int_pclk_sel_slave;
  wire \n_0_pl_ltssm_state_q[5]_i_1 ;
  wire n_0_txphinitdone_reg1_i_4;
  wire \n_19_gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst ;
  wire n_288_pipe_wrapper_i;
  wire n_289_pipe_wrapper_i;
  wire n_290_pipe_wrapper_i;
  wire n_291_pipe_wrapper_i;
  wire n_292_pipe_wrapper_i;
  wire n_293_pipe_wrapper_i;
  wire n_294_pipe_wrapper_i;
  wire n_295_pipe_wrapper_i;
  wire n_296_pipe_wrapper_i;
  wire n_297_pipe_wrapper_i;
  wire n_298_pipe_wrapper_i;
  wire n_299_pipe_wrapper_i;
  wire n_300_pipe_wrapper_i;
  wire n_301_pipe_wrapper_i;
  wire n_302_pipe_wrapper_i;
  wire n_303_pipe_wrapper_i;
  wire n_368_pipe_wrapper_i;
  wire n_369_pipe_wrapper_i;
  wire n_514_pipe_wrapper_i;
  wire n_515_pipe_wrapper_i;
  wire n_516_pipe_wrapper_i;
  wire n_517_pipe_wrapper_i;
  wire n_518_pipe_wrapper_i;
  wire n_519_pipe_wrapper_i;
  wire n_520_pipe_wrapper_i;
  wire n_521_pipe_wrapper_i;
  wire n_522_pipe_wrapper_i;
  wire n_523_pipe_wrapper_i;
  wire n_524_pipe_wrapper_i;
  wire n_525_pipe_wrapper_i;
  wire n_526_pipe_wrapper_i;
  wire n_527_pipe_wrapper_i;
  wire n_528_pipe_wrapper_i;
  wire n_529_pipe_wrapper_i;
  wire n_530_pipe_wrapper_i;
  wire n_531_pipe_wrapper_i;
  wire n_533_pipe_wrapper_i;
  wire n_534_pipe_wrapper_i;
  wire n_535_pipe_wrapper_i;
  wire n_536_pipe_wrapper_i;
  wire n_537_pipe_wrapper_i;
  wire n_538_pipe_wrapper_i;
  wire n_539_pipe_wrapper_i;
  wire n_540_pipe_wrapper_i;
  wire n_541_pipe_wrapper_i;
  wire n_542_pipe_wrapper_i;
  wire n_543_pipe_wrapper_i;
  wire n_544_pipe_wrapper_i;
  wire n_545_pipe_wrapper_i;
  wire n_546_pipe_wrapper_i;
  wire n_547_pipe_wrapper_i;
  wire n_548_pipe_wrapper_i;
  wire n_549_pipe_wrapper_i;
  wire n_550_pipe_wrapper_i;
  wire n_552_pipe_wrapper_i;
  wire n_553_pipe_wrapper_i;
  wire n_554_pipe_wrapper_i;
  wire n_555_pipe_wrapper_i;
  wire n_556_pipe_wrapper_i;
  wire n_557_pipe_wrapper_i;
  wire n_558_pipe_wrapper_i;
  wire n_559_pipe_wrapper_i;
  wire n_560_pipe_wrapper_i;
  wire n_561_pipe_wrapper_i;
  wire n_562_pipe_wrapper_i;
  wire n_563_pipe_wrapper_i;
  wire n_564_pipe_wrapper_i;
  wire n_565_pipe_wrapper_i;
  wire n_566_pipe_wrapper_i;
  wire n_567_pipe_wrapper_i;
  wire n_568_pipe_wrapper_i;
  wire n_569_pipe_wrapper_i;
  wire n_573_pipe_wrapper_i;
  wire n_574_pipe_wrapper_i;
  wire n_575_pipe_wrapper_i;
  wire n_576_pipe_wrapper_i;
  wire n_577_pipe_wrapper_i;
  wire n_578_pipe_wrapper_i;
  wire n_579_pipe_wrapper_i;
  wire n_580_pipe_wrapper_i;
  wire n_581_pipe_wrapper_i;
  wire n_582_pipe_wrapper_i;
  wire n_583_pipe_wrapper_i;
  wire n_584_pipe_wrapper_i;
  wire n_585_pipe_wrapper_i;
  wire n_586_pipe_wrapper_i;
  wire n_587_pipe_wrapper_i;
  wire n_588_pipe_wrapper_i;
  wire n_589_pipe_wrapper_i;
  wire n_590_pipe_wrapper_i;
  wire n_592_pipe_wrapper_i;
  wire n_593_pipe_wrapper_i;
  wire n_594_pipe_wrapper_i;
  wire n_595_pipe_wrapper_i;
  wire n_596_pipe_wrapper_i;
  wire n_597_pipe_wrapper_i;
  wire n_598_pipe_wrapper_i;
  wire n_599_pipe_wrapper_i;
  wire n_600_pipe_wrapper_i;
  wire n_601_pipe_wrapper_i;
  wire n_602_pipe_wrapper_i;
  wire n_603_pipe_wrapper_i;
  wire n_604_pipe_wrapper_i;
  wire n_605_pipe_wrapper_i;
  wire n_606_pipe_wrapper_i;
  wire n_607_pipe_wrapper_i;
  wire n_608_pipe_wrapper_i;
  wire n_609_pipe_wrapper_i;
  wire n_611_pipe_wrapper_i;
  wire n_612_pipe_wrapper_i;
  wire n_613_pipe_wrapper_i;
  wire n_614_pipe_wrapper_i;
  wire n_615_pipe_wrapper_i;
  wire n_616_pipe_wrapper_i;
  wire n_617_pipe_wrapper_i;
  wire n_618_pipe_wrapper_i;
  wire n_619_pipe_wrapper_i;
  wire n_620_pipe_wrapper_i;
  wire n_621_pipe_wrapper_i;
  wire n_622_pipe_wrapper_i;
  wire n_623_pipe_wrapper_i;
  wire n_624_pipe_wrapper_i;
  wire n_625_pipe_wrapper_i;
  wire n_626_pipe_wrapper_i;
  wire n_627_pipe_wrapper_i;
  wire n_628_pipe_wrapper_i;
  wire n_630_pipe_wrapper_i;
  wire n_631_pipe_wrapper_i;
  wire n_632_pipe_wrapper_i;
  wire n_633_pipe_wrapper_i;
  wire n_634_pipe_wrapper_i;
  wire n_635_pipe_wrapper_i;
  wire n_636_pipe_wrapper_i;
  wire n_637_pipe_wrapper_i;
  wire n_638_pipe_wrapper_i;
  wire n_639_pipe_wrapper_i;
  wire n_640_pipe_wrapper_i;
  wire n_641_pipe_wrapper_i;
  wire n_642_pipe_wrapper_i;
  wire n_643_pipe_wrapper_i;
  wire n_644_pipe_wrapper_i;
  wire n_645_pipe_wrapper_i;
  wire n_646_pipe_wrapper_i;
  wire n_647_pipe_wrapper_i;
  wire n_664_pipe_wrapper_i;
  wire n_674_pipe_wrapper_i;
  wire n_678_pipe_wrapper_i;
  wire n_685_pipe_wrapper_i;
  wire n_695_pipe_wrapper_i;
  wire n_705_pipe_wrapper_i;
  wire n_715_pipe_wrapper_i;
  wire n_725_pipe_wrapper_i;
  wire n_735_pipe_wrapper_i;
  wire n_739_pipe_wrapper_i;
  wire n_780_pipe_wrapper_i;
  wire n_781_pipe_wrapper_i;
  wire n_782_pipe_wrapper_i;
  wire n_783_pipe_wrapper_i;
  wire n_784_pipe_wrapper_i;
  wire n_785_pipe_wrapper_i;
  wire n_786_pipe_wrapper_i;
  wire n_787_pipe_wrapper_i;
  wire n_788_pipe_wrapper_i;
  wire n_789_pipe_wrapper_i;
  wire n_790_pipe_wrapper_i;
  wire n_791_pipe_wrapper_i;
  wire n_792_pipe_wrapper_i;
  wire n_793_pipe_wrapper_i;
  wire n_794_pipe_wrapper_i;
  wire n_795_pipe_wrapper_i;
  wire n_796_pipe_wrapper_i;
  wire n_797_pipe_wrapper_i;
  wire n_798_pipe_wrapper_i;
  wire n_799_pipe_wrapper_i;
  wire n_800_pipe_wrapper_i;
  wire n_801_pipe_wrapper_i;
  wire n_802_pipe_wrapper_i;
  wire n_803_pipe_wrapper_i;
  wire [1:0]out;
  wire p_1_in;
  wire p_1_in116_in;
  wire p_1_in13_in;
  wire p_1_in31_in;
  wire p_1_in42_in;
  wire p_1_in60_in;
  wire p_1_in70_in;
  wire p_1_in88_in;
  wire [7:0]pci_exp_rxn;
  wire [7:0]pci_exp_rxp;
  wire [7:0]pci_exp_txn;
  wire [7:0]pci_exp_txp;
  wire phy_rdy_n_int;
  wire [63:0]pipe_dmonitorout;
  wire [7:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire pipe_mmcm_rst_n;
  wire [3:0]pipe_qrst_fsm;
  wire pipe_qrst_idle;
  wire pipe_rate_idle;
  wire [3:0]pipe_rst_fsm;
  wire pipe_rx0_valid_gt;
  wire pipe_rx1_valid_gt;
  wire pipe_rx2_valid_gt;
  wire pipe_rx3_valid_gt;
  wire pipe_rx4_valid_gt;
  wire pipe_rx5_valid_gt;
  wire pipe_rx6_valid_gt;
  wire pipe_rx7_valid_gt;
  wire [23:0]pipe_rxbufstatus;
  wire [7:0]pipe_rxcommadet;
  wire [63:0]pipe_rxdisperr;
  wire [7:0]pipe_rxdlysresetdone;
  wire [63:0]pipe_rxnotintable;
  wire [7:0]pipe_rxoutclk_out;
  wire [7:0]pipe_rxphaligndone;
  wire pipe_rxprbscntreset;
  wire [7:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [23:0]pipe_rxstatus;
  wire [55:0]pipe_sync_fsm_rx;
  wire pipe_tx_rcvr_det_gt;
  wire [7:0]pipe_txdlysresetdone;
  wire pipe_txoutclk_out;
  wire [7:0]pipe_txphaligndone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire [5:0]pl_ltssm_state;
  wire [5:0]pl_ltssm_state_q;
  wire plm_in_l0;
  wire [0:0]rate_gen3;
  wire reg_clock_locked;
  wire sys_clk;
  wire sys_rst_n;
  wire [3:0]user_active_lane;

pcie_7x_0_core_top_pcie_7x_0_core_top_gt_rx_valid_filter_7x \gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst 
       (.CLK_PCLK(CLK_PCLK),
        .D(D),
        .I1(n_664_pipe_wrapper_i),
        .I2(pl_ltssm_state_q),
        .I3({n_780_pipe_wrapper_i,n_781_pipe_wrapper_i,n_782_pipe_wrapper_i}),
        .O1(pipe_rx0_valid_gt),
        .O2(\n_19_gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst ),
        .O39(O39),
        .PIPE_RXDATA({n_288_pipe_wrapper_i,n_289_pipe_wrapper_i,n_290_pipe_wrapper_i,n_291_pipe_wrapper_i,n_292_pipe_wrapper_i,n_293_pipe_wrapper_i,n_294_pipe_wrapper_i,n_295_pipe_wrapper_i,n_296_pipe_wrapper_i,n_297_pipe_wrapper_i,n_298_pipe_wrapper_i,n_299_pipe_wrapper_i,n_300_pipe_wrapper_i,n_301_pipe_wrapper_i,n_302_pipe_wrapper_i,n_303_pipe_wrapper_i}),
        .PIPE_RXDATAK({n_368_pipe_wrapper_i,n_369_pipe_wrapper_i}),
        .PIPE_RXELECIDLE(gt_rx_elec_idle_wire_filter[0]),
        .Q(O30),
        .SR(phy_rdy_n_int),
        .gt_rx_phy_status_q(gt_rx_phy_status_q),
        .gt_rx_phy_status_wire_filter(gt_rx_phy_status_wire_filter[0]),
        .gt_rxelecidle_q(gt_rxelecidle_q));
pcie_7x_0_core_top_pcie_7x_0_core_top_gt_rx_valid_filter_7x_22 \gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst 
       (.CLK_PCLK(CLK_PCLK),
        .D({n_783_pipe_wrapper_i,n_784_pipe_wrapper_i,n_785_pipe_wrapper_i}),
        .I1(n_674_pipe_wrapper_i),
        .I2({pl_ltssm_state_q[4],pl_ltssm_state_q[2:1]}),
        .I3(\n_19_gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst ),
        .O1(pipe_rx1_valid_gt),
        .O2(O1),
        .O3(O2),
        .O40(O40),
        .O47(O47),
        .PIPE_RXDATA({n_514_pipe_wrapper_i,n_515_pipe_wrapper_i,n_516_pipe_wrapper_i,n_517_pipe_wrapper_i,n_518_pipe_wrapper_i,n_519_pipe_wrapper_i,n_520_pipe_wrapper_i,n_521_pipe_wrapper_i,n_522_pipe_wrapper_i,n_523_pipe_wrapper_i,n_524_pipe_wrapper_i,n_525_pipe_wrapper_i,n_526_pipe_wrapper_i,n_527_pipe_wrapper_i,n_528_pipe_wrapper_i,n_529_pipe_wrapper_i}),
        .PIPE_RXDATAK({n_530_pipe_wrapper_i,n_531_pipe_wrapper_i}),
        .PIPE_RXELECIDLE(gt_rx_elec_idle_wire_filter[1]),
        .Q(O31),
        .SR(phy_rdy_n_int),
        .gt_rx_phy_status_wire_filter(gt_rx_phy_status_wire_filter[1]));
pcie_7x_0_core_top_pcie_7x_0_core_top_gt_rx_valid_filter_7x_23 \gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst 
       (.CLK_PCLK(CLK_PCLK),
        .D({n_786_pipe_wrapper_i,n_787_pipe_wrapper_i,n_788_pipe_wrapper_i}),
        .I1(n_685_pipe_wrapper_i),
        .I2({pl_ltssm_state_q[4],pl_ltssm_state_q[2:1]}),
        .I3(\n_19_gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst ),
        .O1(pipe_rx2_valid_gt),
        .O3(O3),
        .O4(O4),
        .O41(O41),
        .O48(O48),
        .PIPE_RXDATA({n_533_pipe_wrapper_i,n_534_pipe_wrapper_i,n_535_pipe_wrapper_i,n_536_pipe_wrapper_i,n_537_pipe_wrapper_i,n_538_pipe_wrapper_i,n_539_pipe_wrapper_i,n_540_pipe_wrapper_i,n_541_pipe_wrapper_i,n_542_pipe_wrapper_i,n_543_pipe_wrapper_i,n_544_pipe_wrapper_i,n_545_pipe_wrapper_i,n_546_pipe_wrapper_i,n_547_pipe_wrapper_i,n_548_pipe_wrapper_i}),
        .PIPE_RXDATAK({n_549_pipe_wrapper_i,n_550_pipe_wrapper_i}),
        .PIPE_RXELECIDLE(gt_rx_elec_idle_wire_filter[2]),
        .Q(O32),
        .SR(phy_rdy_n_int),
        .gt_rx_phy_status_wire_filter(gt_rx_phy_status_wire_filter[2]));
pcie_7x_0_core_top_pcie_7x_0_core_top_gt_rx_valid_filter_7x_24 \gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst 
       (.CLK_PCLK(CLK_PCLK),
        .D({n_789_pipe_wrapper_i,n_790_pipe_wrapper_i,n_791_pipe_wrapper_i}),
        .I1(n_695_pipe_wrapper_i),
        .I2({pl_ltssm_state_q[4],pl_ltssm_state_q[2:1]}),
        .I3(\n_19_gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst ),
        .O1(pipe_rx3_valid_gt),
        .O42(O42),
        .O49(O49),
        .O5(O5),
        .O6(O6),
        .PIPE_RXDATA({n_552_pipe_wrapper_i,n_553_pipe_wrapper_i,n_554_pipe_wrapper_i,n_555_pipe_wrapper_i,n_556_pipe_wrapper_i,n_557_pipe_wrapper_i,n_558_pipe_wrapper_i,n_559_pipe_wrapper_i,n_560_pipe_wrapper_i,n_561_pipe_wrapper_i,n_562_pipe_wrapper_i,n_563_pipe_wrapper_i,n_564_pipe_wrapper_i,n_565_pipe_wrapper_i,n_566_pipe_wrapper_i,n_567_pipe_wrapper_i}),
        .PIPE_RXDATAK({n_568_pipe_wrapper_i,n_569_pipe_wrapper_i}),
        .PIPE_RXELECIDLE(gt_rx_elec_idle_wire_filter[3]),
        .Q(O33),
        .SR(phy_rdy_n_int),
        .gt_rx_phy_status_wire_filter(gt_rx_phy_status_wire_filter[3]));
pcie_7x_0_core_top_pcie_7x_0_core_top_gt_rx_valid_filter_7x_25 \gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst 
       (.CLK_PCLK(CLK_PCLK),
        .D({n_792_pipe_wrapper_i,n_793_pipe_wrapper_i,n_794_pipe_wrapper_i}),
        .I1(n_705_pipe_wrapper_i),
        .I2({pl_ltssm_state_q[4],pl_ltssm_state_q[2:1]}),
        .I3(\n_19_gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst ),
        .O1(pipe_rx4_valid_gt),
        .O43(O43),
        .O50(O50),
        .O7(O7),
        .O8(O8),
        .PIPE_RXDATA({n_573_pipe_wrapper_i,n_574_pipe_wrapper_i,n_575_pipe_wrapper_i,n_576_pipe_wrapper_i,n_577_pipe_wrapper_i,n_578_pipe_wrapper_i,n_579_pipe_wrapper_i,n_580_pipe_wrapper_i,n_581_pipe_wrapper_i,n_582_pipe_wrapper_i,n_583_pipe_wrapper_i,n_584_pipe_wrapper_i,n_585_pipe_wrapper_i,n_586_pipe_wrapper_i,n_587_pipe_wrapper_i,n_588_pipe_wrapper_i}),
        .PIPE_RXDATAK({n_589_pipe_wrapper_i,n_590_pipe_wrapper_i}),
        .PIPE_RXELECIDLE(gt_rx_elec_idle_wire_filter[4]),
        .Q(O34),
        .SR(phy_rdy_n_int),
        .gt_rx_phy_status_wire_filter(gt_rx_phy_status_wire_filter[4]));
pcie_7x_0_core_top_pcie_7x_0_core_top_gt_rx_valid_filter_7x_26 \gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst 
       (.CLK_PCLK(CLK_PCLK),
        .D({n_795_pipe_wrapper_i,n_796_pipe_wrapper_i,n_797_pipe_wrapper_i}),
        .I1(n_715_pipe_wrapper_i),
        .I2({pl_ltssm_state_q[4],pl_ltssm_state_q[2:1]}),
        .I3(\n_19_gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst ),
        .O1(pipe_rx5_valid_gt),
        .O10(O10),
        .O44(O44),
        .O51(O51),
        .O9(O9),
        .PIPE_RXDATA({n_592_pipe_wrapper_i,n_593_pipe_wrapper_i,n_594_pipe_wrapper_i,n_595_pipe_wrapper_i,n_596_pipe_wrapper_i,n_597_pipe_wrapper_i,n_598_pipe_wrapper_i,n_599_pipe_wrapper_i,n_600_pipe_wrapper_i,n_601_pipe_wrapper_i,n_602_pipe_wrapper_i,n_603_pipe_wrapper_i,n_604_pipe_wrapper_i,n_605_pipe_wrapper_i,n_606_pipe_wrapper_i,n_607_pipe_wrapper_i}),
        .PIPE_RXDATAK({n_608_pipe_wrapper_i,n_609_pipe_wrapper_i}),
        .PIPE_RXELECIDLE(gt_rx_elec_idle_wire_filter[5]),
        .Q(O35),
        .SR(phy_rdy_n_int),
        .gt_rx_phy_status_wire_filter(gt_rx_phy_status_wire_filter[5]));
pcie_7x_0_core_top_pcie_7x_0_core_top_gt_rx_valid_filter_7x_27 \gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst 
       (.CLK_PCLK(CLK_PCLK),
        .D({n_798_pipe_wrapper_i,n_799_pipe_wrapper_i,n_800_pipe_wrapper_i}),
        .I1(n_725_pipe_wrapper_i),
        .I2({pl_ltssm_state_q[4],pl_ltssm_state_q[2:1]}),
        .I3(\n_19_gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst ),
        .O1(pipe_rx6_valid_gt),
        .O11(O11),
        .O12(O12),
        .O45(O45),
        .O52(O52),
        .PIPE_RXDATA({n_611_pipe_wrapper_i,n_612_pipe_wrapper_i,n_613_pipe_wrapper_i,n_614_pipe_wrapper_i,n_615_pipe_wrapper_i,n_616_pipe_wrapper_i,n_617_pipe_wrapper_i,n_618_pipe_wrapper_i,n_619_pipe_wrapper_i,n_620_pipe_wrapper_i,n_621_pipe_wrapper_i,n_622_pipe_wrapper_i,n_623_pipe_wrapper_i,n_624_pipe_wrapper_i,n_625_pipe_wrapper_i,n_626_pipe_wrapper_i}),
        .PIPE_RXDATAK({n_627_pipe_wrapper_i,n_628_pipe_wrapper_i}),
        .PIPE_RXELECIDLE(gt_rx_elec_idle_wire_filter[6]),
        .Q(O36),
        .SR(phy_rdy_n_int),
        .gt_rx_phy_status_wire_filter(gt_rx_phy_status_wire_filter[6]));
pcie_7x_0_core_top_pcie_7x_0_core_top_gt_rx_valid_filter_7x_28 \gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst 
       (.CLK_PCLK(CLK_PCLK),
        .D({n_801_pipe_wrapper_i,n_802_pipe_wrapper_i,n_803_pipe_wrapper_i}),
        .I1(n_735_pipe_wrapper_i),
        .I2(pl_ltssm_state_q),
        .I3(\n_19_gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst ),
        .O1(pipe_rx7_valid_gt),
        .O13(O13),
        .O14(O14),
        .O46(O46),
        .O53(O53),
        .PIPE_RXDATA({n_630_pipe_wrapper_i,n_631_pipe_wrapper_i,n_632_pipe_wrapper_i,n_633_pipe_wrapper_i,n_634_pipe_wrapper_i,n_635_pipe_wrapper_i,n_636_pipe_wrapper_i,n_637_pipe_wrapper_i,n_638_pipe_wrapper_i,n_639_pipe_wrapper_i,n_640_pipe_wrapper_i,n_641_pipe_wrapper_i,n_642_pipe_wrapper_i,n_643_pipe_wrapper_i,n_644_pipe_wrapper_i,n_645_pipe_wrapper_i}),
        .PIPE_RXDATAK({n_646_pipe_wrapper_i,n_647_pipe_wrapper_i}),
        .PIPE_RXELECIDLE(gt_rx_elec_idle_wire_filter[7]),
        .Q(O37),
        .SR(phy_rdy_n_int),
        .gt_rx_phy_status_wire_filter(gt_rx_phy_status_wire_filter[7]),
        .plm_in_l0(plm_in_l0));
LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_10__0__0 
       (.I0(GT_TXPMARESET092_out),
        .I1(p_1_in88_in),
        .O(GT_RXPMARESET089_out));
LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_10__1__0 
       (.I0(GT_TXPMARESET064_out),
        .I1(p_1_in60_in),
        .O(GT_RXPMARESET061_out));
LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_10__2__0 
       (.I0(GT_TXPMARESET046_out),
        .I1(p_1_in42_in),
        .O(GT_RXPMARESET043_out));
LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_10__3 
       (.I0(GT_TXPMARESET0),
        .I1(p_1_in),
        .O(GT_RXPMARESET0));
LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_11__0__0 
       (.I0(GT_TXPMARESET074_out),
        .I1(p_1_in70_in),
        .O(GT_RXPMARESET071_out));
LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_11__1__0 
       (.I0(GT_TXPMARESET035_out),
        .I1(p_1_in31_in),
        .O(GT_RXPMARESET032_out));
LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_11__2__0 
       (.I0(GT_TXPMARESET017_out),
        .I1(p_1_in13_in),
        .O(GT_RXPMARESET014_out));
LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_11__3 
       (.I0(GT_TXPMARESET0120_out),
        .I1(p_1_in116_in),
        .O(GT_RXPMARESET0117_out));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_29
       (.I0(phy_rdy_n_int),
        .O(O38));
FDRE phy_rdy_n_int_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(n_739_pipe_wrapper_i),
        .Q(phy_rdy_n_int),
        .R(1'b0));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_wrapper pipe_wrapper_i
       (.CLK_DCLK(CLK_DCLK),
        .CLK_MMCM_LOCK(CLK_MMCM_LOCK),
        .CLK_OOBCLK(CLK_PCLK),
        .CLK_PCLK_SEL(O54),
        .CLK_USERCLK1(CLK_USERCLK1),
        .CLK_USERCLK2(CLK_USERCLK2),
        .D({n_783_pipe_wrapper_i,n_784_pipe_wrapper_i,n_785_pipe_wrapper_i}),
        .DRP_FSM(O15),
        .EQ_GEN3(rate_gen3),
        .GT_RXPMARESET0(GT_RXPMARESET0),
        .GT_RXPMARESET0117_out(GT_RXPMARESET0117_out),
        .GT_RXPMARESET014_out(GT_RXPMARESET014_out),
        .GT_RXPMARESET032_out(GT_RXPMARESET032_out),
        .GT_RXPMARESET043_out(GT_RXPMARESET043_out),
        .GT_RXPMARESET061_out(GT_RXPMARESET061_out),
        .GT_RXPMARESET071_out(GT_RXPMARESET071_out),
        .GT_RXPMARESET089_out(GT_RXPMARESET089_out),
        .GT_TXPMARESET0(GT_TXPMARESET0),
        .GT_TXPMARESET0120_out(GT_TXPMARESET0120_out),
        .GT_TXPMARESET017_out(GT_TXPMARESET017_out),
        .GT_TXPMARESET035_out(GT_TXPMARESET035_out),
        .GT_TXPMARESET046_out(GT_TXPMARESET046_out),
        .GT_TXPMARESET064_out(GT_TXPMARESET064_out),
        .GT_TXPMARESET074_out(GT_TXPMARESET074_out),
        .GT_TXPMARESET092_out(GT_TXPMARESET092_out),
        .I1(n_0_txphinitdone_reg1_i_4),
        .I10(pipe_rx4_valid_gt),
        .I11(pipe_rx5_valid_gt),
        .I12(pipe_rx6_valid_gt),
        .I13(pipe_rx7_valid_gt),
        .I14(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(pipe_rx0_valid_gt),
        .I7(pipe_rx1_valid_gt),
        .I8(pipe_rx2_valid_gt),
        .I9(pipe_rx3_valid_gt),
        .O1(INT_QPLLOUTCLK_OUT[0]),
        .O10(INT_QPLLOUTCLK_OUT[1]),
        .O11(INT_QPLLOUTREFCLK_OUT[1]),
        .O12({n_573_pipe_wrapper_i,n_574_pipe_wrapper_i,n_575_pipe_wrapper_i,n_576_pipe_wrapper_i,n_577_pipe_wrapper_i,n_578_pipe_wrapper_i,n_579_pipe_wrapper_i,n_580_pipe_wrapper_i,n_581_pipe_wrapper_i,n_582_pipe_wrapper_i,n_583_pipe_wrapper_i,n_584_pipe_wrapper_i,n_585_pipe_wrapper_i,n_586_pipe_wrapper_i,n_587_pipe_wrapper_i,n_588_pipe_wrapper_i}),
        .O13({n_589_pipe_wrapper_i,n_590_pipe_wrapper_i}),
        .O14({n_592_pipe_wrapper_i,n_593_pipe_wrapper_i,n_594_pipe_wrapper_i,n_595_pipe_wrapper_i,n_596_pipe_wrapper_i,n_597_pipe_wrapper_i,n_598_pipe_wrapper_i,n_599_pipe_wrapper_i,n_600_pipe_wrapper_i,n_601_pipe_wrapper_i,n_602_pipe_wrapper_i,n_603_pipe_wrapper_i,n_604_pipe_wrapper_i,n_605_pipe_wrapper_i,n_606_pipe_wrapper_i,n_607_pipe_wrapper_i}),
        .O15({n_608_pipe_wrapper_i,n_609_pipe_wrapper_i}),
        .O16({n_611_pipe_wrapper_i,n_612_pipe_wrapper_i,n_613_pipe_wrapper_i,n_614_pipe_wrapper_i,n_615_pipe_wrapper_i,n_616_pipe_wrapper_i,n_617_pipe_wrapper_i,n_618_pipe_wrapper_i,n_619_pipe_wrapper_i,n_620_pipe_wrapper_i,n_621_pipe_wrapper_i,n_622_pipe_wrapper_i,n_623_pipe_wrapper_i,n_624_pipe_wrapper_i,n_625_pipe_wrapper_i,n_626_pipe_wrapper_i}),
        .O17({n_627_pipe_wrapper_i,n_628_pipe_wrapper_i}),
        .O18({n_630_pipe_wrapper_i,n_631_pipe_wrapper_i,n_632_pipe_wrapper_i,n_633_pipe_wrapper_i,n_634_pipe_wrapper_i,n_635_pipe_wrapper_i,n_636_pipe_wrapper_i,n_637_pipe_wrapper_i,n_638_pipe_wrapper_i,n_639_pipe_wrapper_i,n_640_pipe_wrapper_i,n_641_pipe_wrapper_i,n_642_pipe_wrapper_i,n_643_pipe_wrapper_i,n_644_pipe_wrapper_i,n_645_pipe_wrapper_i}),
        .O19({n_646_pipe_wrapper_i,n_647_pipe_wrapper_i}),
        .O2(INT_QPLLOUTREFCLK_OUT[0]),
        .O20({user_active_lane[3],user_active_lane[1:0]}),
        .O21(n_664_pipe_wrapper_i),
        .O22(O16),
        .O23(n_674_pipe_wrapper_i),
        .O24(O17),
        .O25(n_678_pipe_wrapper_i),
        .O26(O18),
        .O27(n_685_pipe_wrapper_i),
        .O28(O19),
        .O29(O20),
        .O3(PIPE_TXPHINITDONE[0]),
        .O30(n_695_pipe_wrapper_i),
        .O31(O21),
        .O32(O22),
        .O33(n_705_pipe_wrapper_i),
        .O34(O23),
        .O35(O24),
        .O36(n_715_pipe_wrapper_i),
        .O37(O25),
        .O38(O26),
        .O39(n_725_pipe_wrapper_i),
        .O4({n_514_pipe_wrapper_i,n_515_pipe_wrapper_i,n_516_pipe_wrapper_i,n_517_pipe_wrapper_i,n_518_pipe_wrapper_i,n_519_pipe_wrapper_i,n_520_pipe_wrapper_i,n_521_pipe_wrapper_i,n_522_pipe_wrapper_i,n_523_pipe_wrapper_i,n_524_pipe_wrapper_i,n_525_pipe_wrapper_i,n_526_pipe_wrapper_i,n_527_pipe_wrapper_i,n_528_pipe_wrapper_i,n_529_pipe_wrapper_i}),
        .O40(O27),
        .O41(O28),
        .O42(n_735_pipe_wrapper_i),
        .O43(O29),
        .O44(n_739_pipe_wrapper_i),
        .O45(PIPE_RATE_FSM[9:5]),
        .O46(PIPE_RATE_FSM[14:10]),
        .O47(PIPE_RATE_FSM[19:15]),
        .O48(PIPE_RATE_FSM[24:20]),
        .O49(PIPE_RATE_FSM[29:25]),
        .O5({n_530_pipe_wrapper_i,n_531_pipe_wrapper_i}),
        .O50(PIPE_RATE_FSM[34:30]),
        .O51(PIPE_RATE_FSM[39:35]),
        .O52({n_780_pipe_wrapper_i,n_781_pipe_wrapper_i,n_782_pipe_wrapper_i}),
        .O53({n_786_pipe_wrapper_i,n_787_pipe_wrapper_i,n_788_pipe_wrapper_i}),
        .O54({n_789_pipe_wrapper_i,n_790_pipe_wrapper_i,n_791_pipe_wrapper_i}),
        .O55({n_792_pipe_wrapper_i,n_793_pipe_wrapper_i,n_794_pipe_wrapper_i}),
        .O56({n_795_pipe_wrapper_i,n_796_pipe_wrapper_i,n_797_pipe_wrapper_i}),
        .O57({n_798_pipe_wrapper_i,n_799_pipe_wrapper_i,n_800_pipe_wrapper_i}),
        .O58({n_801_pipe_wrapper_i,n_802_pipe_wrapper_i,n_803_pipe_wrapper_i}),
        .O59(p_1_in88_in),
        .O6({n_533_pipe_wrapper_i,n_534_pipe_wrapper_i,n_535_pipe_wrapper_i,n_536_pipe_wrapper_i,n_537_pipe_wrapper_i,n_538_pipe_wrapper_i,n_539_pipe_wrapper_i,n_540_pipe_wrapper_i,n_541_pipe_wrapper_i,n_542_pipe_wrapper_i,n_543_pipe_wrapper_i,n_544_pipe_wrapper_i,n_545_pipe_wrapper_i,n_546_pipe_wrapper_i,n_547_pipe_wrapper_i,n_548_pipe_wrapper_i}),
        .O60(p_1_in116_in),
        .O61(p_1_in70_in),
        .O62(p_1_in60_in),
        .O63(p_1_in42_in),
        .O64(p_1_in31_in),
        .O65(p_1_in13_in),
        .O7({n_549_pipe_wrapper_i,n_550_pipe_wrapper_i}),
        .O8({n_552_pipe_wrapper_i,n_553_pipe_wrapper_i,n_554_pipe_wrapper_i,n_555_pipe_wrapper_i,n_556_pipe_wrapper_i,n_557_pipe_wrapper_i,n_558_pipe_wrapper_i,n_559_pipe_wrapper_i,n_560_pipe_wrapper_i,n_561_pipe_wrapper_i,n_562_pipe_wrapper_i,n_563_pipe_wrapper_i,n_564_pipe_wrapper_i,n_565_pipe_wrapper_i,n_566_pipe_wrapper_i,n_567_pipe_wrapper_i}),
        .O9({n_568_pipe_wrapper_i,n_569_pipe_wrapper_i}),
        .PIPE_POWERDOWN(PIPE_POWERDOWN),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED),
        .PIPE_RXDATA({n_288_pipe_wrapper_i,n_289_pipe_wrapper_i,n_290_pipe_wrapper_i,n_291_pipe_wrapper_i,n_292_pipe_wrapper_i,n_293_pipe_wrapper_i,n_294_pipe_wrapper_i,n_295_pipe_wrapper_i,n_296_pipe_wrapper_i,n_297_pipe_wrapper_i,n_298_pipe_wrapper_i,n_299_pipe_wrapper_i,n_300_pipe_wrapper_i,n_301_pipe_wrapper_i,n_302_pipe_wrapper_i,n_303_pipe_wrapper_i}),
        .PIPE_RXDATAK({n_368_pipe_wrapper_i,n_369_pipe_wrapper_i}),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE),
        .PIPE_TXDATA(PIPE_TXDATA),
        .PIPE_TXDATAK(PIPE_TXDATAK),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH),
        .PIPE_TXDETECTRX(PIPE_TXDETECTRX),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE),
        .PIPE_TXMARGIN(PIPE_TXMARGIN),
        .PIPE_TXPHINITDONE(PIPE_TXPHINITDONE[7:1]),
        .QRST_CPLLLOCK(PIPE_CPLL_LOCK),
        .QRST_QPLLLOCK(PIPE_QPLL_LOCK),
        .SYNC_FSM_TX(Q),
        .SYNC_RXPHALIGNDONE_M(pipe_rxphaligndone[0]),
        .TXMARGIN(TXMARGIN),
        .USER_RXPMARESET(p_1_in),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo),
        .ext_ch_gt_drpen(ext_ch_gt_drpen),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe),
        .gt_ch_drp_rdy(gt_ch_drp_rdy),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter),
        .gt_rx_phy_status_wire_filter(gt_rx_phy_status_wire_filter),
        .int_pclk_sel_slave(int_pclk_sel_slave),
        .out(out),
        .out0(PIPE_RATE_FSM[4:0]),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pipe_dmonitorout(pipe_dmonitorout),
        .pipe_eyescandataerror(pipe_eyescandataerror),
        .pipe_loopback(pipe_loopback),
        .pipe_mmcm_rst_n(pipe_mmcm_rst_n),
        .pipe_qrst_fsm(pipe_qrst_fsm),
        .pipe_qrst_idle(pipe_qrst_idle),
        .pipe_rate_idle(pipe_rate_idle),
        .pipe_rst_fsm(pipe_rst_fsm),
        .pipe_rxbufstatus(pipe_rxbufstatus),
        .pipe_rxcommadet(pipe_rxcommadet),
        .pipe_rxdisperr(pipe_rxdisperr),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone),
        .pipe_rxnotintable(pipe_rxnotintable),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxphaligndone(pipe_rxphaligndone[7:1]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx),
        .pipe_tx_rcvr_det_gt(pipe_tx_rcvr_det_gt),
        .pipe_txdlysresetdone(pipe_txdlysresetdone),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(pipe_txphaligndone),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .plm_in_l0(plm_in_l0),
        .reg_clock_locked(reg_clock_locked),
        .sys_clk(sys_clk),
        .sys_rst_n(sys_rst_n));
LUT1 #(
    .INIT(2'h1)) 
     \pl_ltssm_state_q[5]_i_1 
       (.I0(CLK_MMCM_LOCK),
        .O(\n_0_pl_ltssm_state_q[5]_i_1 ));
FDCE \pl_ltssm_state_q_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .CLR(\n_0_pl_ltssm_state_q[5]_i_1 ),
        .D(pl_ltssm_state[0]),
        .Q(pl_ltssm_state_q[0]));
FDCE \pl_ltssm_state_q_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .CLR(\n_0_pl_ltssm_state_q[5]_i_1 ),
        .D(pl_ltssm_state[1]),
        .Q(pl_ltssm_state_q[1]));
FDCE \pl_ltssm_state_q_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .CLR(\n_0_pl_ltssm_state_q[5]_i_1 ),
        .D(pl_ltssm_state[2]),
        .Q(pl_ltssm_state_q[2]));
FDCE \pl_ltssm_state_q_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .CLR(\n_0_pl_ltssm_state_q[5]_i_1 ),
        .D(pl_ltssm_state[3]),
        .Q(pl_ltssm_state_q[3]));
FDCE \pl_ltssm_state_q_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .CLR(\n_0_pl_ltssm_state_q[5]_i_1 ),
        .D(pl_ltssm_state[4]),
        .Q(pl_ltssm_state_q[4]));
FDCE \pl_ltssm_state_q_reg[5] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .CLR(\n_0_pl_ltssm_state_q[5]_i_1 ),
        .D(pl_ltssm_state[5]),
        .Q(pl_ltssm_state_q[5]));
FDCE reg_clock_locked_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .CLR(\n_0_pl_ltssm_state_q[5]_i_1 ),
        .D(1'b1),
        .Q(reg_clock_locked));
LUT6 #(
    .INIT(64'h0000000023002323)) 
     txphinitdone_reg1_i_4
       (.I0(PIPE_TXPHINITDONE[3]),
        .I1(n_678_pipe_wrapper_i),
        .I2(user_active_lane[3]),
        .I3(PIPE_TXPHINITDONE[1]),
        .I4(user_active_lane[1]),
        .I5(user_active_lane[0]),
        .O(n_0_txphinitdone_reg1_i_4));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gt_wrapper" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gt_wrapper
   (RATE_CPLLLOCK,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    O1,
    PIPE_RXCHANISALIGNED,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    gt_rx_elec_idle_wire_filter,
    pipe_rxoutclk_out,
    SYNC_RXPHALIGNDONE_M,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    O2,
    pipe_txdlysresetdone,
    pipe_txoutclk_out,
    pipe_txphaligndone,
    O3,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    RXCHBONDO,
    PIPE_RXDATA,
    pipe_dmonitorout,
    PIPE_RXDATAK,
    pipe_rxdisperr,
    pipe_rxnotintable,
    O52,
    gt_cpllpdrefclk,
    CLK,
    I1,
    I2,
    USER_EYESCANRESET,
    sys_clk,
    DRP_GTXRESET,
    pci_exp_rxn,
    pci_exp_rxp,
    I3,
    I4,
    I5,
    I6,
    USER_RXBUFRESET,
    USER_RXCDRFREQRESET,
    USER_RXCDRRESET,
    I7,
    I8,
    USER_RXDFELPMRESET,
    SYNC_RXSYNC_DONE,
    I9,
    USER_RXPCSRESET,
    I10,
    GT_RXPMARESET0,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    I11,
    I12,
    PIPE_TXDEEMPH,
    I13,
    I14,
    I15,
    PIPE_TXELECIDLE,
    I16,
    I17,
    GT_TXPMARESET0,
    pipe_txprbsforceerr,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    TXMARGIN,
    pipe_txprbssel,
    USER_OOBCLK,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR,
    plm_in_l0,
    I18,
    rst_cpllpd,
    p_0_in3_in,
    I19,
    p_0_in2_in);
  output RATE_CPLLLOCK;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output O1;
  output [0:0]PIPE_RXCHANISALIGNED;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output [0:0]gt_rx_elec_idle_wire_filter;
  output [0:0]pipe_rxoutclk_out;
  output SYNC_RXPHALIGNDONE_M;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output O2;
  output [0:0]pipe_txdlysresetdone;
  output pipe_txoutclk_out;
  output [0:0]pipe_txphaligndone;
  output O3;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [4:0]RXCHBONDO;
  output [15:0]PIPE_RXDATA;
  output [7:0]pipe_dmonitorout;
  output [1:0]PIPE_RXDATAK;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  output [2:0]O52;
  input gt_cpllpdrefclk;
  input CLK;
  input I1;
  input I2;
  input USER_EYESCANRESET;
  input sys_clk;
  input DRP_GTXRESET;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input I3;
  input I4;
  input I5;
  input I6;
  input USER_RXBUFRESET;
  input USER_RXCDRFREQRESET;
  input USER_RXCDRRESET;
  input I7;
  input I8;
  input USER_RXDFELPMRESET;
  input SYNC_RXSYNC_DONE;
  input I9;
  input USER_RXPCSRESET;
  input I10;
  input GT_RXPMARESET0;
  input [0:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input I11;
  input I12;
  input [0:0]PIPE_TXDEEMPH;
  input I13;
  input I14;
  input I15;
  input [0:0]PIPE_TXELECIDLE;
  input I16;
  input I17;
  input GT_TXPMARESET0;
  input pipe_txprbsforceerr;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [1:0]RXSYSCLKSEL;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]RXRATE;
  input [2:0]TXMARGIN;
  input [2:0]pipe_txprbssel;
  input USER_OOBCLK;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [15:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;
  input plm_in_l0;
  input I18;
  input rst_cpllpd;
  input p_0_in3_in;
  input I19;
  input p_0_in2_in;

  wire CLK;
  wire CPLLPD0;
  wire CPLLRESET0;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_GTXRESET;
  wire GT_RXPMARESET0;
  wire GT_TXPMARESET0;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire [2:0]O52;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [15:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [0:0]PIPE_TXELECIDLE;
  wire RATE_CPLLLOCK;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire [4:0]RXCHBONDO;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXPHALIGNDONE_M;
  wire SYNC_RXSYNC_DONE;
  wire [6:0]TXMAINCURSOR;
  wire [2:0]TXMARGIN;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_EYESCANRESET;
  wire USER_OOBCLK;
  wire USER_RXBUFRESET;
  wire USER_RXCDRFREQRESET;
  wire USER_RXCDRRESET;
  wire USER_RXDFELPMRESET;
  wire USER_RXPCSRESET;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire gt_cpllpdrefclk;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire \n_10_gtx_channel.gtxe2_channel_i ;
  wire \n_138_gtx_channel.gtxe2_channel_i ;
  wire \n_139_gtx_channel.gtxe2_channel_i ;
  wire \n_140_gtx_channel.gtxe2_channel_i ;
  wire \n_141_gtx_channel.gtxe2_channel_i ;
  wire \n_142_gtx_channel.gtxe2_channel_i ;
  wire \n_143_gtx_channel.gtxe2_channel_i ;
  wire \n_144_gtx_channel.gtxe2_channel_i ;
  wire \n_145_gtx_channel.gtxe2_channel_i ;
  wire \n_146_gtx_channel.gtxe2_channel_i ;
  wire \n_147_gtx_channel.gtxe2_channel_i ;
  wire \n_148_gtx_channel.gtxe2_channel_i ;
  wire \n_149_gtx_channel.gtxe2_channel_i ;
  wire \n_150_gtx_channel.gtxe2_channel_i ;
  wire \n_151_gtx_channel.gtxe2_channel_i ;
  wire \n_152_gtx_channel.gtxe2_channel_i ;
  wire \n_153_gtx_channel.gtxe2_channel_i ;
  wire \n_189_gtx_channel.gtxe2_channel_i ;
  wire \n_190_gtx_channel.gtxe2_channel_i ;
  wire \n_191_gtx_channel.gtxe2_channel_i ;
  wire \n_192_gtx_channel.gtxe2_channel_i ;
  wire \n_197_gtx_channel.gtxe2_channel_i ;
  wire \n_198_gtx_channel.gtxe2_channel_i ;
  wire \n_9_gtx_channel.gtxe2_channel_i ;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire [7:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_txdlysresetdone;
  wire pipe_txoutclk_out;
  wire [0:0]pipe_txphaligndone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire plm_in_l0;
  wire rst_cpllpd;
  wire sys_clk;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED ;
  wire [2:0]\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [6:0]\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [9:0]\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

pcie_7x_0_core_top_pcie_7x_0_core_top_gtx_cpllpd_ovrd_87 cpllPDInst
       (.CPLLPD0(CPLLPD0),
        .CPLLRESET0(CPLLRESET0),
        .I19(I19),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in3_in(p_0_in3_in),
        .rst_cpllpd(rst_cpllpd));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[0]_i_1 
       (.I0(pipe_rxstatus[0]),
        .I1(plm_in_l0),
        .I2(I18),
        .O(O52[0]));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[1]_i_1 
       (.I0(pipe_rxstatus[1]),
        .I1(plm_in_l0),
        .I2(I18),
        .O(O52[1]));
LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[2]_i_1 
       (.I0(pipe_rxstatus[2]),
        .I1(plm_in_l0),
        .I2(I18),
        .O(O52[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTXE2_CHANNEL #(
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(20),
    .CLK_COR_MIN_LAT(18),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(24'hA407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000B01),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h0000000001CF),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'h00018480),
    .PMA_RSV2(16'h2050),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(32'h00000000),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(72'h03000023FF10200020),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00000011110000),
    .RXLPM_LF_CFG(14'b00000011110000),
    .RXOOB_CFG(7'b0000110),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'h000000),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RX_BIAS_CFG(12'b000000000100),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(3'b010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(12'b000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFE_GAIN_CFG(23'h020FEA),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011110000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_KL_CFG(13'b0000011111110),
    .RX_DFE_KL_CFG2(32'h3290D86C),
    .RX_DFE_LPM_CFG(16'h0954),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_UT_CFG(17'b10001111000000000),
    .RX_DFE_VP_CFG(17'b00011111100000011),
    .RX_DFE_XYD_CFG(13'b0000000000000),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("3.0"),
    .TERM_RCAL_CFG(5'b10000),
    .TERM_RCAL_OVRD(1'b0),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPMARESET_TIME(5'b00011),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(5'b10100),
    .TX_DEEMPH1(5'b01011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b010),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0)) 
     \gtx_channel.gtxe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD({1'b0,1'b0,1'b0,USER_OOBCLK}),
        .CPLLFBCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(RATE_CPLLLOCK),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(CLK),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I1),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I2),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(USER_EYESCANRESET),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(DRP_GTXRESET),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(DRP_GTXRESET),
        .GTXRXN(pci_exp_rxn),
        .GTXRXP(pci_exp_rxp),
        .GTXTXN(pci_exp_txn),
        .GTXTXP(pci_exp_txp),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(I3),
        .QPLLREFCLK(I4),
        .RESETOVRD(I5),
        .RX8B10BEN(I6),
        .RXBUFRESET(USER_RXBUFRESET),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\n_9_gtx_channel.gtxe2_channel_i ),
        .RXBYTEREALIGN(\n_10_gtx_channel.gtxe2_channel_i ),
        .RXCDRFREQRESET(USER_RXCDRFREQRESET),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(USER_RXCDRRESET),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(PIPE_RXCHANISALIGNED),
        .RXCHANREALIGN(\NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_189_gtx_channel.gtxe2_channel_i ,\n_190_gtx_channel.gtxe2_channel_i ,\n_191_gtx_channel.gtxe2_channel_i ,\n_192_gtx_channel.gtxe2_channel_i }),
        .RXCHARISK({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_197_gtx_channel.gtxe2_channel_i ,\n_198_gtx_channel.gtxe2_channel_i ,PIPE_RXDATAK}),
        .RXCHBONDEN(I6),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b1}),
        .RXCHBONDMASTER(I7),
        .RXCHBONDO(RXCHBONDO),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED [63:32],\n_138_gtx_channel.gtxe2_channel_i ,\n_139_gtx_channel.gtxe2_channel_i ,\n_140_gtx_channel.gtxe2_channel_i ,\n_141_gtx_channel.gtxe2_channel_i ,\n_142_gtx_channel.gtxe2_channel_i ,\n_143_gtx_channel.gtxe2_channel_i ,\n_144_gtx_channel.gtxe2_channel_i ,\n_145_gtx_channel.gtxe2_channel_i ,\n_146_gtx_channel.gtxe2_channel_i ,\n_147_gtx_channel.gtxe2_channel_i ,\n_148_gtx_channel.gtxe2_channel_i ,\n_149_gtx_channel.gtxe2_channel_i ,\n_150_gtx_channel.gtxe2_channel_i ,\n_151_gtx_channel.gtxe2_channel_i ,\n_152_gtx_channel.gtxe2_channel_i ,\n_153_gtx_channel.gtxe2_channel_i ,PIPE_RXDATA}),
        .RXDATAVALID(\NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(I8),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b1),
        .RXDFELPMRESET(USER_RXDFELPMRESET),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b0),
        .RXDFEXYDHOLD(1'b0),
        .RXDFEXYDOVRDEN(1'b0),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(SYNC_RXSYNC_DONE),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(I9),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(gt_rx_elec_idle_wire_filter),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED [2:0]),
        .RXHEADERVALID(\NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ),
        .RXLPMEN(I7),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(I6),
        .RXMONITOROUT(\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(I7),
        .RXPCSRESET(USER_RXPCSRESET),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(I10),
        .RXPHALIGNDONE(SYNC_RXPHALIGNDONE_M),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET0),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE(RXRATE),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ),
        .RXSTATUS(pipe_rxstatus),
        .RXSYSCLKSEL(RXSYSCLKSEL),
        .RXUSERRDY(I11),
        .RXUSRCLK(I12),
        .RXUSRCLK2(I12),
        .RXVALID(O2),
        .SETERRSTATUS(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TSTOUT(\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED [9:0]),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(I7),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(I13),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(I14),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(I15),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(TXMARGIN),
        .TXOUTCLK(pipe_txoutclk_out),
        .TXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b1,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(I16),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(I17),
        .TXPHINITDONE(O3),
        .TXPHOVRDEN(1'b0),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_TXPMARESET0),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE(RXRATE),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYSCLKSEL(RXSYSCLKSEL),
        .TXUSERRDY(I11),
        .TXUSRCLK(I12),
        .TXUSRCLK2(I12));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gt_wrapper" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gt_wrapper_29
   (RATE_CPLLLOCK,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    O1,
    PIPE_RXCHANISALIGNED,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    gt_rx_elec_idle_wire_filter,
    pipe_rxoutclk_out,
    pipe_rxphaligndone,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    O2,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    PIPE_TXPHINITDONE,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    O4,
    pipe_dmonitorout,
    O5,
    pipe_rxdisperr,
    pipe_rxnotintable,
    D,
    gt_cpllpdrefclk,
    I1,
    I2,
    I3,
    USER_EYESCANRESET,
    sys_clk,
    rst_gtreset,
    pci_exp_rxn,
    pci_exp_rxp,
    I4,
    I5,
    I6,
    I7,
    USER_RXBUFRESET,
    USER_RXCDRFREQRESET,
    USER_RXCDRRESET,
    I8,
    I9,
    USER_RXDFELPMRESET,
    SYNC_RXSYNC_DONE,
    I10,
    USER_RXPCSRESET,
    I11,
    GT_RXPMARESET089_out,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    I12,
    I13,
    PIPE_TXDEEMPH,
    I14,
    I15,
    I16,
    PIPE_TXELECIDLE,
    I17,
    I18,
    GT_TXPMARESET092_out,
    pipe_txprbsforceerr,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    I19,
    pipe_txprbssel,
    USER_OOBCLK,
    RXCHBONDO,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR,
    plm_in_l0,
    I20,
    rst_cpllpd,
    p_0_in95_in,
    I21,
    p_0_in93_in);
  output RATE_CPLLLOCK;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output O1;
  output [0:0]PIPE_RXCHANISALIGNED;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output [0:0]gt_rx_elec_idle_wire_filter;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]pipe_rxphaligndone;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output O2;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]PIPE_TXPHINITDONE;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [15:0]O4;
  output [7:0]pipe_dmonitorout;
  output [1:0]O5;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  output [2:0]D;
  input gt_cpllpdrefclk;
  input I1;
  input I2;
  input I3;
  input USER_EYESCANRESET;
  input sys_clk;
  input rst_gtreset;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input I4;
  input I5;
  input I6;
  input I7;
  input USER_RXBUFRESET;
  input USER_RXCDRFREQRESET;
  input USER_RXCDRRESET;
  input I8;
  input I9;
  input USER_RXDFELPMRESET;
  input SYNC_RXSYNC_DONE;
  input I10;
  input USER_RXPCSRESET;
  input I11;
  input GT_RXPMARESET089_out;
  input [0:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input I12;
  input I13;
  input [0:0]PIPE_TXDEEMPH;
  input I14;
  input I15;
  input I16;
  input [0:0]PIPE_TXELECIDLE;
  input I17;
  input I18;
  input GT_TXPMARESET092_out;
  input pipe_txprbsforceerr;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [1:0]RXSYSCLKSEL;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]RXRATE;
  input [2:0]I19;
  input [2:0]pipe_txprbssel;
  input USER_OOBCLK;
  input [4:0]RXCHBONDO;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [15:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;
  input plm_in_l0;
  input I20;
  input rst_cpllpd;
  input p_0_in95_in;
  input I21;
  input p_0_in93_in;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire [2:0]D;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire GT_RXPMARESET089_out;
  wire GT_TXPMARESET092_out;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire [2:0]I19;
  wire I2;
  wire I20;
  wire I21;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [15:0]O4;
  wire [1:0]O5;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [0:0]PIPE_TXELECIDLE;
  wire [0:0]PIPE_TXPHINITDONE;
  wire RATE_CPLLLOCK;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire [4:0]RXCHBONDO;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXSYNC_DONE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_EYESCANRESET;
  wire USER_OOBCLK;
  wire USER_RXBUFRESET;
  wire USER_RXCDRFREQRESET;
  wire USER_RXCDRRESET;
  wire USER_RXDFELPMRESET;
  wire USER_RXPCSRESET;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire gt_cpllpdrefclk;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire \n_10_gtx_channel.gtxe2_channel_i ;
  wire \n_138_gtx_channel.gtxe2_channel_i ;
  wire \n_139_gtx_channel.gtxe2_channel_i ;
  wire \n_140_gtx_channel.gtxe2_channel_i ;
  wire \n_141_gtx_channel.gtxe2_channel_i ;
  wire \n_142_gtx_channel.gtxe2_channel_i ;
  wire \n_143_gtx_channel.gtxe2_channel_i ;
  wire \n_144_gtx_channel.gtxe2_channel_i ;
  wire \n_145_gtx_channel.gtxe2_channel_i ;
  wire \n_146_gtx_channel.gtxe2_channel_i ;
  wire \n_147_gtx_channel.gtxe2_channel_i ;
  wire \n_148_gtx_channel.gtxe2_channel_i ;
  wire \n_149_gtx_channel.gtxe2_channel_i ;
  wire \n_150_gtx_channel.gtxe2_channel_i ;
  wire \n_151_gtx_channel.gtxe2_channel_i ;
  wire \n_152_gtx_channel.gtxe2_channel_i ;
  wire \n_153_gtx_channel.gtxe2_channel_i ;
  wire \n_189_gtx_channel.gtxe2_channel_i ;
  wire \n_190_gtx_channel.gtxe2_channel_i ;
  wire \n_191_gtx_channel.gtxe2_channel_i ;
  wire \n_192_gtx_channel.gtxe2_channel_i ;
  wire \n_197_gtx_channel.gtxe2_channel_i ;
  wire \n_198_gtx_channel.gtxe2_channel_i ;
  wire \n_37_gtx_channel.gtxe2_channel_i ;
  wire \n_91_gtx_channel.gtxe2_channel_i ;
  wire \n_92_gtx_channel.gtxe2_channel_i ;
  wire \n_93_gtx_channel.gtxe2_channel_i ;
  wire \n_94_gtx_channel.gtxe2_channel_i ;
  wire \n_95_gtx_channel.gtxe2_channel_i ;
  wire \n_9_gtx_channel.gtxe2_channel_i ;
  wire p_0_in93_in;
  wire p_0_in95_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire [7:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxphaligndone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txphaligndone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire plm_in_l0;
  wire rst_cpllpd;
  wire rst_gtreset;
  wire sys_clk;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED ;
  wire [2:0]\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [6:0]\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [9:0]\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

pcie_7x_0_core_top_pcie_7x_0_core_top_gtx_cpllpd_ovrd_83 cpllPDInst
       (.CPLLPD0(CPLLPD0),
        .CPLLRESET0(CPLLRESET0),
        .I21(I21),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in93_in(p_0_in93_in),
        .p_0_in95_in(p_0_in95_in),
        .rst_cpllpd(rst_cpllpd));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[0]_i_1__0 
       (.I0(pipe_rxstatus[0]),
        .I1(plm_in_l0),
        .I2(I20),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[1]_i_1__0 
       (.I0(pipe_rxstatus[1]),
        .I1(plm_in_l0),
        .I2(I20),
        .O(D[1]));
LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[2]_i_1__0 
       (.I0(pipe_rxstatus[2]),
        .I1(plm_in_l0),
        .I2(I20),
        .O(D[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTXE2_CHANNEL #(
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(20),
    .CLK_COR_MIN_LAT(18),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(24'hA407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000B01),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h0000000001CF),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'h00018480),
    .PMA_RSV2(16'h2050),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(32'h00000000),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(72'h03000023FF10200020),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00000011110000),
    .RXLPM_LF_CFG(14'b00000011110000),
    .RXOOB_CFG(7'b0000110),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'h000000),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RX_BIAS_CFG(12'b000000000100),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(3'b010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(12'b000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFE_GAIN_CFG(23'h020FEA),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011110000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_KL_CFG(13'b0000011111110),
    .RX_DFE_KL_CFG2(32'h3290D86C),
    .RX_DFE_LPM_CFG(16'h0954),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_UT_CFG(17'b10001111000000000),
    .RX_DFE_VP_CFG(17'b00011111100000011),
    .RX_DFE_XYD_CFG(13'b0000000000000),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("3.0"),
    .TERM_RCAL_CFG(5'b10000),
    .TERM_RCAL_OVRD(1'b0),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPMARESET_TIME(5'b00011),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(5'b10100),
    .TX_DEEMPH1(5'b01011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b010),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0)) 
     \gtx_channel.gtxe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD({1'b0,1'b0,1'b0,USER_OOBCLK}),
        .CPLLFBCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(RATE_CPLLLOCK),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(I1),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I2),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I3),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(USER_EYESCANRESET),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(rst_gtreset),
        .GTXRXN(pci_exp_rxn),
        .GTXRXP(pci_exp_rxp),
        .GTXTXN(pci_exp_txn),
        .GTXTXP(pci_exp_txp),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(I4),
        .QPLLREFCLK(I5),
        .RESETOVRD(I6),
        .RX8B10BEN(I7),
        .RXBUFRESET(USER_RXBUFRESET),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\n_9_gtx_channel.gtxe2_channel_i ),
        .RXBYTEREALIGN(\n_10_gtx_channel.gtxe2_channel_i ),
        .RXCDRFREQRESET(USER_RXCDRFREQRESET),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(USER_RXCDRRESET),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(PIPE_RXCHANISALIGNED),
        .RXCHANREALIGN(\NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_189_gtx_channel.gtxe2_channel_i ,\n_190_gtx_channel.gtxe2_channel_i ,\n_191_gtx_channel.gtxe2_channel_i ,\n_192_gtx_channel.gtxe2_channel_i }),
        .RXCHARISK({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_197_gtx_channel.gtxe2_channel_i ,\n_198_gtx_channel.gtxe2_channel_i ,O5}),
        .RXCHBONDEN(I7),
        .RXCHBONDI(RXCHBONDO),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\n_91_gtx_channel.gtxe2_channel_i ,\n_92_gtx_channel.gtxe2_channel_i ,\n_93_gtx_channel.gtxe2_channel_i ,\n_94_gtx_channel.gtxe2_channel_i ,\n_95_gtx_channel.gtxe2_channel_i }),
        .RXCHBONDSLAVE(I8),
        .RXCLKCORCNT(\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED [63:32],\n_138_gtx_channel.gtxe2_channel_i ,\n_139_gtx_channel.gtxe2_channel_i ,\n_140_gtx_channel.gtxe2_channel_i ,\n_141_gtx_channel.gtxe2_channel_i ,\n_142_gtx_channel.gtxe2_channel_i ,\n_143_gtx_channel.gtxe2_channel_i ,\n_144_gtx_channel.gtxe2_channel_i ,\n_145_gtx_channel.gtxe2_channel_i ,\n_146_gtx_channel.gtxe2_channel_i ,\n_147_gtx_channel.gtxe2_channel_i ,\n_148_gtx_channel.gtxe2_channel_i ,\n_149_gtx_channel.gtxe2_channel_i ,\n_150_gtx_channel.gtxe2_channel_i ,\n_151_gtx_channel.gtxe2_channel_i ,\n_152_gtx_channel.gtxe2_channel_i ,\n_153_gtx_channel.gtxe2_channel_i ,O4}),
        .RXDATAVALID(\NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(I9),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b1),
        .RXDFELPMRESET(USER_RXDFELPMRESET),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b0),
        .RXDFEXYDHOLD(1'b0),
        .RXDFEXYDOVRDEN(1'b0),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(SYNC_RXSYNC_DONE),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(I10),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(gt_rx_elec_idle_wire_filter),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED [2:0]),
        .RXHEADERVALID(\NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ),
        .RXLPMEN(I8),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(I7),
        .RXMONITOROUT(\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(I8),
        .RXPCSRESET(USER_RXPCSRESET),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(I11),
        .RXPHALIGNDONE(pipe_rxphaligndone),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET089_out),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE(RXRATE),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ),
        .RXSTATUS(pipe_rxstatus),
        .RXSYSCLKSEL(RXSYSCLKSEL),
        .RXUSERRDY(I12),
        .RXUSRCLK(I13),
        .RXUSRCLK2(I13),
        .RXVALID(O2),
        .SETERRSTATUS(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TSTOUT(\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED [9:0]),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(I8),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(I14),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(I15),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(I16),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(I19),
        .TXOUTCLK(\n_37_gtx_channel.gtxe2_channel_i ),
        .TXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(I17),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(I18),
        .TXPHINITDONE(PIPE_TXPHINITDONE),
        .TXPHOVRDEN(1'b0),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_TXPMARESET092_out),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE(RXRATE),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYSCLKSEL(RXSYSCLKSEL),
        .TXUSERRDY(I12),
        .TXUSRCLK(I13),
        .TXUSRCLK2(I13));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gt_wrapper" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gt_wrapper_35
   (RATE_CPLLLOCK,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    O1,
    PIPE_RXCHANISALIGNED,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    gt_rx_elec_idle_wire_filter,
    pipe_rxoutclk_out,
    pipe_rxphaligndone,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    O2,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    PIPE_TXPHINITDONE,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    O6,
    pipe_dmonitorout,
    O7,
    pipe_rxdisperr,
    pipe_rxnotintable,
    O53,
    gt_cpllpdrefclk,
    I1,
    I2,
    I3,
    USER_EYESCANRESET,
    sys_clk,
    rst_gtreset,
    pci_exp_rxn,
    pci_exp_rxp,
    I4,
    I5,
    I6,
    I7,
    USER_RXBUFRESET,
    USER_RXCDRFREQRESET,
    USER_RXCDRRESET,
    I8,
    I9,
    USER_RXDFELPMRESET,
    SYNC_RXSYNC_DONE,
    I10,
    USER_RXPCSRESET,
    I11,
    GT_RXPMARESET0117_out,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    I12,
    I13,
    PIPE_TXDEEMPH,
    I14,
    I15,
    I16,
    PIPE_TXELECIDLE,
    I17,
    I18,
    GT_TXPMARESET0120_out,
    pipe_txprbsforceerr,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    TXMARGIN,
    pipe_txprbssel,
    USER_OOBCLK,
    RXCHBONDO,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR,
    plm_in_l0,
    I19,
    rst_cpllpd,
    p_0_in123_in,
    I20,
    p_0_in121_in);
  output RATE_CPLLLOCK;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output O1;
  output [0:0]PIPE_RXCHANISALIGNED;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output [0:0]gt_rx_elec_idle_wire_filter;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]pipe_rxphaligndone;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output O2;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]PIPE_TXPHINITDONE;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [15:0]O6;
  output [7:0]pipe_dmonitorout;
  output [1:0]O7;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  output [2:0]O53;
  input gt_cpllpdrefclk;
  input I1;
  input I2;
  input I3;
  input USER_EYESCANRESET;
  input sys_clk;
  input rst_gtreset;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input I4;
  input I5;
  input I6;
  input I7;
  input USER_RXBUFRESET;
  input USER_RXCDRFREQRESET;
  input USER_RXCDRRESET;
  input I8;
  input I9;
  input USER_RXDFELPMRESET;
  input SYNC_RXSYNC_DONE;
  input I10;
  input USER_RXPCSRESET;
  input I11;
  input GT_RXPMARESET0117_out;
  input [0:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input I12;
  input I13;
  input [0:0]PIPE_TXDEEMPH;
  input I14;
  input I15;
  input I16;
  input [0:0]PIPE_TXELECIDLE;
  input I17;
  input I18;
  input GT_TXPMARESET0120_out;
  input pipe_txprbsforceerr;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [1:0]RXSYSCLKSEL;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]RXRATE;
  input [2:0]TXMARGIN;
  input [2:0]pipe_txprbssel;
  input USER_OOBCLK;
  input [4:0]RXCHBONDO;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [15:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;
  input plm_in_l0;
  input I19;
  input rst_cpllpd;
  input p_0_in123_in;
  input I20;
  input p_0_in121_in;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire GT_RXPMARESET0117_out;
  wire GT_TXPMARESET0120_out;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [2:0]O53;
  wire [15:0]O6;
  wire [1:0]O7;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [0:0]PIPE_TXELECIDLE;
  wire [0:0]PIPE_TXPHINITDONE;
  wire RATE_CPLLLOCK;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire [4:0]RXCHBONDO;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXSYNC_DONE;
  wire [6:0]TXMAINCURSOR;
  wire [2:0]TXMARGIN;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_EYESCANRESET;
  wire USER_OOBCLK;
  wire USER_RXBUFRESET;
  wire USER_RXCDRFREQRESET;
  wire USER_RXCDRRESET;
  wire USER_RXDFELPMRESET;
  wire USER_RXPCSRESET;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire gt_cpllpdrefclk;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire \n_10_gtx_channel.gtxe2_channel_i ;
  wire \n_138_gtx_channel.gtxe2_channel_i ;
  wire \n_139_gtx_channel.gtxe2_channel_i ;
  wire \n_140_gtx_channel.gtxe2_channel_i ;
  wire \n_141_gtx_channel.gtxe2_channel_i ;
  wire \n_142_gtx_channel.gtxe2_channel_i ;
  wire \n_143_gtx_channel.gtxe2_channel_i ;
  wire \n_144_gtx_channel.gtxe2_channel_i ;
  wire \n_145_gtx_channel.gtxe2_channel_i ;
  wire \n_146_gtx_channel.gtxe2_channel_i ;
  wire \n_147_gtx_channel.gtxe2_channel_i ;
  wire \n_148_gtx_channel.gtxe2_channel_i ;
  wire \n_149_gtx_channel.gtxe2_channel_i ;
  wire \n_150_gtx_channel.gtxe2_channel_i ;
  wire \n_151_gtx_channel.gtxe2_channel_i ;
  wire \n_152_gtx_channel.gtxe2_channel_i ;
  wire \n_153_gtx_channel.gtxe2_channel_i ;
  wire \n_189_gtx_channel.gtxe2_channel_i ;
  wire \n_190_gtx_channel.gtxe2_channel_i ;
  wire \n_191_gtx_channel.gtxe2_channel_i ;
  wire \n_192_gtx_channel.gtxe2_channel_i ;
  wire \n_197_gtx_channel.gtxe2_channel_i ;
  wire \n_198_gtx_channel.gtxe2_channel_i ;
  wire \n_37_gtx_channel.gtxe2_channel_i ;
  wire \n_91_gtx_channel.gtxe2_channel_i ;
  wire \n_92_gtx_channel.gtxe2_channel_i ;
  wire \n_93_gtx_channel.gtxe2_channel_i ;
  wire \n_94_gtx_channel.gtxe2_channel_i ;
  wire \n_95_gtx_channel.gtxe2_channel_i ;
  wire \n_9_gtx_channel.gtxe2_channel_i ;
  wire p_0_in121_in;
  wire p_0_in123_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire [7:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxphaligndone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txphaligndone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire plm_in_l0;
  wire rst_cpllpd;
  wire rst_gtreset;
  wire sys_clk;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED ;
  wire [2:0]\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [6:0]\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [9:0]\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

pcie_7x_0_core_top_pcie_7x_0_core_top_gtx_cpllpd_ovrd_81 cpllPDInst
       (.CPLLPD0(CPLLPD0),
        .CPLLRESET0(CPLLRESET0),
        .I20(I20),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in121_in(p_0_in121_in),
        .p_0_in123_in(p_0_in123_in),
        .rst_cpllpd(rst_cpllpd));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[0]_i_1__1 
       (.I0(pipe_rxstatus[0]),
        .I1(plm_in_l0),
        .I2(I19),
        .O(O53[0]));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[1]_i_1__1 
       (.I0(pipe_rxstatus[1]),
        .I1(plm_in_l0),
        .I2(I19),
        .O(O53[1]));
LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[2]_i_1__1 
       (.I0(pipe_rxstatus[2]),
        .I1(plm_in_l0),
        .I2(I19),
        .O(O53[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTXE2_CHANNEL #(
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(20),
    .CLK_COR_MIN_LAT(18),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(24'hA407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000B01),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h0000000001CF),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'h00018480),
    .PMA_RSV2(16'h2050),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(32'h00000000),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(72'h03000023FF10200020),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00000011110000),
    .RXLPM_LF_CFG(14'b00000011110000),
    .RXOOB_CFG(7'b0000110),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'h000000),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RX_BIAS_CFG(12'b000000000100),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(3'b010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(12'b000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFE_GAIN_CFG(23'h020FEA),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011110000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_KL_CFG(13'b0000011111110),
    .RX_DFE_KL_CFG2(32'h3290D86C),
    .RX_DFE_LPM_CFG(16'h0954),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_UT_CFG(17'b10001111000000000),
    .RX_DFE_VP_CFG(17'b00011111100000011),
    .RX_DFE_XYD_CFG(13'b0000000000000),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("3.0"),
    .TERM_RCAL_CFG(5'b10000),
    .TERM_RCAL_OVRD(1'b0),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPMARESET_TIME(5'b00011),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(5'b10100),
    .TX_DEEMPH1(5'b01011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b010),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0)) 
     \gtx_channel.gtxe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD({1'b0,1'b0,1'b0,USER_OOBCLK}),
        .CPLLFBCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(RATE_CPLLLOCK),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(I1),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I2),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I3),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(USER_EYESCANRESET),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(rst_gtreset),
        .GTXRXN(pci_exp_rxn),
        .GTXRXP(pci_exp_rxp),
        .GTXTXN(pci_exp_txn),
        .GTXTXP(pci_exp_txp),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(I4),
        .QPLLREFCLK(I5),
        .RESETOVRD(I6),
        .RX8B10BEN(I7),
        .RXBUFRESET(USER_RXBUFRESET),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\n_9_gtx_channel.gtxe2_channel_i ),
        .RXBYTEREALIGN(\n_10_gtx_channel.gtxe2_channel_i ),
        .RXCDRFREQRESET(USER_RXCDRFREQRESET),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(USER_RXCDRRESET),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(PIPE_RXCHANISALIGNED),
        .RXCHANREALIGN(\NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_189_gtx_channel.gtxe2_channel_i ,\n_190_gtx_channel.gtxe2_channel_i ,\n_191_gtx_channel.gtxe2_channel_i ,\n_192_gtx_channel.gtxe2_channel_i }),
        .RXCHARISK({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_197_gtx_channel.gtxe2_channel_i ,\n_198_gtx_channel.gtxe2_channel_i ,O7}),
        .RXCHBONDEN(I7),
        .RXCHBONDI(RXCHBONDO),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\n_91_gtx_channel.gtxe2_channel_i ,\n_92_gtx_channel.gtxe2_channel_i ,\n_93_gtx_channel.gtxe2_channel_i ,\n_94_gtx_channel.gtxe2_channel_i ,\n_95_gtx_channel.gtxe2_channel_i }),
        .RXCHBONDSLAVE(I8),
        .RXCLKCORCNT(\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED [63:32],\n_138_gtx_channel.gtxe2_channel_i ,\n_139_gtx_channel.gtxe2_channel_i ,\n_140_gtx_channel.gtxe2_channel_i ,\n_141_gtx_channel.gtxe2_channel_i ,\n_142_gtx_channel.gtxe2_channel_i ,\n_143_gtx_channel.gtxe2_channel_i ,\n_144_gtx_channel.gtxe2_channel_i ,\n_145_gtx_channel.gtxe2_channel_i ,\n_146_gtx_channel.gtxe2_channel_i ,\n_147_gtx_channel.gtxe2_channel_i ,\n_148_gtx_channel.gtxe2_channel_i ,\n_149_gtx_channel.gtxe2_channel_i ,\n_150_gtx_channel.gtxe2_channel_i ,\n_151_gtx_channel.gtxe2_channel_i ,\n_152_gtx_channel.gtxe2_channel_i ,\n_153_gtx_channel.gtxe2_channel_i ,O6}),
        .RXDATAVALID(\NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(I9),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b1),
        .RXDFELPMRESET(USER_RXDFELPMRESET),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b0),
        .RXDFEXYDHOLD(1'b0),
        .RXDFEXYDOVRDEN(1'b0),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(SYNC_RXSYNC_DONE),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(I10),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(gt_rx_elec_idle_wire_filter),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED [2:0]),
        .RXHEADERVALID(\NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ),
        .RXLPMEN(I8),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(I7),
        .RXMONITOROUT(\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(I8),
        .RXPCSRESET(USER_RXPCSRESET),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(I11),
        .RXPHALIGNDONE(pipe_rxphaligndone),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET0117_out),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE(RXRATE),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ),
        .RXSTATUS(pipe_rxstatus),
        .RXSYSCLKSEL(RXSYSCLKSEL),
        .RXUSERRDY(I12),
        .RXUSRCLK(I13),
        .RXUSRCLK2(I13),
        .RXVALID(O2),
        .SETERRSTATUS(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TSTOUT(\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED [9:0]),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(I8),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(I14),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(I15),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(I16),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(TXMARGIN),
        .TXOUTCLK(\n_37_gtx_channel.gtxe2_channel_i ),
        .TXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(I17),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(I18),
        .TXPHINITDONE(PIPE_TXPHINITDONE),
        .TXPHOVRDEN(1'b0),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_TXPMARESET0120_out),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE(RXRATE),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYSCLKSEL(RXSYSCLKSEL),
        .TXUSERRDY(I12),
        .TXUSRCLK(I13),
        .TXUSRCLK2(I13));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gt_wrapper" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gt_wrapper_41
   (RATE_CPLLLOCK,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    O1,
    PIPE_RXCHANISALIGNED,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    gt_rx_elec_idle_wire_filter,
    pipe_rxoutclk_out,
    pipe_rxphaligndone,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    O2,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    PIPE_TXPHINITDONE,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    O8,
    pipe_dmonitorout,
    O9,
    pipe_rxdisperr,
    pipe_rxnotintable,
    O3,
    O4,
    O54,
    gt_cpllpdrefclk,
    I1,
    I2,
    I3,
    USER_EYESCANRESET,
    sys_clk,
    rst_gtreset,
    pci_exp_rxn,
    pci_exp_rxp,
    I4,
    I5,
    I6,
    I7,
    USER_RXBUFRESET,
    USER_RXCDRFREQRESET,
    USER_RXCDRRESET,
    I8,
    I9,
    USER_RXDFELPMRESET,
    SYNC_RXSYNC_DONE,
    I10,
    USER_RXPCSRESET,
    I11,
    GT_RXPMARESET071_out,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    I12,
    I13,
    PIPE_TXDEEMPH,
    I14,
    I15,
    I16,
    PIPE_TXELECIDLE,
    I17,
    I18,
    GT_TXPMARESET074_out,
    pipe_txprbsforceerr,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    I19,
    pipe_txprbssel,
    USER_OOBCLK,
    RXCHBONDO,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR,
    I20,
    I21,
    O20,
    user_active_lane,
    I22,
    plm_in_l0,
    I23,
    rst_cpllpd,
    p_0_in77_in,
    I24,
    p_0_in75_in);
  output RATE_CPLLLOCK;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output O1;
  output [0:0]PIPE_RXCHANISALIGNED;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output [0:0]gt_rx_elec_idle_wire_filter;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]pipe_rxphaligndone;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output O2;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]PIPE_TXPHINITDONE;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [15:0]O8;
  output [7:0]pipe_dmonitorout;
  output [1:0]O9;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  output O3;
  output O4;
  output [2:0]O54;
  input gt_cpllpdrefclk;
  input I1;
  input I2;
  input I3;
  input USER_EYESCANRESET;
  input sys_clk;
  input rst_gtreset;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input I4;
  input I5;
  input I6;
  input I7;
  input USER_RXBUFRESET;
  input USER_RXCDRFREQRESET;
  input USER_RXCDRRESET;
  input I8;
  input I9;
  input USER_RXDFELPMRESET;
  input SYNC_RXSYNC_DONE;
  input I10;
  input USER_RXPCSRESET;
  input I11;
  input GT_RXPMARESET071_out;
  input [0:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input I12;
  input I13;
  input [0:0]PIPE_TXDEEMPH;
  input I14;
  input I15;
  input I16;
  input [0:0]PIPE_TXELECIDLE;
  input I17;
  input I18;
  input GT_TXPMARESET074_out;
  input pipe_txprbsforceerr;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [1:0]RXSYSCLKSEL;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]RXRATE;
  input [2:0]I19;
  input [2:0]pipe_txprbssel;
  input USER_OOBCLK;
  input [4:0]RXCHBONDO;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [15:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;
  input I20;
  input [1:0]I21;
  input [0:0]O20;
  input [0:0]user_active_lane;
  input [5:0]I22;
  input plm_in_l0;
  input I23;
  input rst_cpllpd;
  input p_0_in77_in;
  input I24;
  input p_0_in75_in;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire GT_RXPMARESET071_out;
  wire GT_TXPMARESET074_out;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire [2:0]I19;
  wire I2;
  wire I20;
  wire [1:0]I21;
  wire [5:0]I22;
  wire I23;
  wire I24;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [0:0]O20;
  wire O3;
  wire O4;
  wire [2:0]O54;
  wire [15:0]O8;
  wire [1:0]O9;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [0:0]PIPE_TXELECIDLE;
  wire [0:0]PIPE_TXPHINITDONE;
  wire RATE_CPLLLOCK;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire [4:0]RXCHBONDO;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXSYNC_DONE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_EYESCANRESET;
  wire USER_OOBCLK;
  wire USER_RXBUFRESET;
  wire USER_RXCDRFREQRESET;
  wire USER_RXCDRRESET;
  wire USER_RXDFELPMRESET;
  wire USER_RXPCSRESET;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire gt_cpllpdrefclk;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire n_0_rxphaligndone_s_reg1_i_2;
  wire \n_10_gtx_channel.gtxe2_channel_i ;
  wire \n_138_gtx_channel.gtxe2_channel_i ;
  wire \n_139_gtx_channel.gtxe2_channel_i ;
  wire \n_140_gtx_channel.gtxe2_channel_i ;
  wire \n_141_gtx_channel.gtxe2_channel_i ;
  wire \n_142_gtx_channel.gtxe2_channel_i ;
  wire \n_143_gtx_channel.gtxe2_channel_i ;
  wire \n_144_gtx_channel.gtxe2_channel_i ;
  wire \n_145_gtx_channel.gtxe2_channel_i ;
  wire \n_146_gtx_channel.gtxe2_channel_i ;
  wire \n_147_gtx_channel.gtxe2_channel_i ;
  wire \n_148_gtx_channel.gtxe2_channel_i ;
  wire \n_149_gtx_channel.gtxe2_channel_i ;
  wire \n_150_gtx_channel.gtxe2_channel_i ;
  wire \n_151_gtx_channel.gtxe2_channel_i ;
  wire \n_152_gtx_channel.gtxe2_channel_i ;
  wire \n_153_gtx_channel.gtxe2_channel_i ;
  wire \n_189_gtx_channel.gtxe2_channel_i ;
  wire \n_190_gtx_channel.gtxe2_channel_i ;
  wire \n_191_gtx_channel.gtxe2_channel_i ;
  wire \n_192_gtx_channel.gtxe2_channel_i ;
  wire \n_197_gtx_channel.gtxe2_channel_i ;
  wire \n_198_gtx_channel.gtxe2_channel_i ;
  wire \n_37_gtx_channel.gtxe2_channel_i ;
  wire \n_91_gtx_channel.gtxe2_channel_i ;
  wire \n_92_gtx_channel.gtxe2_channel_i ;
  wire \n_93_gtx_channel.gtxe2_channel_i ;
  wire \n_94_gtx_channel.gtxe2_channel_i ;
  wire \n_95_gtx_channel.gtxe2_channel_i ;
  wire \n_9_gtx_channel.gtxe2_channel_i ;
  wire p_0_in75_in;
  wire p_0_in77_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire [7:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxphaligndone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txphaligndone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire plm_in_l0;
  wire rst_cpllpd;
  wire rst_gtreset;
  wire sys_clk;
  wire [0:0]user_active_lane;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED ;
  wire [2:0]\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [6:0]\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [9:0]\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

pcie_7x_0_core_top_pcie_7x_0_core_top_gtx_cpllpd_ovrd_79 cpllPDInst
       (.CPLLPD0(CPLLPD0),
        .CPLLRESET0(CPLLRESET0),
        .I24(I24),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in75_in(p_0_in75_in),
        .p_0_in77_in(p_0_in77_in),
        .rst_cpllpd(rst_cpllpd));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[0]_i_1__2 
       (.I0(pipe_rxstatus[0]),
        .I1(plm_in_l0),
        .I2(I23),
        .O(O54[0]));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[1]_i_1__2 
       (.I0(pipe_rxstatus[1]),
        .I1(plm_in_l0),
        .I2(I23),
        .O(O54[1]));
LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[2]_i_1__2 
       (.I0(pipe_rxstatus[2]),
        .I1(plm_in_l0),
        .I2(I23),
        .O(O54[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTXE2_CHANNEL #(
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(20),
    .CLK_COR_MIN_LAT(18),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(24'hA407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000B01),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h0000000001CF),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'h00018480),
    .PMA_RSV2(16'h2050),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(32'h00000000),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(72'h03000023FF10200020),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00000011110000),
    .RXLPM_LF_CFG(14'b00000011110000),
    .RXOOB_CFG(7'b0000110),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'h000000),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RX_BIAS_CFG(12'b000000000100),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(3'b010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(12'b000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFE_GAIN_CFG(23'h020FEA),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011110000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_KL_CFG(13'b0000011111110),
    .RX_DFE_KL_CFG2(32'h3290D86C),
    .RX_DFE_LPM_CFG(16'h0954),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_UT_CFG(17'b10001111000000000),
    .RX_DFE_VP_CFG(17'b00011111100000011),
    .RX_DFE_XYD_CFG(13'b0000000000000),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("3.0"),
    .TERM_RCAL_CFG(5'b10000),
    .TERM_RCAL_OVRD(1'b0),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPMARESET_TIME(5'b00011),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(5'b10100),
    .TX_DEEMPH1(5'b01011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b010),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0)) 
     \gtx_channel.gtxe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD({1'b0,1'b0,1'b0,USER_OOBCLK}),
        .CPLLFBCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(RATE_CPLLLOCK),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(I1),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I2),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I3),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(USER_EYESCANRESET),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(rst_gtreset),
        .GTXRXN(pci_exp_rxn),
        .GTXRXP(pci_exp_rxp),
        .GTXTXN(pci_exp_txn),
        .GTXTXP(pci_exp_txp),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(I4),
        .QPLLREFCLK(I5),
        .RESETOVRD(I6),
        .RX8B10BEN(I7),
        .RXBUFRESET(USER_RXBUFRESET),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\n_9_gtx_channel.gtxe2_channel_i ),
        .RXBYTEREALIGN(\n_10_gtx_channel.gtxe2_channel_i ),
        .RXCDRFREQRESET(USER_RXCDRFREQRESET),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(USER_RXCDRRESET),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(PIPE_RXCHANISALIGNED),
        .RXCHANREALIGN(\NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_189_gtx_channel.gtxe2_channel_i ,\n_190_gtx_channel.gtxe2_channel_i ,\n_191_gtx_channel.gtxe2_channel_i ,\n_192_gtx_channel.gtxe2_channel_i }),
        .RXCHARISK({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_197_gtx_channel.gtxe2_channel_i ,\n_198_gtx_channel.gtxe2_channel_i ,O9}),
        .RXCHBONDEN(I7),
        .RXCHBONDI(RXCHBONDO),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\n_91_gtx_channel.gtxe2_channel_i ,\n_92_gtx_channel.gtxe2_channel_i ,\n_93_gtx_channel.gtxe2_channel_i ,\n_94_gtx_channel.gtxe2_channel_i ,\n_95_gtx_channel.gtxe2_channel_i }),
        .RXCHBONDSLAVE(I8),
        .RXCLKCORCNT(\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED [63:32],\n_138_gtx_channel.gtxe2_channel_i ,\n_139_gtx_channel.gtxe2_channel_i ,\n_140_gtx_channel.gtxe2_channel_i ,\n_141_gtx_channel.gtxe2_channel_i ,\n_142_gtx_channel.gtxe2_channel_i ,\n_143_gtx_channel.gtxe2_channel_i ,\n_144_gtx_channel.gtxe2_channel_i ,\n_145_gtx_channel.gtxe2_channel_i ,\n_146_gtx_channel.gtxe2_channel_i ,\n_147_gtx_channel.gtxe2_channel_i ,\n_148_gtx_channel.gtxe2_channel_i ,\n_149_gtx_channel.gtxe2_channel_i ,\n_150_gtx_channel.gtxe2_channel_i ,\n_151_gtx_channel.gtxe2_channel_i ,\n_152_gtx_channel.gtxe2_channel_i ,\n_153_gtx_channel.gtxe2_channel_i ,O8}),
        .RXDATAVALID(\NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(I9),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b1),
        .RXDFELPMRESET(USER_RXDFELPMRESET),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b0),
        .RXDFEXYDHOLD(1'b0),
        .RXDFEXYDOVRDEN(1'b0),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(SYNC_RXSYNC_DONE),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(I10),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(gt_rx_elec_idle_wire_filter),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED [2:0]),
        .RXHEADERVALID(\NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ),
        .RXLPMEN(I8),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(I7),
        .RXMONITOROUT(\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(I8),
        .RXPCSRESET(USER_RXPCSRESET),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(I11),
        .RXPHALIGNDONE(pipe_rxphaligndone),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET071_out),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE(RXRATE),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ),
        .RXSTATUS(pipe_rxstatus),
        .RXSYSCLKSEL(RXSYSCLKSEL),
        .RXUSERRDY(I12),
        .RXUSRCLK(I13),
        .RXUSRCLK2(I13),
        .RXVALID(O2),
        .SETERRSTATUS(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TSTOUT(\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED [9:0]),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(I8),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(I14),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(I15),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(I16),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(I19),
        .TXOUTCLK(\n_37_gtx_channel.gtxe2_channel_i ),
        .TXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(I17),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(I18),
        .TXPHINITDONE(PIPE_TXPHINITDONE),
        .TXPHOVRDEN(1'b0),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_TXPMARESET074_out),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE(RXRATE),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYSCLKSEL(RXSYSCLKSEL),
        .TXUSERRDY(I12),
        .TXUSRCLK(I13),
        .TXUSRCLK2(I13));
LUT2 #(
    .INIT(4'h8)) 
     rxphaligndone_s_reg1_i_1
       (.I0(n_0_rxphaligndone_s_reg1_i_2),
        .I1(I22[0]),
        .O(O4));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     rxphaligndone_s_reg1_i_2
       (.I0(pipe_rxphaligndone),
        .I1(I22[1]),
        .I2(I22[4]),
        .I3(I22[5]),
        .I4(I22[2]),
        .I5(I22[3]),
        .O(n_0_rxphaligndone_s_reg1_i_2));
LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
     txphinitdone_reg1_i_7
       (.I0(PIPE_TXPHINITDONE),
        .I1(I20),
        .I2(I21[0]),
        .I3(O20),
        .I4(I21[1]),
        .I5(user_active_lane),
        .O(O3));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gt_wrapper" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gt_wrapper_47
   (RATE_CPLLLOCK,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    O1,
    PIPE_RXCHANISALIGNED,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    gt_rx_elec_idle_wire_filter,
    pipe_rxoutclk_out,
    pipe_rxphaligndone,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    O2,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    PIPE_TXPHINITDONE,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    O12,
    pipe_dmonitorout,
    O13,
    pipe_rxdisperr,
    pipe_rxnotintable,
    O55,
    gt_cpllpdrefclk,
    I1,
    I2,
    I3,
    USER_EYESCANRESET,
    sys_clk,
    rst_gtreset,
    pci_exp_rxn,
    pci_exp_rxp,
    I4,
    I5,
    I6,
    I7,
    USER_RXBUFRESET,
    USER_RXCDRFREQRESET,
    USER_RXCDRRESET,
    I8,
    GT_RX_CONVERGE0,
    USER_RXDFELPMRESET,
    SYNC_RXSYNC_DONE,
    I9,
    USER_RXPCSRESET,
    I10,
    GT_RXPMARESET061_out,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    I11,
    I12,
    PIPE_TXDEEMPH,
    PIPE_TXDETECTRX,
    I13,
    I14,
    PIPE_TXELECIDLE,
    I15,
    I16,
    GT_TXPMARESET064_out,
    pipe_txprbsforceerr,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPE_TXMARGIN,
    pipe_txprbssel,
    USER_OOBCLK,
    RXCHBONDO,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR,
    plm_in_l0,
    I17,
    rst_cpllpd,
    p_0_in67_in,
    I18,
    p_0_in65_in);
  output RATE_CPLLLOCK;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output O1;
  output [0:0]PIPE_RXCHANISALIGNED;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output [0:0]gt_rx_elec_idle_wire_filter;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]pipe_rxphaligndone;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output O2;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]PIPE_TXPHINITDONE;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [15:0]O12;
  output [7:0]pipe_dmonitorout;
  output [1:0]O13;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  output [2:0]O55;
  input gt_cpllpdrefclk;
  input I1;
  input I2;
  input I3;
  input USER_EYESCANRESET;
  input sys_clk;
  input rst_gtreset;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input I4;
  input I5;
  input I6;
  input I7;
  input USER_RXBUFRESET;
  input USER_RXCDRFREQRESET;
  input USER_RXCDRRESET;
  input I8;
  input GT_RX_CONVERGE0;
  input USER_RXDFELPMRESET;
  input SYNC_RXSYNC_DONE;
  input I9;
  input USER_RXPCSRESET;
  input I10;
  input GT_RXPMARESET061_out;
  input [0:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input I11;
  input I12;
  input [0:0]PIPE_TXDEEMPH;
  input PIPE_TXDETECTRX;
  input I13;
  input I14;
  input [0:0]PIPE_TXELECIDLE;
  input I15;
  input I16;
  input GT_TXPMARESET064_out;
  input pipe_txprbsforceerr;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [1:0]RXSYSCLKSEL;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]RXRATE;
  input [2:0]PIPE_TXMARGIN;
  input [2:0]pipe_txprbssel;
  input USER_OOBCLK;
  input [4:0]RXCHBONDO;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [15:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;
  input plm_in_l0;
  input I17;
  input rst_cpllpd;
  input p_0_in67_in;
  input I18;
  input p_0_in65_in;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire GT_RXPMARESET061_out;
  wire GT_RX_CONVERGE0;
  wire GT_TXPMARESET064_out;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [15:0]O12;
  wire [1:0]O13;
  wire O2;
  wire [2:0]O55;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire PIPE_TXDETECTRX;
  wire [0:0]PIPE_TXELECIDLE;
  wire [2:0]PIPE_TXMARGIN;
  wire [0:0]PIPE_TXPHINITDONE;
  wire RATE_CPLLLOCK;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire [4:0]RXCHBONDO;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXSYNC_DONE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_EYESCANRESET;
  wire USER_OOBCLK;
  wire USER_RXBUFRESET;
  wire USER_RXCDRFREQRESET;
  wire USER_RXCDRRESET;
  wire USER_RXDFELPMRESET;
  wire USER_RXPCSRESET;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire gt_cpllpdrefclk;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire \n_10_gtx_channel.gtxe2_channel_i ;
  wire \n_138_gtx_channel.gtxe2_channel_i ;
  wire \n_139_gtx_channel.gtxe2_channel_i ;
  wire \n_140_gtx_channel.gtxe2_channel_i ;
  wire \n_141_gtx_channel.gtxe2_channel_i ;
  wire \n_142_gtx_channel.gtxe2_channel_i ;
  wire \n_143_gtx_channel.gtxe2_channel_i ;
  wire \n_144_gtx_channel.gtxe2_channel_i ;
  wire \n_145_gtx_channel.gtxe2_channel_i ;
  wire \n_146_gtx_channel.gtxe2_channel_i ;
  wire \n_147_gtx_channel.gtxe2_channel_i ;
  wire \n_148_gtx_channel.gtxe2_channel_i ;
  wire \n_149_gtx_channel.gtxe2_channel_i ;
  wire \n_150_gtx_channel.gtxe2_channel_i ;
  wire \n_151_gtx_channel.gtxe2_channel_i ;
  wire \n_152_gtx_channel.gtxe2_channel_i ;
  wire \n_153_gtx_channel.gtxe2_channel_i ;
  wire \n_189_gtx_channel.gtxe2_channel_i ;
  wire \n_190_gtx_channel.gtxe2_channel_i ;
  wire \n_191_gtx_channel.gtxe2_channel_i ;
  wire \n_192_gtx_channel.gtxe2_channel_i ;
  wire \n_197_gtx_channel.gtxe2_channel_i ;
  wire \n_198_gtx_channel.gtxe2_channel_i ;
  wire \n_37_gtx_channel.gtxe2_channel_i ;
  wire \n_91_gtx_channel.gtxe2_channel_i ;
  wire \n_92_gtx_channel.gtxe2_channel_i ;
  wire \n_93_gtx_channel.gtxe2_channel_i ;
  wire \n_94_gtx_channel.gtxe2_channel_i ;
  wire \n_95_gtx_channel.gtxe2_channel_i ;
  wire \n_9_gtx_channel.gtxe2_channel_i ;
  wire p_0_in65_in;
  wire p_0_in67_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire [7:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxphaligndone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txphaligndone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire plm_in_l0;
  wire rst_cpllpd;
  wire rst_gtreset;
  wire sys_clk;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED ;
  wire [2:0]\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [6:0]\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [9:0]\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

pcie_7x_0_core_top_pcie_7x_0_core_top_gtx_cpllpd_ovrd_77 cpllPDInst
       (.CPLLPD0(CPLLPD0),
        .CPLLRESET0(CPLLRESET0),
        .I18(I18),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in65_in(p_0_in65_in),
        .p_0_in67_in(p_0_in67_in),
        .rst_cpllpd(rst_cpllpd));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[0]_i_1__3 
       (.I0(pipe_rxstatus[0]),
        .I1(plm_in_l0),
        .I2(I17),
        .O(O55[0]));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[1]_i_1__3 
       (.I0(pipe_rxstatus[1]),
        .I1(plm_in_l0),
        .I2(I17),
        .O(O55[1]));
LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[2]_i_1__3 
       (.I0(pipe_rxstatus[2]),
        .I1(plm_in_l0),
        .I2(I17),
        .O(O55[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTXE2_CHANNEL #(
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(20),
    .CLK_COR_MIN_LAT(18),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(24'hA407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000B01),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h0000000001CF),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'h00018480),
    .PMA_RSV2(16'h2050),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(32'h00000000),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(72'h03000023FF10200020),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00000011110000),
    .RXLPM_LF_CFG(14'b00000011110000),
    .RXOOB_CFG(7'b0000110),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'h000000),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RX_BIAS_CFG(12'b000000000100),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(3'b010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(12'b000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFE_GAIN_CFG(23'h020FEA),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011110000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_KL_CFG(13'b0000011111110),
    .RX_DFE_KL_CFG2(32'h3290D86C),
    .RX_DFE_LPM_CFG(16'h0954),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_UT_CFG(17'b10001111000000000),
    .RX_DFE_VP_CFG(17'b00011111100000011),
    .RX_DFE_XYD_CFG(13'b0000000000000),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("3.0"),
    .TERM_RCAL_CFG(5'b10000),
    .TERM_RCAL_OVRD(1'b0),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPMARESET_TIME(5'b00011),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(5'b10100),
    .TX_DEEMPH1(5'b01011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b010),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0)) 
     \gtx_channel.gtxe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD({1'b0,1'b0,1'b0,USER_OOBCLK}),
        .CPLLFBCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(RATE_CPLLLOCK),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(I1),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I2),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I3),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(USER_EYESCANRESET),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(rst_gtreset),
        .GTXRXN(pci_exp_rxn),
        .GTXRXP(pci_exp_rxp),
        .GTXTXN(pci_exp_txn),
        .GTXTXP(pci_exp_txp),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(I4),
        .QPLLREFCLK(I5),
        .RESETOVRD(I6),
        .RX8B10BEN(I7),
        .RXBUFRESET(USER_RXBUFRESET),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\n_9_gtx_channel.gtxe2_channel_i ),
        .RXBYTEREALIGN(\n_10_gtx_channel.gtxe2_channel_i ),
        .RXCDRFREQRESET(USER_RXCDRFREQRESET),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(USER_RXCDRRESET),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(PIPE_RXCHANISALIGNED),
        .RXCHANREALIGN(\NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_189_gtx_channel.gtxe2_channel_i ,\n_190_gtx_channel.gtxe2_channel_i ,\n_191_gtx_channel.gtxe2_channel_i ,\n_192_gtx_channel.gtxe2_channel_i }),
        .RXCHARISK({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_197_gtx_channel.gtxe2_channel_i ,\n_198_gtx_channel.gtxe2_channel_i ,O13}),
        .RXCHBONDEN(I7),
        .RXCHBONDI(RXCHBONDO),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\n_91_gtx_channel.gtxe2_channel_i ,\n_92_gtx_channel.gtxe2_channel_i ,\n_93_gtx_channel.gtxe2_channel_i ,\n_94_gtx_channel.gtxe2_channel_i ,\n_95_gtx_channel.gtxe2_channel_i }),
        .RXCHBONDSLAVE(I8),
        .RXCLKCORCNT(\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED [63:32],\n_138_gtx_channel.gtxe2_channel_i ,\n_139_gtx_channel.gtxe2_channel_i ,\n_140_gtx_channel.gtxe2_channel_i ,\n_141_gtx_channel.gtxe2_channel_i ,\n_142_gtx_channel.gtxe2_channel_i ,\n_143_gtx_channel.gtxe2_channel_i ,\n_144_gtx_channel.gtxe2_channel_i ,\n_145_gtx_channel.gtxe2_channel_i ,\n_146_gtx_channel.gtxe2_channel_i ,\n_147_gtx_channel.gtxe2_channel_i ,\n_148_gtx_channel.gtxe2_channel_i ,\n_149_gtx_channel.gtxe2_channel_i ,\n_150_gtx_channel.gtxe2_channel_i ,\n_151_gtx_channel.gtxe2_channel_i ,\n_152_gtx_channel.gtxe2_channel_i ,\n_153_gtx_channel.gtxe2_channel_i ,O12}),
        .RXDATAVALID(\NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(GT_RX_CONVERGE0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b1),
        .RXDFELPMRESET(USER_RXDFELPMRESET),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b0),
        .RXDFEXYDHOLD(1'b0),
        .RXDFEXYDOVRDEN(1'b0),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(SYNC_RXSYNC_DONE),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(I9),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(gt_rx_elec_idle_wire_filter),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED [2:0]),
        .RXHEADERVALID(\NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ),
        .RXLPMEN(I8),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(I7),
        .RXMONITOROUT(\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(I8),
        .RXPCSRESET(USER_RXPCSRESET),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(I10),
        .RXPHALIGNDONE(pipe_rxphaligndone),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET061_out),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE(RXRATE),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ),
        .RXSTATUS(pipe_rxstatus),
        .RXSYSCLKSEL(RXSYSCLKSEL),
        .RXUSERRDY(I11),
        .RXUSRCLK(I12),
        .RXUSRCLK2(I12),
        .RXVALID(O2),
        .SETERRSTATUS(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TSTOUT(\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED [9:0]),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(I8),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(PIPE_TXDETECTRX),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(I13),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(I14),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPE_TXMARGIN),
        .TXOUTCLK(\n_37_gtx_channel.gtxe2_channel_i ),
        .TXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(I15),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(I16),
        .TXPHINITDONE(PIPE_TXPHINITDONE),
        .TXPHOVRDEN(1'b0),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_TXPMARESET064_out),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE(RXRATE),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYSCLKSEL(RXSYSCLKSEL),
        .TXUSERRDY(I11),
        .TXUSRCLK(I12),
        .TXUSRCLK2(I12));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gt_wrapper" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gt_wrapper_54
   (RATE_CPLLLOCK,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    O1,
    PIPE_RXCHANISALIGNED,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    gt_rx_elec_idle_wire_filter,
    pipe_rxoutclk_out,
    pipe_rxphaligndone,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    O2,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    PIPE_TXPHINITDONE,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    O14,
    pipe_dmonitorout,
    O15,
    pipe_rxdisperr,
    pipe_rxnotintable,
    O56,
    gt_cpllpdrefclk,
    I1,
    I2,
    I3,
    USER_EYESCANRESET,
    sys_clk,
    rst_gtreset,
    pci_exp_rxn,
    pci_exp_rxp,
    I4,
    I5,
    I6,
    I7,
    USER_RXBUFRESET,
    USER_RXCDRFREQRESET,
    USER_RXCDRRESET,
    I8,
    I9,
    USER_RXDFELPMRESET,
    SYNC_RXSYNC_DONE,
    I10,
    USER_RXPCSRESET,
    I11,
    GT_RXPMARESET043_out,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    I12,
    I13,
    PIPE_TXDEEMPH,
    pipe_tx_rcvr_det_gt,
    I14,
    I15,
    PIPE_TXELECIDLE,
    I16,
    I17,
    GT_TXPMARESET046_out,
    pipe_txprbsforceerr,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    I18,
    pipe_txprbssel,
    USER_OOBCLK,
    RXCHBONDO,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR,
    plm_in_l0,
    I19,
    rst_cpllpd,
    p_0_in49_in,
    I20,
    p_0_in47_in);
  output RATE_CPLLLOCK;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output O1;
  output [0:0]PIPE_RXCHANISALIGNED;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output [0:0]gt_rx_elec_idle_wire_filter;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]pipe_rxphaligndone;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output O2;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]PIPE_TXPHINITDONE;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [15:0]O14;
  output [7:0]pipe_dmonitorout;
  output [1:0]O15;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  output [2:0]O56;
  input gt_cpllpdrefclk;
  input I1;
  input I2;
  input I3;
  input USER_EYESCANRESET;
  input sys_clk;
  input rst_gtreset;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input I4;
  input I5;
  input I6;
  input I7;
  input USER_RXBUFRESET;
  input USER_RXCDRFREQRESET;
  input USER_RXCDRRESET;
  input I8;
  input I9;
  input USER_RXDFELPMRESET;
  input SYNC_RXSYNC_DONE;
  input I10;
  input USER_RXPCSRESET;
  input I11;
  input GT_RXPMARESET043_out;
  input [0:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input I12;
  input I13;
  input [0:0]PIPE_TXDEEMPH;
  input pipe_tx_rcvr_det_gt;
  input I14;
  input I15;
  input [0:0]PIPE_TXELECIDLE;
  input I16;
  input I17;
  input GT_TXPMARESET046_out;
  input pipe_txprbsforceerr;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [1:0]RXSYSCLKSEL;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]RXRATE;
  input [2:0]I18;
  input [2:0]pipe_txprbssel;
  input USER_OOBCLK;
  input [4:0]RXCHBONDO;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [15:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;
  input plm_in_l0;
  input I19;
  input rst_cpllpd;
  input p_0_in49_in;
  input I20;
  input p_0_in47_in;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire GT_RXPMARESET043_out;
  wire GT_TXPMARESET046_out;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire [2:0]I18;
  wire I19;
  wire I2;
  wire I20;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [15:0]O14;
  wire [1:0]O15;
  wire O2;
  wire [2:0]O56;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [0:0]PIPE_TXELECIDLE;
  wire [0:0]PIPE_TXPHINITDONE;
  wire RATE_CPLLLOCK;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire [4:0]RXCHBONDO;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXSYNC_DONE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_EYESCANRESET;
  wire USER_OOBCLK;
  wire USER_RXBUFRESET;
  wire USER_RXCDRFREQRESET;
  wire USER_RXCDRRESET;
  wire USER_RXDFELPMRESET;
  wire USER_RXPCSRESET;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire gt_cpllpdrefclk;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire \n_10_gtx_channel.gtxe2_channel_i ;
  wire \n_138_gtx_channel.gtxe2_channel_i ;
  wire \n_139_gtx_channel.gtxe2_channel_i ;
  wire \n_140_gtx_channel.gtxe2_channel_i ;
  wire \n_141_gtx_channel.gtxe2_channel_i ;
  wire \n_142_gtx_channel.gtxe2_channel_i ;
  wire \n_143_gtx_channel.gtxe2_channel_i ;
  wire \n_144_gtx_channel.gtxe2_channel_i ;
  wire \n_145_gtx_channel.gtxe2_channel_i ;
  wire \n_146_gtx_channel.gtxe2_channel_i ;
  wire \n_147_gtx_channel.gtxe2_channel_i ;
  wire \n_148_gtx_channel.gtxe2_channel_i ;
  wire \n_149_gtx_channel.gtxe2_channel_i ;
  wire \n_150_gtx_channel.gtxe2_channel_i ;
  wire \n_151_gtx_channel.gtxe2_channel_i ;
  wire \n_152_gtx_channel.gtxe2_channel_i ;
  wire \n_153_gtx_channel.gtxe2_channel_i ;
  wire \n_189_gtx_channel.gtxe2_channel_i ;
  wire \n_190_gtx_channel.gtxe2_channel_i ;
  wire \n_191_gtx_channel.gtxe2_channel_i ;
  wire \n_192_gtx_channel.gtxe2_channel_i ;
  wire \n_197_gtx_channel.gtxe2_channel_i ;
  wire \n_198_gtx_channel.gtxe2_channel_i ;
  wire \n_37_gtx_channel.gtxe2_channel_i ;
  wire \n_91_gtx_channel.gtxe2_channel_i ;
  wire \n_92_gtx_channel.gtxe2_channel_i ;
  wire \n_93_gtx_channel.gtxe2_channel_i ;
  wire \n_94_gtx_channel.gtxe2_channel_i ;
  wire \n_95_gtx_channel.gtxe2_channel_i ;
  wire \n_9_gtx_channel.gtxe2_channel_i ;
  wire p_0_in47_in;
  wire p_0_in49_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire [7:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxphaligndone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire pipe_tx_rcvr_det_gt;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txphaligndone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire plm_in_l0;
  wire rst_cpllpd;
  wire rst_gtreset;
  wire sys_clk;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED ;
  wire [2:0]\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [6:0]\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [9:0]\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

pcie_7x_0_core_top_pcie_7x_0_core_top_gtx_cpllpd_ovrd_75 cpllPDInst
       (.CPLLPD0(CPLLPD0),
        .CPLLRESET0(CPLLRESET0),
        .I20(I20),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in47_in(p_0_in47_in),
        .p_0_in49_in(p_0_in49_in),
        .rst_cpllpd(rst_cpllpd));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[0]_i_1__4 
       (.I0(pipe_rxstatus[0]),
        .I1(plm_in_l0),
        .I2(I19),
        .O(O56[0]));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[1]_i_1__4 
       (.I0(pipe_rxstatus[1]),
        .I1(plm_in_l0),
        .I2(I19),
        .O(O56[1]));
LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[2]_i_1__4 
       (.I0(pipe_rxstatus[2]),
        .I1(plm_in_l0),
        .I2(I19),
        .O(O56[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTXE2_CHANNEL #(
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(20),
    .CLK_COR_MIN_LAT(18),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(24'hA407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000B01),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h0000000001CF),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'h00018480),
    .PMA_RSV2(16'h2050),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(32'h00000000),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(72'h03000023FF10200020),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00000011110000),
    .RXLPM_LF_CFG(14'b00000011110000),
    .RXOOB_CFG(7'b0000110),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'h000000),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RX_BIAS_CFG(12'b000000000100),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(3'b010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(12'b000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFE_GAIN_CFG(23'h020FEA),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011110000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_KL_CFG(13'b0000011111110),
    .RX_DFE_KL_CFG2(32'h3290D86C),
    .RX_DFE_LPM_CFG(16'h0954),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_UT_CFG(17'b10001111000000000),
    .RX_DFE_VP_CFG(17'b00011111100000011),
    .RX_DFE_XYD_CFG(13'b0000000000000),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("3.0"),
    .TERM_RCAL_CFG(5'b10000),
    .TERM_RCAL_OVRD(1'b0),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPMARESET_TIME(5'b00011),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(5'b10100),
    .TX_DEEMPH1(5'b01011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b010),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0)) 
     \gtx_channel.gtxe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD({1'b0,1'b0,1'b0,USER_OOBCLK}),
        .CPLLFBCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(RATE_CPLLLOCK),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(I1),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I2),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I3),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(USER_EYESCANRESET),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(rst_gtreset),
        .GTXRXN(pci_exp_rxn),
        .GTXRXP(pci_exp_rxp),
        .GTXTXN(pci_exp_txn),
        .GTXTXP(pci_exp_txp),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(I4),
        .QPLLREFCLK(I5),
        .RESETOVRD(I6),
        .RX8B10BEN(I7),
        .RXBUFRESET(USER_RXBUFRESET),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\n_9_gtx_channel.gtxe2_channel_i ),
        .RXBYTEREALIGN(\n_10_gtx_channel.gtxe2_channel_i ),
        .RXCDRFREQRESET(USER_RXCDRFREQRESET),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(USER_RXCDRRESET),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(PIPE_RXCHANISALIGNED),
        .RXCHANREALIGN(\NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_189_gtx_channel.gtxe2_channel_i ,\n_190_gtx_channel.gtxe2_channel_i ,\n_191_gtx_channel.gtxe2_channel_i ,\n_192_gtx_channel.gtxe2_channel_i }),
        .RXCHARISK({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_197_gtx_channel.gtxe2_channel_i ,\n_198_gtx_channel.gtxe2_channel_i ,O15}),
        .RXCHBONDEN(I7),
        .RXCHBONDI(RXCHBONDO),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\n_91_gtx_channel.gtxe2_channel_i ,\n_92_gtx_channel.gtxe2_channel_i ,\n_93_gtx_channel.gtxe2_channel_i ,\n_94_gtx_channel.gtxe2_channel_i ,\n_95_gtx_channel.gtxe2_channel_i }),
        .RXCHBONDSLAVE(I8),
        .RXCLKCORCNT(\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED [63:32],\n_138_gtx_channel.gtxe2_channel_i ,\n_139_gtx_channel.gtxe2_channel_i ,\n_140_gtx_channel.gtxe2_channel_i ,\n_141_gtx_channel.gtxe2_channel_i ,\n_142_gtx_channel.gtxe2_channel_i ,\n_143_gtx_channel.gtxe2_channel_i ,\n_144_gtx_channel.gtxe2_channel_i ,\n_145_gtx_channel.gtxe2_channel_i ,\n_146_gtx_channel.gtxe2_channel_i ,\n_147_gtx_channel.gtxe2_channel_i ,\n_148_gtx_channel.gtxe2_channel_i ,\n_149_gtx_channel.gtxe2_channel_i ,\n_150_gtx_channel.gtxe2_channel_i ,\n_151_gtx_channel.gtxe2_channel_i ,\n_152_gtx_channel.gtxe2_channel_i ,\n_153_gtx_channel.gtxe2_channel_i ,O14}),
        .RXDATAVALID(\NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(I9),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b1),
        .RXDFELPMRESET(USER_RXDFELPMRESET),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b0),
        .RXDFEXYDHOLD(1'b0),
        .RXDFEXYDOVRDEN(1'b0),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(SYNC_RXSYNC_DONE),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(I10),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(gt_rx_elec_idle_wire_filter),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED [2:0]),
        .RXHEADERVALID(\NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ),
        .RXLPMEN(I8),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(I7),
        .RXMONITOROUT(\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(I8),
        .RXPCSRESET(USER_RXPCSRESET),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(I11),
        .RXPHALIGNDONE(pipe_rxphaligndone),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET043_out),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE(RXRATE),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ),
        .RXSTATUS(pipe_rxstatus),
        .RXSYSCLKSEL(RXSYSCLKSEL),
        .RXUSERRDY(I12),
        .RXUSRCLK(I13),
        .RXUSRCLK2(I13),
        .RXVALID(O2),
        .SETERRSTATUS(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TSTOUT(\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED [9:0]),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(I8),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(pipe_tx_rcvr_det_gt),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(I14),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(I15),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(I18),
        .TXOUTCLK(\n_37_gtx_channel.gtxe2_channel_i ),
        .TXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(I16),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(I17),
        .TXPHINITDONE(PIPE_TXPHINITDONE),
        .TXPHOVRDEN(1'b0),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_TXPMARESET046_out),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE(RXRATE),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYSCLKSEL(RXSYSCLKSEL),
        .TXUSERRDY(I12),
        .TXUSRCLK(I13),
        .TXUSRCLK2(I13));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gt_wrapper" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gt_wrapper_60
   (RATE_CPLLLOCK,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    O1,
    PIPE_RXCHANISALIGNED,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    gt_rx_elec_idle_wire_filter,
    pipe_rxoutclk_out,
    pipe_rxphaligndone,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    O2,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    PIPE_TXPHINITDONE,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    O16,
    pipe_dmonitorout,
    O17,
    pipe_rxdisperr,
    pipe_rxnotintable,
    O57,
    SYNC_TXDLYSRESETDONE0,
    SYNC_RXDLYSRESETDONE0,
    gt_cpllpdrefclk,
    I1,
    I2,
    I3,
    USER_EYESCANRESET,
    sys_clk,
    rst_gtreset,
    pci_exp_rxn,
    pci_exp_rxp,
    I4,
    I5,
    I6,
    I7,
    USER_RXBUFRESET,
    USER_RXCDRFREQRESET,
    USER_RXCDRRESET,
    I8,
    GT_RX_CONVERGE0,
    USER_RXDFELPMRESET,
    SYNC_RXSYNC_DONE,
    I9,
    USER_RXPCSRESET,
    I10,
    GT_RXPMARESET032_out,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    I11,
    I12,
    PIPE_TXDEEMPH,
    PIPE_TXDETECTRX,
    I13,
    I14,
    PIPE_TXELECIDLE,
    I15,
    I16,
    GT_TXPMARESET035_out,
    pipe_txprbsforceerr,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPE_TXMARGIN,
    pipe_txprbssel,
    USER_OOBCLK,
    RXCHBONDO,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR,
    plm_in_l0,
    I17,
    rst_cpllpd,
    p_0_in38_in,
    I18,
    p_0_in36_in,
    I19,
    I20);
  output RATE_CPLLLOCK;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output O1;
  output [0:0]PIPE_RXCHANISALIGNED;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output [0:0]gt_rx_elec_idle_wire_filter;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]pipe_rxphaligndone;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output O2;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]PIPE_TXPHINITDONE;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [15:0]O16;
  output [7:0]pipe_dmonitorout;
  output [1:0]O17;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  output [2:0]O57;
  output SYNC_TXDLYSRESETDONE0;
  output SYNC_RXDLYSRESETDONE0;
  input gt_cpllpdrefclk;
  input I1;
  input I2;
  input I3;
  input USER_EYESCANRESET;
  input sys_clk;
  input rst_gtreset;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input I4;
  input I5;
  input I6;
  input I7;
  input USER_RXBUFRESET;
  input USER_RXCDRFREQRESET;
  input USER_RXCDRRESET;
  input I8;
  input GT_RX_CONVERGE0;
  input USER_RXDFELPMRESET;
  input SYNC_RXSYNC_DONE;
  input I9;
  input USER_RXPCSRESET;
  input I10;
  input GT_RXPMARESET032_out;
  input [0:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input I11;
  input I12;
  input [0:0]PIPE_TXDEEMPH;
  input PIPE_TXDETECTRX;
  input I13;
  input I14;
  input [0:0]PIPE_TXELECIDLE;
  input I15;
  input I16;
  input GT_TXPMARESET035_out;
  input pipe_txprbsforceerr;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [1:0]RXSYSCLKSEL;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]RXRATE;
  input [2:0]PIPE_TXMARGIN;
  input [2:0]pipe_txprbssel;
  input USER_OOBCLK;
  input [4:0]RXCHBONDO;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [15:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;
  input plm_in_l0;
  input I17;
  input rst_cpllpd;
  input p_0_in38_in;
  input I18;
  input p_0_in36_in;
  input [6:0]I19;
  input [6:0]I20;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire GT_RXPMARESET032_out;
  wire GT_RX_CONVERGE0;
  wire GT_TXPMARESET035_out;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire [6:0]I19;
  wire I2;
  wire [6:0]I20;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [15:0]O16;
  wire [1:0]O17;
  wire O2;
  wire [2:0]O57;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire PIPE_TXDETECTRX;
  wire [0:0]PIPE_TXELECIDLE;
  wire [2:0]PIPE_TXMARGIN;
  wire [0:0]PIPE_TXPHINITDONE;
  wire RATE_CPLLLOCK;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire [4:0]RXCHBONDO;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXDLYSRESETDONE0;
  wire SYNC_RXSYNC_DONE;
  wire SYNC_TXDLYSRESETDONE0;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_EYESCANRESET;
  wire USER_OOBCLK;
  wire USER_RXBUFRESET;
  wire USER_RXCDRFREQRESET;
  wire USER_RXCDRRESET;
  wire USER_RXDFELPMRESET;
  wire USER_RXPCSRESET;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire gt_cpllpdrefclk;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire n_0_rxdlysresetdone_reg1_i_2;
  wire n_0_txdlysresetdone_reg1_i_2;
  wire \n_10_gtx_channel.gtxe2_channel_i ;
  wire \n_138_gtx_channel.gtxe2_channel_i ;
  wire \n_139_gtx_channel.gtxe2_channel_i ;
  wire \n_140_gtx_channel.gtxe2_channel_i ;
  wire \n_141_gtx_channel.gtxe2_channel_i ;
  wire \n_142_gtx_channel.gtxe2_channel_i ;
  wire \n_143_gtx_channel.gtxe2_channel_i ;
  wire \n_144_gtx_channel.gtxe2_channel_i ;
  wire \n_145_gtx_channel.gtxe2_channel_i ;
  wire \n_146_gtx_channel.gtxe2_channel_i ;
  wire \n_147_gtx_channel.gtxe2_channel_i ;
  wire \n_148_gtx_channel.gtxe2_channel_i ;
  wire \n_149_gtx_channel.gtxe2_channel_i ;
  wire \n_150_gtx_channel.gtxe2_channel_i ;
  wire \n_151_gtx_channel.gtxe2_channel_i ;
  wire \n_152_gtx_channel.gtxe2_channel_i ;
  wire \n_153_gtx_channel.gtxe2_channel_i ;
  wire \n_189_gtx_channel.gtxe2_channel_i ;
  wire \n_190_gtx_channel.gtxe2_channel_i ;
  wire \n_191_gtx_channel.gtxe2_channel_i ;
  wire \n_192_gtx_channel.gtxe2_channel_i ;
  wire \n_197_gtx_channel.gtxe2_channel_i ;
  wire \n_198_gtx_channel.gtxe2_channel_i ;
  wire \n_37_gtx_channel.gtxe2_channel_i ;
  wire \n_91_gtx_channel.gtxe2_channel_i ;
  wire \n_92_gtx_channel.gtxe2_channel_i ;
  wire \n_93_gtx_channel.gtxe2_channel_i ;
  wire \n_94_gtx_channel.gtxe2_channel_i ;
  wire \n_95_gtx_channel.gtxe2_channel_i ;
  wire \n_9_gtx_channel.gtxe2_channel_i ;
  wire p_0_in36_in;
  wire p_0_in38_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire [7:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxphaligndone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txphaligndone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire plm_in_l0;
  wire rst_cpllpd;
  wire rst_gtreset;
  wire sys_clk;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED ;
  wire [2:0]\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [6:0]\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [9:0]\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

pcie_7x_0_core_top_pcie_7x_0_core_top_gtx_cpllpd_ovrd_73 cpllPDInst
       (.CPLLPD0(CPLLPD0),
        .CPLLRESET0(CPLLRESET0),
        .I18(I18),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in36_in(p_0_in36_in),
        .p_0_in38_in(p_0_in38_in),
        .rst_cpllpd(rst_cpllpd));
(* SOFT_HLUTNM = "soft_lutpair269" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[0]_i_1__5 
       (.I0(pipe_rxstatus[0]),
        .I1(plm_in_l0),
        .I2(I17),
        .O(O57[0]));
(* SOFT_HLUTNM = "soft_lutpair269" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[1]_i_1__5 
       (.I0(pipe_rxstatus[1]),
        .I1(plm_in_l0),
        .I2(I17),
        .O(O57[1]));
LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[2]_i_1__5 
       (.I0(pipe_rxstatus[2]),
        .I1(plm_in_l0),
        .I2(I17),
        .O(O57[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTXE2_CHANNEL #(
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(20),
    .CLK_COR_MIN_LAT(18),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(24'hA407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000B01),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h0000000001CF),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'h00018480),
    .PMA_RSV2(16'h2050),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(32'h00000000),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(72'h03000023FF10200020),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00000011110000),
    .RXLPM_LF_CFG(14'b00000011110000),
    .RXOOB_CFG(7'b0000110),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'h000000),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RX_BIAS_CFG(12'b000000000100),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(3'b010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(12'b000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFE_GAIN_CFG(23'h020FEA),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011110000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_KL_CFG(13'b0000011111110),
    .RX_DFE_KL_CFG2(32'h3290D86C),
    .RX_DFE_LPM_CFG(16'h0954),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_UT_CFG(17'b10001111000000000),
    .RX_DFE_VP_CFG(17'b00011111100000011),
    .RX_DFE_XYD_CFG(13'b0000000000000),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("3.0"),
    .TERM_RCAL_CFG(5'b10000),
    .TERM_RCAL_OVRD(1'b0),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPMARESET_TIME(5'b00011),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(5'b10100),
    .TX_DEEMPH1(5'b01011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b010),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0)) 
     \gtx_channel.gtxe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD({1'b0,1'b0,1'b0,USER_OOBCLK}),
        .CPLLFBCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(RATE_CPLLLOCK),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(I1),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I2),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I3),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(USER_EYESCANRESET),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(rst_gtreset),
        .GTXRXN(pci_exp_rxn),
        .GTXRXP(pci_exp_rxp),
        .GTXTXN(pci_exp_txn),
        .GTXTXP(pci_exp_txp),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(I4),
        .QPLLREFCLK(I5),
        .RESETOVRD(I6),
        .RX8B10BEN(I7),
        .RXBUFRESET(USER_RXBUFRESET),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\n_9_gtx_channel.gtxe2_channel_i ),
        .RXBYTEREALIGN(\n_10_gtx_channel.gtxe2_channel_i ),
        .RXCDRFREQRESET(USER_RXCDRFREQRESET),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(USER_RXCDRRESET),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(PIPE_RXCHANISALIGNED),
        .RXCHANREALIGN(\NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_189_gtx_channel.gtxe2_channel_i ,\n_190_gtx_channel.gtxe2_channel_i ,\n_191_gtx_channel.gtxe2_channel_i ,\n_192_gtx_channel.gtxe2_channel_i }),
        .RXCHARISK({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_197_gtx_channel.gtxe2_channel_i ,\n_198_gtx_channel.gtxe2_channel_i ,O17}),
        .RXCHBONDEN(I7),
        .RXCHBONDI(RXCHBONDO),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\n_91_gtx_channel.gtxe2_channel_i ,\n_92_gtx_channel.gtxe2_channel_i ,\n_93_gtx_channel.gtxe2_channel_i ,\n_94_gtx_channel.gtxe2_channel_i ,\n_95_gtx_channel.gtxe2_channel_i }),
        .RXCHBONDSLAVE(I8),
        .RXCLKCORCNT(\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED [63:32],\n_138_gtx_channel.gtxe2_channel_i ,\n_139_gtx_channel.gtxe2_channel_i ,\n_140_gtx_channel.gtxe2_channel_i ,\n_141_gtx_channel.gtxe2_channel_i ,\n_142_gtx_channel.gtxe2_channel_i ,\n_143_gtx_channel.gtxe2_channel_i ,\n_144_gtx_channel.gtxe2_channel_i ,\n_145_gtx_channel.gtxe2_channel_i ,\n_146_gtx_channel.gtxe2_channel_i ,\n_147_gtx_channel.gtxe2_channel_i ,\n_148_gtx_channel.gtxe2_channel_i ,\n_149_gtx_channel.gtxe2_channel_i ,\n_150_gtx_channel.gtxe2_channel_i ,\n_151_gtx_channel.gtxe2_channel_i ,\n_152_gtx_channel.gtxe2_channel_i ,\n_153_gtx_channel.gtxe2_channel_i ,O16}),
        .RXDATAVALID(\NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(GT_RX_CONVERGE0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b1),
        .RXDFELPMRESET(USER_RXDFELPMRESET),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b0),
        .RXDFEXYDHOLD(1'b0),
        .RXDFEXYDOVRDEN(1'b0),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(SYNC_RXSYNC_DONE),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(I9),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(gt_rx_elec_idle_wire_filter),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED [2:0]),
        .RXHEADERVALID(\NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ),
        .RXLPMEN(I8),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(I7),
        .RXMONITOROUT(\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(I8),
        .RXPCSRESET(USER_RXPCSRESET),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(I10),
        .RXPHALIGNDONE(pipe_rxphaligndone),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET032_out),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE(RXRATE),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ),
        .RXSTATUS(pipe_rxstatus),
        .RXSYSCLKSEL(RXSYSCLKSEL),
        .RXUSERRDY(I11),
        .RXUSRCLK(I12),
        .RXUSRCLK2(I12),
        .RXVALID(O2),
        .SETERRSTATUS(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TSTOUT(\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED [9:0]),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(I8),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(PIPE_TXDETECTRX),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(I13),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(I14),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPE_TXMARGIN),
        .TXOUTCLK(\n_37_gtx_channel.gtxe2_channel_i ),
        .TXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(I15),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(I16),
        .TXPHINITDONE(PIPE_TXPHINITDONE),
        .TXPHOVRDEN(1'b0),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_TXPMARESET035_out),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE(RXRATE),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYSCLKSEL(RXSYSCLKSEL),
        .TXUSERRDY(I11),
        .TXUSRCLK(I12),
        .TXUSRCLK2(I12));
LUT3 #(
    .INIT(8'h80)) 
     rxdlysresetdone_reg1_i_1
       (.I0(n_0_rxdlysresetdone_reg1_i_2),
        .I1(I20[4]),
        .I2(I20[5]),
        .O(SYNC_RXDLYSRESETDONE0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     rxdlysresetdone_reg1_i_2
       (.I0(pipe_rxdlysresetdone),
        .I1(I20[6]),
        .I2(I20[1]),
        .I3(I20[0]),
        .I4(I20[3]),
        .I5(I20[2]),
        .O(n_0_rxdlysresetdone_reg1_i_2));
LUT3 #(
    .INIT(8'h80)) 
     txdlysresetdone_reg1_i_1
       (.I0(n_0_txdlysresetdone_reg1_i_2),
        .I1(I19[4]),
        .I2(I19[5]),
        .O(SYNC_TXDLYSRESETDONE0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     txdlysresetdone_reg1_i_2
       (.I0(pipe_txdlysresetdone),
        .I1(I19[6]),
        .I2(I19[1]),
        .I3(I19[0]),
        .I4(I19[3]),
        .I5(I19[2]),
        .O(n_0_txdlysresetdone_reg1_i_2));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gt_wrapper" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gt_wrapper_66
   (RATE_CPLLLOCK,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    O1,
    PIPE_RXCHANISALIGNED,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    gt_rx_elec_idle_wire_filter,
    pipe_rxoutclk_out,
    pipe_rxphaligndone,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    O2,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    PIPE_TXPHINITDONE,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    O18,
    pipe_dmonitorout,
    O19,
    pipe_rxdisperr,
    pipe_rxnotintable,
    O58,
    gt_cpllpdrefclk,
    I1,
    I2,
    I3,
    USER_EYESCANRESET,
    sys_clk,
    rst_gtreset,
    pci_exp_rxn,
    pci_exp_rxp,
    I4,
    I5,
    I6,
    I7,
    USER_RXBUFRESET,
    USER_RXCDRFREQRESET,
    USER_RXCDRRESET,
    I8,
    I9,
    USER_RXDFELPMRESET,
    SYNC_RXSYNC_DONE,
    I10,
    USER_RXPCSRESET,
    I11,
    GT_RXPMARESET014_out,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    rst_userrdy,
    I12,
    PIPE_TXDEEMPH,
    pipe_tx_rcvr_det_gt,
    I13,
    I14,
    PIPE_TXELECIDLE,
    I15,
    I16,
    GT_TXPMARESET017_out,
    pipe_txprbsforceerr,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    I17,
    pipe_txprbssel,
    USER_OOBCLK,
    RXCHBONDO,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR,
    plm_in_l0,
    I18,
    rst_cpllpd,
    p_0_in20_in,
    I19,
    p_0_in18_in);
  output RATE_CPLLLOCK;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output O1;
  output [0:0]PIPE_RXCHANISALIGNED;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output [0:0]gt_rx_elec_idle_wire_filter;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]pipe_rxphaligndone;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output O2;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]PIPE_TXPHINITDONE;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [15:0]O18;
  output [7:0]pipe_dmonitorout;
  output [1:0]O19;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  output [2:0]O58;
  input gt_cpllpdrefclk;
  input I1;
  input I2;
  input I3;
  input USER_EYESCANRESET;
  input sys_clk;
  input rst_gtreset;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input I4;
  input I5;
  input I6;
  input I7;
  input USER_RXBUFRESET;
  input USER_RXCDRFREQRESET;
  input USER_RXCDRRESET;
  input I8;
  input I9;
  input USER_RXDFELPMRESET;
  input SYNC_RXSYNC_DONE;
  input I10;
  input USER_RXPCSRESET;
  input I11;
  input GT_RXPMARESET014_out;
  input [0:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input rst_userrdy;
  input I12;
  input [0:0]PIPE_TXDEEMPH;
  input pipe_tx_rcvr_det_gt;
  input I13;
  input I14;
  input [0:0]PIPE_TXELECIDLE;
  input I15;
  input I16;
  input GT_TXPMARESET017_out;
  input pipe_txprbsforceerr;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [1:0]RXSYSCLKSEL;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]RXRATE;
  input [2:0]I17;
  input [2:0]pipe_txprbssel;
  input USER_OOBCLK;
  input [4:0]RXCHBONDO;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [15:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;
  input plm_in_l0;
  input I18;
  input rst_cpllpd;
  input p_0_in20_in;
  input I19;
  input p_0_in18_in;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire GT_RXPMARESET014_out;
  wire GT_TXPMARESET017_out;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire [2:0]I17;
  wire I18;
  wire I19;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [15:0]O18;
  wire [1:0]O19;
  wire O2;
  wire [2:0]O58;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [0:0]PIPE_TXELECIDLE;
  wire [0:0]PIPE_TXPHINITDONE;
  wire RATE_CPLLLOCK;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire [4:0]RXCHBONDO;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXSYNC_DONE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_EYESCANRESET;
  wire USER_OOBCLK;
  wire USER_RXBUFRESET;
  wire USER_RXCDRFREQRESET;
  wire USER_RXCDRRESET;
  wire USER_RXDFELPMRESET;
  wire USER_RXPCSRESET;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire gt_cpllpdrefclk;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire \n_10_gtx_channel.gtxe2_channel_i ;
  wire \n_138_gtx_channel.gtxe2_channel_i ;
  wire \n_139_gtx_channel.gtxe2_channel_i ;
  wire \n_140_gtx_channel.gtxe2_channel_i ;
  wire \n_141_gtx_channel.gtxe2_channel_i ;
  wire \n_142_gtx_channel.gtxe2_channel_i ;
  wire \n_143_gtx_channel.gtxe2_channel_i ;
  wire \n_144_gtx_channel.gtxe2_channel_i ;
  wire \n_145_gtx_channel.gtxe2_channel_i ;
  wire \n_146_gtx_channel.gtxe2_channel_i ;
  wire \n_147_gtx_channel.gtxe2_channel_i ;
  wire \n_148_gtx_channel.gtxe2_channel_i ;
  wire \n_149_gtx_channel.gtxe2_channel_i ;
  wire \n_150_gtx_channel.gtxe2_channel_i ;
  wire \n_151_gtx_channel.gtxe2_channel_i ;
  wire \n_152_gtx_channel.gtxe2_channel_i ;
  wire \n_153_gtx_channel.gtxe2_channel_i ;
  wire \n_189_gtx_channel.gtxe2_channel_i ;
  wire \n_190_gtx_channel.gtxe2_channel_i ;
  wire \n_191_gtx_channel.gtxe2_channel_i ;
  wire \n_192_gtx_channel.gtxe2_channel_i ;
  wire \n_197_gtx_channel.gtxe2_channel_i ;
  wire \n_198_gtx_channel.gtxe2_channel_i ;
  wire \n_37_gtx_channel.gtxe2_channel_i ;
  wire \n_91_gtx_channel.gtxe2_channel_i ;
  wire \n_92_gtx_channel.gtxe2_channel_i ;
  wire \n_93_gtx_channel.gtxe2_channel_i ;
  wire \n_94_gtx_channel.gtxe2_channel_i ;
  wire \n_95_gtx_channel.gtxe2_channel_i ;
  wire \n_9_gtx_channel.gtxe2_channel_i ;
  wire p_0_in18_in;
  wire p_0_in20_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire [7:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxphaligndone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire pipe_tx_rcvr_det_gt;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txphaligndone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire plm_in_l0;
  wire rst_cpllpd;
  wire rst_gtreset;
  wire rst_userrdy;
  wire sys_clk;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED ;
  wire [2:0]\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [6:0]\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [9:0]\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

pcie_7x_0_core_top_pcie_7x_0_core_top_gtx_cpllpd_ovrd cpllPDInst
       (.CPLLPD0(CPLLPD0),
        .CPLLRESET0(CPLLRESET0),
        .I19(I19),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in18_in(p_0_in18_in),
        .p_0_in20_in(p_0_in20_in),
        .rst_cpllpd(rst_cpllpd));
(* SOFT_HLUTNM = "soft_lutpair306" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[0]_i_1__6 
       (.I0(pipe_rxstatus[0]),
        .I1(plm_in_l0),
        .I2(I18),
        .O(O58[0]));
(* SOFT_HLUTNM = "soft_lutpair306" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[1]_i_1__6 
       (.I0(pipe_rxstatus[1]),
        .I1(plm_in_l0),
        .I2(I18),
        .O(O58[1]));
LUT3 #(
    .INIT(8'hA2)) 
     \gt_rx_status_q[2]_i_1__6 
       (.I0(pipe_rxstatus[2]),
        .I1(plm_in_l0),
        .I2(I18),
        .O(O58[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTXE2_CHANNEL #(
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(20),
    .CLK_COR_MIN_LAT(18),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(24'hA407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000B01),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h0000000001CF),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'h00018480),
    .PMA_RSV2(16'h2050),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(32'h00000000),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(72'h03000023FF10200020),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00000011110000),
    .RXLPM_LF_CFG(14'b00000011110000),
    .RXOOB_CFG(7'b0000110),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'h000000),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RX_BIAS_CFG(12'b000000000100),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(3'b010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(12'b000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFE_GAIN_CFG(23'h020FEA),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011110000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_KL_CFG(13'b0000011111110),
    .RX_DFE_KL_CFG2(32'h3290D86C),
    .RX_DFE_LPM_CFG(16'h0954),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_UT_CFG(17'b10001111000000000),
    .RX_DFE_VP_CFG(17'b00011111100000011),
    .RX_DFE_XYD_CFG(13'b0000000000000),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("3.0"),
    .TERM_RCAL_CFG(5'b10000),
    .TERM_RCAL_OVRD(1'b0),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPMARESET_TIME(5'b00011),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(5'b10100),
    .TX_DEEMPH1(5'b01011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b010),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0)) 
     \gtx_channel.gtxe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD({1'b0,1'b0,1'b0,USER_OOBCLK}),
        .CPLLFBCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(RATE_CPLLLOCK),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(I1),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I2),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I3),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(USER_EYESCANRESET),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(rst_gtreset),
        .GTXRXN(pci_exp_rxn),
        .GTXRXP(pci_exp_rxp),
        .GTXTXN(pci_exp_txn),
        .GTXTXP(pci_exp_txp),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(I4),
        .QPLLREFCLK(I5),
        .RESETOVRD(I6),
        .RX8B10BEN(I7),
        .RXBUFRESET(USER_RXBUFRESET),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\n_9_gtx_channel.gtxe2_channel_i ),
        .RXBYTEREALIGN(\n_10_gtx_channel.gtxe2_channel_i ),
        .RXCDRFREQRESET(USER_RXCDRFREQRESET),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(USER_RXCDRRESET),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(PIPE_RXCHANISALIGNED),
        .RXCHANREALIGN(\NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_189_gtx_channel.gtxe2_channel_i ,\n_190_gtx_channel.gtxe2_channel_i ,\n_191_gtx_channel.gtxe2_channel_i ,\n_192_gtx_channel.gtxe2_channel_i }),
        .RXCHARISK({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_197_gtx_channel.gtxe2_channel_i ,\n_198_gtx_channel.gtxe2_channel_i ,O19}),
        .RXCHBONDEN(I7),
        .RXCHBONDI(RXCHBONDO),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\n_91_gtx_channel.gtxe2_channel_i ,\n_92_gtx_channel.gtxe2_channel_i ,\n_93_gtx_channel.gtxe2_channel_i ,\n_94_gtx_channel.gtxe2_channel_i ,\n_95_gtx_channel.gtxe2_channel_i }),
        .RXCHBONDSLAVE(I8),
        .RXCLKCORCNT(\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED [63:32],\n_138_gtx_channel.gtxe2_channel_i ,\n_139_gtx_channel.gtxe2_channel_i ,\n_140_gtx_channel.gtxe2_channel_i ,\n_141_gtx_channel.gtxe2_channel_i ,\n_142_gtx_channel.gtxe2_channel_i ,\n_143_gtx_channel.gtxe2_channel_i ,\n_144_gtx_channel.gtxe2_channel_i ,\n_145_gtx_channel.gtxe2_channel_i ,\n_146_gtx_channel.gtxe2_channel_i ,\n_147_gtx_channel.gtxe2_channel_i ,\n_148_gtx_channel.gtxe2_channel_i ,\n_149_gtx_channel.gtxe2_channel_i ,\n_150_gtx_channel.gtxe2_channel_i ,\n_151_gtx_channel.gtxe2_channel_i ,\n_152_gtx_channel.gtxe2_channel_i ,\n_153_gtx_channel.gtxe2_channel_i ,O18}),
        .RXDATAVALID(\NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(I9),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b1),
        .RXDFELPMRESET(USER_RXDFELPMRESET),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b0),
        .RXDFEXYDHOLD(1'b0),
        .RXDFEXYDOVRDEN(1'b0),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(SYNC_RXSYNC_DONE),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(I10),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(gt_rx_elec_idle_wire_filter),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED [2:0]),
        .RXHEADERVALID(\NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ),
        .RXLPMEN(I8),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(I7),
        .RXMONITOROUT(\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(I8),
        .RXPCSRESET(USER_RXPCSRESET),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(I11),
        .RXPHALIGNDONE(pipe_rxphaligndone),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET014_out),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE(RXRATE),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ),
        .RXSTATUS(pipe_rxstatus),
        .RXSYSCLKSEL(RXSYSCLKSEL),
        .RXUSERRDY(rst_userrdy),
        .RXUSRCLK(I12),
        .RXUSRCLK2(I12),
        .RXVALID(O2),
        .SETERRSTATUS(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TSTOUT(\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED [9:0]),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(I8),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(pipe_tx_rcvr_det_gt),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(I13),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(I14),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(I17),
        .TXOUTCLK(\n_37_gtx_channel.gtxe2_channel_i ),
        .TXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(I15),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(I16),
        .TXPHINITDONE(PIPE_TXPHINITDONE),
        .TXPHOVRDEN(1'b0),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_TXPMARESET017_out),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE(RXRATE),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYSCLKSEL(RXSYSCLKSEL),
        .TXUSERRDY(rst_userrdy),
        .TXUSRCLK(I12),
        .TXUSRCLK2(I12));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gtx_cpllpd_ovrd" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gtx_cpllpd_ovrd
   (CPLLPD0,
    CPLLRESET0,
    gt_cpllpdrefclk,
    rst_cpllpd,
    p_0_in20_in,
    I19,
    p_0_in18_in);
  output CPLLPD0;
  output CPLLRESET0;
  input gt_cpllpdrefclk;
  input rst_cpllpd;
  input p_0_in20_in;
  input I19;
  input p_0_in18_in;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire I19;
  wire cpllpd;
  wire cpllrst;
  wire gt_cpllpdrefclk;
  wire \n_0_cpllpd_wait_reg[94]_srl31 ;
  wire \n_0_cpllreset_wait_reg[126]_srl31 ;
  wire \n_1_cpllpd_wait_reg[31]_srl32 ;
  wire \n_1_cpllpd_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[31]_srl32 ;
  wire \n_1_cpllreset_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[95]_srl32 ;
  wire p_0_in18_in;
  wire p_0_in20_in;
  wire rst_cpllpd;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;

(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllpd_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
     \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllpd_wait_reg[63]_srl32 ),
        .Q(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b1)) 
     \cpllpd_wait_reg[95] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q(cpllpd),
        .R(1'b0));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[95]_srl32 ),
        .Q(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b0)) 
     \cpllreset_wait_reg[127] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q(cpllrst),
        .R(1'b0));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h000000FF)) 
     \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[63]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[95]_srl32 ));
LUT3 #(
    .INIT(8'hFE)) 
     \gtx_channel.gtxe2_channel_i_i_1__6 
       (.I0(cpllpd),
        .I1(rst_cpllpd),
        .I2(p_0_in20_in),
        .O(CPLLPD0));
LUT3 #(
    .INIT(8'hFE)) 
     \gtx_channel.gtxe2_channel_i_i_2__6 
       (.I0(cpllrst),
        .I1(I19),
        .I2(p_0_in18_in),
        .O(CPLLRESET0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gtx_cpllpd_ovrd" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gtx_cpllpd_ovrd_73
   (CPLLPD0,
    CPLLRESET0,
    gt_cpllpdrefclk,
    rst_cpllpd,
    p_0_in38_in,
    I18,
    p_0_in36_in);
  output CPLLPD0;
  output CPLLRESET0;
  input gt_cpllpdrefclk;
  input rst_cpllpd;
  input p_0_in38_in;
  input I18;
  input p_0_in36_in;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire I18;
  wire cpllpd;
  wire cpllrst;
  wire gt_cpllpdrefclk;
  wire \n_0_cpllpd_wait_reg[94]_srl31 ;
  wire \n_0_cpllreset_wait_reg[126]_srl31 ;
  wire \n_1_cpllpd_wait_reg[31]_srl32 ;
  wire \n_1_cpllpd_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[31]_srl32 ;
  wire \n_1_cpllreset_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[95]_srl32 ;
  wire p_0_in36_in;
  wire p_0_in38_in;
  wire rst_cpllpd;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;

(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllpd_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
     \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllpd_wait_reg[63]_srl32 ),
        .Q(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b1)) 
     \cpllpd_wait_reg[95] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q(cpllpd),
        .R(1'b0));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[95]_srl32 ),
        .Q(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b0)) 
     \cpllreset_wait_reg[127] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q(cpllrst),
        .R(1'b0));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h000000FF)) 
     \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[63]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[95]_srl32 ));
LUT3 #(
    .INIT(8'hFE)) 
     \gtx_channel.gtxe2_channel_i_i_1__5 
       (.I0(cpllpd),
        .I1(rst_cpllpd),
        .I2(p_0_in38_in),
        .O(CPLLPD0));
LUT3 #(
    .INIT(8'hFE)) 
     \gtx_channel.gtxe2_channel_i_i_2__5 
       (.I0(cpllrst),
        .I1(I18),
        .I2(p_0_in36_in),
        .O(CPLLRESET0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gtx_cpllpd_ovrd" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gtx_cpllpd_ovrd_75
   (CPLLPD0,
    CPLLRESET0,
    gt_cpllpdrefclk,
    rst_cpllpd,
    p_0_in49_in,
    I20,
    p_0_in47_in);
  output CPLLPD0;
  output CPLLRESET0;
  input gt_cpllpdrefclk;
  input rst_cpllpd;
  input p_0_in49_in;
  input I20;
  input p_0_in47_in;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire I20;
  wire cpllpd;
  wire cpllrst;
  wire gt_cpllpdrefclk;
  wire \n_0_cpllpd_wait_reg[94]_srl31 ;
  wire \n_0_cpllreset_wait_reg[126]_srl31 ;
  wire \n_1_cpllpd_wait_reg[31]_srl32 ;
  wire \n_1_cpllpd_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[31]_srl32 ;
  wire \n_1_cpllreset_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[95]_srl32 ;
  wire p_0_in47_in;
  wire p_0_in49_in;
  wire rst_cpllpd;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;

(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllpd_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
     \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllpd_wait_reg[63]_srl32 ),
        .Q(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b1)) 
     \cpllpd_wait_reg[95] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q(cpllpd),
        .R(1'b0));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[95]_srl32 ),
        .Q(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b0)) 
     \cpllreset_wait_reg[127] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q(cpllrst),
        .R(1'b0));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h000000FF)) 
     \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[63]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[95]_srl32 ));
LUT3 #(
    .INIT(8'hFE)) 
     \gtx_channel.gtxe2_channel_i_i_1__4 
       (.I0(cpllpd),
        .I1(rst_cpllpd),
        .I2(p_0_in49_in),
        .O(CPLLPD0));
LUT3 #(
    .INIT(8'hFE)) 
     \gtx_channel.gtxe2_channel_i_i_2__4 
       (.I0(cpllrst),
        .I1(I20),
        .I2(p_0_in47_in),
        .O(CPLLRESET0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gtx_cpllpd_ovrd" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gtx_cpllpd_ovrd_77
   (CPLLPD0,
    CPLLRESET0,
    gt_cpllpdrefclk,
    rst_cpllpd,
    p_0_in67_in,
    I18,
    p_0_in65_in);
  output CPLLPD0;
  output CPLLRESET0;
  input gt_cpllpdrefclk;
  input rst_cpllpd;
  input p_0_in67_in;
  input I18;
  input p_0_in65_in;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire I18;
  wire cpllpd;
  wire cpllrst;
  wire gt_cpllpdrefclk;
  wire \n_0_cpllpd_wait_reg[94]_srl31 ;
  wire \n_0_cpllreset_wait_reg[126]_srl31 ;
  wire \n_1_cpllpd_wait_reg[31]_srl32 ;
  wire \n_1_cpllpd_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[31]_srl32 ;
  wire \n_1_cpllreset_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[95]_srl32 ;
  wire p_0_in65_in;
  wire p_0_in67_in;
  wire rst_cpllpd;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;

(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllpd_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
     \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllpd_wait_reg[63]_srl32 ),
        .Q(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b1)) 
     \cpllpd_wait_reg[95] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q(cpllpd),
        .R(1'b0));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[95]_srl32 ),
        .Q(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b0)) 
     \cpllreset_wait_reg[127] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q(cpllrst),
        .R(1'b0));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h000000FF)) 
     \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[63]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[95]_srl32 ));
LUT3 #(
    .INIT(8'hFE)) 
     \gtx_channel.gtxe2_channel_i_i_1__3 
       (.I0(cpllpd),
        .I1(rst_cpllpd),
        .I2(p_0_in67_in),
        .O(CPLLPD0));
LUT3 #(
    .INIT(8'hFE)) 
     \gtx_channel.gtxe2_channel_i_i_2__3 
       (.I0(cpllrst),
        .I1(I18),
        .I2(p_0_in65_in),
        .O(CPLLRESET0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gtx_cpllpd_ovrd" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gtx_cpllpd_ovrd_79
   (CPLLPD0,
    CPLLRESET0,
    gt_cpllpdrefclk,
    rst_cpllpd,
    p_0_in77_in,
    I24,
    p_0_in75_in);
  output CPLLPD0;
  output CPLLRESET0;
  input gt_cpllpdrefclk;
  input rst_cpllpd;
  input p_0_in77_in;
  input I24;
  input p_0_in75_in;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire I24;
  wire cpllpd;
  wire cpllrst;
  wire gt_cpllpdrefclk;
  wire \n_0_cpllpd_wait_reg[94]_srl31 ;
  wire \n_0_cpllreset_wait_reg[126]_srl31 ;
  wire \n_1_cpllpd_wait_reg[31]_srl32 ;
  wire \n_1_cpllpd_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[31]_srl32 ;
  wire \n_1_cpllreset_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[95]_srl32 ;
  wire p_0_in75_in;
  wire p_0_in77_in;
  wire rst_cpllpd;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;

(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllpd_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
     \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllpd_wait_reg[63]_srl32 ),
        .Q(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b1)) 
     \cpllpd_wait_reg[95] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q(cpllpd),
        .R(1'b0));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[95]_srl32 ),
        .Q(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b0)) 
     \cpllreset_wait_reg[127] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q(cpllrst),
        .R(1'b0));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h000000FF)) 
     \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[63]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[95]_srl32 ));
LUT3 #(
    .INIT(8'hFE)) 
     \gtx_channel.gtxe2_channel_i_i_1__2 
       (.I0(cpllpd),
        .I1(rst_cpllpd),
        .I2(p_0_in77_in),
        .O(CPLLPD0));
LUT3 #(
    .INIT(8'hFE)) 
     \gtx_channel.gtxe2_channel_i_i_2__2 
       (.I0(cpllrst),
        .I1(I24),
        .I2(p_0_in75_in),
        .O(CPLLRESET0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gtx_cpllpd_ovrd" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gtx_cpllpd_ovrd_81
   (CPLLPD0,
    CPLLRESET0,
    gt_cpllpdrefclk,
    rst_cpllpd,
    p_0_in123_in,
    I20,
    p_0_in121_in);
  output CPLLPD0;
  output CPLLRESET0;
  input gt_cpllpdrefclk;
  input rst_cpllpd;
  input p_0_in123_in;
  input I20;
  input p_0_in121_in;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire I20;
  wire cpllpd;
  wire cpllrst;
  wire gt_cpllpdrefclk;
  wire \n_0_cpllpd_wait_reg[94]_srl31 ;
  wire \n_0_cpllreset_wait_reg[126]_srl31 ;
  wire \n_1_cpllpd_wait_reg[31]_srl32 ;
  wire \n_1_cpllpd_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[31]_srl32 ;
  wire \n_1_cpllreset_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[95]_srl32 ;
  wire p_0_in121_in;
  wire p_0_in123_in;
  wire rst_cpllpd;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;

(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllpd_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
     \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllpd_wait_reg[63]_srl32 ),
        .Q(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b1)) 
     \cpllpd_wait_reg[95] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q(cpllpd),
        .R(1'b0));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[95]_srl32 ),
        .Q(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b0)) 
     \cpllreset_wait_reg[127] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q(cpllrst),
        .R(1'b0));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h000000FF)) 
     \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[63]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[95]_srl32 ));
LUT3 #(
    .INIT(8'hFE)) 
     \gtx_channel.gtxe2_channel_i_i_1__1 
       (.I0(cpllpd),
        .I1(rst_cpllpd),
        .I2(p_0_in123_in),
        .O(CPLLPD0));
LUT3 #(
    .INIT(8'hFE)) 
     \gtx_channel.gtxe2_channel_i_i_2__1 
       (.I0(cpllrst),
        .I1(I20),
        .I2(p_0_in121_in),
        .O(CPLLRESET0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gtx_cpllpd_ovrd" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gtx_cpllpd_ovrd_83
   (CPLLPD0,
    CPLLRESET0,
    gt_cpllpdrefclk,
    rst_cpllpd,
    p_0_in95_in,
    I21,
    p_0_in93_in);
  output CPLLPD0;
  output CPLLRESET0;
  input gt_cpllpdrefclk;
  input rst_cpllpd;
  input p_0_in95_in;
  input I21;
  input p_0_in93_in;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire I21;
  wire cpllpd;
  wire cpllrst;
  wire gt_cpllpdrefclk;
  wire \n_0_cpllpd_wait_reg[94]_srl31 ;
  wire \n_0_cpllreset_wait_reg[126]_srl31 ;
  wire \n_1_cpllpd_wait_reg[31]_srl32 ;
  wire \n_1_cpllpd_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[31]_srl32 ;
  wire \n_1_cpllreset_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[95]_srl32 ;
  wire p_0_in93_in;
  wire p_0_in95_in;
  wire rst_cpllpd;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;

(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllpd_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
     \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllpd_wait_reg[63]_srl32 ),
        .Q(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b1)) 
     \cpllpd_wait_reg[95] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q(cpllpd),
        .R(1'b0));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[95]_srl32 ),
        .Q(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b0)) 
     \cpllreset_wait_reg[127] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q(cpllrst),
        .R(1'b0));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h000000FF)) 
     \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[63]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[95]_srl32 ));
LUT3 #(
    .INIT(8'hFE)) 
     \gtx_channel.gtxe2_channel_i_i_1__0 
       (.I0(cpllpd),
        .I1(rst_cpllpd),
        .I2(p_0_in95_in),
        .O(CPLLPD0));
LUT3 #(
    .INIT(8'hFE)) 
     \gtx_channel.gtxe2_channel_i_i_2__0 
       (.I0(cpllrst),
        .I1(I21),
        .I2(p_0_in93_in),
        .O(CPLLRESET0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_gtx_cpllpd_ovrd" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_gtx_cpllpd_ovrd_87
   (CPLLPD0,
    CPLLRESET0,
    gt_cpllpdrefclk,
    rst_cpllpd,
    p_0_in3_in,
    I19,
    p_0_in2_in);
  output CPLLPD0;
  output CPLLRESET0;
  input gt_cpllpdrefclk;
  input rst_cpllpd;
  input p_0_in3_in;
  input I19;
  input p_0_in2_in;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire I19;
  wire cpllpd;
  wire cpllrst;
  wire gt_cpllpdrefclk;
  wire \n_0_cpllpd_wait_reg[94]_srl31 ;
  wire \n_0_cpllreset_wait_reg[126]_srl31 ;
  wire \n_1_cpllpd_wait_reg[31]_srl32 ;
  wire \n_1_cpllpd_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[31]_srl32 ;
  wire \n_1_cpllreset_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[95]_srl32 ;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire rst_cpllpd;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;

(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllpd_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
     \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllpd_wait_reg[63]_srl32 ),
        .Q(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b1)) 
     \cpllpd_wait_reg[95] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q(cpllpd),
        .R(1'b0));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[95]_srl32 ),
        .Q(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b0)) 
     \cpllreset_wait_reg[127] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q(cpllrst),
        .R(1'b0));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h000000FF)) 
     \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[31]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[63]_srl32 ));
(* srl_bus_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
   (* srl_name = "inst/\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\n_1_cpllreset_wait_reg[63]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[95]_srl32 ));
LUT3 #(
    .INIT(8'hFE)) 
     \gtx_channel.gtxe2_channel_i_i_1 
       (.I0(cpllpd),
        .I1(rst_cpllpd),
        .I2(p_0_in3_in),
        .O(CPLLPD0));
LUT3 #(
    .INIT(8'hFE)) 
     \gtx_channel.gtxe2_channel_i_i_2 
       (.I0(cpllrst),
        .I1(I19),
        .I2(p_0_in2_in),
        .O(CPLLRESET0));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* c_component_name = "pcie_7x_0_core_top" *) (* dev_port_type = "0000" *) 
(* c_dev_port_type = "0" *) (* c_header_type = "00" *) (* c_upstream_facing = "true" *) 
(* max_lnk_wdt = "001000" *) (* max_lnk_spd = "2" *) (* c_gen1 = "1'b1" *) 
(* c_int_width = "64" *) (* pci_exp_int_freq = "3" *) (* c_pcie_fast_config = "0" *) 
(* bar_0 = "FFFFE000" *) (* bar_1 = "00000000" *) (* bar_2 = "00000000" *) 
(* bar_3 = "00000000" *) (* bar_4 = "00000000" *) (* bar_5 = "00000000" *) 
(* xrom_bar = "00000000" *) (* cost_table = "1" *) (* ven_id = "10EE" *) 
(* dev_id = "7028" *) (* rev_id = "00" *) (* subsys_ven_id = "10EE" *) 
(* subsys_id = "0007" *) (* class_code = "010802" *) (* cardbus_cis_ptr = "00000000" *) 
(* cap_ver = "2" *) (* c_pcie_cap_slot_implemented = "FALSE" *) (* mps = "010" *) 
(* cmps = "2" *) (* ext_tag_fld_sup = "true" *) (* c_dev_control_ext_tag_default = "true" *) 
(* phantm_func_sup = "00" *) (* c_phantom_functions = "0" *) (* ep_l0s_accpt_lat = "000" *) 
(* c_ep_l0s_accpt_lat = "0" *) (* ep_l1_accpt_lat = "111" *) (* c_ep_l1_accpt_lat = "7" *) 
(* c_cpl_timeout_disable_sup = "FALSE" *) (* c_cpl_timeout_range = "0010" *) (* c_cpl_timeout_ranges_sup = "2" *) 
(* c_buf_opt_bma = "true" *) (* c_perf_level_high = "true" *) (* c_tx_last_tlp = "29" *) 
(* c_rx_ram_limit = "7FF" *) (* c_fc_ph = "32" *) (* c_fc_pd = "437" *) 
(* c_fc_nph = "12" *) (* c_fc_npd = "24" *) (* c_fc_cplh = "36" *) 
(* c_fc_cpld = "461" *) (* c_cpl_inf = "true" *) (* c_cpl_infinite = "true" *) 
(* c_surprise_dn_err_cap = "FALSE" *) (* c_dll_lnk_actv_cap = "FALSE" *) (* c_lnk_bndwdt_notif = "FALSE" *) 
(* c_external_clocking = "true" *) (* c_trgt_lnk_spd = "2" *) (* c_hw_auton_spd_disable = "FALSE" *) 
(* c_de_emph = "FALSE" *) (* slot_clk = "FALSE" *) (* c_rcb = "0" *) 
(* c_root_cap_crs = "FALSE" *) (* c_slot_cap_attn_butn = "FALSE" *) (* c_slot_cap_attn_ind = "FALSE" *) 
(* c_slot_cap_pwr_ctrl = "FALSE" *) (* c_slot_cap_pwr_ind = "FALSE" *) (* c_slot_cap_hotplug_surprise = "FALSE" *) 
(* c_slot_cap_hotplug_cap = "FALSE" *) (* c_slot_cap_mrl = "FALSE" *) (* c_slot_cap_elec_interlock = "FALSE" *) 
(* c_slot_cap_no_cmd_comp_sup = "FALSE" *) (* c_slot_cap_pwr_limit_value = "0" *) (* c_slot_cap_pwr_limit_scale = "0" *) 
(* c_slot_cap_physical_slot_num = "0" *) (* intx = "true" *) (* int_pin = "1" *) 
(* c_msi_cap_on = "true" *) (* c_pm_cap_next_ptr = "48" *) (* c_msi_64b_addr = "true" *) 
(* c_msi = "3" *) (* c_msi_mult_msg_extn = "0" *) (* c_msi_per_vctr_mask_cap = "FALSE" *) 
(* c_msix_cap_on = "FALSE" *) (* c_msix_next_ptr = "00" *) (* c_pcie_cap_next_ptr = "00" *) 
(* c_msix_table_size = "000" *) (* c_msix_table_offset = "0" *) (* c_msix_table_bir = "0" *) 
(* c_msix_pba_offset = "0" *) (* c_msix_pba_bir = "0" *) (* dsi = "0" *) 
(* c_dsi_bool = "FALSE" *) (* d1_sup = "0" *) (* c_d1_support = "FALSE" *) 
(* d2_sup = "0" *) (* c_d2_support = "FALSE" *) (* pme_sup = "00" *) 
(* c_pme_support = "00" *) (* no_soft_rst = "true" *) (* pwr_con_d0_state = "00" *) 
(* con_scl_fctr_d0_state = "0" *) (* pwr_con_d1_state = "00" *) (* con_scl_fctr_d1_state = "0" *) 
(* pwr_con_d2_state = "00" *) (* con_scl_fctr_d2_state = "0" *) (* pwr_con_d3_state = "00" *) 
(* con_scl_fctr_d3_state = "0" *) (* pwr_dis_d0_state = "00" *) (* dis_scl_fctr_d0_state = "0" *) 
(* pwr_dis_d1_state = "00" *) (* dis_scl_fctr_d1_state = "0" *) (* pwr_dis_d2_state = "00" *) 
(* dis_scl_fctr_d2_state = "0" *) (* pwr_dis_d3_state = "00" *) (* dis_scl_fctr_d3_state = "0" *) 
(* c_dsn_cap_enabled = "FALSE" *) (* c_dsn_base_ptr = "000" *) (* c_vc_cap_enabled = "FALSE" *) 
(* c_vc_base_ptr = "000" *) (* c_vc_cap_reject_snoop = "FALSE" *) (* c_vsec_cap_enabled = "FALSE" *) 
(* c_vsec_base_ptr = "000" *) (* c_vsec_next_ptr = "000" *) (* c_dsn_next_ptr = "000" *) 
(* c_vc_next_ptr = "000" *) (* c_pci_cfg_space_addr = "3F" *) (* c_ext_pci_cfg_space_addr = "3FF" *) 
(* c_last_cfg_dw = "100" *) (* c_enable_msg_route = "00000000000" *) (* bram_lat = "1" *) 
(* c_rx_raddr_lat = "0" *) (* c_rx_rdata_lat = "2" *) (* c_rx_write_lat = "1" *) 
(* c_tx_raddr_lat = "0" *) (* c_tx_rdata_lat = "2" *) (* c_tx_write_lat = "1" *) 
(* c_ll_ack_timeout_enable = "FALSE" *) (* c_ll_ack_timeout_function = "0" *) (* c_ll_ack_timeout = "0000" *) 
(* c_ll_replay_timeout_enable = "FALSE" *) (* c_ll_replay_timeout_func = "1" *) (* c_ll_replay_timeout = "0000" *) 
(* c_dis_lane_reverse = "true" *) (* c_upconfig_capable = "true" *) (* c_disable_scrambling = "FALSE" *) 
(* c_disable_tx_aspm_l0s = "FALSE" *) (* c_rev_gt_order = "FALSE" *) (* c_pcie_dbg_ports = "FALSE" *) 
(* pci_exp_ref_freq = "0" *) (* c_xlnx_ref_board = "ZC706" *) (* c_pcie_blk_locn = "0" *) 
(* c_ur_atomic = "FALSE" *) (* c_dev_cap2_atomicop32_completer_supported = "FALSE" *) (* c_dev_cap2_atomicop64_completer_supported = "FALSE" *) 
(* c_dev_cap2_cas128_completer_supported = "FALSE" *) (* c_dev_cap2_tph_completer_supported = "00" *) (* c_dev_cap2_ari_forwarding_supported = "FALSE" *) 
(* c_dev_cap2_atomicop_routing_supported = "FALSE" *) (* c_link_cap_aspm_optionality = "FALSE" *) (* c_aer_cap_on = "FALSE" *) 
(* c_aer_base_ptr = "000" *) (* c_aer_cap_nextptr = "000" *) (* c_aer_cap_ecrc_check_capable = "FALSE" *) 
(* c_aer_cap_multiheader = "FALSE" *) (* c_aer_cap_permit_rooterr_update = "FALSE" *) (* c_rbar_cap_on = "FALSE" *) 
(* c_rbar_base_ptr = "000" *) (* c_rbar_cap_nextptr = "000" *) (* c_rbar_num = "0" *) 
(* c_rbar_cap_sup0 = "00001" *) (* c_rbar_cap_index0 = "0" *) (* c_rbar_cap_control_encodedbar0 = "00" *) 
(* c_rbar_cap_sup1 = "00001" *) (* c_rbar_cap_index1 = "0" *) (* c_rbar_cap_control_encodedbar1 = "00" *) 
(* c_rbar_cap_sup2 = "00001" *) (* c_rbar_cap_index2 = "0" *) (* c_rbar_cap_control_encodedbar2 = "00" *) 
(* c_rbar_cap_sup3 = "00001" *) (* c_rbar_cap_index3 = "0" *) (* c_rbar_cap_control_encodedbar3 = "00" *) 
(* c_rbar_cap_sup4 = "00001" *) (* c_rbar_cap_index4 = "0" *) (* c_rbar_cap_control_encodedbar4 = "00" *) 
(* c_rbar_cap_sup5 = "00001" *) (* c_rbar_cap_index5 = "0" *) (* c_rbar_cap_control_encodedbar5 = "00" *) 
(* c_recrc_check = "0" *) (* c_recrc_check_trim = "true" *) (* c_disable_rx_poisoned_resp = "FALSE" *) 
(* c_trn_np_fc = "FALSE" *) (* c_ur_inv_req = "true" *) (* c_ur_prs_response = "true" *) 
(* c_silicon_rev = "2" *) (* c_aer_cap_optional_err_support = "000000" *) (* PIPE_SIM = "FALSE" *) 
(* PCIE_EXT_CLK = "FALSE" *) (* PCIE_EXT_GT_COMMON = "FALSE" *) (* EXT_CH_GT_DRP = "FALSE" *) 
(* TRANSCEIVER_CTRL_STATUS_PORTS = "FALSE" *) (* SHARED_LOGIC_IN_CORE = "FALSE" *) (* PL_INTERFACE = "true" *) 
(* CFG_MGMT_IF = "true" *) (* CFG_CTL_IF = "true" *) (* CFG_STATUS_IF = "true" *) 
(* RCV_MSG_IF = "true" *) (* CFG_FC_IF = "true" *) (* ERR_REPORTING_IF = "true" *) 
(* c_aer_cap_ecrc_gen_capable = "FALSE" *) (* EXT_PIPE_INTERFACE = "FALSE" *) (* EXT_STARTUP_PRIMITIVE = "FALSE" *) 
(* LINK_CAP_MAX_LINK_WIDTH = "8" *) (* C_DATA_WIDTH = "128" *) (* KEEP_WIDTH = "16" *) 
(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie2_top" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie2_top
   (pci_exp_txn,
    pci_exp_txp,
    pci_exp_rxn,
    pci_exp_rxp,
    int_pclk_out_slave,
    int_pipe_rxusrclk_out,
    int_rxoutclk_out,
    int_dclk_out,
    int_userclk1_out,
    int_userclk2_out,
    int_oobclk_out,
    int_mmcm_lock_out,
    int_qplllock_out,
    int_qplloutclk_out,
    int_qplloutrefclk_out,
    int_pclk_sel_slave,
    pipe_pclk_in,
    pipe_rxusrclk_in,
    pipe_rxoutclk_in,
    pipe_dclk_in,
    pipe_userclk1_in,
    pipe_userclk2_in,
    pipe_oobclk_in,
    pipe_mmcm_lock_in,
    pipe_txoutclk_out,
    pipe_rxoutclk_out,
    pipe_pclk_sel_out,
    pipe_gen3_out,
    qpll_drp_crscode,
    qpll_drp_fsm,
    qpll_drp_done,
    qpll_drp_reset,
    qpll_qplllock,
    qpll_qplloutclk,
    qpll_qplloutrefclk,
    qpll_qplld,
    qpll_qpllreset,
    qpll_drp_clk,
    qpll_drp_rst_n,
    qpll_drp_ovrd,
    qpll_drp_gen3,
    qpll_drp_start,
    user_clk_out,
    user_reset_out,
    user_lnk_up,
    user_app_rdy,
    tx_buf_av,
    tx_err_drop,
    tx_cfg_req,
    s_axis_tx_tdata,
    s_axis_tx_tvalid,
    s_axis_tx_tready,
    s_axis_tx_tkeep,
    s_axis_tx_tlast,
    s_axis_tx_tuser,
    tx_cfg_gnt,
    m_axis_rx_tdata,
    m_axis_rx_tvalid,
    m_axis_rx_tready,
    m_axis_rx_tkeep,
    m_axis_rx_tlast,
    m_axis_rx_tuser,
    rx_np_ok,
    rx_np_req,
    fc_cpld,
    fc_cplh,
    fc_npd,
    fc_nph,
    fc_pd,
    fc_ph,
    fc_sel,
    cfg_mgmt_do,
    cfg_mgmt_rd_wr_done,
    cfg_status,
    cfg_command,
    cfg_dstatus,
    cfg_dcommand,
    cfg_lstatus,
    cfg_lcommand,
    cfg_dcommand2,
    cfg_pcie_link_state,
    cfg_pmcsr_pme_en,
    cfg_pmcsr_powerstate,
    cfg_pmcsr_pme_status,
    cfg_received_func_lvl_rst,
    cfg_mgmt_di,
    cfg_mgmt_byte_en,
    cfg_mgmt_dwaddr,
    cfg_mgmt_wr_en,
    cfg_mgmt_rd_en,
    cfg_mgmt_wr_readonly,
    cfg_err_ecrc,
    cfg_err_ur,
    cfg_err_cpl_timeout,
    cfg_err_cpl_unexpect,
    cfg_err_cpl_abort,
    cfg_err_posted,
    cfg_err_cor,
    cfg_err_atomic_egress_blocked,
    cfg_err_internal_cor,
    cfg_err_malformed,
    cfg_err_mc_blocked,
    cfg_err_poisoned,
    cfg_err_norecovery,
    cfg_err_tlp_cpl_header,
    cfg_err_cpl_rdy,
    cfg_err_locked,
    cfg_err_acs,
    cfg_err_internal_uncor,
    cfg_trn_pending,
    cfg_pm_halt_aspm_l0s,
    cfg_pm_halt_aspm_l1,
    cfg_pm_force_state_en,
    cfg_pm_force_state,
    cfg_dsn,
    cfg_msg_received,
    cfg_msg_data,
    cfg_interrupt,
    cfg_interrupt_rdy,
    cfg_interrupt_assert,
    cfg_interrupt_di,
    cfg_interrupt_do,
    cfg_interrupt_mmenable,
    cfg_interrupt_msienable,
    cfg_interrupt_msixenable,
    cfg_interrupt_msixfm,
    cfg_interrupt_stat,
    cfg_pciecap_interrupt_msgnum,
    cfg_to_turnoff,
    cfg_turnoff_ok,
    cfg_bus_number,
    cfg_device_number,
    cfg_function_number,
    cfg_pm_wake,
    cfg_msg_received_pm_as_nak,
    cfg_msg_received_setslotpowerlimit,
    cfg_pm_send_pme_to,
    cfg_ds_bus_number,
    cfg_ds_device_number,
    cfg_ds_function_number,
    cfg_mgmt_wr_rw1c_as_rw,
    cfg_bridge_serr_en,
    cfg_slot_control_electromech_il_ctl_pulse,
    cfg_root_control_syserr_corr_err_en,
    cfg_root_control_syserr_non_fatal_err_en,
    cfg_root_control_syserr_fatal_err_en,
    cfg_root_control_pme_int_en,
    cfg_aer_rooterr_corr_err_reporting_en,
    cfg_aer_rooterr_non_fatal_err_reporting_en,
    cfg_aer_rooterr_fatal_err_reporting_en,
    cfg_aer_rooterr_corr_err_received,
    cfg_aer_rooterr_non_fatal_err_received,
    cfg_aer_rooterr_fatal_err_received,
    cfg_msg_received_err_cor,
    cfg_msg_received_err_non_fatal,
    cfg_msg_received_err_fatal,
    cfg_msg_received_pm_pme,
    cfg_msg_received_pme_to_ack,
    cfg_msg_received_assert_int_a,
    cfg_msg_received_assert_int_b,
    cfg_msg_received_assert_int_c,
    cfg_msg_received_assert_int_d,
    cfg_msg_received_deassert_int_a,
    cfg_msg_received_deassert_int_b,
    cfg_msg_received_deassert_int_c,
    cfg_msg_received_deassert_int_d,
    pl_directed_link_change,
    pl_directed_link_width,
    pl_directed_link_speed,
    pl_directed_link_auton,
    pl_upstream_prefer_deemph,
    pl_sel_lnk_rate,
    pl_sel_lnk_width,
    pl_ltssm_state,
    pl_lane_reversal_mode,
    pl_phy_lnk_up,
    pl_tx_pm_state,
    pl_rx_pm_state,
    pl_link_upcfg_cap,
    pl_link_gen2_cap,
    pl_link_partner_gen2_supported,
    pl_initial_link_width,
    pl_directed_change_done,
    pl_received_hot_rst,
    pl_transmit_hot_rst,
    pl_downstream_deemph_source,
    cfg_err_aer_headerlog,
    cfg_aer_interrupt_msgnum,
    cfg_err_aer_headerlog_set,
    cfg_aer_ecrc_check_en,
    cfg_aer_ecrc_gen_en,
    cfg_vc_tcvc_map,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    pcie_drp_addr,
    pcie_drp_di,
    pcie_drp_rdy,
    pcie_drp_do,
    startup_eos_in,
    startup_cfgclk,
    startup_cfgmclk,
    startup_eos,
    startup_preq,
    startup_clk,
    startup_gsr,
    startup_gts,
    startup_keyclearb,
    startup_pack,
    startup_usrcclko,
    startup_usrcclkts,
    startup_usrdoneo,
    startup_usrdonets,
    icap_clk,
    icap_csib,
    icap_rdwrb,
    icap_i,
    icap_o,
    pipe_txprbssel,
    pipe_rxprbssel,
    pipe_txprbsforceerr,
    pipe_rxprbscntreset,
    pipe_loopback,
    pipe_rxprbserr,
    pipe_rst_fsm,
    pipe_qrst_fsm,
    pipe_rate_fsm,
    pipe_sync_fsm_tx,
    pipe_sync_fsm_rx,
    pipe_drp_fsm,
    pipe_rst_idle,
    pipe_qrst_idle,
    pipe_rate_idle,
    pipe_eyescandataerror,
    pipe_rxstatus,
    pipe_dmonitorout,
    pipe_cpll_lock,
    pipe_qpll_lock,
    pipe_rxpmaresetdone,
    pipe_rxbufstatus,
    pipe_txphaligndone,
    pipe_txphinitdone,
    pipe_txdlysresetdone,
    pipe_rxphaligndone,
    pipe_rxdlysresetdone,
    pipe_rxsyncdone,
    pipe_rxdisperr,
    pipe_rxnotintable,
    pipe_rxcommadet,
    gt_ch_drp_rdy,
    pipe_debug_0,
    pipe_debug_1,
    pipe_debug_2,
    pipe_debug_3,
    pipe_debug_4,
    pipe_debug_5,
    pipe_debug_6,
    pipe_debug_7,
    pipe_debug_8,
    pipe_debug_9,
    pipe_debug,
    ext_ch_gt_drpclk,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpdi,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdo,
    ext_ch_gt_drprdy,
    common_commands_in,
    pipe_rx_0_sigs,
    pipe_rx_1_sigs,
    pipe_rx_2_sigs,
    pipe_rx_3_sigs,
    pipe_rx_4_sigs,
    pipe_rx_5_sigs,
    pipe_rx_6_sigs,
    pipe_rx_7_sigs,
    common_commands_out,
    pipe_tx_0_sigs,
    pipe_tx_1_sigs,
    pipe_tx_2_sigs,
    pipe_tx_3_sigs,
    pipe_tx_4_sigs,
    pipe_tx_5_sigs,
    pipe_tx_6_sigs,
    pipe_tx_7_sigs,
    pipe_mmcm_rst_n,
    sys_clk,
    sys_rst_n);
  output [7:0]pci_exp_txn;
  output [7:0]pci_exp_txp;
  input [7:0]pci_exp_rxn;
  input [7:0]pci_exp_rxp;
  output int_pclk_out_slave;
  output int_pipe_rxusrclk_out;
  output [7:0]int_rxoutclk_out;
  output int_dclk_out;
  output int_userclk1_out;
  output int_userclk2_out;
  output int_oobclk_out;
  output int_mmcm_lock_out;
  output [1:0]int_qplllock_out;
  output [1:0]int_qplloutclk_out;
  output [1:0]int_qplloutrefclk_out;
  input [7:0]int_pclk_sel_slave;
  input pipe_pclk_in;
  input pipe_rxusrclk_in;
  input [7:0]pipe_rxoutclk_in;
  input pipe_dclk_in;
  input pipe_userclk1_in;
  input pipe_userclk2_in;
  input pipe_oobclk_in;
  input pipe_mmcm_lock_in;
  output pipe_txoutclk_out;
  output [7:0]pipe_rxoutclk_out;
  output [7:0]pipe_pclk_sel_out;
  output pipe_gen3_out;
  input [11:0]qpll_drp_crscode;
  input [17:0]qpll_drp_fsm;
  input [1:0]qpll_drp_done;
  input [1:0]qpll_drp_reset;
  input [1:0]qpll_qplllock;
  input [1:0]qpll_qplloutclk;
  input [1:0]qpll_qplloutrefclk;
  output qpll_qplld;
  output [1:0]qpll_qpllreset;
  output qpll_drp_clk;
  output qpll_drp_rst_n;
  output qpll_drp_ovrd;
  output qpll_drp_gen3;
  output qpll_drp_start;
  output user_clk_out;
  output user_reset_out;
  output user_lnk_up;
  output user_app_rdy;
  output [5:0]tx_buf_av;
  output tx_err_drop;
  output tx_cfg_req;
  input [127:0]s_axis_tx_tdata;
  input s_axis_tx_tvalid;
  output s_axis_tx_tready;
  input [15:0]s_axis_tx_tkeep;
  input s_axis_tx_tlast;
  input [3:0]s_axis_tx_tuser;
  input tx_cfg_gnt;
  output [127:0]m_axis_rx_tdata;
  output m_axis_rx_tvalid;
  input m_axis_rx_tready;
  output [15:0]m_axis_rx_tkeep;
  output m_axis_rx_tlast;
  output [21:0]m_axis_rx_tuser;
  input rx_np_ok;
  input rx_np_req;
  output [11:0]fc_cpld;
  output [7:0]fc_cplh;
  output [11:0]fc_npd;
  output [7:0]fc_nph;
  output [11:0]fc_pd;
  output [7:0]fc_ph;
  input [2:0]fc_sel;
  output [31:0]cfg_mgmt_do;
  output cfg_mgmt_rd_wr_done;
  output [15:0]cfg_status;
  output [15:0]cfg_command;
  output [15:0]cfg_dstatus;
  output [15:0]cfg_dcommand;
  output [15:0]cfg_lstatus;
  output [15:0]cfg_lcommand;
  output [15:0]cfg_dcommand2;
  output [2:0]cfg_pcie_link_state;
  output cfg_pmcsr_pme_en;
  output [1:0]cfg_pmcsr_powerstate;
  output cfg_pmcsr_pme_status;
  output cfg_received_func_lvl_rst;
  input [31:0]cfg_mgmt_di;
  input [3:0]cfg_mgmt_byte_en;
  input [9:0]cfg_mgmt_dwaddr;
  input cfg_mgmt_wr_en;
  input cfg_mgmt_rd_en;
  input cfg_mgmt_wr_readonly;
  input cfg_err_ecrc;
  input cfg_err_ur;
  input cfg_err_cpl_timeout;
  input cfg_err_cpl_unexpect;
  input cfg_err_cpl_abort;
  input cfg_err_posted;
  input cfg_err_cor;
  input cfg_err_atomic_egress_blocked;
  input cfg_err_internal_cor;
  input cfg_err_malformed;
  input cfg_err_mc_blocked;
  input cfg_err_poisoned;
  input cfg_err_norecovery;
  input [47:0]cfg_err_tlp_cpl_header;
  output cfg_err_cpl_rdy;
  input cfg_err_locked;
  input cfg_err_acs;
  input cfg_err_internal_uncor;
  input cfg_trn_pending;
  input cfg_pm_halt_aspm_l0s;
  input cfg_pm_halt_aspm_l1;
  input cfg_pm_force_state_en;
  input [1:0]cfg_pm_force_state;
  input [63:0]cfg_dsn;
  output cfg_msg_received;
  output [15:0]cfg_msg_data;
  input cfg_interrupt;
  output cfg_interrupt_rdy;
  input cfg_interrupt_assert;
  input [7:0]cfg_interrupt_di;
  output [7:0]cfg_interrupt_do;
  output [2:0]cfg_interrupt_mmenable;
  output cfg_interrupt_msienable;
  output cfg_interrupt_msixenable;
  output cfg_interrupt_msixfm;
  input cfg_interrupt_stat;
  input [4:0]cfg_pciecap_interrupt_msgnum;
  output cfg_to_turnoff;
  input cfg_turnoff_ok;
  output [7:0]cfg_bus_number;
  output [4:0]cfg_device_number;
  output [2:0]cfg_function_number;
  input cfg_pm_wake;
  output cfg_msg_received_pm_as_nak;
  output cfg_msg_received_setslotpowerlimit;
  input cfg_pm_send_pme_to;
  input [7:0]cfg_ds_bus_number;
  input [4:0]cfg_ds_device_number;
  input [2:0]cfg_ds_function_number;
  input cfg_mgmt_wr_rw1c_as_rw;
  output cfg_bridge_serr_en;
  output cfg_slot_control_electromech_il_ctl_pulse;
  output cfg_root_control_syserr_corr_err_en;
  output cfg_root_control_syserr_non_fatal_err_en;
  output cfg_root_control_syserr_fatal_err_en;
  output cfg_root_control_pme_int_en;
  output cfg_aer_rooterr_corr_err_reporting_en;
  output cfg_aer_rooterr_non_fatal_err_reporting_en;
  output cfg_aer_rooterr_fatal_err_reporting_en;
  output cfg_aer_rooterr_corr_err_received;
  output cfg_aer_rooterr_non_fatal_err_received;
  output cfg_aer_rooterr_fatal_err_received;
  output cfg_msg_received_err_cor;
  output cfg_msg_received_err_non_fatal;
  output cfg_msg_received_err_fatal;
  output cfg_msg_received_pm_pme;
  output cfg_msg_received_pme_to_ack;
  output cfg_msg_received_assert_int_a;
  output cfg_msg_received_assert_int_b;
  output cfg_msg_received_assert_int_c;
  output cfg_msg_received_assert_int_d;
  output cfg_msg_received_deassert_int_a;
  output cfg_msg_received_deassert_int_b;
  output cfg_msg_received_deassert_int_c;
  output cfg_msg_received_deassert_int_d;
  input [1:0]pl_directed_link_change;
  input [1:0]pl_directed_link_width;
  input pl_directed_link_speed;
  input pl_directed_link_auton;
  input pl_upstream_prefer_deemph;
  output pl_sel_lnk_rate;
  output [1:0]pl_sel_lnk_width;
  output [5:0]pl_ltssm_state;
  output [1:0]pl_lane_reversal_mode;
  output pl_phy_lnk_up;
  output [2:0]pl_tx_pm_state;
  output [1:0]pl_rx_pm_state;
  output pl_link_upcfg_cap;
  output pl_link_gen2_cap;
  output pl_link_partner_gen2_supported;
  output [2:0]pl_initial_link_width;
  output pl_directed_change_done;
  output pl_received_hot_rst;
  input pl_transmit_hot_rst;
  input pl_downstream_deemph_source;
  input [127:0]cfg_err_aer_headerlog;
  input [4:0]cfg_aer_interrupt_msgnum;
  output cfg_err_aer_headerlog_set;
  output cfg_aer_ecrc_check_en;
  output cfg_aer_ecrc_gen_en;
  output [6:0]cfg_vc_tcvc_map;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input [8:0]pcie_drp_addr;
  input [15:0]pcie_drp_di;
  output pcie_drp_rdy;
  output [15:0]pcie_drp_do;
  input startup_eos_in;
  output startup_cfgclk;
  output startup_cfgmclk;
  output startup_eos;
  output startup_preq;
  input startup_clk;
  input startup_gsr;
  input startup_gts;
  input startup_keyclearb;
  input startup_pack;
  input startup_usrcclko;
  input startup_usrcclkts;
  input startup_usrdoneo;
  input startup_usrdonets;
  input icap_clk;
  input icap_csib;
  input icap_rdwrb;
  input [31:0]icap_i;
  output [31:0]icap_o;
  input [2:0]pipe_txprbssel;
  input [2:0]pipe_rxprbssel;
  input pipe_txprbsforceerr;
  input pipe_rxprbscntreset;
  input [2:0]pipe_loopback;
  output [7:0]pipe_rxprbserr;
  output [4:0]pipe_rst_fsm;
  output [11:0]pipe_qrst_fsm;
  output [39:0]pipe_rate_fsm;
  output [47:0]pipe_sync_fsm_tx;
  output [55:0]pipe_sync_fsm_rx;
  output [55:0]pipe_drp_fsm;
  output pipe_rst_idle;
  output pipe_qrst_idle;
  output pipe_rate_idle;
  output [7:0]pipe_eyescandataerror;
  output [23:0]pipe_rxstatus;
  output [119:0]pipe_dmonitorout;
  output [7:0]pipe_cpll_lock;
  output [1:0]pipe_qpll_lock;
  output [7:0]pipe_rxpmaresetdone;
  output [23:0]pipe_rxbufstatus;
  output [7:0]pipe_txphaligndone;
  output [7:0]pipe_txphinitdone;
  output [7:0]pipe_txdlysresetdone;
  output [7:0]pipe_rxphaligndone;
  output [7:0]pipe_rxdlysresetdone;
  output [7:0]pipe_rxsyncdone;
  output [63:0]pipe_rxdisperr;
  output [63:0]pipe_rxnotintable;
  output [7:0]pipe_rxcommadet;
  output [7:0]gt_ch_drp_rdy;
  output [7:0]pipe_debug_0;
  output [7:0]pipe_debug_1;
  output [7:0]pipe_debug_2;
  output [7:0]pipe_debug_3;
  output [7:0]pipe_debug_4;
  output [7:0]pipe_debug_5;
  output [7:0]pipe_debug_6;
  output [7:0]pipe_debug_7;
  output [7:0]pipe_debug_8;
  output [7:0]pipe_debug_9;
  output [31:0]pipe_debug;
  output ext_ch_gt_drpclk;
  input [71:0]ext_ch_gt_drpaddr;
  input [7:0]ext_ch_gt_drpen;
  input [127:0]ext_ch_gt_drpdi;
  input [7:0]ext_ch_gt_drpwe;
  output [127:0]ext_ch_gt_drpdo;
  output [7:0]ext_ch_gt_drprdy;
  input [3:0]common_commands_in;
  input [24:0]pipe_rx_0_sigs;
  input [24:0]pipe_rx_1_sigs;
  input [24:0]pipe_rx_2_sigs;
  input [24:0]pipe_rx_3_sigs;
  input [24:0]pipe_rx_4_sigs;
  input [24:0]pipe_rx_5_sigs;
  input [24:0]pipe_rx_6_sigs;
  input [24:0]pipe_rx_7_sigs;
  output [11:0]common_commands_out;
  output [22:0]pipe_tx_0_sigs;
  output [22:0]pipe_tx_1_sigs;
  output [22:0]pipe_tx_2_sigs;
  output [22:0]pipe_tx_3_sigs;
  output [22:0]pipe_tx_4_sigs;
  output [22:0]pipe_tx_5_sigs;
  output [22:0]pipe_tx_6_sigs;
  output [22:0]pipe_tx_7_sigs;
  input pipe_mmcm_rst_n;
  input sys_clk;
  input sys_rst_n;

  wire \<const0> ;
  wire \<const1> ;
  wire cfg_aer_ecrc_check_en;
  wire cfg_aer_ecrc_gen_en;
  wire [4:0]cfg_aer_interrupt_msgnum;
  wire cfg_aer_rooterr_corr_err_received;
  wire cfg_aer_rooterr_corr_err_reporting_en;
  wire cfg_aer_rooterr_fatal_err_received;
  wire cfg_aer_rooterr_fatal_err_reporting_en;
  wire cfg_aer_rooterr_non_fatal_err_received;
  wire cfg_aer_rooterr_non_fatal_err_reporting_en;
  wire cfg_bridge_serr_en;
  wire [7:0]cfg_bus_number;
  wire [10:0]\^cfg_command ;
  wire [14:0]\^cfg_dcommand ;
  wire [11:0]\^cfg_dcommand2 ;
  wire [4:0]cfg_device_number;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [63:0]cfg_dsn;
  wire [3:0]\^cfg_dstatus ;
  wire cfg_err_acs;
  wire [127:0]cfg_err_aer_headerlog;
  wire cfg_err_aer_headerlog_set;
  wire cfg_err_atomic_egress_blocked;
  wire cfg_err_cor;
  wire cfg_err_cpl_abort;
  wire cfg_err_cpl_rdy;
  wire cfg_err_cpl_timeout;
  wire cfg_err_cpl_unexpect;
  wire cfg_err_ecrc;
  wire cfg_err_internal_cor;
  wire cfg_err_internal_uncor;
  wire cfg_err_locked;
  wire cfg_err_malformed;
  wire cfg_err_mc_blocked;
  wire cfg_err_norecovery;
  wire cfg_err_poisoned;
  wire cfg_err_posted;
  wire [47:0]cfg_err_tlp_cpl_header;
  wire cfg_err_ur;
  wire [2:0]cfg_function_number;
  wire cfg_interrupt;
  wire cfg_interrupt_assert;
  wire [7:0]cfg_interrupt_di;
  wire [7:0]cfg_interrupt_do;
  wire [2:0]cfg_interrupt_mmenable;
  wire cfg_interrupt_msienable;
  wire cfg_interrupt_msixenable;
  wire cfg_interrupt_msixfm;
  wire cfg_interrupt_rdy;
  wire cfg_interrupt_stat;
  wire [11:0]\^cfg_lcommand ;
  wire [15:0]\^cfg_lstatus ;
  wire [3:0]cfg_mgmt_byte_en;
  wire [31:0]cfg_mgmt_di;
  wire [31:0]cfg_mgmt_do;
  wire [9:0]cfg_mgmt_dwaddr;
  wire cfg_mgmt_rd_en;
  wire cfg_mgmt_rd_wr_done;
  wire cfg_mgmt_wr_en;
  wire cfg_mgmt_wr_readonly;
  wire cfg_mgmt_wr_rw1c_as_rw;
  wire [15:0]cfg_msg_data;
  wire cfg_msg_received;
  wire cfg_msg_received_assert_int_a;
  wire cfg_msg_received_assert_int_b;
  wire cfg_msg_received_assert_int_c;
  wire cfg_msg_received_assert_int_d;
  wire cfg_msg_received_deassert_int_a;
  wire cfg_msg_received_deassert_int_b;
  wire cfg_msg_received_deassert_int_c;
  wire cfg_msg_received_deassert_int_d;
  wire cfg_msg_received_err_cor;
  wire cfg_msg_received_err_fatal;
  wire cfg_msg_received_err_non_fatal;
  wire cfg_msg_received_pm_as_nak;
  wire cfg_msg_received_pm_pme;
  wire cfg_msg_received_pme_to_ack;
  wire cfg_msg_received_setslotpowerlimit;
  wire [2:0]cfg_pcie_link_state;
  wire [4:0]cfg_pciecap_interrupt_msgnum;
  wire [1:0]cfg_pm_force_state;
  wire cfg_pm_force_state_en;
  wire cfg_pm_halt_aspm_l0s;
  wire cfg_pm_halt_aspm_l1;
  wire cfg_pm_send_pme_to;
  wire cfg_pm_wake;
  wire cfg_pmcsr_pme_en;
  wire cfg_pmcsr_pme_status;
  wire [1:0]cfg_pmcsr_powerstate;
  wire cfg_received_func_lvl_rst;
  wire cfg_root_control_pme_int_en;
  wire cfg_root_control_syserr_corr_err_en;
  wire cfg_root_control_syserr_fatal_err_en;
  wire cfg_root_control_syserr_non_fatal_err_en;
  wire cfg_slot_control_electromech_il_ctl_pulse;
  wire cfg_to_turnoff;
  wire cfg_trn_pending;
  wire cfg_turnoff_ok;
  wire [6:0]cfg_vc_tcvc_map;
  wire [3:0]common_commands_in;
  wire [71:0]ext_ch_gt_drpaddr;
  wire ext_ch_gt_drpclk;
  wire [127:0]ext_ch_gt_drpdi;
  wire [127:0]ext_ch_gt_drpdo;
  wire [7:0]ext_ch_gt_drpen;
  wire [7:0]ext_ch_gt_drprdy;
  wire [7:0]ext_ch_gt_drpwe;
  wire [11:0]fc_cpld;
  wire [7:0]fc_cplh;
  wire [11:0]fc_npd;
  wire [7:0]fc_nph;
  wire [11:0]fc_pd;
  wire [7:0]fc_ph;
  wire [2:0]fc_sel;
  wire [7:0]gt_ch_drp_rdy;
  wire icap_clk;
  wire icap_csib;
  wire [31:0]icap_i;
  wire icap_rdwrb;
  wire int_mmcm_lock_out;
  wire [7:0]int_pclk_sel_slave;
  wire int_pipe_rxusrclk_out;
  wire [1:0]int_qplllock_out;
  wire [1:0]int_qplloutclk_out;
  wire [1:0]int_qplloutrefclk_out;
  wire int_userclk1_out;
  wire int_userclk2_out;
  wire [127:0]m_axis_rx_tdata;
  wire m_axis_rx_tready;
  wire [21:0]m_axis_rx_tuser;
  wire m_axis_rx_tvalid;
  wire [7:0]pci_exp_rxn;
  wire [7:0]pci_exp_rxp;
  wire [7:0]pci_exp_txn;
  wire [7:0]pci_exp_txp;
  wire [8:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire [7:0]pipe_cpll_lock;
  wire pipe_dclk_in;
  wire [112:0]\^pipe_dmonitorout ;
  wire [23:0]\^pipe_drp_fsm ;
  wire [7:0]pipe_eyescandataerror;
  wire pipe_gen3_out;
  wire [2:0]pipe_loopback;
  wire pipe_mmcm_lock_in;
  wire pipe_mmcm_rst_n;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [7:0]pipe_pclk_sel_out;
  wire [3:0]\^pipe_qrst_fsm ;
  wire pipe_qrst_idle;
  wire [39:0]pipe_rate_fsm;
  wire pipe_rate_idle;
  wire [4:0]pipe_rst_fsm;
  wire pipe_rst_idle;
  wire [24:0]pipe_rx_0_sigs;
  wire [24:0]pipe_rx_1_sigs;
  wire [24:0]pipe_rx_2_sigs;
  wire [24:0]pipe_rx_3_sigs;
  wire [24:0]pipe_rx_4_sigs;
  wire [24:0]pipe_rx_5_sigs;
  wire [24:0]pipe_rx_6_sigs;
  wire [24:0]pipe_rx_7_sigs;
  wire [23:0]pipe_rxbufstatus;
  wire [7:0]pipe_rxcommadet;
  wire [63:0]pipe_rxdisperr;
  wire [7:0]pipe_rxdlysresetdone;
  wire [63:0]pipe_rxnotintable;
  wire [7:0]pipe_rxoutclk_in;
  wire [7:0]pipe_rxoutclk_out;
  wire [7:0]pipe_rxphaligndone;
  wire pipe_rxprbscntreset;
  wire [7:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [23:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire [55:0]pipe_sync_fsm_rx;
  wire [47:0]pipe_sync_fsm_tx;
  wire [7:0]pipe_txdlysresetdone;
  wire pipe_txoutclk_out;
  wire [7:0]pipe_txphaligndone;
  wire [7:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire pipe_userclk1_in;
  wire pipe_userclk2_in;
  wire pl_directed_change_done;
  wire pl_directed_link_auton;
  wire [1:0]pl_directed_link_change;
  wire pl_directed_link_speed;
  wire [1:0]pl_directed_link_width;
  wire pl_downstream_deemph_source;
  wire [2:0]pl_initial_link_width;
  wire [1:0]pl_lane_reversal_mode;
  wire pl_link_gen2_cap;
  wire pl_link_partner_gen2_supported;
  wire pl_link_upcfg_cap;
  wire [5:0]pl_ltssm_state;
  wire pl_phy_lnk_up;
  wire pl_received_hot_rst;
  wire [1:0]pl_rx_pm_state;
  wire pl_sel_lnk_rate;
  wire [1:0]pl_sel_lnk_width;
  wire pl_transmit_hot_rst;
  wire [2:0]pl_tx_pm_state;
  wire pl_upstream_prefer_deemph;
  wire [11:0]qpll_drp_crscode;
  wire [1:0]qpll_drp_done;
  wire [17:0]qpll_drp_fsm;
  wire [1:0]qpll_drp_reset;
  wire [1:0]qpll_qplllock;
  wire [1:0]qpll_qplloutclk;
  wire [1:0]qpll_qplloutrefclk;
  wire rx_np_ok;
  wire rx_np_req;
  wire [127:0]s_axis_tx_tdata;
  wire [15:0]s_axis_tx_tkeep;
  wire s_axis_tx_tlast;
  wire s_axis_tx_tready;
  wire [3:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire startup_clk;
  wire startup_eos_in;
  wire startup_gsr;
  wire startup_gts;
  wire startup_keyclearb;
  wire startup_pack;
  wire startup_usrcclko;
  wire startup_usrcclkts;
  wire startup_usrdoneo;
  wire startup_usrdonets;
  wire sys_clk;
  wire sys_rst_n;
  wire [5:0]tx_buf_av;
  wire tx_cfg_gnt;
  wire tx_cfg_req;
  wire tx_err_drop;
  wire user_lnk_up;
  wire user_reset_out;

  assign cfg_command[15] = \<const0> ;
  assign cfg_command[14] = \<const0> ;
  assign cfg_command[13] = \<const0> ;
  assign cfg_command[12] = \<const0> ;
  assign cfg_command[11] = \<const0> ;
  assign cfg_command[10] = \^cfg_command [10];
  assign cfg_command[9] = \<const0> ;
  assign cfg_command[8] = \^cfg_command [8];
  assign cfg_command[7] = \<const0> ;
  assign cfg_command[6] = \<const0> ;
  assign cfg_command[5] = \<const0> ;
  assign cfg_command[4] = \<const0> ;
  assign cfg_command[3] = \<const0> ;
  assign cfg_command[2:0] = \^cfg_command [2:0];
  assign cfg_dcommand[15] = \<const0> ;
  assign cfg_dcommand[14:0] = \^cfg_dcommand [14:0];
  assign cfg_dcommand2[15] = \<const0> ;
  assign cfg_dcommand2[14] = \<const0> ;
  assign cfg_dcommand2[13] = \<const0> ;
  assign cfg_dcommand2[12] = \<const0> ;
  assign cfg_dcommand2[11:0] = \^cfg_dcommand2 [11:0];
  assign cfg_dstatus[15] = \<const0> ;
  assign cfg_dstatus[14] = \<const0> ;
  assign cfg_dstatus[13] = \<const0> ;
  assign cfg_dstatus[12] = \<const0> ;
  assign cfg_dstatus[11] = \<const0> ;
  assign cfg_dstatus[10] = \<const0> ;
  assign cfg_dstatus[9] = \<const0> ;
  assign cfg_dstatus[8] = \<const0> ;
  assign cfg_dstatus[7] = \<const0> ;
  assign cfg_dstatus[6] = \<const0> ;
  assign cfg_dstatus[5] = cfg_trn_pending;
  assign cfg_dstatus[4] = \<const0> ;
  assign cfg_dstatus[3:0] = \^cfg_dstatus [3:0];
  assign cfg_lcommand[15] = \<const0> ;
  assign cfg_lcommand[14] = \<const0> ;
  assign cfg_lcommand[13] = \<const0> ;
  assign cfg_lcommand[12] = \<const0> ;
  assign cfg_lcommand[11:3] = \^cfg_lcommand [11:3];
  assign cfg_lcommand[2] = \<const0> ;
  assign cfg_lcommand[1:0] = \^cfg_lcommand [1:0];
  assign cfg_lstatus[15:13] = \^cfg_lstatus [15:13];
  assign cfg_lstatus[12] = \<const0> ;
  assign cfg_lstatus[11] = \^cfg_lstatus [11];
  assign cfg_lstatus[10] = \<const0> ;
  assign cfg_lstatus[9] = \<const0> ;
  assign cfg_lstatus[8] = \<const0> ;
  assign cfg_lstatus[7:4] = \^cfg_lstatus [7:4];
  assign cfg_lstatus[3] = \<const0> ;
  assign cfg_lstatus[2] = \<const0> ;
  assign cfg_lstatus[1:0] = \^cfg_lstatus [1:0];
  assign cfg_status[15] = \<const0> ;
  assign cfg_status[14] = \<const0> ;
  assign cfg_status[13] = \<const0> ;
  assign cfg_status[12] = \<const0> ;
  assign cfg_status[11] = \<const0> ;
  assign cfg_status[10] = \<const0> ;
  assign cfg_status[9] = \<const0> ;
  assign cfg_status[8] = \<const0> ;
  assign cfg_status[7] = \<const0> ;
  assign cfg_status[6] = \<const0> ;
  assign cfg_status[5] = \<const0> ;
  assign cfg_status[4] = \<const0> ;
  assign cfg_status[3] = \<const0> ;
  assign cfg_status[2] = \<const0> ;
  assign cfg_status[1] = \<const0> ;
  assign cfg_status[0] = \<const0> ;
  assign common_commands_out[11] = \<const0> ;
  assign common_commands_out[10] = \<const0> ;
  assign common_commands_out[9] = \<const0> ;
  assign common_commands_out[8] = \<const0> ;
  assign common_commands_out[7] = \<const0> ;
  assign common_commands_out[6] = \<const0> ;
  assign common_commands_out[5] = \<const0> ;
  assign common_commands_out[4] = \<const0> ;
  assign common_commands_out[3] = \<const0> ;
  assign common_commands_out[2] = \<const0> ;
  assign common_commands_out[1] = \<const0> ;
  assign common_commands_out[0] = \<const0> ;
  assign icap_o[31] = \<const0> ;
  assign icap_o[30] = \<const0> ;
  assign icap_o[29] = \<const0> ;
  assign icap_o[28] = \<const0> ;
  assign icap_o[27] = \<const0> ;
  assign icap_o[26] = \<const0> ;
  assign icap_o[25] = \<const0> ;
  assign icap_o[24] = \<const0> ;
  assign icap_o[23] = \<const0> ;
  assign icap_o[22] = \<const0> ;
  assign icap_o[21] = \<const0> ;
  assign icap_o[20] = \<const0> ;
  assign icap_o[19] = \<const0> ;
  assign icap_o[18] = \<const0> ;
  assign icap_o[17] = \<const0> ;
  assign icap_o[16] = \<const0> ;
  assign icap_o[15] = \<const0> ;
  assign icap_o[14] = \<const0> ;
  assign icap_o[13] = \<const0> ;
  assign icap_o[12] = \<const0> ;
  assign icap_o[11] = \<const0> ;
  assign icap_o[10] = \<const0> ;
  assign icap_o[9] = \<const0> ;
  assign icap_o[8] = \<const0> ;
  assign icap_o[7] = \<const0> ;
  assign icap_o[6] = \<const0> ;
  assign icap_o[5] = \<const0> ;
  assign icap_o[4] = \<const0> ;
  assign icap_o[3] = \<const0> ;
  assign icap_o[2] = \<const0> ;
  assign icap_o[1] = \<const0> ;
  assign icap_o[0] = \<const0> ;
  assign int_dclk_out = ext_ch_gt_drpclk;
  assign int_oobclk_out = int_pipe_rxusrclk_out;
  assign int_pclk_out_slave = \<const0> ;
  assign int_rxoutclk_out[7] = \<const0> ;
  assign int_rxoutclk_out[6] = \<const0> ;
  assign int_rxoutclk_out[5] = \<const0> ;
  assign int_rxoutclk_out[4] = \<const0> ;
  assign int_rxoutclk_out[3] = \<const0> ;
  assign int_rxoutclk_out[2] = \<const0> ;
  assign int_rxoutclk_out[1] = \<const0> ;
  assign int_rxoutclk_out[0] = \<const0> ;
  assign m_axis_rx_tkeep[15] = \<const1> ;
  assign m_axis_rx_tkeep[14] = \<const1> ;
  assign m_axis_rx_tkeep[13] = \<const1> ;
  assign m_axis_rx_tkeep[12] = \<const1> ;
  assign m_axis_rx_tkeep[11] = \<const1> ;
  assign m_axis_rx_tkeep[10] = \<const1> ;
  assign m_axis_rx_tkeep[9] = \<const1> ;
  assign m_axis_rx_tkeep[8] = \<const1> ;
  assign m_axis_rx_tkeep[7] = \<const1> ;
  assign m_axis_rx_tkeep[6] = \<const1> ;
  assign m_axis_rx_tkeep[5] = \<const1> ;
  assign m_axis_rx_tkeep[4] = \<const1> ;
  assign m_axis_rx_tkeep[3] = \<const1> ;
  assign m_axis_rx_tkeep[2] = \<const1> ;
  assign m_axis_rx_tkeep[1] = \<const1> ;
  assign m_axis_rx_tkeep[0] = \<const1> ;
  assign m_axis_rx_tlast = \<const0> ;
  assign pipe_debug[31] = \<const0> ;
  assign pipe_debug[30] = \<const0> ;
  assign pipe_debug[29] = \<const0> ;
  assign pipe_debug[28] = \<const0> ;
  assign pipe_debug[27] = \<const0> ;
  assign pipe_debug[26] = \<const0> ;
  assign pipe_debug[25] = \<const0> ;
  assign pipe_debug[24] = \<const0> ;
  assign pipe_debug[23] = \<const0> ;
  assign pipe_debug[22] = \<const0> ;
  assign pipe_debug[21] = \<const0> ;
  assign pipe_debug[20] = \<const0> ;
  assign pipe_debug[19] = \<const0> ;
  assign pipe_debug[18] = \<const0> ;
  assign pipe_debug[17] = \<const0> ;
  assign pipe_debug[16] = \<const0> ;
  assign pipe_debug[15] = \<const0> ;
  assign pipe_debug[14] = \<const0> ;
  assign pipe_debug[13] = \<const0> ;
  assign pipe_debug[12] = \<const0> ;
  assign pipe_debug[11] = \<const0> ;
  assign pipe_debug[10] = \<const0> ;
  assign pipe_debug[9] = \<const0> ;
  assign pipe_debug[8] = \<const0> ;
  assign pipe_debug[7] = \<const0> ;
  assign pipe_debug[6] = \<const0> ;
  assign pipe_debug[5] = \<const0> ;
  assign pipe_debug[4] = \<const0> ;
  assign pipe_debug[3] = \<const0> ;
  assign pipe_debug[2] = \<const0> ;
  assign pipe_debug[1] = \<const0> ;
  assign pipe_debug[0] = \<const0> ;
  assign pipe_debug_0[7] = \<const0> ;
  assign pipe_debug_0[6] = \<const0> ;
  assign pipe_debug_0[5] = \<const0> ;
  assign pipe_debug_0[4] = \<const0> ;
  assign pipe_debug_0[3] = \<const0> ;
  assign pipe_debug_0[2] = \<const0> ;
  assign pipe_debug_0[1] = \<const0> ;
  assign pipe_debug_0[0] = \<const0> ;
  assign pipe_debug_1[7] = \<const0> ;
  assign pipe_debug_1[6] = \<const0> ;
  assign pipe_debug_1[5] = \<const0> ;
  assign pipe_debug_1[4] = \<const0> ;
  assign pipe_debug_1[3] = \<const0> ;
  assign pipe_debug_1[2] = \<const0> ;
  assign pipe_debug_1[1] = \<const0> ;
  assign pipe_debug_1[0] = \<const0> ;
  assign pipe_debug_2[7] = \<const0> ;
  assign pipe_debug_2[6] = \<const0> ;
  assign pipe_debug_2[5] = \<const0> ;
  assign pipe_debug_2[4] = \<const0> ;
  assign pipe_debug_2[3] = \<const0> ;
  assign pipe_debug_2[2] = \<const0> ;
  assign pipe_debug_2[1] = \<const0> ;
  assign pipe_debug_2[0] = \<const0> ;
  assign pipe_debug_3[7] = \<const0> ;
  assign pipe_debug_3[6] = \<const0> ;
  assign pipe_debug_3[5] = \<const0> ;
  assign pipe_debug_3[4] = \<const0> ;
  assign pipe_debug_3[3] = \<const0> ;
  assign pipe_debug_3[2] = \<const0> ;
  assign pipe_debug_3[1] = \<const0> ;
  assign pipe_debug_3[0] = \<const0> ;
  assign pipe_debug_4[7] = \<const0> ;
  assign pipe_debug_4[6] = \<const0> ;
  assign pipe_debug_4[5] = \<const0> ;
  assign pipe_debug_4[4] = \<const0> ;
  assign pipe_debug_4[3] = \<const0> ;
  assign pipe_debug_4[2] = \<const0> ;
  assign pipe_debug_4[1] = \<const0> ;
  assign pipe_debug_4[0] = \<const0> ;
  assign pipe_debug_5[7] = \<const0> ;
  assign pipe_debug_5[6] = \<const0> ;
  assign pipe_debug_5[5] = \<const0> ;
  assign pipe_debug_5[4] = \<const0> ;
  assign pipe_debug_5[3] = \<const0> ;
  assign pipe_debug_5[2] = \<const0> ;
  assign pipe_debug_5[1] = \<const0> ;
  assign pipe_debug_5[0] = \<const0> ;
  assign pipe_debug_6[7] = \<const0> ;
  assign pipe_debug_6[6] = \<const0> ;
  assign pipe_debug_6[5] = \<const0> ;
  assign pipe_debug_6[4] = \<const0> ;
  assign pipe_debug_6[3] = \<const0> ;
  assign pipe_debug_6[2] = \<const0> ;
  assign pipe_debug_6[1] = \<const0> ;
  assign pipe_debug_6[0] = \<const0> ;
  assign pipe_debug_7[7] = \<const0> ;
  assign pipe_debug_7[6] = \<const0> ;
  assign pipe_debug_7[5] = \<const0> ;
  assign pipe_debug_7[4] = \<const0> ;
  assign pipe_debug_7[3] = \<const0> ;
  assign pipe_debug_7[2] = \<const0> ;
  assign pipe_debug_7[1] = \<const0> ;
  assign pipe_debug_7[0] = \<const0> ;
  assign pipe_debug_8[7] = \<const0> ;
  assign pipe_debug_8[6] = \<const0> ;
  assign pipe_debug_8[5] = \<const0> ;
  assign pipe_debug_8[4] = \<const0> ;
  assign pipe_debug_8[3] = \<const0> ;
  assign pipe_debug_8[2] = \<const0> ;
  assign pipe_debug_8[1] = \<const0> ;
  assign pipe_debug_8[0] = \<const0> ;
  assign pipe_debug_9[7] = \<const0> ;
  assign pipe_debug_9[6] = \<const0> ;
  assign pipe_debug_9[5] = \<const0> ;
  assign pipe_debug_9[4] = \<const0> ;
  assign pipe_debug_9[3] = \<const0> ;
  assign pipe_debug_9[2] = \<const0> ;
  assign pipe_debug_9[1] = \<const0> ;
  assign pipe_debug_9[0] = \<const0> ;
  assign pipe_dmonitorout[119] = \<const0> ;
  assign pipe_dmonitorout[118] = \<const0> ;
  assign pipe_dmonitorout[117] = \<const0> ;
  assign pipe_dmonitorout[116] = \<const0> ;
  assign pipe_dmonitorout[115] = \<const0> ;
  assign pipe_dmonitorout[114] = \<const0> ;
  assign pipe_dmonitorout[113] = \<const0> ;
  assign pipe_dmonitorout[112:105] = \^pipe_dmonitorout [112:105];
  assign pipe_dmonitorout[104] = \<const0> ;
  assign pipe_dmonitorout[103] = \<const0> ;
  assign pipe_dmonitorout[102] = \<const0> ;
  assign pipe_dmonitorout[101] = \<const0> ;
  assign pipe_dmonitorout[100] = \<const0> ;
  assign pipe_dmonitorout[99] = \<const0> ;
  assign pipe_dmonitorout[98] = \<const0> ;
  assign pipe_dmonitorout[97:90] = \^pipe_dmonitorout [97:90];
  assign pipe_dmonitorout[89] = \<const0> ;
  assign pipe_dmonitorout[88] = \<const0> ;
  assign pipe_dmonitorout[87] = \<const0> ;
  assign pipe_dmonitorout[86] = \<const0> ;
  assign pipe_dmonitorout[85] = \<const0> ;
  assign pipe_dmonitorout[84] = \<const0> ;
  assign pipe_dmonitorout[83] = \<const0> ;
  assign pipe_dmonitorout[82:75] = \^pipe_dmonitorout [82:75];
  assign pipe_dmonitorout[74] = \<const0> ;
  assign pipe_dmonitorout[73] = \<const0> ;
  assign pipe_dmonitorout[72] = \<const0> ;
  assign pipe_dmonitorout[71] = \<const0> ;
  assign pipe_dmonitorout[70] = \<const0> ;
  assign pipe_dmonitorout[69] = \<const0> ;
  assign pipe_dmonitorout[68] = \<const0> ;
  assign pipe_dmonitorout[67:60] = \^pipe_dmonitorout [67:60];
  assign pipe_dmonitorout[59] = \<const0> ;
  assign pipe_dmonitorout[58] = \<const0> ;
  assign pipe_dmonitorout[57] = \<const0> ;
  assign pipe_dmonitorout[56] = \<const0> ;
  assign pipe_dmonitorout[55] = \<const0> ;
  assign pipe_dmonitorout[54] = \<const0> ;
  assign pipe_dmonitorout[53] = \<const0> ;
  assign pipe_dmonitorout[52:45] = \^pipe_dmonitorout [52:45];
  assign pipe_dmonitorout[44] = \<const0> ;
  assign pipe_dmonitorout[43] = \<const0> ;
  assign pipe_dmonitorout[42] = \<const0> ;
  assign pipe_dmonitorout[41] = \<const0> ;
  assign pipe_dmonitorout[40] = \<const0> ;
  assign pipe_dmonitorout[39] = \<const0> ;
  assign pipe_dmonitorout[38] = \<const0> ;
  assign pipe_dmonitorout[37:30] = \^pipe_dmonitorout [37:30];
  assign pipe_dmonitorout[29] = \<const0> ;
  assign pipe_dmonitorout[28] = \<const0> ;
  assign pipe_dmonitorout[27] = \<const0> ;
  assign pipe_dmonitorout[26] = \<const0> ;
  assign pipe_dmonitorout[25] = \<const0> ;
  assign pipe_dmonitorout[24] = \<const0> ;
  assign pipe_dmonitorout[23] = \<const0> ;
  assign pipe_dmonitorout[22:15] = \^pipe_dmonitorout [22:15];
  assign pipe_dmonitorout[14] = \<const0> ;
  assign pipe_dmonitorout[13] = \<const0> ;
  assign pipe_dmonitorout[12] = \<const0> ;
  assign pipe_dmonitorout[11] = \<const0> ;
  assign pipe_dmonitorout[10] = \<const0> ;
  assign pipe_dmonitorout[9] = \<const0> ;
  assign pipe_dmonitorout[8] = \<const0> ;
  assign pipe_dmonitorout[7:0] = \^pipe_dmonitorout [7:0];
  assign pipe_drp_fsm[55] = \<const0> ;
  assign pipe_drp_fsm[54] = \<const0> ;
  assign pipe_drp_fsm[53] = \<const0> ;
  assign pipe_drp_fsm[52] = \<const0> ;
  assign pipe_drp_fsm[51] = \<const0> ;
  assign pipe_drp_fsm[50] = \<const0> ;
  assign pipe_drp_fsm[49] = \<const0> ;
  assign pipe_drp_fsm[48] = \<const0> ;
  assign pipe_drp_fsm[47] = \<const0> ;
  assign pipe_drp_fsm[46] = \<const0> ;
  assign pipe_drp_fsm[45] = \<const0> ;
  assign pipe_drp_fsm[44] = \<const0> ;
  assign pipe_drp_fsm[43] = \<const0> ;
  assign pipe_drp_fsm[42] = \<const0> ;
  assign pipe_drp_fsm[41] = \<const0> ;
  assign pipe_drp_fsm[40] = \<const0> ;
  assign pipe_drp_fsm[39] = \<const0> ;
  assign pipe_drp_fsm[38] = \<const0> ;
  assign pipe_drp_fsm[37] = \<const0> ;
  assign pipe_drp_fsm[36] = \<const0> ;
  assign pipe_drp_fsm[35] = \<const0> ;
  assign pipe_drp_fsm[34] = \<const0> ;
  assign pipe_drp_fsm[33] = \<const0> ;
  assign pipe_drp_fsm[32] = \<const0> ;
  assign pipe_drp_fsm[31] = \<const0> ;
  assign pipe_drp_fsm[30] = \<const0> ;
  assign pipe_drp_fsm[29] = \<const0> ;
  assign pipe_drp_fsm[28] = \<const0> ;
  assign pipe_drp_fsm[27] = \<const0> ;
  assign pipe_drp_fsm[26] = \<const0> ;
  assign pipe_drp_fsm[25] = \<const0> ;
  assign pipe_drp_fsm[24] = \<const0> ;
  assign pipe_drp_fsm[23:0] = \^pipe_drp_fsm [23:0];
  assign pipe_qpll_lock[1:0] = int_qplllock_out;
  assign pipe_qrst_fsm[11] = \<const0> ;
  assign pipe_qrst_fsm[10] = \<const0> ;
  assign pipe_qrst_fsm[9] = \<const0> ;
  assign pipe_qrst_fsm[8] = \<const0> ;
  assign pipe_qrst_fsm[7] = \<const0> ;
  assign pipe_qrst_fsm[6] = \<const0> ;
  assign pipe_qrst_fsm[5] = \<const0> ;
  assign pipe_qrst_fsm[4] = \<const0> ;
  assign pipe_qrst_fsm[3:0] = \^pipe_qrst_fsm [3:0];
  assign pipe_rxpmaresetdone[7] = \<const0> ;
  assign pipe_rxpmaresetdone[6] = \<const0> ;
  assign pipe_rxpmaresetdone[5] = \<const0> ;
  assign pipe_rxpmaresetdone[4] = \<const0> ;
  assign pipe_rxpmaresetdone[3] = \<const0> ;
  assign pipe_rxpmaresetdone[2] = \<const0> ;
  assign pipe_rxpmaresetdone[1] = \<const0> ;
  assign pipe_rxpmaresetdone[0] = \<const0> ;
  assign pipe_rxsyncdone[7] = \<const0> ;
  assign pipe_rxsyncdone[6] = \<const0> ;
  assign pipe_rxsyncdone[5] = \<const0> ;
  assign pipe_rxsyncdone[4] = \<const0> ;
  assign pipe_rxsyncdone[3] = \<const0> ;
  assign pipe_rxsyncdone[2] = \<const0> ;
  assign pipe_rxsyncdone[1] = \<const0> ;
  assign pipe_rxsyncdone[0] = \<const0> ;
  assign pipe_tx_0_sigs[22] = \<const0> ;
  assign pipe_tx_0_sigs[21] = \<const0> ;
  assign pipe_tx_0_sigs[20] = \<const0> ;
  assign pipe_tx_0_sigs[19] = \<const0> ;
  assign pipe_tx_0_sigs[18] = \<const0> ;
  assign pipe_tx_0_sigs[17] = \<const0> ;
  assign pipe_tx_0_sigs[16] = \<const0> ;
  assign pipe_tx_0_sigs[15] = \<const0> ;
  assign pipe_tx_0_sigs[14] = \<const0> ;
  assign pipe_tx_0_sigs[13] = \<const0> ;
  assign pipe_tx_0_sigs[12] = \<const0> ;
  assign pipe_tx_0_sigs[11] = \<const0> ;
  assign pipe_tx_0_sigs[10] = \<const0> ;
  assign pipe_tx_0_sigs[9] = \<const0> ;
  assign pipe_tx_0_sigs[8] = \<const0> ;
  assign pipe_tx_0_sigs[7] = \<const0> ;
  assign pipe_tx_0_sigs[6] = \<const0> ;
  assign pipe_tx_0_sigs[5] = \<const0> ;
  assign pipe_tx_0_sigs[4] = \<const0> ;
  assign pipe_tx_0_sigs[3] = \<const0> ;
  assign pipe_tx_0_sigs[2] = \<const0> ;
  assign pipe_tx_0_sigs[1] = \<const0> ;
  assign pipe_tx_0_sigs[0] = \<const0> ;
  assign pipe_tx_1_sigs[22] = \<const0> ;
  assign pipe_tx_1_sigs[21] = \<const0> ;
  assign pipe_tx_1_sigs[20] = \<const0> ;
  assign pipe_tx_1_sigs[19] = \<const0> ;
  assign pipe_tx_1_sigs[18] = \<const0> ;
  assign pipe_tx_1_sigs[17] = \<const0> ;
  assign pipe_tx_1_sigs[16] = \<const0> ;
  assign pipe_tx_1_sigs[15] = \<const0> ;
  assign pipe_tx_1_sigs[14] = \<const0> ;
  assign pipe_tx_1_sigs[13] = \<const0> ;
  assign pipe_tx_1_sigs[12] = \<const0> ;
  assign pipe_tx_1_sigs[11] = \<const0> ;
  assign pipe_tx_1_sigs[10] = \<const0> ;
  assign pipe_tx_1_sigs[9] = \<const0> ;
  assign pipe_tx_1_sigs[8] = \<const0> ;
  assign pipe_tx_1_sigs[7] = \<const0> ;
  assign pipe_tx_1_sigs[6] = \<const0> ;
  assign pipe_tx_1_sigs[5] = \<const0> ;
  assign pipe_tx_1_sigs[4] = \<const0> ;
  assign pipe_tx_1_sigs[3] = \<const0> ;
  assign pipe_tx_1_sigs[2] = \<const0> ;
  assign pipe_tx_1_sigs[1] = \<const0> ;
  assign pipe_tx_1_sigs[0] = \<const0> ;
  assign pipe_tx_2_sigs[22] = \<const0> ;
  assign pipe_tx_2_sigs[21] = \<const0> ;
  assign pipe_tx_2_sigs[20] = \<const0> ;
  assign pipe_tx_2_sigs[19] = \<const0> ;
  assign pipe_tx_2_sigs[18] = \<const0> ;
  assign pipe_tx_2_sigs[17] = \<const0> ;
  assign pipe_tx_2_sigs[16] = \<const0> ;
  assign pipe_tx_2_sigs[15] = \<const0> ;
  assign pipe_tx_2_sigs[14] = \<const0> ;
  assign pipe_tx_2_sigs[13] = \<const0> ;
  assign pipe_tx_2_sigs[12] = \<const0> ;
  assign pipe_tx_2_sigs[11] = \<const0> ;
  assign pipe_tx_2_sigs[10] = \<const0> ;
  assign pipe_tx_2_sigs[9] = \<const0> ;
  assign pipe_tx_2_sigs[8] = \<const0> ;
  assign pipe_tx_2_sigs[7] = \<const0> ;
  assign pipe_tx_2_sigs[6] = \<const0> ;
  assign pipe_tx_2_sigs[5] = \<const0> ;
  assign pipe_tx_2_sigs[4] = \<const0> ;
  assign pipe_tx_2_sigs[3] = \<const0> ;
  assign pipe_tx_2_sigs[2] = \<const0> ;
  assign pipe_tx_2_sigs[1] = \<const0> ;
  assign pipe_tx_2_sigs[0] = \<const0> ;
  assign pipe_tx_3_sigs[22] = \<const0> ;
  assign pipe_tx_3_sigs[21] = \<const0> ;
  assign pipe_tx_3_sigs[20] = \<const0> ;
  assign pipe_tx_3_sigs[19] = \<const0> ;
  assign pipe_tx_3_sigs[18] = \<const0> ;
  assign pipe_tx_3_sigs[17] = \<const0> ;
  assign pipe_tx_3_sigs[16] = \<const0> ;
  assign pipe_tx_3_sigs[15] = \<const0> ;
  assign pipe_tx_3_sigs[14] = \<const0> ;
  assign pipe_tx_3_sigs[13] = \<const0> ;
  assign pipe_tx_3_sigs[12] = \<const0> ;
  assign pipe_tx_3_sigs[11] = \<const0> ;
  assign pipe_tx_3_sigs[10] = \<const0> ;
  assign pipe_tx_3_sigs[9] = \<const0> ;
  assign pipe_tx_3_sigs[8] = \<const0> ;
  assign pipe_tx_3_sigs[7] = \<const0> ;
  assign pipe_tx_3_sigs[6] = \<const0> ;
  assign pipe_tx_3_sigs[5] = \<const0> ;
  assign pipe_tx_3_sigs[4] = \<const0> ;
  assign pipe_tx_3_sigs[3] = \<const0> ;
  assign pipe_tx_3_sigs[2] = \<const0> ;
  assign pipe_tx_3_sigs[1] = \<const0> ;
  assign pipe_tx_3_sigs[0] = \<const0> ;
  assign pipe_tx_4_sigs[22] = \<const0> ;
  assign pipe_tx_4_sigs[21] = \<const0> ;
  assign pipe_tx_4_sigs[20] = \<const0> ;
  assign pipe_tx_4_sigs[19] = \<const0> ;
  assign pipe_tx_4_sigs[18] = \<const0> ;
  assign pipe_tx_4_sigs[17] = \<const0> ;
  assign pipe_tx_4_sigs[16] = \<const0> ;
  assign pipe_tx_4_sigs[15] = \<const0> ;
  assign pipe_tx_4_sigs[14] = \<const0> ;
  assign pipe_tx_4_sigs[13] = \<const0> ;
  assign pipe_tx_4_sigs[12] = \<const0> ;
  assign pipe_tx_4_sigs[11] = \<const0> ;
  assign pipe_tx_4_sigs[10] = \<const0> ;
  assign pipe_tx_4_sigs[9] = \<const0> ;
  assign pipe_tx_4_sigs[8] = \<const0> ;
  assign pipe_tx_4_sigs[7] = \<const0> ;
  assign pipe_tx_4_sigs[6] = \<const0> ;
  assign pipe_tx_4_sigs[5] = \<const0> ;
  assign pipe_tx_4_sigs[4] = \<const0> ;
  assign pipe_tx_4_sigs[3] = \<const0> ;
  assign pipe_tx_4_sigs[2] = \<const0> ;
  assign pipe_tx_4_sigs[1] = \<const0> ;
  assign pipe_tx_4_sigs[0] = \<const0> ;
  assign pipe_tx_5_sigs[22] = \<const0> ;
  assign pipe_tx_5_sigs[21] = \<const0> ;
  assign pipe_tx_5_sigs[20] = \<const0> ;
  assign pipe_tx_5_sigs[19] = \<const0> ;
  assign pipe_tx_5_sigs[18] = \<const0> ;
  assign pipe_tx_5_sigs[17] = \<const0> ;
  assign pipe_tx_5_sigs[16] = \<const0> ;
  assign pipe_tx_5_sigs[15] = \<const0> ;
  assign pipe_tx_5_sigs[14] = \<const0> ;
  assign pipe_tx_5_sigs[13] = \<const0> ;
  assign pipe_tx_5_sigs[12] = \<const0> ;
  assign pipe_tx_5_sigs[11] = \<const0> ;
  assign pipe_tx_5_sigs[10] = \<const0> ;
  assign pipe_tx_5_sigs[9] = \<const0> ;
  assign pipe_tx_5_sigs[8] = \<const0> ;
  assign pipe_tx_5_sigs[7] = \<const0> ;
  assign pipe_tx_5_sigs[6] = \<const0> ;
  assign pipe_tx_5_sigs[5] = \<const0> ;
  assign pipe_tx_5_sigs[4] = \<const0> ;
  assign pipe_tx_5_sigs[3] = \<const0> ;
  assign pipe_tx_5_sigs[2] = \<const0> ;
  assign pipe_tx_5_sigs[1] = \<const0> ;
  assign pipe_tx_5_sigs[0] = \<const0> ;
  assign pipe_tx_6_sigs[22] = \<const0> ;
  assign pipe_tx_6_sigs[21] = \<const0> ;
  assign pipe_tx_6_sigs[20] = \<const0> ;
  assign pipe_tx_6_sigs[19] = \<const0> ;
  assign pipe_tx_6_sigs[18] = \<const0> ;
  assign pipe_tx_6_sigs[17] = \<const0> ;
  assign pipe_tx_6_sigs[16] = \<const0> ;
  assign pipe_tx_6_sigs[15] = \<const0> ;
  assign pipe_tx_6_sigs[14] = \<const0> ;
  assign pipe_tx_6_sigs[13] = \<const0> ;
  assign pipe_tx_6_sigs[12] = \<const0> ;
  assign pipe_tx_6_sigs[11] = \<const0> ;
  assign pipe_tx_6_sigs[10] = \<const0> ;
  assign pipe_tx_6_sigs[9] = \<const0> ;
  assign pipe_tx_6_sigs[8] = \<const0> ;
  assign pipe_tx_6_sigs[7] = \<const0> ;
  assign pipe_tx_6_sigs[6] = \<const0> ;
  assign pipe_tx_6_sigs[5] = \<const0> ;
  assign pipe_tx_6_sigs[4] = \<const0> ;
  assign pipe_tx_6_sigs[3] = \<const0> ;
  assign pipe_tx_6_sigs[2] = \<const0> ;
  assign pipe_tx_6_sigs[1] = \<const0> ;
  assign pipe_tx_6_sigs[0] = \<const0> ;
  assign pipe_tx_7_sigs[22] = \<const0> ;
  assign pipe_tx_7_sigs[21] = \<const0> ;
  assign pipe_tx_7_sigs[20] = \<const0> ;
  assign pipe_tx_7_sigs[19] = \<const0> ;
  assign pipe_tx_7_sigs[18] = \<const0> ;
  assign pipe_tx_7_sigs[17] = \<const0> ;
  assign pipe_tx_7_sigs[16] = \<const0> ;
  assign pipe_tx_7_sigs[15] = \<const0> ;
  assign pipe_tx_7_sigs[14] = \<const0> ;
  assign pipe_tx_7_sigs[13] = \<const0> ;
  assign pipe_tx_7_sigs[12] = \<const0> ;
  assign pipe_tx_7_sigs[11] = \<const0> ;
  assign pipe_tx_7_sigs[10] = \<const0> ;
  assign pipe_tx_7_sigs[9] = \<const0> ;
  assign pipe_tx_7_sigs[8] = \<const0> ;
  assign pipe_tx_7_sigs[7] = \<const0> ;
  assign pipe_tx_7_sigs[6] = \<const0> ;
  assign pipe_tx_7_sigs[5] = \<const0> ;
  assign pipe_tx_7_sigs[4] = \<const0> ;
  assign pipe_tx_7_sigs[3] = \<const0> ;
  assign pipe_tx_7_sigs[2] = \<const0> ;
  assign pipe_tx_7_sigs[1] = \<const0> ;
  assign pipe_tx_7_sigs[0] = \<const0> ;
  assign qpll_drp_clk = \<const0> ;
  assign qpll_drp_gen3 = \<const0> ;
  assign qpll_drp_ovrd = \<const0> ;
  assign qpll_drp_rst_n = \<const0> ;
  assign qpll_drp_start = \<const0> ;
  assign qpll_qplld = \<const0> ;
  assign qpll_qpllreset[1] = \<const0> ;
  assign qpll_qpllreset[0] = \<const0> ;
  assign startup_cfgclk = \<const0> ;
  assign startup_cfgmclk = \<const0> ;
  assign startup_eos = \<const0> ;
  assign startup_preq = \<const0> ;
  assign user_app_rdy = \<const1> ;
  assign user_clk_out = int_userclk2_out;
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* CORE_GENERATION_INFO = "pcie_7x_0_core_top,pcie_7x_v3_0,{LINK_CAP_MAX_LINK_SPEED=2,LINK_CAP_MAX_LINK_WIDTH=8,PCIE_CAP_DEVICE_PORT_TYPE=0000,DEV_CAP_MAX_PAYLOAD_SUPPORTED=2,USER_CLK_FREQ=4,REF_CLK_FREQ=0,MSI_CAP_ON=TRUE,MSI_CAP_MULTIMSGCAP=3,MSI_CAP_MULTIMSG_EXTENSION=0,MSIX_CAP_ON=FALSE,TL_TX_RAM_RADDR_LATENCY=0,TL_TX_RAM_RDATA_LATENCY=2,TL_RX_RAM_RADDR_LATENCY=0,TL_RX_RAM_RDATA_LATENCY=2,TL_RX_RAM_WRITE_LATENCY=1,VC0_TX_LASTPACKET=29,VC0_RX_RAM_LIMIT=7FF,VC0_TOTAL_CREDITS_PH=32,VC0_TOTAL_CREDITS_PD=437,VC0_TOTAL_CREDITS_NPH=12,VC0_TOTAL_CREDITS_NPD=24,VC0_TOTAL_CREDITS_CH=36,VC0_TOTAL_CREDITS_CD=461,VC0_CPL_INFINITE=TRUE,DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=0,DEV_CAP_EXT_TAG_SUPPORTED=TRUE,LINK_STATUS_SLOT_CLOCK_CONFIG=FALSE,DISABLE_LANE_REVERSAL=TRUE,DISABLE_SCRAMBLING=FALSE,DSN_CAP_ON=FALSE,REVISION_ID=00,VC_CAP_ON=FALSE}" *) 
   pcie_7x_0_core_top_pcie_7x_0_core_top_core_top inst
       (.EQ_GEN3(pipe_gen3_out),
        .INT_OOBCLK_OUT(int_pipe_rxusrclk_out),
        .INT_USERCLK2_OUT(int_userclk2_out),
        .O1({m_axis_rx_tuser[21:14],m_axis_rx_tuser[12:9]}),
        .O10(pipe_rate_fsm[39:35]),
        .O2(m_axis_rx_tuser[13]),
        .O3(user_lnk_up),
        .O4(pipe_rate_fsm[9:5]),
        .O5(pipe_rate_fsm[14:10]),
        .O6(pipe_rate_fsm[19:15]),
        .O7(pipe_rate_fsm[24:20]),
        .O8(pipe_rate_fsm[29:25]),
        .O9(pipe_rate_fsm[34:30]),
        .PIPE_DRP_FSM(\^pipe_drp_fsm ),
        .PIPE_SYNC_FSM_TX(pipe_sync_fsm_tx),
        .PIPE_TXPHINITDONE(pipe_txphinitdone),
        .Q(m_axis_rx_tdata),
        .cfg_aer_ecrc_check_en(cfg_aer_ecrc_check_en),
        .cfg_aer_ecrc_gen_en(cfg_aer_ecrc_gen_en),
        .cfg_aer_interrupt_msgnum(cfg_aer_interrupt_msgnum),
        .cfg_aer_rooterr_corr_err_received(cfg_aer_rooterr_corr_err_received),
        .cfg_aer_rooterr_corr_err_reporting_en(cfg_aer_rooterr_corr_err_reporting_en),
        .cfg_aer_rooterr_fatal_err_received(cfg_aer_rooterr_fatal_err_received),
        .cfg_aer_rooterr_fatal_err_reporting_en(cfg_aer_rooterr_fatal_err_reporting_en),
        .cfg_aer_rooterr_non_fatal_err_received(cfg_aer_rooterr_non_fatal_err_received),
        .cfg_aer_rooterr_non_fatal_err_reporting_en(cfg_aer_rooterr_non_fatal_err_reporting_en),
        .cfg_bridge_serr_en(cfg_bridge_serr_en),
        .cfg_bus_number(cfg_bus_number),
        .cfg_command({\^cfg_command [10],\^cfg_command [8],\^cfg_command [2:0]}),
        .cfg_dcommand(\^cfg_dcommand ),
        .cfg_dcommand2(\^cfg_dcommand2 ),
        .cfg_device_number(cfg_device_number),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_dsn(cfg_dsn),
        .cfg_dstatus(\^cfg_dstatus ),
        .cfg_err_aer_headerlog(cfg_err_aer_headerlog),
        .cfg_err_aer_headerlog_set(cfg_err_aer_headerlog_set),
        .cfg_err_atomic_egress_blocked(cfg_err_atomic_egress_blocked),
        .cfg_err_cor(cfg_err_cor),
        .cfg_err_cpl_abort(cfg_err_cpl_abort),
        .cfg_err_cpl_rdy(cfg_err_cpl_rdy),
        .cfg_err_cpl_timeout(cfg_err_cpl_timeout),
        .cfg_err_cpl_unexpect(cfg_err_cpl_unexpect),
        .cfg_err_ecrc(cfg_err_ecrc),
        .cfg_err_internal_cor(cfg_err_internal_cor),
        .cfg_err_internal_uncor(cfg_err_internal_uncor),
        .cfg_err_locked(cfg_err_locked),
        .cfg_err_malformed(cfg_err_malformed),
        .cfg_err_mc_blocked(cfg_err_mc_blocked),
        .cfg_err_norecovery(cfg_err_norecovery),
        .cfg_err_poisoned(cfg_err_poisoned),
        .cfg_err_posted(cfg_err_posted),
        .cfg_err_tlp_cpl_header(cfg_err_tlp_cpl_header),
        .cfg_err_ur(cfg_err_ur),
        .cfg_function_number(cfg_function_number),
        .cfg_interrupt(cfg_interrupt),
        .cfg_interrupt_assert(cfg_interrupt_assert),
        .cfg_interrupt_di(cfg_interrupt_di),
        .cfg_interrupt_do(cfg_interrupt_do),
        .cfg_interrupt_mmenable(cfg_interrupt_mmenable),
        .cfg_interrupt_msienable(cfg_interrupt_msienable),
        .cfg_interrupt_msixenable(cfg_interrupt_msixenable),
        .cfg_interrupt_msixfm(cfg_interrupt_msixfm),
        .cfg_interrupt_rdy(cfg_interrupt_rdy),
        .cfg_interrupt_stat(cfg_interrupt_stat),
        .cfg_lcommand({\^cfg_lcommand [11:3],\^cfg_lcommand [1:0]}),
        .cfg_lstatus({\^cfg_lstatus [15:13],\^cfg_lstatus [11],\^cfg_lstatus [7:4],\^cfg_lstatus [1:0]}),
        .cfg_mgmt_byte_en(cfg_mgmt_byte_en),
        .cfg_mgmt_di(cfg_mgmt_di),
        .cfg_mgmt_do(cfg_mgmt_do),
        .cfg_mgmt_dwaddr(cfg_mgmt_dwaddr),
        .cfg_mgmt_rd_en(cfg_mgmt_rd_en),
        .cfg_mgmt_rd_wr_done(cfg_mgmt_rd_wr_done),
        .cfg_mgmt_wr_en(cfg_mgmt_wr_en),
        .cfg_mgmt_wr_readonly(cfg_mgmt_wr_readonly),
        .cfg_mgmt_wr_rw1c_as_rw(cfg_mgmt_wr_rw1c_as_rw),
        .cfg_msg_data(cfg_msg_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_assert_int_a(cfg_msg_received_assert_int_a),
        .cfg_msg_received_assert_int_b(cfg_msg_received_assert_int_b),
        .cfg_msg_received_assert_int_c(cfg_msg_received_assert_int_c),
        .cfg_msg_received_assert_int_d(cfg_msg_received_assert_int_d),
        .cfg_msg_received_deassert_int_a(cfg_msg_received_deassert_int_a),
        .cfg_msg_received_deassert_int_b(cfg_msg_received_deassert_int_b),
        .cfg_msg_received_deassert_int_c(cfg_msg_received_deassert_int_c),
        .cfg_msg_received_deassert_int_d(cfg_msg_received_deassert_int_d),
        .cfg_msg_received_err_cor(cfg_msg_received_err_cor),
        .cfg_msg_received_err_fatal(cfg_msg_received_err_fatal),
        .cfg_msg_received_err_non_fatal(cfg_msg_received_err_non_fatal),
        .cfg_msg_received_pm_as_nak(cfg_msg_received_pm_as_nak),
        .cfg_msg_received_pm_pme(cfg_msg_received_pm_pme),
        .cfg_msg_received_pme_to_ack(cfg_msg_received_pme_to_ack),
        .cfg_msg_received_setslotpowerlimit(cfg_msg_received_setslotpowerlimit),
        .cfg_pcie_link_state(cfg_pcie_link_state),
        .cfg_pciecap_interrupt_msgnum(cfg_pciecap_interrupt_msgnum),
        .cfg_pm_force_state(cfg_pm_force_state),
        .cfg_pm_force_state_en(cfg_pm_force_state_en),
        .cfg_pm_halt_aspm_l0s(cfg_pm_halt_aspm_l0s),
        .cfg_pm_halt_aspm_l1(cfg_pm_halt_aspm_l1),
        .cfg_pm_wake(cfg_pm_wake),
        .cfg_pmcsr_pme_en(cfg_pmcsr_pme_en),
        .cfg_pmcsr_pme_status(cfg_pmcsr_pme_status),
        .cfg_pmcsr_powerstate(cfg_pmcsr_powerstate),
        .cfg_received_func_lvl_rst(cfg_received_func_lvl_rst),
        .cfg_root_control_pme_int_en(cfg_root_control_pme_int_en),
        .cfg_root_control_syserr_corr_err_en(cfg_root_control_syserr_corr_err_en),
        .cfg_root_control_syserr_fatal_err_en(cfg_root_control_syserr_fatal_err_en),
        .cfg_root_control_syserr_non_fatal_err_en(cfg_root_control_syserr_non_fatal_err_en),
        .cfg_slot_control_electromech_il_ctl_pulse(cfg_slot_control_electromech_il_ctl_pulse),
        .cfg_to_turnoff(cfg_to_turnoff),
        .cfg_trn_pending(cfg_trn_pending),
        .cfg_turnoff_ok(cfg_turnoff_ok),
        .cfg_vc_tcvc_map(cfg_vc_tcvc_map),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr),
        .ext_ch_gt_drpclk(ext_ch_gt_drpclk),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo),
        .ext_ch_gt_drpen(ext_ch_gt_drpen),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe),
        .fc_cpld(fc_cpld),
        .fc_cplh(fc_cplh),
        .fc_npd(fc_npd),
        .fc_nph(fc_nph),
        .fc_pd(fc_pd),
        .fc_ph(fc_ph),
        .fc_sel(fc_sel),
        .gt_ch_drp_rdy(gt_ch_drp_rdy),
        .int_mmcm_lock_out(int_mmcm_lock_out),
        .int_pclk_sel_slave(int_pclk_sel_slave),
        .int_qplllock_out(int_qplllock_out),
        .int_qplloutclk_out(int_qplloutclk_out),
        .int_qplloutrefclk_out(int_qplloutrefclk_out),
        .int_userclk1_out(int_userclk1_out),
        .m_axis_rx_tready(m_axis_rx_tready),
        .m_axis_rx_tuser(m_axis_rx_tuser[8:0]),
        .m_axis_rx_tvalid(m_axis_rx_tvalid),
        .out({pipe_rst_fsm[4],pipe_rst_idle}),
        .out0(pipe_rate_fsm[4:0]),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pcie_drp_addr(pcie_drp_addr),
        .pcie_drp_clk(pcie_drp_clk),
        .pcie_drp_di(pcie_drp_di),
        .pcie_drp_do(pcie_drp_do),
        .pcie_drp_en(pcie_drp_en),
        .pcie_drp_rdy(pcie_drp_rdy),
        .pcie_drp_we(pcie_drp_we),
        .pipe_cpll_lock(pipe_cpll_lock),
        .pipe_dmonitorout({\^pipe_dmonitorout [112:105],\^pipe_dmonitorout [97:90],\^pipe_dmonitorout [82:75],\^pipe_dmonitorout [67:60],\^pipe_dmonitorout [52:45],\^pipe_dmonitorout [37:30],\^pipe_dmonitorout [22:15],\^pipe_dmonitorout [7:0]}),
        .pipe_eyescandataerror(pipe_eyescandataerror),
        .pipe_loopback(pipe_loopback),
        .pipe_mmcm_rst_n(pipe_mmcm_rst_n),
        .pipe_pclk_sel_out(pipe_pclk_sel_out),
        .pipe_qrst_fsm(\^pipe_qrst_fsm ),
        .pipe_qrst_idle(pipe_qrst_idle),
        .pipe_rate_idle(pipe_rate_idle),
        .pipe_rst_fsm(pipe_rst_fsm[3:0]),
        .pipe_rxbufstatus(pipe_rxbufstatus),
        .pipe_rxcommadet(pipe_rxcommadet),
        .pipe_rxdisperr(pipe_rxdisperr),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone),
        .pipe_rxnotintable(pipe_rxnotintable),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxphaligndone(pipe_rxphaligndone),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx),
        .pipe_txdlysresetdone(pipe_txdlysresetdone),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(pipe_txphaligndone),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .pl_directed_change_done(pl_directed_change_done),
        .pl_directed_link_auton(pl_directed_link_auton),
        .pl_directed_link_change(pl_directed_link_change),
        .pl_directed_link_speed(pl_directed_link_speed),
        .pl_directed_link_width(pl_directed_link_width),
        .pl_downstream_deemph_source(pl_downstream_deemph_source),
        .pl_initial_link_width(pl_initial_link_width),
        .pl_lane_reversal_mode(pl_lane_reversal_mode),
        .pl_link_gen2_cap(pl_link_gen2_cap),
        .pl_link_partner_gen2_supported(pl_link_partner_gen2_supported),
        .pl_link_upcfg_cap(pl_link_upcfg_cap),
        .pl_ltssm_state(pl_ltssm_state),
        .pl_phy_lnk_up(pl_phy_lnk_up),
        .pl_received_hot_rst(pl_received_hot_rst),
        .pl_rx_pm_state(pl_rx_pm_state),
        .pl_sel_lnk_rate(pl_sel_lnk_rate),
        .pl_sel_lnk_width(pl_sel_lnk_width),
        .pl_transmit_hot_rst(pl_transmit_hot_rst),
        .pl_tx_pm_state(pl_tx_pm_state),
        .pl_upstream_prefer_deemph(pl_upstream_prefer_deemph),
        .rx_np_ok(rx_np_ok),
        .rx_np_req(rx_np_req),
        .s_axis_tx_tdata(s_axis_tx_tdata),
        .s_axis_tx_tkeep({s_axis_tx_tkeep[15],s_axis_tx_tkeep[11],s_axis_tx_tkeep[7]}),
        .s_axis_tx_tlast(s_axis_tx_tlast),
        .s_axis_tx_tready(s_axis_tx_tready),
        .s_axis_tx_tuser(s_axis_tx_tuser),
        .s_axis_tx_tvalid(s_axis_tx_tvalid),
        .sys_clk(sys_clk),
        .sys_rst_n(sys_rst_n),
        .tx_buf_av(tx_buf_av),
        .tx_cfg_gnt(tx_cfg_gnt),
        .tx_cfg_req(tx_cfg_req),
        .tx_err_drop(tx_err_drop),
        .user_reset_out(user_reset_out));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_7x" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_7x
   (cfg_aer_ecrc_check_en,
    cfg_aer_ecrc_gen_en,
    cfg_aer_rooterr_corr_err_received,
    cfg_aer_rooterr_corr_err_reporting_en,
    cfg_aer_rooterr_fatal_err_received,
    cfg_aer_rooterr_fatal_err_reporting_en,
    cfg_aer_rooterr_non_fatal_err_received,
    cfg_aer_rooterr_non_fatal_err_reporting_en,
    cfg_bridge_serr_en,
    cfg_command,
    cfg_dcommand2,
    cfg_dcommand,
    cfg_dstatus,
    cfg_interrupt_msienable,
    cfg_interrupt_msixenable,
    cfg_interrupt_msixfm,
    cfg_lcommand,
    cfg_lstatus,
    cfg_msg_received,
    cfg_msg_received_assert_int_a,
    cfg_msg_received_assert_int_b,
    cfg_msg_received_assert_int_c,
    cfg_msg_received_assert_int_d,
    cfg_msg_received_deassert_int_a,
    cfg_msg_received_deassert_int_b,
    cfg_msg_received_deassert_int_c,
    cfg_msg_received_deassert_int_d,
    cfg_msg_received_err_cor,
    cfg_msg_received_err_fatal,
    cfg_msg_received_err_non_fatal,
    cfg_msg_received_pm_as_nak,
    cfg_to_turnoff,
    cfg_msg_received_pme_to_ack,
    cfg_msg_received_pm_pme,
    cfg_msg_received_setslotpowerlimit,
    cfg_pmcsr_pme_en,
    cfg_pmcsr_pme_status,
    cfg_root_control_pme_int_en,
    cfg_root_control_syserr_corr_err_en,
    cfg_root_control_syserr_fatal_err_en,
    cfg_root_control_syserr_non_fatal_err_en,
    cfg_slot_control_electromech_il_ctl_pulse,
    pcie_drp_rdy,
    pipe_rx0_polarity,
    pipe_rx1_polarity,
    pipe_rx2_polarity,
    pipe_rx3_polarity,
    pipe_rx4_polarity,
    pipe_rx5_polarity,
    pipe_rx6_polarity,
    pipe_rx7_polarity,
    pipe_tx0_compliance,
    pipe_tx0_elec_idle,
    pipe_tx1_compliance,
    pipe_tx1_elec_idle,
    pipe_tx2_compliance,
    pipe_tx2_elec_idle,
    pipe_tx3_compliance,
    pipe_tx3_elec_idle,
    pipe_tx4_compliance,
    pipe_tx4_elec_idle,
    pipe_tx5_compliance,
    pipe_tx5_elec_idle,
    pipe_tx6_compliance,
    pipe_tx6_elec_idle,
    pipe_tx7_compliance,
    pipe_tx7_elec_idle,
    pipe_tx_deemph,
    pipe_tx_rate,
    pipe_tx_rcvr_det,
    pl_directed_change_done,
    pl_link_gen2_cap,
    pl_link_partner_gen2_supported,
    pl_link_upcfg_cap,
    pl_sel_lnk_rate,
    trn_recrc_err,
    trn_reof,
    trn_rerrfwd,
    trn_rsof,
    trn_rsrc_dsc,
    O1,
    tx_err_drop,
    fc_cpld,
    fc_npd,
    fc_pd,
    I11,
    cfg_msg_data,
    pcie_drp_do,
    D,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    cfg_pmcsr_powerstate,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    pl_lane_reversal_mode,
    pl_rx_pm_state,
    pl_sel_lnk_width,
    O25,
    cfg_interrupt_mmenable,
    I13,
    PIPETXMARGIN,
    pl_initial_link_width,
    pl_tx_pm_state,
    cfg_mgmt_do,
    TRNTDSTRDY,
    pl_ltssm_state,
    TRNTBUFAV,
    cfg_vc_tcvc_map,
    cfg_interrupt_do,
    fc_cplh,
    fc_nph,
    fc_ph,
    I12,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    cfg_mgmt_rd_wr_done,
    cfg_err_aer_headerlog_set,
    cfg_err_cpl_rdy,
    cfg_interrupt_rdy,
    E,
    cfg_received_func_lvl_rst,
    O32,
    O33,
    O34,
    rsrc_rdy_filtered,
    O35,
    O36,
    tbuf_av_min_trig,
    I1,
    cfg_turnoff_ok_w,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    CLK,
    pipe_rx0_chanisaligned,
    pipe_rx0_elec_idle,
    pipe_rx0_phy_status,
    pipe_rx0_valid,
    pipe_rx1_chanisaligned,
    pipe_rx1_elec_idle,
    pipe_rx1_phy_status,
    pipe_rx1_valid,
    pipe_rx2_chanisaligned,
    pipe_rx2_elec_idle,
    pipe_rx2_phy_status,
    pipe_rx2_valid,
    pipe_rx3_chanisaligned,
    pipe_rx3_elec_idle,
    pipe_rx3_phy_status,
    pipe_rx3_valid,
    pipe_rx4_chanisaligned,
    pipe_rx4_elec_idle,
    pipe_rx4_phy_status,
    pipe_rx4_valid,
    pipe_rx5_chanisaligned,
    pipe_rx5_elec_idle,
    pipe_rx5_phy_status,
    pipe_rx5_valid,
    pipe_rx6_chanisaligned,
    pipe_rx6_elec_idle,
    pipe_rx6_phy_status,
    pipe_rx6_valid,
    pipe_rx7_chanisaligned,
    pipe_rx7_elec_idle,
    pipe_rx7_phy_status,
    pipe_rx7_valid,
    pl_directed_link_auton,
    pl_directed_link_speed,
    pl_downstream_deemph_source,
    pl_transmit_hot_rst,
    pl_upstream_prefer_deemph,
    I2,
    trn_rdst_rdy,
    rx_np_ok,
    rx_np_req,
    trn_tcfg_gnt,
    I3,
    trn_teof,
    trn_tsof,
    trn_tsrc_rdy,
    I4,
    cfg_err_aer_headerlog,
    I5,
    pcie_drp_di,
    Q,
    I6,
    I7,
    I8,
    I9,
    I10,
    I14,
    I15,
    cfg_pm_force_state,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    pl_directed_link_change,
    pl_directed_link_width,
    TRNTREM,
    cfg_ds_function_number,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    fc_sel,
    cfg_mgmt_di,
    CFGMGMTBYTEENN,
    cfg_err_tlp_cpl_header,
    cfg_aer_interrupt_msgnum,
    cfg_ds_device_number,
    cfg_pciecap_interrupt_msgnum,
    cfg_dsn,
    cfg_ds_bus_number,
    cfg_interrupt_di,
    pcie_drp_addr,
    cfg_mgmt_dwaddr,
    bridge_reset_int,
    pl_phy_lnk_up,
    I32,
    sys_rst_n,
    cfg_trn_pending,
    cfg_mgmt_wr_rw1c_as_rw,
    cfg_mgmt_wr_readonly,
    cfg_mgmt_wr_en,
    cfg_mgmt_rd_en,
    cfg_err_malformed,
    cfg_err_cor,
    cfg_err_ur,
    cfg_err_ecrc,
    cfg_err_cpl_timeout,
    cfg_err_cpl_abort,
    cfg_err_cpl_unexpect,
    cfg_err_poisoned,
    cfg_err_atomic_egress_blocked,
    cfg_err_mc_blocked,
    cfg_err_internal_uncor,
    cfg_err_internal_cor,
    cfg_err_posted,
    cfg_err_locked,
    cfg_err_norecovery,
    cfg_interrupt,
    cfg_interrupt_assert,
    cfg_interrupt_stat,
    cfg_pm_halt_aspm_l0s,
    cfg_pm_halt_aspm_l1,
    cfg_pm_force_state_en,
    cfg_pm_wake,
    I33,
    I34,
    I35,
    I36,
    I37,
    s_axis_tx_tvalid,
    s_axis_tx_tlast,
    I38);
  output cfg_aer_ecrc_check_en;
  output cfg_aer_ecrc_gen_en;
  output cfg_aer_rooterr_corr_err_received;
  output cfg_aer_rooterr_corr_err_reporting_en;
  output cfg_aer_rooterr_fatal_err_received;
  output cfg_aer_rooterr_fatal_err_reporting_en;
  output cfg_aer_rooterr_non_fatal_err_received;
  output cfg_aer_rooterr_non_fatal_err_reporting_en;
  output cfg_bridge_serr_en;
  output [4:0]cfg_command;
  output [11:0]cfg_dcommand2;
  output [14:0]cfg_dcommand;
  output [3:0]cfg_dstatus;
  output cfg_interrupt_msienable;
  output cfg_interrupt_msixenable;
  output cfg_interrupt_msixfm;
  output [10:0]cfg_lcommand;
  output [9:0]cfg_lstatus;
  output cfg_msg_received;
  output cfg_msg_received_assert_int_a;
  output cfg_msg_received_assert_int_b;
  output cfg_msg_received_assert_int_c;
  output cfg_msg_received_assert_int_d;
  output cfg_msg_received_deassert_int_a;
  output cfg_msg_received_deassert_int_b;
  output cfg_msg_received_deassert_int_c;
  output cfg_msg_received_deassert_int_d;
  output cfg_msg_received_err_cor;
  output cfg_msg_received_err_fatal;
  output cfg_msg_received_err_non_fatal;
  output cfg_msg_received_pm_as_nak;
  output cfg_to_turnoff;
  output cfg_msg_received_pme_to_ack;
  output cfg_msg_received_pm_pme;
  output cfg_msg_received_setslotpowerlimit;
  output cfg_pmcsr_pme_en;
  output cfg_pmcsr_pme_status;
  output cfg_root_control_pme_int_en;
  output cfg_root_control_syserr_corr_err_en;
  output cfg_root_control_syserr_fatal_err_en;
  output cfg_root_control_syserr_non_fatal_err_en;
  output cfg_slot_control_electromech_il_ctl_pulse;
  output pcie_drp_rdy;
  output pipe_rx0_polarity;
  output pipe_rx1_polarity;
  output pipe_rx2_polarity;
  output pipe_rx3_polarity;
  output pipe_rx4_polarity;
  output pipe_rx5_polarity;
  output pipe_rx6_polarity;
  output pipe_rx7_polarity;
  output pipe_tx0_compliance;
  output pipe_tx0_elec_idle;
  output pipe_tx1_compliance;
  output pipe_tx1_elec_idle;
  output pipe_tx2_compliance;
  output pipe_tx2_elec_idle;
  output pipe_tx3_compliance;
  output pipe_tx3_elec_idle;
  output pipe_tx4_compliance;
  output pipe_tx4_elec_idle;
  output pipe_tx5_compliance;
  output pipe_tx5_elec_idle;
  output pipe_tx6_compliance;
  output pipe_tx6_elec_idle;
  output pipe_tx7_compliance;
  output pipe_tx7_elec_idle;
  output pipe_tx_deemph;
  output pipe_tx_rate;
  output pipe_tx_rcvr_det;
  output pl_directed_change_done;
  output pl_link_gen2_cap;
  output pl_link_partner_gen2_supported;
  output pl_link_upcfg_cap;
  output pl_sel_lnk_rate;
  output trn_recrc_err;
  output trn_reof;
  output trn_rerrfwd;
  output trn_rsof;
  output trn_rsrc_dsc;
  output O1;
  output tx_err_drop;
  output [11:0]fc_cpld;
  output [11:0]fc_npd;
  output [11:0]fc_pd;
  output [127:0]I11;
  output [15:0]cfg_msg_data;
  output [15:0]pcie_drp_do;
  output [15:0]D;
  output [15:0]O2;
  output [15:0]O3;
  output [15:0]O4;
  output [15:0]O5;
  output [15:0]O6;
  output [15:0]O7;
  output [15:0]O8;
  output [1:0]cfg_pmcsr_powerstate;
  output [1:0]O9;
  output [1:0]O10;
  output [1:0]O11;
  output [1:0]O12;
  output [1:0]O13;
  output [1:0]O14;
  output [1:0]O15;
  output [1:0]O16;
  output [1:0]O17;
  output [1:0]O18;
  output [1:0]O19;
  output [1:0]O20;
  output [1:0]O21;
  output [1:0]O22;
  output [1:0]O23;
  output [1:0]O24;
  output [1:0]pl_lane_reversal_mode;
  output [1:0]pl_rx_pm_state;
  output [1:0]pl_sel_lnk_width;
  output [1:0]O25;
  output [2:0]cfg_interrupt_mmenable;
  output [2:0]I13;
  output [2:0]PIPETXMARGIN;
  output [2:0]pl_initial_link_width;
  output [2:0]pl_tx_pm_state;
  output [31:0]cfg_mgmt_do;
  output [0:0]TRNTDSTRDY;
  output [5:0]pl_ltssm_state;
  output [5:0]TRNTBUFAV;
  output [6:0]cfg_vc_tcvc_map;
  output [7:0]cfg_interrupt_do;
  output [7:0]fc_cplh;
  output [7:0]fc_nph;
  output [7:0]fc_ph;
  output [6:0]I12;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output cfg_mgmt_rd_wr_done;
  output cfg_err_aer_headerlog_set;
  output cfg_err_cpl_rdy;
  output cfg_interrupt_rdy;
  output [0:0]E;
  output cfg_received_func_lvl_rst;
  output O32;
  output O33;
  output O34;
  output rsrc_rdy_filtered;
  output O35;
  output O36;
  output tbuf_av_min_trig;
  input I1;
  input cfg_turnoff_ok_w;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input CLK;
  input pipe_rx0_chanisaligned;
  input pipe_rx0_elec_idle;
  input pipe_rx0_phy_status;
  input pipe_rx0_valid;
  input pipe_rx1_chanisaligned;
  input pipe_rx1_elec_idle;
  input pipe_rx1_phy_status;
  input pipe_rx1_valid;
  input pipe_rx2_chanisaligned;
  input pipe_rx2_elec_idle;
  input pipe_rx2_phy_status;
  input pipe_rx2_valid;
  input pipe_rx3_chanisaligned;
  input pipe_rx3_elec_idle;
  input pipe_rx3_phy_status;
  input pipe_rx3_valid;
  input pipe_rx4_chanisaligned;
  input pipe_rx4_elec_idle;
  input pipe_rx4_phy_status;
  input pipe_rx4_valid;
  input pipe_rx5_chanisaligned;
  input pipe_rx5_elec_idle;
  input pipe_rx5_phy_status;
  input pipe_rx5_valid;
  input pipe_rx6_chanisaligned;
  input pipe_rx6_elec_idle;
  input pipe_rx6_phy_status;
  input pipe_rx6_valid;
  input pipe_rx7_chanisaligned;
  input pipe_rx7_elec_idle;
  input pipe_rx7_phy_status;
  input pipe_rx7_valid;
  input pl_directed_link_auton;
  input pl_directed_link_speed;
  input pl_downstream_deemph_source;
  input pl_transmit_hot_rst;
  input pl_upstream_prefer_deemph;
  input I2;
  input trn_rdst_rdy;
  input rx_np_ok;
  input rx_np_req;
  input trn_tcfg_gnt;
  input [3:0]I3;
  input trn_teof;
  input trn_tsof;
  input trn_tsrc_rdy;
  input I4;
  input [127:0]cfg_err_aer_headerlog;
  input [127:0]I5;
  input [15:0]pcie_drp_di;
  input [15:0]Q;
  input [15:0]I6;
  input [15:0]I7;
  input [15:0]I8;
  input [15:0]I9;
  input [15:0]I10;
  input [15:0]I14;
  input [15:0]I15;
  input [1:0]cfg_pm_force_state;
  input [1:0]I16;
  input [1:0]I17;
  input [1:0]I18;
  input [1:0]I19;
  input [1:0]I20;
  input [1:0]I21;
  input [1:0]I22;
  input [1:0]I23;
  input [1:0]pl_directed_link_change;
  input [1:0]pl_directed_link_width;
  input [1:0]TRNTREM;
  input [2:0]cfg_ds_function_number;
  input [2:0]I24;
  input [2:0]I25;
  input [2:0]I26;
  input [2:0]I27;
  input [2:0]I28;
  input [2:0]I29;
  input [2:0]I30;
  input [2:0]I31;
  input [2:0]fc_sel;
  input [31:0]cfg_mgmt_di;
  input [3:0]CFGMGMTBYTEENN;
  input [47:0]cfg_err_tlp_cpl_header;
  input [4:0]cfg_aer_interrupt_msgnum;
  input [4:0]cfg_ds_device_number;
  input [4:0]cfg_pciecap_interrupt_msgnum;
  input [63:0]cfg_dsn;
  input [7:0]cfg_ds_bus_number;
  input [7:0]cfg_interrupt_di;
  input [8:0]pcie_drp_addr;
  input [9:0]cfg_mgmt_dwaddr;
  input bridge_reset_int;
  input pl_phy_lnk_up;
  input I32;
  input sys_rst_n;
  input cfg_trn_pending;
  input cfg_mgmt_wr_rw1c_as_rw;
  input cfg_mgmt_wr_readonly;
  input cfg_mgmt_wr_en;
  input cfg_mgmt_rd_en;
  input cfg_err_malformed;
  input cfg_err_cor;
  input cfg_err_ur;
  input cfg_err_ecrc;
  input cfg_err_cpl_timeout;
  input cfg_err_cpl_abort;
  input cfg_err_cpl_unexpect;
  input cfg_err_poisoned;
  input cfg_err_atomic_egress_blocked;
  input cfg_err_mc_blocked;
  input cfg_err_internal_uncor;
  input cfg_err_internal_cor;
  input cfg_err_posted;
  input cfg_err_locked;
  input cfg_err_norecovery;
  input cfg_interrupt;
  input cfg_interrupt_assert;
  input cfg_interrupt_stat;
  input cfg_pm_halt_aspm_l0s;
  input cfg_pm_halt_aspm_l1;
  input cfg_pm_force_state_en;
  input cfg_pm_wake;
  input I33;
  input I34;
  input I35;
  input I36;
  input I37;
  input s_axis_tx_tvalid;
  input s_axis_tx_tlast;
  input [2:0]I38;

  wire [3:0]CFGMGMTBYTEENN;
  wire CLK;
  wire [15:0]D;
  wire [0:0]E;
  wire I1;
  wire [15:0]I10;
  wire [127:0]I11;
  wire [6:0]I12;
  wire [2:0]I13;
  wire [15:0]I14;
  wire [15:0]I15;
  wire [1:0]I16;
  wire [1:0]I17;
  wire [1:0]I18;
  wire [1:0]I19;
  wire I2;
  wire [1:0]I20;
  wire [1:0]I21;
  wire [1:0]I22;
  wire [1:0]I23;
  wire [2:0]I24;
  wire [2:0]I25;
  wire [2:0]I26;
  wire [2:0]I27;
  wire [2:0]I28;
  wire [2:0]I29;
  wire [3:0]I3;
  wire [2:0]I30;
  wire [2:0]I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire [2:0]I38;
  wire I4;
  wire [127:0]I5;
  wire [15:0]I6;
  wire [15:0]I7;
  wire [15:0]I8;
  wire [15:0]I9;
  wire O1;
  wire [1:0]O10;
  wire [1:0]O11;
  wire [1:0]O12;
  wire [1:0]O13;
  wire [1:0]O14;
  wire [1:0]O15;
  wire [1:0]O16;
  wire [1:0]O17;
  wire [1:0]O18;
  wire [1:0]O19;
  wire [15:0]O2;
  wire [1:0]O20;
  wire [1:0]O21;
  wire [1:0]O22;
  wire [1:0]O23;
  wire [1:0]O24;
  wire [1:0]O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire [15:0]O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire [15:0]O4;
  wire [15:0]O5;
  wire [15:0]O6;
  wire [15:0]O7;
  wire [15:0]O8;
  wire [1:0]O9;
  wire [2:0]PIPETXMARGIN;
  wire [15:0]Q;
  wire [5:0]TRNTBUFAV;
  wire [0:0]TRNTDSTRDY;
  wire [1:0]TRNTREM;
  wire bridge_reset_int;
  wire cfg_aer_ecrc_check_en;
  wire cfg_aer_ecrc_gen_en;
  wire [4:0]cfg_aer_interrupt_msgnum;
  wire cfg_aer_rooterr_corr_err_received;
  wire cfg_aer_rooterr_corr_err_reporting_en;
  wire cfg_aer_rooterr_fatal_err_received;
  wire cfg_aer_rooterr_fatal_err_reporting_en;
  wire cfg_aer_rooterr_non_fatal_err_received;
  wire cfg_aer_rooterr_non_fatal_err_reporting_en;
  wire cfg_bridge_serr_en;
  wire [4:0]cfg_command;
  wire [14:0]cfg_dcommand;
  wire [11:0]cfg_dcommand2;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [63:0]cfg_dsn;
  wire [3:0]cfg_dstatus;
  wire [127:0]cfg_err_aer_headerlog;
  wire cfg_err_aer_headerlog_set;
  wire cfg_err_aer_headerlog_set_n;
  wire cfg_err_atomic_egress_blocked;
  wire cfg_err_cor;
  wire cfg_err_cpl_abort;
  wire cfg_err_cpl_rdy;
  wire cfg_err_cpl_rdy_n;
  wire cfg_err_cpl_timeout;
  wire cfg_err_cpl_unexpect;
  wire cfg_err_ecrc;
  wire cfg_err_internal_cor;
  wire cfg_err_internal_uncor;
  wire cfg_err_locked;
  wire cfg_err_malformed;
  wire cfg_err_mc_blocked;
  wire cfg_err_norecovery;
  wire cfg_err_poisoned;
  wire cfg_err_posted;
  wire [47:0]cfg_err_tlp_cpl_header;
  wire cfg_err_ur;
  wire cfg_interrupt;
  wire cfg_interrupt_assert;
  wire [7:0]cfg_interrupt_di;
  wire [7:0]cfg_interrupt_do;
  wire [2:0]cfg_interrupt_mmenable;
  wire cfg_interrupt_msienable;
  wire cfg_interrupt_msixenable;
  wire cfg_interrupt_msixfm;
  wire cfg_interrupt_rdy;
  wire cfg_interrupt_rdy_n;
  wire cfg_interrupt_stat;
  wire [10:0]cfg_lcommand;
  wire [9:0]cfg_lstatus;
  wire [31:0]cfg_mgmt_di;
  wire [31:0]cfg_mgmt_do;
  wire [9:0]cfg_mgmt_dwaddr;
  wire cfg_mgmt_rd_en;
  wire cfg_mgmt_rd_wr_done;
  wire cfg_mgmt_rd_wr_done_n;
  wire cfg_mgmt_wr_en;
  wire cfg_mgmt_wr_readonly;
  wire cfg_mgmt_wr_rw1c_as_rw;
  wire [15:0]cfg_msg_data;
  wire cfg_msg_received;
  wire cfg_msg_received_assert_int_a;
  wire cfg_msg_received_assert_int_b;
  wire cfg_msg_received_assert_int_c;
  wire cfg_msg_received_assert_int_d;
  wire cfg_msg_received_deassert_int_a;
  wire cfg_msg_received_deassert_int_b;
  wire cfg_msg_received_deassert_int_c;
  wire cfg_msg_received_deassert_int_d;
  wire cfg_msg_received_err_cor;
  wire cfg_msg_received_err_fatal;
  wire cfg_msg_received_err_non_fatal;
  wire cfg_msg_received_pm_as_nak;
  wire cfg_msg_received_pm_pme;
  wire cfg_msg_received_pme_to_ack;
  wire cfg_msg_received_setslotpowerlimit;
  wire [4:0]cfg_pciecap_interrupt_msgnum;
  wire [1:0]cfg_pm_force_state;
  wire cfg_pm_force_state_en;
  wire cfg_pm_halt_aspm_l0s;
  wire cfg_pm_halt_aspm_l1;
  wire cfg_pm_wake;
  wire cfg_pmcsr_pme_en;
  wire cfg_pmcsr_pme_status;
  wire [1:0]cfg_pmcsr_powerstate;
  wire cfg_received_func_lvl_rst;
  wire cfg_received_func_lvl_rst_n;
  wire cfg_root_control_pme_int_en;
  wire cfg_root_control_syserr_corr_err_en;
  wire cfg_root_control_syserr_fatal_err_en;
  wire cfg_root_control_syserr_non_fatal_err_en;
  wire cfg_slot_control_electromech_il_ctl_pulse;
  wire cfg_to_turnoff;
  wire cfg_trn_pending;
  wire cfg_turnoff_ok_w;
  wire [6:0]cfg_vc_tcvc_map;
  wire [11:0]fc_cpld;
  wire [7:0]fc_cplh;
  wire [11:0]fc_npd;
  wire [7:0]fc_nph;
  wire [11:0]fc_pd;
  wire [7:0]fc_ph;
  wire [2:0]fc_sel;
  wire [12:0]mim_rx_raddr;
  wire mim_rx_ren;
  wire [12:0]mim_rx_waddr;
  wire [67:0]mim_rx_wdata;
  wire mim_rx_wen;
  wire [12:0]mim_tx_raddr;
  wire mim_tx_ren;
  wire [12:0]mim_tx_waddr;
  wire [68:0]mim_tx_wdata;
  wire mim_tx_wen;
  wire n_0_pcie_block_i_i_1;
  wire n_0_pcie_block_i_i_10;
  wire n_0_pcie_block_i_i_11;
  wire n_0_pcie_block_i_i_12;
  wire n_0_pcie_block_i_i_13;
  wire n_0_pcie_block_i_i_14;
  wire n_0_pcie_block_i_i_15;
  wire n_0_pcie_block_i_i_16;
  wire n_0_pcie_block_i_i_17;
  wire n_0_pcie_block_i_i_18;
  wire n_0_pcie_block_i_i_19;
  wire n_0_pcie_block_i_i_2;
  wire n_0_pcie_block_i_i_20;
  wire n_0_pcie_block_i_i_21;
  wire n_0_pcie_block_i_i_22;
  wire n_0_pcie_block_i_i_23;
  wire n_0_pcie_block_i_i_24;
  wire n_0_pcie_block_i_i_25;
  wire n_0_pcie_block_i_i_27;
  wire n_0_pcie_block_i_i_28;
  wire n_0_pcie_block_i_i_3;
  wire n_0_pcie_block_i_i_4;
  wire n_0_pcie_block_i_i_5;
  wire n_0_pcie_block_i_i_6;
  wire n_0_pcie_block_i_i_7;
  wire n_0_pcie_block_i_i_8;
  wire n_0_pcie_block_i_i_9;
  wire n_0_pcie_bram_top;
  wire n_0_trn_in_packet_i_2;
  wire n_0_trn_in_packet_i_3;
  wire n_0_trn_in_packet_i_4;
  wire n_100_pcie_block_i;
  wire n_100_pcie_bram_top;
  wire n_101_pcie_block_i;
  wire n_101_pcie_bram_top;
  wire n_102_pcie_block_i;
  wire n_102_pcie_bram_top;
  wire n_103_pcie_block_i;
  wire n_103_pcie_bram_top;
  wire n_104_pcie_block_i;
  wire n_104_pcie_bram_top;
  wire n_105_pcie_block_i;
  wire n_105_pcie_bram_top;
  wire n_106_pcie_block_i;
  wire n_106_pcie_bram_top;
  wire n_107_pcie_block_i;
  wire n_107_pcie_bram_top;
  wire n_108_pcie_block_i;
  wire n_108_pcie_bram_top;
  wire n_1097_pcie_block_i;
  wire n_1098_pcie_block_i;
  wire n_1099_pcie_block_i;
  wire n_109_pcie_bram_top;
  wire n_10_pcie_bram_top;
  wire n_1100_pcie_block_i;
  wire n_1101_pcie_block_i;
  wire n_1102_pcie_block_i;
  wire n_1103_pcie_block_i;
  wire n_110_pcie_bram_top;
  wire n_111_pcie_bram_top;
  wire n_112_pcie_bram_top;
  wire n_113_pcie_bram_top;
  wire n_1143_pcie_block_i;
  wire n_114_pcie_bram_top;
  wire n_115_pcie_bram_top;
  wire n_116_pcie_bram_top;
  wire n_117_pcie_bram_top;
  wire n_118_pcie_bram_top;
  wire n_119_pcie_bram_top;
  wire n_11_pcie_bram_top;
  wire n_120_pcie_bram_top;
  wire n_121_pcie_bram_top;
  wire n_122_pcie_bram_top;
  wire n_123_pcie_bram_top;
  wire n_124_pcie_bram_top;
  wire n_125_pcie_bram_top;
  wire n_126_pcie_bram_top;
  wire n_127_pcie_bram_top;
  wire n_128_pcie_bram_top;
  wire n_129_pcie_bram_top;
  wire n_12_pcie_bram_top;
  wire n_130_pcie_bram_top;
  wire n_131_pcie_bram_top;
  wire n_132_pcie_bram_top;
  wire n_133_pcie_bram_top;
  wire n_134_pcie_bram_top;
  wire n_135_pcie_bram_top;
  wire n_136_pcie_bram_top;
  wire n_13_pcie_bram_top;
  wire n_140_pcie_block_i;
  wire n_141_pcie_block_i;
  wire n_142_pcie_block_i;
  wire n_143_pcie_block_i;
  wire n_144_pcie_block_i;
  wire n_145_pcie_block_i;
  wire n_146_pcie_block_i;
  wire n_14_pcie_bram_top;
  wire n_155_pcie_block_i;
  wire n_156_pcie_block_i;
  wire n_157_pcie_block_i;
  wire n_158_pcie_block_i;
  wire n_159_pcie_block_i;
  wire n_15_pcie_bram_top;
  wire n_160_pcie_block_i;
  wire n_169_pcie_block_i;
  wire n_16_pcie_bram_top;
  wire n_172_pcie_block_i;
  wire n_173_pcie_block_i;
  wire n_174_pcie_block_i;
  wire n_175_pcie_block_i;
  wire n_176_pcie_block_i;
  wire n_177_pcie_block_i;
  wire n_178_pcie_block_i;
  wire n_179_pcie_block_i;
  wire n_17_pcie_bram_top;
  wire n_180_pcie_block_i;
  wire n_181_pcie_block_i;
  wire n_182_pcie_block_i;
  wire n_183_pcie_block_i;
  wire n_184_pcie_block_i;
  wire n_185_pcie_block_i;
  wire n_186_pcie_block_i;
  wire n_187_pcie_block_i;
  wire n_188_pcie_block_i;
  wire n_189_pcie_block_i;
  wire n_18_pcie_bram_top;
  wire n_190_pcie_block_i;
  wire n_191_pcie_block_i;
  wire n_192_pcie_block_i;
  wire n_193_pcie_block_i;
  wire n_194_pcie_block_i;
  wire n_195_pcie_block_i;
  wire n_19_pcie_bram_top;
  wire n_1_pcie_bram_top;
  wire n_20_pcie_bram_top;
  wire n_21_pcie_bram_top;
  wire n_22_pcie_bram_top;
  wire n_23_pcie_bram_top;
  wire n_24_pcie_bram_top;
  wire n_25_pcie_bram_top;
  wire n_26_pcie_bram_top;
  wire n_27_pcie_bram_top;
  wire n_28_pcie_bram_top;
  wire n_29_pcie_bram_top;
  wire n_2_pcie_bram_top;
  wire n_30_pcie_bram_top;
  wire n_31_pcie_bram_top;
  wire n_32_pcie_bram_top;
  wire n_33_pcie_bram_top;
  wire n_34_pcie_bram_top;
  wire n_35_pcie_bram_top;
  wire n_36_pcie_bram_top;
  wire n_37_pcie_bram_top;
  wire n_38_pcie_bram_top;
  wire n_39_pcie_bram_top;
  wire n_3_pcie_bram_top;
  wire n_40_pcie_bram_top;
  wire n_41_pcie_bram_top;
  wire n_42_pcie_bram_top;
  wire n_43_pcie_bram_top;
  wire n_44_pcie_bram_top;
  wire n_45_pcie_bram_top;
  wire n_46_pcie_bram_top;
  wire n_47_pcie_bram_top;
  wire n_48_pcie_bram_top;
  wire n_49_pcie_bram_top;
  wire n_4_pcie_bram_top;
  wire n_50_pcie_bram_top;
  wire n_51_pcie_bram_top;
  wire n_52_pcie_bram_top;
  wire n_53_pcie_bram_top;
  wire n_54_pcie_bram_top;
  wire n_55_pcie_bram_top;
  wire n_56_pcie_bram_top;
  wire n_57_pcie_bram_top;
  wire n_58_pcie_bram_top;
  wire n_59_pcie_bram_top;
  wire n_5_pcie_bram_top;
  wire n_60_pcie_bram_top;
  wire n_610_pcie_block_i;
  wire n_611_pcie_block_i;
  wire n_618_pcie_block_i;
  wire n_619_pcie_block_i;
  wire n_61_pcie_bram_top;
  wire n_62_pcie_bram_top;
  wire n_63_pcie_bram_top;
  wire n_64_pcie_bram_top;
  wire n_65_pcie_bram_top;
  wire n_66_pcie_bram_top;
  wire n_67_pcie_bram_top;
  wire n_687_pcie_block_i;
  wire n_688_pcie_block_i;
  wire n_689_pcie_block_i;
  wire n_68_pcie_bram_top;
  wire n_690_pcie_block_i;
  wire n_691_pcie_block_i;
  wire n_69_pcie_bram_top;
  wire n_6_pcie_bram_top;
  wire n_704_pcie_block_i;
  wire n_705_pcie_block_i;
  wire n_706_pcie_block_i;
  wire n_707_pcie_block_i;
  wire n_708_pcie_block_i;
  wire n_709_pcie_block_i;
  wire n_70_pcie_bram_top;
  wire n_710_pcie_block_i;
  wire n_711_pcie_block_i;
  wire n_712_pcie_block_i;
  wire n_713_pcie_block_i;
  wire n_714_pcie_block_i;
  wire n_715_pcie_block_i;
  wire n_716_pcie_block_i;
  wire n_717_pcie_block_i;
  wire n_718_pcie_block_i;
  wire n_719_pcie_block_i;
  wire n_71_pcie_bram_top;
  wire n_720_pcie_block_i;
  wire n_721_pcie_block_i;
  wire n_722_pcie_block_i;
  wire n_723_pcie_block_i;
  wire n_724_pcie_block_i;
  wire n_725_pcie_block_i;
  wire n_726_pcie_block_i;
  wire n_727_pcie_block_i;
  wire n_728_pcie_block_i;
  wire n_729_pcie_block_i;
  wire n_72_pcie_block_i;
  wire n_72_pcie_bram_top;
  wire n_730_pcie_block_i;
  wire n_731_pcie_block_i;
  wire n_732_pcie_block_i;
  wire n_733_pcie_block_i;
  wire n_734_pcie_block_i;
  wire n_735_pcie_block_i;
  wire n_736_pcie_block_i;
  wire n_737_pcie_block_i;
  wire n_738_pcie_block_i;
  wire n_739_pcie_block_i;
  wire n_73_pcie_bram_top;
  wire n_740_pcie_block_i;
  wire n_741_pcie_block_i;
  wire n_742_pcie_block_i;
  wire n_743_pcie_block_i;
  wire n_744_pcie_block_i;
  wire n_745_pcie_block_i;
  wire n_746_pcie_block_i;
  wire n_747_pcie_block_i;
  wire n_748_pcie_block_i;
  wire n_749_pcie_block_i;
  wire n_74_pcie_bram_top;
  wire n_750_pcie_block_i;
  wire n_751_pcie_block_i;
  wire n_752_pcie_block_i;
  wire n_753_pcie_block_i;
  wire n_754_pcie_block_i;
  wire n_755_pcie_block_i;
  wire n_756_pcie_block_i;
  wire n_757_pcie_block_i;
  wire n_758_pcie_block_i;
  wire n_759_pcie_block_i;
  wire n_75_pcie_block_i;
  wire n_75_pcie_bram_top;
  wire n_760_pcie_block_i;
  wire n_761_pcie_block_i;
  wire n_762_pcie_block_i;
  wire n_763_pcie_block_i;
  wire n_764_pcie_block_i;
  wire n_765_pcie_block_i;
  wire n_766_pcie_block_i;
  wire n_767_pcie_block_i;
  wire n_768_pcie_block_i;
  wire n_769_pcie_block_i;
  wire n_76_pcie_block_i;
  wire n_76_pcie_bram_top;
  wire n_770_pcie_block_i;
  wire n_771_pcie_block_i;
  wire n_772_pcie_block_i;
  wire n_773_pcie_block_i;
  wire n_774_pcie_block_i;
  wire n_775_pcie_block_i;
  wire n_776_pcie_block_i;
  wire n_777_pcie_block_i;
  wire n_778_pcie_block_i;
  wire n_779_pcie_block_i;
  wire n_77_pcie_block_i;
  wire n_77_pcie_bram_top;
  wire n_780_pcie_block_i;
  wire n_781_pcie_block_i;
  wire n_782_pcie_block_i;
  wire n_783_pcie_block_i;
  wire n_784_pcie_block_i;
  wire n_785_pcie_block_i;
  wire n_786_pcie_block_i;
  wire n_787_pcie_block_i;
  wire n_788_pcie_block_i;
  wire n_789_pcie_block_i;
  wire n_78_pcie_block_i;
  wire n_78_pcie_bram_top;
  wire n_790_pcie_block_i;
  wire n_791_pcie_block_i;
  wire n_792_pcie_block_i;
  wire n_793_pcie_block_i;
  wire n_794_pcie_block_i;
  wire n_795_pcie_block_i;
  wire n_796_pcie_block_i;
  wire n_797_pcie_block_i;
  wire n_798_pcie_block_i;
  wire n_799_pcie_block_i;
  wire n_79_pcie_bram_top;
  wire n_7_pcie_bram_top;
  wire n_800_pcie_block_i;
  wire n_801_pcie_block_i;
  wire n_802_pcie_block_i;
  wire n_803_pcie_block_i;
  wire n_804_pcie_block_i;
  wire n_805_pcie_block_i;
  wire n_806_pcie_block_i;
  wire n_807_pcie_block_i;
  wire n_808_pcie_block_i;
  wire n_809_pcie_block_i;
  wire n_80_pcie_bram_top;
  wire n_810_pcie_block_i;
  wire n_811_pcie_block_i;
  wire n_812_pcie_block_i;
  wire n_813_pcie_block_i;
  wire n_814_pcie_block_i;
  wire n_815_pcie_block_i;
  wire n_816_pcie_block_i;
  wire n_817_pcie_block_i;
  wire n_818_pcie_block_i;
  wire n_819_pcie_block_i;
  wire n_81_pcie_bram_top;
  wire n_820_pcie_block_i;
  wire n_821_pcie_block_i;
  wire n_822_pcie_block_i;
  wire n_823_pcie_block_i;
  wire n_824_pcie_block_i;
  wire n_825_pcie_block_i;
  wire n_826_pcie_block_i;
  wire n_827_pcie_block_i;
  wire n_828_pcie_block_i;
  wire n_829_pcie_block_i;
  wire n_82_pcie_bram_top;
  wire n_830_pcie_block_i;
  wire n_831_pcie_block_i;
  wire n_832_pcie_block_i;
  wire n_833_pcie_block_i;
  wire n_834_pcie_block_i;
  wire n_835_pcie_block_i;
  wire n_836_pcie_block_i;
  wire n_837_pcie_block_i;
  wire n_838_pcie_block_i;
  wire n_839_pcie_block_i;
  wire n_83_pcie_bram_top;
  wire n_840_pcie_block_i;
  wire n_841_pcie_block_i;
  wire n_842_pcie_block_i;
  wire n_843_pcie_block_i;
  wire n_844_pcie_block_i;
  wire n_845_pcie_block_i;
  wire n_846_pcie_block_i;
  wire n_847_pcie_block_i;
  wire n_848_pcie_block_i;
  wire n_849_pcie_block_i;
  wire n_84_pcie_block_i;
  wire n_84_pcie_bram_top;
  wire n_850_pcie_block_i;
  wire n_851_pcie_block_i;
  wire n_852_pcie_block_i;
  wire n_853_pcie_block_i;
  wire n_854_pcie_block_i;
  wire n_855_pcie_block_i;
  wire n_856_pcie_block_i;
  wire n_857_pcie_block_i;
  wire n_858_pcie_block_i;
  wire n_859_pcie_block_i;
  wire n_85_pcie_block_i;
  wire n_85_pcie_bram_top;
  wire n_860_pcie_block_i;
  wire n_861_pcie_block_i;
  wire n_862_pcie_block_i;
  wire n_863_pcie_block_i;
  wire n_864_pcie_block_i;
  wire n_865_pcie_block_i;
  wire n_866_pcie_block_i;
  wire n_867_pcie_block_i;
  wire n_868_pcie_block_i;
  wire n_869_pcie_block_i;
  wire n_86_pcie_block_i;
  wire n_86_pcie_bram_top;
  wire n_870_pcie_block_i;
  wire n_871_pcie_block_i;
  wire n_872_pcie_block_i;
  wire n_873_pcie_block_i;
  wire n_874_pcie_block_i;
  wire n_875_pcie_block_i;
  wire n_876_pcie_block_i;
  wire n_877_pcie_block_i;
  wire n_878_pcie_block_i;
  wire n_879_pcie_block_i;
  wire n_87_pcie_block_i;
  wire n_87_pcie_bram_top;
  wire n_880_pcie_block_i;
  wire n_881_pcie_block_i;
  wire n_882_pcie_block_i;
  wire n_883_pcie_block_i;
  wire n_884_pcie_block_i;
  wire n_885_pcie_block_i;
  wire n_886_pcie_block_i;
  wire n_887_pcie_block_i;
  wire n_888_pcie_block_i;
  wire n_889_pcie_block_i;
  wire n_88_pcie_block_i;
  wire n_88_pcie_bram_top;
  wire n_890_pcie_block_i;
  wire n_891_pcie_block_i;
  wire n_892_pcie_block_i;
  wire n_893_pcie_block_i;
  wire n_894_pcie_block_i;
  wire n_895_pcie_block_i;
  wire n_896_pcie_block_i;
  wire n_897_pcie_block_i;
  wire n_898_pcie_block_i;
  wire n_899_pcie_block_i;
  wire n_89_pcie_block_i;
  wire n_89_pcie_bram_top;
  wire n_8_pcie_bram_top;
  wire n_900_pcie_block_i;
  wire n_901_pcie_block_i;
  wire n_902_pcie_block_i;
  wire n_903_pcie_block_i;
  wire n_904_pcie_block_i;
  wire n_905_pcie_block_i;
  wire n_906_pcie_block_i;
  wire n_907_pcie_block_i;
  wire n_908_pcie_block_i;
  wire n_909_pcie_block_i;
  wire n_90_pcie_block_i;
  wire n_90_pcie_bram_top;
  wire n_910_pcie_block_i;
  wire n_911_pcie_block_i;
  wire n_912_pcie_block_i;
  wire n_913_pcie_block_i;
  wire n_914_pcie_block_i;
  wire n_915_pcie_block_i;
  wire n_916_pcie_block_i;
  wire n_917_pcie_block_i;
  wire n_918_pcie_block_i;
  wire n_919_pcie_block_i;
  wire n_91_pcie_block_i;
  wire n_91_pcie_bram_top;
  wire n_920_pcie_block_i;
  wire n_921_pcie_block_i;
  wire n_922_pcie_block_i;
  wire n_923_pcie_block_i;
  wire n_924_pcie_block_i;
  wire n_925_pcie_block_i;
  wire n_926_pcie_block_i;
  wire n_927_pcie_block_i;
  wire n_928_pcie_block_i;
  wire n_929_pcie_block_i;
  wire n_92_pcie_block_i;
  wire n_92_pcie_bram_top;
  wire n_930_pcie_block_i;
  wire n_931_pcie_block_i;
  wire n_932_pcie_block_i;
  wire n_933_pcie_block_i;
  wire n_934_pcie_block_i;
  wire n_935_pcie_block_i;
  wire n_936_pcie_block_i;
  wire n_937_pcie_block_i;
  wire n_938_pcie_block_i;
  wire n_939_pcie_block_i;
  wire n_93_pcie_block_i;
  wire n_93_pcie_bram_top;
  wire n_940_pcie_block_i;
  wire n_941_pcie_block_i;
  wire n_942_pcie_block_i;
  wire n_943_pcie_block_i;
  wire n_944_pcie_block_i;
  wire n_945_pcie_block_i;
  wire n_946_pcie_block_i;
  wire n_947_pcie_block_i;
  wire n_948_pcie_block_i;
  wire n_949_pcie_block_i;
  wire n_94_pcie_block_i;
  wire n_94_pcie_bram_top;
  wire n_950_pcie_block_i;
  wire n_951_pcie_block_i;
  wire n_952_pcie_block_i;
  wire n_953_pcie_block_i;
  wire n_954_pcie_block_i;
  wire n_955_pcie_block_i;
  wire n_956_pcie_block_i;
  wire n_957_pcie_block_i;
  wire n_958_pcie_block_i;
  wire n_959_pcie_block_i;
  wire n_95_pcie_block_i;
  wire n_95_pcie_bram_top;
  wire n_96_pcie_block_i;
  wire n_96_pcie_bram_top;
  wire n_97_pcie_bram_top;
  wire n_98_pcie_block_i;
  wire n_98_pcie_bram_top;
  wire n_99_pcie_block_i;
  wire n_99_pcie_bram_top;
  wire n_9_pcie_bram_top;
  wire [8:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire pipe_rx0_chanisaligned;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_polarity;
  wire pipe_rx0_valid;
  wire pipe_rx1_chanisaligned;
  wire pipe_rx1_elec_idle;
  wire pipe_rx1_phy_status;
  wire pipe_rx1_polarity;
  wire pipe_rx1_valid;
  wire pipe_rx2_chanisaligned;
  wire pipe_rx2_elec_idle;
  wire pipe_rx2_phy_status;
  wire pipe_rx2_polarity;
  wire pipe_rx2_valid;
  wire pipe_rx3_chanisaligned;
  wire pipe_rx3_elec_idle;
  wire pipe_rx3_phy_status;
  wire pipe_rx3_polarity;
  wire pipe_rx3_valid;
  wire pipe_rx4_chanisaligned;
  wire pipe_rx4_elec_idle;
  wire pipe_rx4_phy_status;
  wire pipe_rx4_polarity;
  wire pipe_rx4_valid;
  wire pipe_rx5_chanisaligned;
  wire pipe_rx5_elec_idle;
  wire pipe_rx5_phy_status;
  wire pipe_rx5_polarity;
  wire pipe_rx5_valid;
  wire pipe_rx6_chanisaligned;
  wire pipe_rx6_elec_idle;
  wire pipe_rx6_phy_status;
  wire pipe_rx6_polarity;
  wire pipe_rx6_valid;
  wire pipe_rx7_chanisaligned;
  wire pipe_rx7_elec_idle;
  wire pipe_rx7_phy_status;
  wire pipe_rx7_polarity;
  wire pipe_rx7_valid;
  wire pipe_tx0_compliance;
  wire pipe_tx0_elec_idle;
  wire pipe_tx1_compliance;
  wire pipe_tx1_elec_idle;
  wire pipe_tx2_compliance;
  wire pipe_tx2_elec_idle;
  wire pipe_tx3_compliance;
  wire pipe_tx3_elec_idle;
  wire pipe_tx4_compliance;
  wire pipe_tx4_elec_idle;
  wire pipe_tx5_compliance;
  wire pipe_tx5_elec_idle;
  wire pipe_tx6_compliance;
  wire pipe_tx6_elec_idle;
  wire pipe_tx7_compliance;
  wire pipe_tx7_elec_idle;
  wire pipe_tx_deemph;
  wire pipe_tx_rate;
  wire pipe_tx_rcvr_det;
  wire pl_directed_change_done;
  wire pl_directed_link_auton;
  wire [1:0]pl_directed_link_change;
  wire pl_directed_link_speed;
  wire [1:0]pl_directed_link_width;
  wire pl_downstream_deemph_source;
  wire [2:0]pl_initial_link_width;
  wire [1:0]pl_lane_reversal_mode;
  wire pl_link_gen2_cap;
  wire pl_link_partner_gen2_supported;
  wire pl_link_upcfg_cap;
  wire [5:0]pl_ltssm_state;
  wire pl_phy_lnk_up;
  wire pl_phy_lnk_up_n;
  wire pl_received_hot_rst_wire;
  wire [1:0]pl_rx_pm_state;
  wire pl_sel_lnk_rate;
  wire [1:0]pl_sel_lnk_width;
  wire pl_transmit_hot_rst;
  wire [2:0]pl_tx_pm_state;
  wire pl_upstream_prefer_deemph;
  wire rsrc_rdy_filtered;
  wire rx_np_ok;
  wire rx_np_req;
  wire s_axis_tx_tlast;
  wire s_axis_tx_tvalid;
  wire sys_rst_n;
  wire tbuf_av_min_trig;
  wire trn_lnk_up;
  wire trn_rdst_rdy;
  wire trn_recrc_err;
  wire trn_reof;
  wire trn_rerrfwd;
  wire trn_rsof;
  wire trn_rsrc_dsc;
  wire trn_rsrc_rdy;
  wire trn_tcfg_gnt;
  wire trn_teof;
  wire trn_tsof;
  wire trn_tsrc_rdy;
  wire tx_err_drop;
  wire user_rst_n;
  wire [3:1]NLW_pcie_block_i_TRNTDSTRDY_UNCONNECTED;

LUT1 #(
    .INIT(2'h1)) 
     \cfg_bus_number_d[7]_i_2 
       (.I0(cfg_msg_received),
        .O(E));
LUT1 #(
    .INIT(2'h1)) 
     cfg_err_aer_headerlog_set_INST_0
       (.I0(cfg_err_aer_headerlog_set_n),
        .O(cfg_err_aer_headerlog_set));
LUT1 #(
    .INIT(2'h1)) 
     cfg_err_cpl_rdy_INST_0
       (.I0(cfg_err_cpl_rdy_n),
        .O(cfg_err_cpl_rdy));
LUT1 #(
    .INIT(2'h1)) 
     cfg_interrupt_rdy_INST_0
       (.I0(cfg_interrupt_rdy_n),
        .O(cfg_interrupt_rdy));
LUT1 #(
    .INIT(2'h1)) 
     cfg_mgmt_rd_wr_done_INST_0
       (.I0(cfg_mgmt_rd_wr_done_n),
        .O(cfg_mgmt_rd_wr_done));
LUT1 #(
    .INIT(2'h1)) 
     cfg_received_func_lvl_rst_INST_0
       (.I0(cfg_received_func_lvl_rst_n),
        .O(cfg_received_func_lvl_rst));
(* BOX_TYPE = "PRIMITIVE" *) 
   PCIE_2_1 #(
    .AER_BASE_PTR(12'h000),
    .AER_CAP_ECRC_CHECK_CAPABLE("FALSE"),
    .AER_CAP_ECRC_GEN_CAPABLE("FALSE"),
    .AER_CAP_ID(16'h0001),
    .AER_CAP_MULTIHEADER("FALSE"),
    .AER_CAP_NEXTPTR(12'h000),
    .AER_CAP_ON("FALSE"),
    .AER_CAP_OPTIONAL_ERR_SUPPORT(24'h000000),
    .AER_CAP_PERMIT_ROOTERR_UPDATE("FALSE"),
    .AER_CAP_VERSION(4'h1),
    .ALLOW_X8_GEN2("TRUE"),
    .BAR0(32'hFFFFE000),
    .BAR1(32'h00000000),
    .BAR2(32'h00000000),
    .BAR3(32'h00000000),
    .BAR4(32'h00000000),
    .BAR5(32'h00000000),
    .CAPABILITIES_PTR(8'h40),
    .CARDBUS_CIS_POINTER(32'h00000000),
    .CFG_ECRC_ERR_CPLSTAT(0),
    .CLASS_CODE(24'h010802),
    .CMD_INTX_IMPLEMENTED("TRUE"),
    .CPL_TIMEOUT_DISABLE_SUPPORTED("FALSE"),
    .CPL_TIMEOUT_RANGES_SUPPORTED(4'h2),
    .CRM_MODULE_RSTS(7'h00),
    .DEV_CAP2_ARI_FORWARDING_SUPPORTED("FALSE"),
    .DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED("FALSE"),
    .DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED("FALSE"),
    .DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED("FALSE"),
    .DEV_CAP2_CAS128_COMPLETER_SUPPORTED("FALSE"),
    .DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED("FALSE"),
    .DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED("FALSE"),
    .DEV_CAP2_LTR_MECHANISM_SUPPORTED("FALSE"),
    .DEV_CAP2_MAX_ENDEND_TLP_PREFIXES(2'h0),
    .DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING("FALSE"),
    .DEV_CAP2_TPH_COMPLETER_SUPPORTED(2'h0),
    .DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE("TRUE"),
    .DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE("TRUE"),
    .DEV_CAP_ENDPOINT_L0S_LATENCY(0),
    .DEV_CAP_ENDPOINT_L1_LATENCY(7),
    .DEV_CAP_EXT_TAG_SUPPORTED("TRUE"),
    .DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE("FALSE"),
    .DEV_CAP_MAX_PAYLOAD_SUPPORTED(2),
    .DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT(0),
    .DEV_CAP_ROLE_BASED_ERROR("TRUE"),
    .DEV_CAP_RSVD_14_12(0),
    .DEV_CAP_RSVD_17_16(0),
    .DEV_CAP_RSVD_31_29(0),
    .DEV_CONTROL_AUX_POWER_SUPPORTED("FALSE"),
    .DEV_CONTROL_EXT_TAG_DEFAULT("TRUE"),
    .DISABLE_ASPM_L1_TIMER("FALSE"),
    .DISABLE_BAR_FILTERING("FALSE"),
    .DISABLE_ERR_MSG("FALSE"),
    .DISABLE_ID_CHECK("FALSE"),
    .DISABLE_LANE_REVERSAL("TRUE"),
    .DISABLE_LOCKED_FILTER("FALSE"),
    .DISABLE_PPM_FILTER("FALSE"),
    .DISABLE_RX_POISONED_RESP("FALSE"),
    .DISABLE_RX_TC_FILTER("FALSE"),
    .DISABLE_SCRAMBLING("FALSE"),
    .DNSTREAM_LINK_NUM(8'h00),
    .DSN_BASE_PTR(12'h000),
    .DSN_CAP_ID(16'h0003),
    .DSN_CAP_NEXTPTR(12'h000),
    .DSN_CAP_ON("FALSE"),
    .DSN_CAP_VERSION(4'h1),
    .ENABLE_MSG_ROUTE(11'h000),
    .ENABLE_RX_TD_ECRC_TRIM("FALSE"),
    .ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED("FALSE"),
    .ENTER_RVRY_EI_L0("TRUE"),
    .EXIT_LOOPBACK_ON_EI("TRUE"),
    .EXPANSION_ROM(32'h00000000),
    .EXT_CFG_CAP_PTR(6'h3F),
    .EXT_CFG_XP_CAP_PTR(10'h3FF),
    .HEADER_TYPE(8'h00),
    .INFER_EI(5'h00),
    .INTERRUPT_PIN(8'h01),
    .INTERRUPT_STAT_AUTO("TRUE"),
    .IS_SWITCH("FALSE"),
    .LAST_CONFIG_DWORD(10'h3FF),
    .LINK_CAP_ASPM_OPTIONALITY("FALSE"),
    .LINK_CAP_ASPM_SUPPORT(1),
    .LINK_CAP_CLOCK_POWER_MANAGEMENT("FALSE"),
    .LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP("FALSE"),
    .LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1(7),
    .LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2(7),
    .LINK_CAP_L0S_EXIT_LATENCY_GEN1(7),
    .LINK_CAP_L0S_EXIT_LATENCY_GEN2(7),
    .LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1(7),
    .LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2(7),
    .LINK_CAP_L1_EXIT_LATENCY_GEN1(7),
    .LINK_CAP_L1_EXIT_LATENCY_GEN2(7),
    .LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP("FALSE"),
    .LINK_CAP_MAX_LINK_SPEED(4'h2),
    .LINK_CAP_MAX_LINK_WIDTH(6'h08),
    .LINK_CAP_RSVD_23(0),
    .LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE("FALSE"),
    .LINK_CONTROL_RCB(0),
    .LINK_CTRL2_DEEMPHASIS("FALSE"),
    .LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE("FALSE"),
    .LINK_CTRL2_TARGET_LINK_SPEED(4'h2),
    .LINK_STATUS_SLOT_CLOCK_CONFIG("FALSE"),
    .LL_ACK_TIMEOUT(15'h0000),
    .LL_ACK_TIMEOUT_EN("FALSE"),
    .LL_ACK_TIMEOUT_FUNC(0),
    .LL_REPLAY_TIMEOUT(15'h0000),
    .LL_REPLAY_TIMEOUT_EN("FALSE"),
    .LL_REPLAY_TIMEOUT_FUNC(1),
    .LTSSM_MAX_LINK_WIDTH(6'h08),
    .MPS_FORCE("FALSE"),
    .MSIX_BASE_PTR(8'h9C),
    .MSIX_CAP_ID(8'h11),
    .MSIX_CAP_NEXTPTR(8'h00),
    .MSIX_CAP_ON("FALSE"),
    .MSIX_CAP_PBA_BIR(0),
    .MSIX_CAP_PBA_OFFSET(29'h00000000),
    .MSIX_CAP_TABLE_BIR(0),
    .MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .MSIX_CAP_TABLE_SIZE(11'h000),
    .MSI_BASE_PTR(8'h48),
    .MSI_CAP_64_BIT_ADDR_CAPABLE("TRUE"),
    .MSI_CAP_ID(8'h05),
    .MSI_CAP_MULTIMSGCAP(3),
    .MSI_CAP_MULTIMSG_EXTENSION(0),
    .MSI_CAP_NEXTPTR(8'h60),
    .MSI_CAP_ON("TRUE"),
    .MSI_CAP_PER_VECTOR_MASKING_CAPABLE("FALSE"),
    .N_FTS_COMCLK_GEN1(255),
    .N_FTS_COMCLK_GEN2(255),
    .N_FTS_GEN1(255),
    .N_FTS_GEN2(255),
    .PCIE_BASE_PTR(8'h60),
    .PCIE_CAP_CAPABILITY_ID(8'h10),
    .PCIE_CAP_CAPABILITY_VERSION(4'h2),
    .PCIE_CAP_DEVICE_PORT_TYPE(4'h0),
    .PCIE_CAP_NEXTPTR(8'h00),
    .PCIE_CAP_ON("TRUE"),
    .PCIE_CAP_RSVD_15_14(0),
    .PCIE_CAP_SLOT_IMPLEMENTED("FALSE"),
    .PCIE_REVISION(2),
    .PL_AUTO_CONFIG(0),
    .PL_FAST_TRAIN("FALSE"),
    .PM_ASPML0S_TIMEOUT(15'h0000),
    .PM_ASPML0S_TIMEOUT_EN("FALSE"),
    .PM_ASPML0S_TIMEOUT_FUNC(0),
    .PM_ASPM_FASTEXIT("FALSE"),
    .PM_BASE_PTR(8'h40),
    .PM_CAP_AUXCURRENT(0),
    .PM_CAP_D1SUPPORT("FALSE"),
    .PM_CAP_D2SUPPORT("FALSE"),
    .PM_CAP_DSI("FALSE"),
    .PM_CAP_ID(8'h01),
    .PM_CAP_NEXTPTR(8'h48),
    .PM_CAP_ON("TRUE"),
    .PM_CAP_PMESUPPORT(5'h00),
    .PM_CAP_PME_CLOCK("FALSE"),
    .PM_CAP_RSVD_04(0),
    .PM_CAP_VERSION(3),
    .PM_CSR_B2B3("FALSE"),
    .PM_CSR_BPCCEN("FALSE"),
    .PM_CSR_NOSOFTRST("TRUE"),
    .PM_DATA0(8'h00),
    .PM_DATA1(8'h00),
    .PM_DATA2(8'h00),
    .PM_DATA3(8'h00),
    .PM_DATA4(8'h00),
    .PM_DATA5(8'h00),
    .PM_DATA6(8'h00),
    .PM_DATA7(8'h00),
    .PM_DATA_SCALE0(2'h0),
    .PM_DATA_SCALE1(2'h0),
    .PM_DATA_SCALE2(2'h0),
    .PM_DATA_SCALE3(2'h0),
    .PM_DATA_SCALE4(2'h0),
    .PM_DATA_SCALE5(2'h0),
    .PM_DATA_SCALE6(2'h0),
    .PM_DATA_SCALE7(2'h0),
    .PM_MF("FALSE"),
    .RBAR_BASE_PTR(12'h000),
    .RBAR_CAP_CONTROL_ENCODEDBAR0(5'h00),
    .RBAR_CAP_CONTROL_ENCODEDBAR1(5'h00),
    .RBAR_CAP_CONTROL_ENCODEDBAR2(5'h00),
    .RBAR_CAP_CONTROL_ENCODEDBAR3(5'h00),
    .RBAR_CAP_CONTROL_ENCODEDBAR4(5'h00),
    .RBAR_CAP_CONTROL_ENCODEDBAR5(5'h00),
    .RBAR_CAP_ID(16'h0015),
    .RBAR_CAP_INDEX0(3'h0),
    .RBAR_CAP_INDEX1(3'h0),
    .RBAR_CAP_INDEX2(3'h0),
    .RBAR_CAP_INDEX3(3'h0),
    .RBAR_CAP_INDEX4(3'h0),
    .RBAR_CAP_INDEX5(3'h0),
    .RBAR_CAP_NEXTPTR(12'h000),
    .RBAR_CAP_ON("FALSE"),
    .RBAR_CAP_SUP0(32'h00000001),
    .RBAR_CAP_SUP1(32'h00000001),
    .RBAR_CAP_SUP2(32'h00000001),
    .RBAR_CAP_SUP3(32'h00000001),
    .RBAR_CAP_SUP4(32'h00000001),
    .RBAR_CAP_SUP5(32'h00000001),
    .RBAR_CAP_VERSION(4'h1),
    .RBAR_NUM(3'h0),
    .RECRC_CHK(0),
    .RECRC_CHK_TRIM("TRUE"),
    .ROOT_CAP_CRS_SW_VISIBILITY("FALSE"),
    .RP_AUTO_SPD(2'h1),
    .RP_AUTO_SPD_LOOPCNT(5'h1F),
    .SELECT_DLL_IF("FALSE"),
    .SIM_VERSION("1.0"),
    .SLOT_CAP_ATT_BUTTON_PRESENT("FALSE"),
    .SLOT_CAP_ATT_INDICATOR_PRESENT("FALSE"),
    .SLOT_CAP_ELEC_INTERLOCK_PRESENT("FALSE"),
    .SLOT_CAP_HOTPLUG_CAPABLE("FALSE"),
    .SLOT_CAP_HOTPLUG_SURPRISE("FALSE"),
    .SLOT_CAP_MRL_SENSOR_PRESENT("FALSE"),
    .SLOT_CAP_NO_CMD_COMPLETED_SUPPORT("FALSE"),
    .SLOT_CAP_PHYSICAL_SLOT_NUM(13'h0000),
    .SLOT_CAP_POWER_CONTROLLER_PRESENT("FALSE"),
    .SLOT_CAP_POWER_INDICATOR_PRESENT("FALSE"),
    .SLOT_CAP_SLOT_POWER_LIMIT_SCALE(0),
    .SLOT_CAP_SLOT_POWER_LIMIT_VALUE(8'h00),
    .SPARE_BIT0(0),
    .SPARE_BIT1(0),
    .SPARE_BIT2(0),
    .SPARE_BIT3(0),
    .SPARE_BIT4(0),
    .SPARE_BIT5(0),
    .SPARE_BIT6(0),
    .SPARE_BIT7(0),
    .SPARE_BIT8(0),
    .SPARE_BYTE0(8'h00),
    .SPARE_BYTE1(8'h00),
    .SPARE_BYTE2(8'h00),
    .SPARE_BYTE3(8'h00),
    .SPARE_WORD0(32'h00000000),
    .SPARE_WORD1(32'h00000000),
    .SPARE_WORD2(32'h00000000),
    .SPARE_WORD3(32'h00000000),
    .SSL_MESSAGE_AUTO("FALSE"),
    .TECRC_EP_INV("FALSE"),
    .TL_RBYPASS("FALSE"),
    .TL_RX_RAM_RADDR_LATENCY(0),
    .TL_RX_RAM_RDATA_LATENCY(2),
    .TL_RX_RAM_WRITE_LATENCY(1),
    .TL_TFC_DISABLE("FALSE"),
    .TL_TX_CHECKS_DISABLE("FALSE"),
    .TL_TX_RAM_RADDR_LATENCY(0),
    .TL_TX_RAM_RDATA_LATENCY(2),
    .TL_TX_RAM_WRITE_LATENCY(1),
    .TRN_DW("TRUE"),
    .TRN_NP_FC("FALSE"),
    .UPCONFIG_CAPABLE("TRUE"),
    .UPSTREAM_FACING("TRUE"),
    .UR_ATOMIC("FALSE"),
    .UR_CFG1("TRUE"),
    .UR_INV_REQ("TRUE"),
    .UR_PRS_RESPONSE("TRUE"),
    .USER_CLK2_DIV2("TRUE"),
    .USER_CLK_FREQ(4),
    .USE_RID_PINS("FALSE"),
    .VC0_CPL_INFINITE("TRUE"),
    .VC0_RX_RAM_LIMIT(13'h07FF),
    .VC0_TOTAL_CREDITS_CD(461),
    .VC0_TOTAL_CREDITS_CH(36),
    .VC0_TOTAL_CREDITS_NPD(24),
    .VC0_TOTAL_CREDITS_NPH(12),
    .VC0_TOTAL_CREDITS_PD(437),
    .VC0_TOTAL_CREDITS_PH(32),
    .VC0_TX_LASTPACKET(29),
    .VC_BASE_PTR(12'h000),
    .VC_CAP_ID(16'h0002),
    .VC_CAP_NEXTPTR(12'h000),
    .VC_CAP_ON("FALSE"),
    .VC_CAP_REJECT_SNOOP_TRANSACTIONS("FALSE"),
    .VC_CAP_VERSION(4'h1),
    .VSEC_BASE_PTR(12'h000),
    .VSEC_CAP_HDR_ID(16'h1234),
    .VSEC_CAP_HDR_LENGTH(12'h018),
    .VSEC_CAP_HDR_REVISION(4'h1),
    .VSEC_CAP_ID(16'h000B),
    .VSEC_CAP_IS_LINK_VISIBLE("TRUE"),
    .VSEC_CAP_NEXTPTR(12'h000),
    .VSEC_CAP_ON("FALSE"),
    .VSEC_CAP_VERSION(4'h1)) 
     pcie_block_i
       (.CFGAERECRCCHECKEN(cfg_aer_ecrc_check_en),
        .CFGAERECRCGENEN(cfg_aer_ecrc_gen_en),
        .CFGAERINTERRUPTMSGNUM(cfg_aer_interrupt_msgnum),
        .CFGAERROOTERRCORRERRRECEIVED(cfg_aer_rooterr_corr_err_received),
        .CFGAERROOTERRCORRERRREPORTINGEN(cfg_aer_rooterr_corr_err_reporting_en),
        .CFGAERROOTERRFATALERRRECEIVED(cfg_aer_rooterr_fatal_err_received),
        .CFGAERROOTERRFATALERRREPORTINGEN(cfg_aer_rooterr_fatal_err_reporting_en),
        .CFGAERROOTERRNONFATALERRRECEIVED(cfg_aer_rooterr_non_fatal_err_received),
        .CFGAERROOTERRNONFATALERRREPORTINGEN(cfg_aer_rooterr_non_fatal_err_reporting_en),
        .CFGBRIDGESERREN(cfg_bridge_serr_en),
        .CFGCOMMANDBUSMASTERENABLE(cfg_command[2]),
        .CFGCOMMANDINTERRUPTDISABLE(cfg_command[4]),
        .CFGCOMMANDIOENABLE(cfg_command[0]),
        .CFGCOMMANDMEMENABLE(cfg_command[1]),
        .CFGCOMMANDSERREN(cfg_command[3]),
        .CFGDEVCONTROL2ARIFORWARDEN(cfg_dcommand2[5]),
        .CFGDEVCONTROL2ATOMICEGRESSBLOCK(cfg_dcommand2[7]),
        .CFGDEVCONTROL2ATOMICREQUESTEREN(cfg_dcommand2[6]),
        .CFGDEVCONTROL2CPLTIMEOUTDIS(cfg_dcommand2[4]),
        .CFGDEVCONTROL2CPLTIMEOUTVAL(cfg_dcommand2[3:0]),
        .CFGDEVCONTROL2IDOCPLEN(cfg_dcommand2[9]),
        .CFGDEVCONTROL2IDOREQEN(cfg_dcommand2[8]),
        .CFGDEVCONTROL2LTREN(cfg_dcommand2[10]),
        .CFGDEVCONTROL2TLPPREFIXBLOCK(cfg_dcommand2[11]),
        .CFGDEVCONTROLAUXPOWEREN(cfg_dcommand[10]),
        .CFGDEVCONTROLCORRERRREPORTINGEN(cfg_dcommand[0]),
        .CFGDEVCONTROLENABLERO(cfg_dcommand[4]),
        .CFGDEVCONTROLEXTTAGEN(cfg_dcommand[8]),
        .CFGDEVCONTROLFATALERRREPORTINGEN(cfg_dcommand[2]),
        .CFGDEVCONTROLMAXPAYLOAD(cfg_dcommand[7:5]),
        .CFGDEVCONTROLMAXREADREQ(cfg_dcommand[14:12]),
        .CFGDEVCONTROLNONFATALREPORTINGEN(cfg_dcommand[1]),
        .CFGDEVCONTROLNOSNOOPEN(cfg_dcommand[11]),
        .CFGDEVCONTROLPHANTOMEN(cfg_dcommand[9]),
        .CFGDEVCONTROLURERRREPORTINGEN(cfg_dcommand[3]),
        .CFGDEVID({1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .CFGDEVSTATUSCORRERRDETECTED(cfg_dstatus[0]),
        .CFGDEVSTATUSFATALERRDETECTED(cfg_dstatus[2]),
        .CFGDEVSTATUSNONFATALERRDETECTED(cfg_dstatus[1]),
        .CFGDEVSTATUSURDETECTED(cfg_dstatus[3]),
        .CFGDSBUSNUMBER(cfg_ds_bus_number),
        .CFGDSDEVICENUMBER(cfg_ds_device_number),
        .CFGDSFUNCTIONNUMBER(cfg_ds_function_number),
        .CFGDSN(cfg_dsn),
        .CFGERRACSN(1'b1),
        .CFGERRAERHEADERLOG(cfg_err_aer_headerlog),
        .CFGERRAERHEADERLOGSETN(cfg_err_aer_headerlog_set_n),
        .CFGERRATOMICEGRESSBLOCKEDN(n_0_pcie_block_i_i_1),
        .CFGERRCORN(n_0_pcie_block_i_i_2),
        .CFGERRCPLABORTN(n_0_pcie_block_i_i_3),
        .CFGERRCPLRDYN(cfg_err_cpl_rdy_n),
        .CFGERRCPLTIMEOUTN(n_0_pcie_block_i_i_4),
        .CFGERRCPLUNEXPECTN(n_0_pcie_block_i_i_5),
        .CFGERRECRCN(n_0_pcie_block_i_i_6),
        .CFGERRINTERNALCORN(n_0_pcie_block_i_i_7),
        .CFGERRINTERNALUNCORN(n_0_pcie_block_i_i_8),
        .CFGERRLOCKEDN(n_0_pcie_block_i_i_9),
        .CFGERRMALFORMEDN(n_0_pcie_block_i_i_10),
        .CFGERRMCBLOCKEDN(n_0_pcie_block_i_i_11),
        .CFGERRNORECOVERYN(n_0_pcie_block_i_i_12),
        .CFGERRPOISONEDN(n_0_pcie_block_i_i_13),
        .CFGERRPOSTEDN(n_0_pcie_block_i_i_14),
        .CFGERRTLPCPLHEADER(cfg_err_tlp_cpl_header),
        .CFGERRURN(n_0_pcie_block_i_i_15),
        .CFGFORCECOMMONCLOCKOFF(1'b0),
        .CFGFORCEEXTENDEDSYNCON(1'b0),
        .CFGFORCEMPS({1'b0,1'b0,1'b0}),
        .CFGINTERRUPTASSERTN(n_0_pcie_block_i_i_16),
        .CFGINTERRUPTDI(cfg_interrupt_di),
        .CFGINTERRUPTDO(cfg_interrupt_do),
        .CFGINTERRUPTMMENABLE(cfg_interrupt_mmenable),
        .CFGINTERRUPTMSIENABLE(cfg_interrupt_msienable),
        .CFGINTERRUPTMSIXENABLE(cfg_interrupt_msixenable),
        .CFGINTERRUPTMSIXFM(cfg_interrupt_msixfm),
        .CFGINTERRUPTN(n_0_pcie_block_i_i_17),
        .CFGINTERRUPTRDYN(cfg_interrupt_rdy_n),
        .CFGINTERRUPTSTATN(n_0_pcie_block_i_i_18),
        .CFGLINKCONTROLASPMCONTROL(cfg_lcommand[1:0]),
        .CFGLINKCONTROLAUTOBANDWIDTHINTEN(cfg_lcommand[10]),
        .CFGLINKCONTROLBANDWIDTHINTEN(cfg_lcommand[9]),
        .CFGLINKCONTROLCLOCKPMEN(cfg_lcommand[7]),
        .CFGLINKCONTROLCOMMONCLOCK(cfg_lcommand[5]),
        .CFGLINKCONTROLEXTENDEDSYNC(cfg_lcommand[6]),
        .CFGLINKCONTROLHWAUTOWIDTHDIS(cfg_lcommand[8]),
        .CFGLINKCONTROLLINKDISABLE(cfg_lcommand[3]),
        .CFGLINKCONTROLRCB(cfg_lcommand[2]),
        .CFGLINKCONTROLRETRAINLINK(cfg_lcommand[4]),
        .CFGLINKSTATUSAUTOBANDWIDTHSTATUS(cfg_lstatus[9]),
        .CFGLINKSTATUSBANDWIDTHSTATUS(cfg_lstatus[8]),
        .CFGLINKSTATUSCURRENTSPEED(cfg_lstatus[1:0]),
        .CFGLINKSTATUSDLLACTIVE(cfg_lstatus[7]),
        .CFGLINKSTATUSLINKTRAINING(cfg_lstatus[6]),
        .CFGLINKSTATUSNEGOTIATEDWIDTH(cfg_lstatus[5:2]),
        .CFGMGMTBYTEENN(CFGMGMTBYTEENN),
        .CFGMGMTDI(cfg_mgmt_di),
        .CFGMGMTDO(cfg_mgmt_do),
        .CFGMGMTDWADDR(cfg_mgmt_dwaddr),
        .CFGMGMTRDENN(n_0_pcie_block_i_i_19),
        .CFGMGMTRDWRDONEN(cfg_mgmt_rd_wr_done_n),
        .CFGMGMTWRENN(n_0_pcie_block_i_i_20),
        .CFGMGMTWRREADONLYN(n_0_pcie_block_i_i_21),
        .CFGMGMTWRRW1CASRWN(n_0_pcie_block_i_i_22),
        .CFGMSGDATA(cfg_msg_data),
        .CFGMSGRECEIVED(cfg_msg_received),
        .CFGMSGRECEIVEDASSERTINTA(cfg_msg_received_assert_int_a),
        .CFGMSGRECEIVEDASSERTINTB(cfg_msg_received_assert_int_b),
        .CFGMSGRECEIVEDASSERTINTC(cfg_msg_received_assert_int_c),
        .CFGMSGRECEIVEDASSERTINTD(cfg_msg_received_assert_int_d),
        .CFGMSGRECEIVEDDEASSERTINTA(cfg_msg_received_deassert_int_a),
        .CFGMSGRECEIVEDDEASSERTINTB(cfg_msg_received_deassert_int_b),
        .CFGMSGRECEIVEDDEASSERTINTC(cfg_msg_received_deassert_int_c),
        .CFGMSGRECEIVEDDEASSERTINTD(cfg_msg_received_deassert_int_d),
        .CFGMSGRECEIVEDERRCOR(cfg_msg_received_err_cor),
        .CFGMSGRECEIVEDERRFATAL(cfg_msg_received_err_fatal),
        .CFGMSGRECEIVEDERRNONFATAL(cfg_msg_received_err_non_fatal),
        .CFGMSGRECEIVEDPMASNAK(cfg_msg_received_pm_as_nak),
        .CFGMSGRECEIVEDPMETO(cfg_to_turnoff),
        .CFGMSGRECEIVEDPMETOACK(cfg_msg_received_pme_to_ack),
        .CFGMSGRECEIVEDPMPME(cfg_msg_received_pm_pme),
        .CFGMSGRECEIVEDSETSLOTPOWERLIMIT(cfg_msg_received_setslotpowerlimit),
        .CFGMSGRECEIVEDUNLOCK(n_72_pcie_block_i),
        .CFGPCIECAPINTERRUPTMSGNUM(cfg_pciecap_interrupt_msgnum),
        .CFGPCIELINKSTATE(I13),
        .CFGPMCSRPMEEN(cfg_pmcsr_pme_en),
        .CFGPMCSRPMESTATUS(cfg_pmcsr_pme_status),
        .CFGPMCSRPOWERSTATE(cfg_pmcsr_powerstate),
        .CFGPMFORCESTATE(cfg_pm_force_state),
        .CFGPMFORCESTATEENN(n_0_pcie_block_i_i_23),
        .CFGPMHALTASPML0SN(n_0_pcie_block_i_i_24),
        .CFGPMHALTASPML1N(n_0_pcie_block_i_i_25),
        .CFGPMRCVASREQL1N(n_75_pcie_block_i),
        .CFGPMRCVENTERL1N(n_76_pcie_block_i),
        .CFGPMRCVENTERL23N(n_77_pcie_block_i),
        .CFGPMRCVREQACKN(n_78_pcie_block_i),
        .CFGPMSENDPMETON(1'b1),
        .CFGPMTURNOFFOKN(cfg_turnoff_ok_w),
        .CFGPMWAKEN(n_0_pcie_block_i_i_27),
        .CFGPORTNUMBER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CFGREVID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CFGROOTCONTROLPMEINTEN(cfg_root_control_pme_int_en),
        .CFGROOTCONTROLSYSERRCORRERREN(cfg_root_control_syserr_corr_err_en),
        .CFGROOTCONTROLSYSERRFATALERREN(cfg_root_control_syserr_fatal_err_en),
        .CFGROOTCONTROLSYSERRNONFATALERREN(cfg_root_control_syserr_non_fatal_err_en),
        .CFGSLOTCONTROLELECTROMECHILCTLPULSE(cfg_slot_control_electromech_il_ctl_pulse),
        .CFGSUBSYSID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .CFGSUBSYSVENDID({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .CFGTRANSACTION(n_84_pcie_block_i),
        .CFGTRANSACTIONADDR({n_1097_pcie_block_i,n_1098_pcie_block_i,n_1099_pcie_block_i,n_1100_pcie_block_i,n_1101_pcie_block_i,n_1102_pcie_block_i,n_1103_pcie_block_i}),
        .CFGTRANSACTIONTYPE(n_85_pcie_block_i),
        .CFGTRNPENDINGN(n_0_pcie_block_i_i_28),
        .CFGVCTCVCMAP(cfg_vc_tcvc_map),
        .CFGVENDID({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .CMRSTN(1'b1),
        .CMSTICKYRSTN(1'b1),
        .DBGMODE({1'b0,1'b0}),
        .DBGSCLRA(n_86_pcie_block_i),
        .DBGSCLRB(n_87_pcie_block_i),
        .DBGSCLRC(n_88_pcie_block_i),
        .DBGSCLRD(n_89_pcie_block_i),
        .DBGSCLRE(n_90_pcie_block_i),
        .DBGSCLRF(n_91_pcie_block_i),
        .DBGSCLRG(n_92_pcie_block_i),
        .DBGSCLRH(n_93_pcie_block_i),
        .DBGSCLRI(n_94_pcie_block_i),
        .DBGSCLRJ(n_95_pcie_block_i),
        .DBGSCLRK(n_96_pcie_block_i),
        .DBGSUBMODE(1'b0),
        .DBGVECA({n_704_pcie_block_i,n_705_pcie_block_i,n_706_pcie_block_i,n_707_pcie_block_i,n_708_pcie_block_i,n_709_pcie_block_i,n_710_pcie_block_i,n_711_pcie_block_i,n_712_pcie_block_i,n_713_pcie_block_i,n_714_pcie_block_i,n_715_pcie_block_i,n_716_pcie_block_i,n_717_pcie_block_i,n_718_pcie_block_i,n_719_pcie_block_i,n_720_pcie_block_i,n_721_pcie_block_i,n_722_pcie_block_i,n_723_pcie_block_i,n_724_pcie_block_i,n_725_pcie_block_i,n_726_pcie_block_i,n_727_pcie_block_i,n_728_pcie_block_i,n_729_pcie_block_i,n_730_pcie_block_i,n_731_pcie_block_i,n_732_pcie_block_i,n_733_pcie_block_i,n_734_pcie_block_i,n_735_pcie_block_i,n_736_pcie_block_i,n_737_pcie_block_i,n_738_pcie_block_i,n_739_pcie_block_i,n_740_pcie_block_i,n_741_pcie_block_i,n_742_pcie_block_i,n_743_pcie_block_i,n_744_pcie_block_i,n_745_pcie_block_i,n_746_pcie_block_i,n_747_pcie_block_i,n_748_pcie_block_i,n_749_pcie_block_i,n_750_pcie_block_i,n_751_pcie_block_i,n_752_pcie_block_i,n_753_pcie_block_i,n_754_pcie_block_i,n_755_pcie_block_i,n_756_pcie_block_i,n_757_pcie_block_i,n_758_pcie_block_i,n_759_pcie_block_i,n_760_pcie_block_i,n_761_pcie_block_i,n_762_pcie_block_i,n_763_pcie_block_i,n_764_pcie_block_i,n_765_pcie_block_i,n_766_pcie_block_i,n_767_pcie_block_i}),
        .DBGVECB({n_768_pcie_block_i,n_769_pcie_block_i,n_770_pcie_block_i,n_771_pcie_block_i,n_772_pcie_block_i,n_773_pcie_block_i,n_774_pcie_block_i,n_775_pcie_block_i,n_776_pcie_block_i,n_777_pcie_block_i,n_778_pcie_block_i,n_779_pcie_block_i,n_780_pcie_block_i,n_781_pcie_block_i,n_782_pcie_block_i,n_783_pcie_block_i,n_784_pcie_block_i,n_785_pcie_block_i,n_786_pcie_block_i,n_787_pcie_block_i,n_788_pcie_block_i,n_789_pcie_block_i,n_790_pcie_block_i,n_791_pcie_block_i,n_792_pcie_block_i,n_793_pcie_block_i,n_794_pcie_block_i,n_795_pcie_block_i,n_796_pcie_block_i,n_797_pcie_block_i,n_798_pcie_block_i,n_799_pcie_block_i,n_800_pcie_block_i,n_801_pcie_block_i,n_802_pcie_block_i,n_803_pcie_block_i,n_804_pcie_block_i,n_805_pcie_block_i,n_806_pcie_block_i,n_807_pcie_block_i,n_808_pcie_block_i,n_809_pcie_block_i,n_810_pcie_block_i,n_811_pcie_block_i,n_812_pcie_block_i,n_813_pcie_block_i,n_814_pcie_block_i,n_815_pcie_block_i,n_816_pcie_block_i,n_817_pcie_block_i,n_818_pcie_block_i,n_819_pcie_block_i,n_820_pcie_block_i,n_821_pcie_block_i,n_822_pcie_block_i,n_823_pcie_block_i,n_824_pcie_block_i,n_825_pcie_block_i,n_826_pcie_block_i,n_827_pcie_block_i,n_828_pcie_block_i,n_829_pcie_block_i,n_830_pcie_block_i,n_831_pcie_block_i}),
        .DBGVECC({n_172_pcie_block_i,n_173_pcie_block_i,n_174_pcie_block_i,n_175_pcie_block_i,n_176_pcie_block_i,n_177_pcie_block_i,n_178_pcie_block_i,n_179_pcie_block_i,n_180_pcie_block_i,n_181_pcie_block_i,n_182_pcie_block_i,n_183_pcie_block_i}),
        .DLRSTN(1'b1),
        .DRPADDR(pcie_drp_addr),
        .DRPCLK(pcie_drp_clk),
        .DRPDI(pcie_drp_di),
        .DRPDO(pcie_drp_do),
        .DRPEN(pcie_drp_en),
        .DRPRDY(pcie_drp_rdy),
        .DRPWE(pcie_drp_we),
        .FUNCLVLRSTN(1'b1),
        .LL2BADDLLPERR(n_98_pcie_block_i),
        .LL2BADTLPERR(n_99_pcie_block_i),
        .LL2LINKSTATUS({n_687_pcie_block_i,n_688_pcie_block_i,n_689_pcie_block_i,n_690_pcie_block_i,n_691_pcie_block_i}),
        .LL2PROTOCOLERR(n_100_pcie_block_i),
        .LL2RECEIVERERR(n_101_pcie_block_i),
        .LL2REPLAYROERR(n_102_pcie_block_i),
        .LL2REPLAYTOERR(n_103_pcie_block_i),
        .LL2SENDASREQL1(1'b0),
        .LL2SENDENTERL1(1'b0),
        .LL2SENDENTERL23(1'b0),
        .LL2SENDPMACK(1'b0),
        .LL2SUSPENDNOW(1'b0),
        .LL2SUSPENDOK(n_104_pcie_block_i),
        .LL2TFCINIT1SEQ(n_105_pcie_block_i),
        .LL2TFCINIT2SEQ(n_106_pcie_block_i),
        .LL2TLPRCV(1'b0),
        .LL2TXIDLE(n_107_pcie_block_i),
        .LNKCLKEN(n_108_pcie_block_i),
        .MIMRXRADDR(mim_rx_raddr),
        .MIMRXRDATA({n_69_pcie_bram_top,n_70_pcie_bram_top,n_71_pcie_bram_top,n_72_pcie_bram_top,n_73_pcie_bram_top,n_74_pcie_bram_top,n_75_pcie_bram_top,n_76_pcie_bram_top,n_77_pcie_bram_top,n_78_pcie_bram_top,n_79_pcie_bram_top,n_80_pcie_bram_top,n_81_pcie_bram_top,n_82_pcie_bram_top,n_83_pcie_bram_top,n_84_pcie_bram_top,n_85_pcie_bram_top,n_86_pcie_bram_top,n_87_pcie_bram_top,n_88_pcie_bram_top,n_89_pcie_bram_top,n_90_pcie_bram_top,n_91_pcie_bram_top,n_92_pcie_bram_top,n_93_pcie_bram_top,n_94_pcie_bram_top,n_95_pcie_bram_top,n_96_pcie_bram_top,n_97_pcie_bram_top,n_98_pcie_bram_top,n_99_pcie_bram_top,n_100_pcie_bram_top,n_101_pcie_bram_top,n_102_pcie_bram_top,n_103_pcie_bram_top,n_104_pcie_bram_top,n_105_pcie_bram_top,n_106_pcie_bram_top,n_107_pcie_bram_top,n_108_pcie_bram_top,n_109_pcie_bram_top,n_110_pcie_bram_top,n_111_pcie_bram_top,n_112_pcie_bram_top,n_113_pcie_bram_top,n_114_pcie_bram_top,n_115_pcie_bram_top,n_116_pcie_bram_top,n_117_pcie_bram_top,n_118_pcie_bram_top,n_119_pcie_bram_top,n_120_pcie_bram_top,n_121_pcie_bram_top,n_122_pcie_bram_top,n_123_pcie_bram_top,n_124_pcie_bram_top,n_125_pcie_bram_top,n_126_pcie_bram_top,n_127_pcie_bram_top,n_128_pcie_bram_top,n_129_pcie_bram_top,n_130_pcie_bram_top,n_131_pcie_bram_top,n_132_pcie_bram_top,n_133_pcie_bram_top,n_134_pcie_bram_top,n_135_pcie_bram_top,n_136_pcie_bram_top}),
        .MIMRXREN(mim_rx_ren),
        .MIMRXWADDR(mim_rx_waddr),
        .MIMRXWDATA(mim_rx_wdata),
        .MIMRXWEN(mim_rx_wen),
        .MIMTXRADDR(mim_tx_raddr),
        .MIMTXRDATA({n_0_pcie_bram_top,n_1_pcie_bram_top,n_2_pcie_bram_top,n_3_pcie_bram_top,n_4_pcie_bram_top,n_5_pcie_bram_top,n_6_pcie_bram_top,n_7_pcie_bram_top,n_8_pcie_bram_top,n_9_pcie_bram_top,n_10_pcie_bram_top,n_11_pcie_bram_top,n_12_pcie_bram_top,n_13_pcie_bram_top,n_14_pcie_bram_top,n_15_pcie_bram_top,n_16_pcie_bram_top,n_17_pcie_bram_top,n_18_pcie_bram_top,n_19_pcie_bram_top,n_20_pcie_bram_top,n_21_pcie_bram_top,n_22_pcie_bram_top,n_23_pcie_bram_top,n_24_pcie_bram_top,n_25_pcie_bram_top,n_26_pcie_bram_top,n_27_pcie_bram_top,n_28_pcie_bram_top,n_29_pcie_bram_top,n_30_pcie_bram_top,n_31_pcie_bram_top,n_32_pcie_bram_top,n_33_pcie_bram_top,n_34_pcie_bram_top,n_35_pcie_bram_top,n_36_pcie_bram_top,n_37_pcie_bram_top,n_38_pcie_bram_top,n_39_pcie_bram_top,n_40_pcie_bram_top,n_41_pcie_bram_top,n_42_pcie_bram_top,n_43_pcie_bram_top,n_44_pcie_bram_top,n_45_pcie_bram_top,n_46_pcie_bram_top,n_47_pcie_bram_top,n_48_pcie_bram_top,n_49_pcie_bram_top,n_50_pcie_bram_top,n_51_pcie_bram_top,n_52_pcie_bram_top,n_53_pcie_bram_top,n_54_pcie_bram_top,n_55_pcie_bram_top,n_56_pcie_bram_top,n_57_pcie_bram_top,n_58_pcie_bram_top,n_59_pcie_bram_top,n_60_pcie_bram_top,n_61_pcie_bram_top,n_62_pcie_bram_top,n_63_pcie_bram_top,n_64_pcie_bram_top,n_65_pcie_bram_top,n_66_pcie_bram_top,n_67_pcie_bram_top,n_68_pcie_bram_top}),
        .MIMTXREN(mim_tx_ren),
        .MIMTXWADDR(mim_tx_waddr),
        .MIMTXWDATA(mim_tx_wdata),
        .MIMTXWEN(mim_tx_wen),
        .PIPECLK(CLK),
        .PIPERX0CHANISALIGNED(pipe_rx0_chanisaligned),
        .PIPERX0CHARISK(I16),
        .PIPERX0DATA(Q),
        .PIPERX0ELECIDLE(pipe_rx0_elec_idle),
        .PIPERX0PHYSTATUS(pipe_rx0_phy_status),
        .PIPERX0POLARITY(pipe_rx0_polarity),
        .PIPERX0STATUS(I24),
        .PIPERX0VALID(pipe_rx0_valid),
        .PIPERX1CHANISALIGNED(pipe_rx1_chanisaligned),
        .PIPERX1CHARISK(I17),
        .PIPERX1DATA(I6),
        .PIPERX1ELECIDLE(pipe_rx1_elec_idle),
        .PIPERX1PHYSTATUS(pipe_rx1_phy_status),
        .PIPERX1POLARITY(pipe_rx1_polarity),
        .PIPERX1STATUS(I25),
        .PIPERX1VALID(pipe_rx1_valid),
        .PIPERX2CHANISALIGNED(pipe_rx2_chanisaligned),
        .PIPERX2CHARISK(I18),
        .PIPERX2DATA(I7),
        .PIPERX2ELECIDLE(pipe_rx2_elec_idle),
        .PIPERX2PHYSTATUS(pipe_rx2_phy_status),
        .PIPERX2POLARITY(pipe_rx2_polarity),
        .PIPERX2STATUS(I26),
        .PIPERX2VALID(pipe_rx2_valid),
        .PIPERX3CHANISALIGNED(pipe_rx3_chanisaligned),
        .PIPERX3CHARISK(I19),
        .PIPERX3DATA(I8),
        .PIPERX3ELECIDLE(pipe_rx3_elec_idle),
        .PIPERX3PHYSTATUS(pipe_rx3_phy_status),
        .PIPERX3POLARITY(pipe_rx3_polarity),
        .PIPERX3STATUS(I27),
        .PIPERX3VALID(pipe_rx3_valid),
        .PIPERX4CHANISALIGNED(pipe_rx4_chanisaligned),
        .PIPERX4CHARISK(I20),
        .PIPERX4DATA(I9),
        .PIPERX4ELECIDLE(pipe_rx4_elec_idle),
        .PIPERX4PHYSTATUS(pipe_rx4_phy_status),
        .PIPERX4POLARITY(pipe_rx4_polarity),
        .PIPERX4STATUS(I28),
        .PIPERX4VALID(pipe_rx4_valid),
        .PIPERX5CHANISALIGNED(pipe_rx5_chanisaligned),
        .PIPERX5CHARISK(I21),
        .PIPERX5DATA(I10),
        .PIPERX5ELECIDLE(pipe_rx5_elec_idle),
        .PIPERX5PHYSTATUS(pipe_rx5_phy_status),
        .PIPERX5POLARITY(pipe_rx5_polarity),
        .PIPERX5STATUS(I29),
        .PIPERX5VALID(pipe_rx5_valid),
        .PIPERX6CHANISALIGNED(pipe_rx6_chanisaligned),
        .PIPERX6CHARISK(I22),
        .PIPERX6DATA(I14),
        .PIPERX6ELECIDLE(pipe_rx6_elec_idle),
        .PIPERX6PHYSTATUS(pipe_rx6_phy_status),
        .PIPERX6POLARITY(pipe_rx6_polarity),
        .PIPERX6STATUS(I30),
        .PIPERX6VALID(pipe_rx6_valid),
        .PIPERX7CHANISALIGNED(pipe_rx7_chanisaligned),
        .PIPERX7CHARISK(I23),
        .PIPERX7DATA(I15),
        .PIPERX7ELECIDLE(pipe_rx7_elec_idle),
        .PIPERX7PHYSTATUS(pipe_rx7_phy_status),
        .PIPERX7POLARITY(pipe_rx7_polarity),
        .PIPERX7STATUS(I31),
        .PIPERX7VALID(pipe_rx7_valid),
        .PIPETX0CHARISK(O9),
        .PIPETX0COMPLIANCE(pipe_tx0_compliance),
        .PIPETX0DATA(D),
        .PIPETX0ELECIDLE(pipe_tx0_elec_idle),
        .PIPETX0POWERDOWN(O10),
        .PIPETX1CHARISK(O11),
        .PIPETX1COMPLIANCE(pipe_tx1_compliance),
        .PIPETX1DATA(O2),
        .PIPETX1ELECIDLE(pipe_tx1_elec_idle),
        .PIPETX1POWERDOWN(O12),
        .PIPETX2CHARISK(O13),
        .PIPETX2COMPLIANCE(pipe_tx2_compliance),
        .PIPETX2DATA(O3),
        .PIPETX2ELECIDLE(pipe_tx2_elec_idle),
        .PIPETX2POWERDOWN(O14),
        .PIPETX3CHARISK(O15),
        .PIPETX3COMPLIANCE(pipe_tx3_compliance),
        .PIPETX3DATA(O4),
        .PIPETX3ELECIDLE(pipe_tx3_elec_idle),
        .PIPETX3POWERDOWN(O16),
        .PIPETX4CHARISK(O17),
        .PIPETX4COMPLIANCE(pipe_tx4_compliance),
        .PIPETX4DATA(O5),
        .PIPETX4ELECIDLE(pipe_tx4_elec_idle),
        .PIPETX4POWERDOWN(O18),
        .PIPETX5CHARISK(O19),
        .PIPETX5COMPLIANCE(pipe_tx5_compliance),
        .PIPETX5DATA(O6),
        .PIPETX5ELECIDLE(pipe_tx5_elec_idle),
        .PIPETX5POWERDOWN(O20),
        .PIPETX6CHARISK(O21),
        .PIPETX6COMPLIANCE(pipe_tx6_compliance),
        .PIPETX6DATA(O7),
        .PIPETX6ELECIDLE(pipe_tx6_elec_idle),
        .PIPETX6POWERDOWN(O22),
        .PIPETX7CHARISK(O23),
        .PIPETX7COMPLIANCE(pipe_tx7_compliance),
        .PIPETX7DATA(O8),
        .PIPETX7ELECIDLE(pipe_tx7_elec_idle),
        .PIPETX7POWERDOWN(O24),
        .PIPETXDEEMPH(pipe_tx_deemph),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPETXRATE(pipe_tx_rate),
        .PIPETXRCVRDET(pipe_tx_rcvr_det),
        .PIPETXRESET(n_140_pcie_block_i),
        .PL2DIRECTEDLSTATE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PL2L0REQ(n_141_pcie_block_i),
        .PL2LINKUP(n_142_pcie_block_i),
        .PL2RECEIVERERR(n_143_pcie_block_i),
        .PL2RECOVERY(n_144_pcie_block_i),
        .PL2RXELECIDLE(n_145_pcie_block_i),
        .PL2RXPMSTATE({n_610_pcie_block_i,n_611_pcie_block_i}),
        .PL2SUSPENDOK(n_146_pcie_block_i),
        .PLDBGMODE({1'b0,1'b0,1'b0}),
        .PLDBGVEC({n_184_pcie_block_i,n_185_pcie_block_i,n_186_pcie_block_i,n_187_pcie_block_i,n_188_pcie_block_i,n_189_pcie_block_i,n_190_pcie_block_i,n_191_pcie_block_i,n_192_pcie_block_i,n_193_pcie_block_i,n_194_pcie_block_i,n_195_pcie_block_i}),
        .PLDIRECTEDCHANGEDONE(pl_directed_change_done),
        .PLDIRECTEDLINKAUTON(pl_directed_link_auton),
        .PLDIRECTEDLINKCHANGE(pl_directed_link_change),
        .PLDIRECTEDLINKSPEED(pl_directed_link_speed),
        .PLDIRECTEDLINKWIDTH(pl_directed_link_width),
        .PLDIRECTEDLTSSMNEW({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PLDIRECTEDLTSSMNEWVLD(1'b0),
        .PLDIRECTEDLTSSMSTALL(1'b0),
        .PLDOWNSTREAMDEEMPHSOURCE(pl_downstream_deemph_source),
        .PLINITIALLINKWIDTH(pl_initial_link_width),
        .PLLANEREVERSALMODE(pl_lane_reversal_mode),
        .PLLINKGEN2CAP(pl_link_gen2_cap),
        .PLLINKPARTNERGEN2SUPPORTED(pl_link_partner_gen2_supported),
        .PLLINKUPCFGCAP(pl_link_upcfg_cap),
        .PLLTSSMSTATE(pl_ltssm_state),
        .PLPHYLNKUPN(pl_phy_lnk_up_n),
        .PLRECEIVEDHOTRST(pl_received_hot_rst_wire),
        .PLRSTN(1'b1),
        .PLRXPMSTATE(pl_rx_pm_state),
        .PLSELLNKRATE(pl_sel_lnk_rate),
        .PLSELLNKWIDTH(pl_sel_lnk_width),
        .PLTRANSMITHOTRST(pl_transmit_hot_rst),
        .PLTXPMSTATE(pl_tx_pm_state),
        .PLUPSTREAMPREFERDEEMPH(pl_upstream_prefer_deemph),
        .RECEIVEDFUNCLVLRSTN(cfg_received_func_lvl_rst_n),
        .SYSRSTN(I2),
        .TL2ASPMSUSPENDCREDITCHECK(1'b0),
        .TL2ASPMSUSPENDCREDITCHECKOK(n_155_pcie_block_i),
        .TL2ASPMSUSPENDREQ(n_156_pcie_block_i),
        .TL2ERRFCPE(n_157_pcie_block_i),
        .TL2ERRHDR({n_832_pcie_block_i,n_833_pcie_block_i,n_834_pcie_block_i,n_835_pcie_block_i,n_836_pcie_block_i,n_837_pcie_block_i,n_838_pcie_block_i,n_839_pcie_block_i,n_840_pcie_block_i,n_841_pcie_block_i,n_842_pcie_block_i,n_843_pcie_block_i,n_844_pcie_block_i,n_845_pcie_block_i,n_846_pcie_block_i,n_847_pcie_block_i,n_848_pcie_block_i,n_849_pcie_block_i,n_850_pcie_block_i,n_851_pcie_block_i,n_852_pcie_block_i,n_853_pcie_block_i,n_854_pcie_block_i,n_855_pcie_block_i,n_856_pcie_block_i,n_857_pcie_block_i,n_858_pcie_block_i,n_859_pcie_block_i,n_860_pcie_block_i,n_861_pcie_block_i,n_862_pcie_block_i,n_863_pcie_block_i,n_864_pcie_block_i,n_865_pcie_block_i,n_866_pcie_block_i,n_867_pcie_block_i,n_868_pcie_block_i,n_869_pcie_block_i,n_870_pcie_block_i,n_871_pcie_block_i,n_872_pcie_block_i,n_873_pcie_block_i,n_874_pcie_block_i,n_875_pcie_block_i,n_876_pcie_block_i,n_877_pcie_block_i,n_878_pcie_block_i,n_879_pcie_block_i,n_880_pcie_block_i,n_881_pcie_block_i,n_882_pcie_block_i,n_883_pcie_block_i,n_884_pcie_block_i,n_885_pcie_block_i,n_886_pcie_block_i,n_887_pcie_block_i,n_888_pcie_block_i,n_889_pcie_block_i,n_890_pcie_block_i,n_891_pcie_block_i,n_892_pcie_block_i,n_893_pcie_block_i,n_894_pcie_block_i,n_895_pcie_block_i}),
        .TL2ERRMALFORMED(n_158_pcie_block_i),
        .TL2ERRRXOVERFLOW(n_159_pcie_block_i),
        .TL2PPMSUSPENDOK(n_160_pcie_block_i),
        .TL2PPMSUSPENDREQ(1'b0),
        .TLRSTN(1'b1),
        .TRNFCCPLD(fc_cpld),
        .TRNFCCPLH(fc_cplh),
        .TRNFCNPD(fc_npd),
        .TRNFCNPH(fc_nph),
        .TRNFCPD(fc_pd),
        .TRNFCPH(fc_ph),
        .TRNFCSEL(fc_sel),
        .TRNLNKUP(trn_lnk_up),
        .TRNRBARHIT({n_1143_pcie_block_i,I12}),
        .TRNRD({I11[31:0],I11[63:32],I11[95:64],I11[127:96]}),
        .TRNRDLLPDATA({n_896_pcie_block_i,n_897_pcie_block_i,n_898_pcie_block_i,n_899_pcie_block_i,n_900_pcie_block_i,n_901_pcie_block_i,n_902_pcie_block_i,n_903_pcie_block_i,n_904_pcie_block_i,n_905_pcie_block_i,n_906_pcie_block_i,n_907_pcie_block_i,n_908_pcie_block_i,n_909_pcie_block_i,n_910_pcie_block_i,n_911_pcie_block_i,n_912_pcie_block_i,n_913_pcie_block_i,n_914_pcie_block_i,n_915_pcie_block_i,n_916_pcie_block_i,n_917_pcie_block_i,n_918_pcie_block_i,n_919_pcie_block_i,n_920_pcie_block_i,n_921_pcie_block_i,n_922_pcie_block_i,n_923_pcie_block_i,n_924_pcie_block_i,n_925_pcie_block_i,n_926_pcie_block_i,n_927_pcie_block_i,n_928_pcie_block_i,n_929_pcie_block_i,n_930_pcie_block_i,n_931_pcie_block_i,n_932_pcie_block_i,n_933_pcie_block_i,n_934_pcie_block_i,n_935_pcie_block_i,n_936_pcie_block_i,n_937_pcie_block_i,n_938_pcie_block_i,n_939_pcie_block_i,n_940_pcie_block_i,n_941_pcie_block_i,n_942_pcie_block_i,n_943_pcie_block_i,n_944_pcie_block_i,n_945_pcie_block_i,n_946_pcie_block_i,n_947_pcie_block_i,n_948_pcie_block_i,n_949_pcie_block_i,n_950_pcie_block_i,n_951_pcie_block_i,n_952_pcie_block_i,n_953_pcie_block_i,n_954_pcie_block_i,n_955_pcie_block_i,n_956_pcie_block_i,n_957_pcie_block_i,n_958_pcie_block_i,n_959_pcie_block_i}),
        .TRNRDLLPSRCRDY({n_618_pcie_block_i,n_619_pcie_block_i}),
        .TRNRDSTRDY(trn_rdst_rdy),
        .TRNRECRCERR(trn_recrc_err),
        .TRNREOF(trn_reof),
        .TRNRERRFWD(trn_rerrfwd),
        .TRNRFCPRET(1'b1),
        .TRNRNPOK(rx_np_ok),
        .TRNRNPREQ(rx_np_req),
        .TRNRREM(O25),
        .TRNRSOF(trn_rsof),
        .TRNRSRCDSC(trn_rsrc_dsc),
        .TRNRSRCRDY(trn_rsrc_rdy),
        .TRNTBUFAV(TRNTBUFAV),
        .TRNTCFGGNT(trn_tcfg_gnt),
        .TRNTCFGREQ(O1),
        .TRNTD({I5[31:0],I5[63:32],I5[95:64],I5[127:96]}),
        .TRNTDLLPDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TRNTDLLPDSTRDY(n_169_pcie_block_i),
        .TRNTDLLPSRCRDY(1'b0),
        .TRNTDSTRDY({NLW_pcie_block_i_TRNTDSTRDY_UNCONNECTED[3:1],TRNTDSTRDY}),
        .TRNTECRCGEN(I3[0]),
        .TRNTEOF(trn_teof),
        .TRNTERRDROP(tx_err_drop),
        .TRNTERRFWD(I3[1]),
        .TRNTREM(TRNTREM),
        .TRNTSOF(trn_tsof),
        .TRNTSRCDSC(I3[3]),
        .TRNTSRCRDY(trn_tsrc_rdy),
        .TRNTSTR(I3[2]),
        .USERCLK(I1),
        .USERCLK2(I4),
        .USERRSTN(user_rst_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_1
       (.I0(cfg_err_atomic_egress_blocked),
        .O(n_0_pcie_block_i_i_1));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_10
       (.I0(cfg_err_malformed),
        .O(n_0_pcie_block_i_i_10));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_11
       (.I0(cfg_err_mc_blocked),
        .O(n_0_pcie_block_i_i_11));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_12
       (.I0(cfg_err_norecovery),
        .O(n_0_pcie_block_i_i_12));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_13
       (.I0(cfg_err_poisoned),
        .O(n_0_pcie_block_i_i_13));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_14
       (.I0(cfg_err_posted),
        .O(n_0_pcie_block_i_i_14));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_15
       (.I0(cfg_err_ur),
        .O(n_0_pcie_block_i_i_15));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_16
       (.I0(cfg_interrupt_assert),
        .O(n_0_pcie_block_i_i_16));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_17
       (.I0(cfg_interrupt),
        .O(n_0_pcie_block_i_i_17));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_18
       (.I0(cfg_interrupt_stat),
        .O(n_0_pcie_block_i_i_18));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_19
       (.I0(cfg_mgmt_rd_en),
        .O(n_0_pcie_block_i_i_19));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_2
       (.I0(cfg_err_cor),
        .O(n_0_pcie_block_i_i_2));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_20
       (.I0(cfg_mgmt_wr_en),
        .O(n_0_pcie_block_i_i_20));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_21
       (.I0(cfg_mgmt_wr_readonly),
        .O(n_0_pcie_block_i_i_21));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_22
       (.I0(cfg_mgmt_wr_rw1c_as_rw),
        .O(n_0_pcie_block_i_i_22));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_23
       (.I0(cfg_pm_force_state_en),
        .O(n_0_pcie_block_i_i_23));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_24
       (.I0(cfg_pm_halt_aspm_l0s),
        .O(n_0_pcie_block_i_i_24));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_25
       (.I0(cfg_pm_halt_aspm_l1),
        .O(n_0_pcie_block_i_i_25));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_27
       (.I0(cfg_pm_wake),
        .O(n_0_pcie_block_i_i_27));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_28
       (.I0(cfg_trn_pending),
        .O(n_0_pcie_block_i_i_28));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_3
       (.I0(cfg_err_cpl_abort),
        .O(n_0_pcie_block_i_i_3));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_4
       (.I0(cfg_err_cpl_timeout),
        .O(n_0_pcie_block_i_i_4));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_5
       (.I0(cfg_err_cpl_unexpect),
        .O(n_0_pcie_block_i_i_5));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_6
       (.I0(cfg_err_ecrc),
        .O(n_0_pcie_block_i_i_6));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_7
       (.I0(cfg_err_internal_cor),
        .O(n_0_pcie_block_i_i_7));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_8
       (.I0(cfg_err_internal_uncor),
        .O(n_0_pcie_block_i_i_8));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_9
       (.I0(cfg_err_locked),
        .O(n_0_pcie_block_i_i_9));
pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_bram_top_7x pcie_bram_top
       (.I1(I1),
        .MIMRXRADDR(mim_rx_raddr[10:0]),
        .MIMRXRDATA({n_69_pcie_bram_top,n_70_pcie_bram_top,n_71_pcie_bram_top,n_72_pcie_bram_top,n_73_pcie_bram_top,n_74_pcie_bram_top,n_75_pcie_bram_top,n_76_pcie_bram_top,n_77_pcie_bram_top,n_78_pcie_bram_top,n_79_pcie_bram_top,n_80_pcie_bram_top,n_81_pcie_bram_top,n_82_pcie_bram_top,n_83_pcie_bram_top,n_84_pcie_bram_top,n_85_pcie_bram_top,n_86_pcie_bram_top,n_87_pcie_bram_top,n_88_pcie_bram_top,n_89_pcie_bram_top,n_90_pcie_bram_top,n_91_pcie_bram_top,n_92_pcie_bram_top,n_93_pcie_bram_top,n_94_pcie_bram_top,n_95_pcie_bram_top,n_96_pcie_bram_top,n_97_pcie_bram_top,n_98_pcie_bram_top,n_99_pcie_bram_top,n_100_pcie_bram_top,n_101_pcie_bram_top,n_102_pcie_bram_top,n_103_pcie_bram_top,n_104_pcie_bram_top,n_105_pcie_bram_top,n_106_pcie_bram_top,n_107_pcie_bram_top,n_108_pcie_bram_top,n_109_pcie_bram_top,n_110_pcie_bram_top,n_111_pcie_bram_top,n_112_pcie_bram_top,n_113_pcie_bram_top,n_114_pcie_bram_top,n_115_pcie_bram_top,n_116_pcie_bram_top,n_117_pcie_bram_top,n_118_pcie_bram_top,n_119_pcie_bram_top,n_120_pcie_bram_top,n_121_pcie_bram_top,n_122_pcie_bram_top,n_123_pcie_bram_top,n_124_pcie_bram_top,n_125_pcie_bram_top,n_126_pcie_bram_top,n_127_pcie_bram_top,n_128_pcie_bram_top,n_129_pcie_bram_top,n_130_pcie_bram_top,n_131_pcie_bram_top,n_132_pcie_bram_top,n_133_pcie_bram_top,n_134_pcie_bram_top,n_135_pcie_bram_top,n_136_pcie_bram_top}),
        .MIMRXWADDR(mim_rx_waddr[10:0]),
        .MIMRXWDATA(mim_rx_wdata),
        .MIMTXRADDR(mim_tx_raddr[10:0]),
        .MIMTXRDATA({n_0_pcie_bram_top,n_1_pcie_bram_top,n_2_pcie_bram_top,n_3_pcie_bram_top,n_4_pcie_bram_top,n_5_pcie_bram_top,n_6_pcie_bram_top,n_7_pcie_bram_top,n_8_pcie_bram_top,n_9_pcie_bram_top,n_10_pcie_bram_top,n_11_pcie_bram_top,n_12_pcie_bram_top,n_13_pcie_bram_top,n_14_pcie_bram_top,n_15_pcie_bram_top,n_16_pcie_bram_top,n_17_pcie_bram_top,n_18_pcie_bram_top,n_19_pcie_bram_top,n_20_pcie_bram_top,n_21_pcie_bram_top,n_22_pcie_bram_top,n_23_pcie_bram_top,n_24_pcie_bram_top,n_25_pcie_bram_top,n_26_pcie_bram_top,n_27_pcie_bram_top,n_28_pcie_bram_top,n_29_pcie_bram_top,n_30_pcie_bram_top,n_31_pcie_bram_top,n_32_pcie_bram_top,n_33_pcie_bram_top,n_34_pcie_bram_top,n_35_pcie_bram_top,n_36_pcie_bram_top,n_37_pcie_bram_top,n_38_pcie_bram_top,n_39_pcie_bram_top,n_40_pcie_bram_top,n_41_pcie_bram_top,n_42_pcie_bram_top,n_43_pcie_bram_top,n_44_pcie_bram_top,n_45_pcie_bram_top,n_46_pcie_bram_top,n_47_pcie_bram_top,n_48_pcie_bram_top,n_49_pcie_bram_top,n_50_pcie_bram_top,n_51_pcie_bram_top,n_52_pcie_bram_top,n_53_pcie_bram_top,n_54_pcie_bram_top,n_55_pcie_bram_top,n_56_pcie_bram_top,n_57_pcie_bram_top,n_58_pcie_bram_top,n_59_pcie_bram_top,n_60_pcie_bram_top,n_61_pcie_bram_top,n_62_pcie_bram_top,n_63_pcie_bram_top,n_64_pcie_bram_top,n_65_pcie_bram_top,n_66_pcie_bram_top,n_67_pcie_bram_top,n_68_pcie_bram_top}),
        .MIMTXWADDR(mim_tx_waddr[10:0]),
        .MIMTXWDATA(mim_tx_wdata),
        .mim_rx_ren(mim_rx_ren),
        .mim_rx_wen(mim_rx_wen),
        .mim_tx_ren(mim_tx_ren),
        .mim_tx_wen(mim_tx_wen));
(* SOFT_HLUTNM = "soft_lutpair359" *) 
   LUT2 #(
    .INIT(4'h4)) 
     pl_phy_lnk_up_q_i_1
       (.I0(pl_phy_lnk_up_n),
        .I1(sys_rst_n),
        .O(O29));
(* SOFT_HLUTNM = "soft_lutpair359" *) 
   LUT2 #(
    .INIT(4'h8)) 
     pl_received_hot_rst_q_i_1
       (.I0(pl_received_hot_rst_wire),
        .I1(sys_rst_n),
        .O(O30));
LUT6 #(
    .INIT(64'h0000FFFE0000AAAA)) 
     ppm_L1_thrtl_i_1
       (.I0(O34),
        .I1(I13[0]),
        .I2(I13[1]),
        .I3(I13[2]),
        .I4(I33),
        .I5(I35),
        .O(O33));
LUT6 #(
    .INIT(64'h0000000400000000)) 
     ppm_L1_thrtl_i_2
       (.I0(I13[1]),
        .I1(I13[0]),
        .I2(I38[1]),
        .I3(I38[0]),
        .I4(I38[2]),
        .I5(I13[2]),
        .O(O34));
(* SOFT_HLUTNM = "soft_lutpair358" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     reg_dsc_detect_i_2
       (.I0(trn_rdst_rdy),
        .I1(trn_reof),
        .I2(trn_rsof),
        .O(O28));
LUT6 #(
    .INIT(64'h00DFDFDFDFDFDFDF)) 
     tbuf_av_gap_thrtl_i_2
       (.I0(TRNTBUFAV[1]),
        .I1(I36),
        .I2(TRNTBUFAV[2]),
        .I3(I37),
        .I4(s_axis_tx_tvalid),
        .I5(s_axis_tx_tlast),
        .O(O35));
LUT6 #(
    .INIT(64'h000000070000000F)) 
     tbuf_av_gap_thrtl_i_3
       (.I0(TRNTBUFAV[2]),
        .I1(TRNTBUFAV[1]),
        .I2(TRNTBUFAV[4]),
        .I3(TRNTBUFAV[5]),
        .I4(TRNTBUFAV[3]),
        .I5(TRNTBUFAV[0]),
        .O(O36));
LUT5 #(
    .INIT(32'h00000007)) 
     tbuf_av_min_thrtl_i_1
       (.I0(TRNTBUFAV[1]),
        .I1(TRNTBUFAV[2]),
        .I2(TRNTBUFAV[5]),
        .I3(TRNTBUFAV[4]),
        .I4(TRNTBUFAV[3]),
        .O(tbuf_av_min_trig));
LUT6 #(
    .INIT(64'hFFFFFFFF00010101)) 
     tready_thrtl_i_3
       (.I0(TRNTBUFAV[3]),
        .I1(TRNTBUFAV[4]),
        .I2(TRNTBUFAV[5]),
        .I3(TRNTBUFAV[2]),
        .I4(TRNTBUFAV[1]),
        .I5(I32),
        .O(O27));
LUT6 #(
    .INIT(64'h0010FFDF00100010)) 
     trn_in_packet_i_1
       (.I0(I33),
        .I1(n_0_trn_in_packet_i_2),
        .I2(trn_rsrc_rdy),
        .I3(n_0_trn_in_packet_i_3),
        .I4(n_0_trn_in_packet_i_4),
        .I5(I34),
        .O(O32));
(* SOFT_HLUTNM = "soft_lutpair358" *) 
   LUT3 #(
    .INIT(8'hDF)) 
     trn_in_packet_i_2
       (.I0(trn_rsof),
        .I1(trn_reof),
        .I2(trn_rdst_rdy),
        .O(n_0_trn_in_packet_i_2));
(* SOFT_HLUTNM = "soft_lutpair357" *) 
   LUT3 #(
    .INIT(8'h45)) 
     trn_in_packet_i_3
       (.I0(I34),
        .I1(trn_rsrc_dsc),
        .I2(trn_rsof),
        .O(n_0_trn_in_packet_i_3));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4000)) 
     trn_in_packet_i_4
       (.I0(trn_rsof),
        .I1(trn_rsrc_rdy),
        .I2(trn_rdst_rdy),
        .I3(trn_reof),
        .I4(trn_rsrc_dsc),
        .I5(I33),
        .O(n_0_trn_in_packet_i_4));
(* SOFT_HLUTNM = "soft_lutpair357" *) 
   LUT4 #(
    .INIT(16'hAA08)) 
     trn_rsrc_rdy_prev_i_1
       (.I0(trn_rsrc_rdy),
        .I1(trn_rsof),
        .I2(trn_rsrc_dsc),
        .I3(I34),
        .O(rsrc_rdy_filtered));
LUT2 #(
    .INIT(4'h8)) 
     user_lnk_up_int_i_1
       (.I0(trn_lnk_up),
        .I1(sys_rst_n),
        .O(O31));
LUT3 #(
    .INIT(8'h2A)) 
     user_reset_int_i_1
       (.I0(bridge_reset_int),
        .I1(pl_phy_lnk_up),
        .I2(user_rst_n),
        .O(O26));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_bram_7x" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_bram_7x
   (MIMTXRDATA,
    mim_tx_ren,
    I1,
    wen_q,
    MIMTXRADDR,
    ADDRBWRADDR,
    wdata_q);
  output [17:0]MIMTXRDATA;
  input mim_tx_ren;
  input I1;
  input wen_q;
  input [10:0]MIMTXRADDR;
  input [10:0]ADDRBWRADDR;
  input [17:0]wdata_q;

  wire [10:0]ADDRBWRADDR;
  wire I1;
  wire [10:0]MIMTXRADDR;
  wire [17:0]MIMTXRDATA;
  wire mim_tx_ren;
  wire [17:0]wdata_q;
  wire wen_q;

pcie_7x_0_core_top_BRAM_SDP_MACRO_13 \use_sdp.ramb36sdp 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .I1(I1),
        .MIMTXRADDR(MIMTXRADDR),
        .MIMTXRDATA(MIMTXRDATA),
        .mim_tx_ren(mim_tx_ren),
        .wdata_q(wdata_q),
        .wen_q(wen_q));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_bram_7x" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_bram_7x_10
   (MIMTXRDATA,
    mim_tx_ren,
    I1,
    wen_q,
    MIMTXRADDR,
    ADDRBWRADDR,
    wdata_q);
  output [14:0]MIMTXRDATA;
  input mim_tx_ren;
  input I1;
  input wen_q;
  input [10:0]MIMTXRADDR;
  input [10:0]ADDRBWRADDR;
  input [14:0]wdata_q;

  wire [10:0]ADDRBWRADDR;
  wire I1;
  wire [10:0]MIMTXRADDR;
  wire [14:0]MIMTXRDATA;
  wire mim_tx_ren;
  wire [14:0]wdata_q;
  wire wen_q;

pcie_7x_0_core_top_BRAM_SDP_MACRO \use_sdp.ramb36sdp 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .I1(I1),
        .MIMTXRADDR(MIMTXRADDR),
        .MIMTXRDATA(MIMTXRDATA),
        .mim_tx_ren(mim_tx_ren),
        .wdata_q(wdata_q),
        .wen_q(wen_q));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_bram_7x" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_bram_7x_14
   (MIMRXRDATA,
    mim_rx_ren,
    I1,
    wen_q,
    MIMRXRADDR,
    ADDRBWRADDR,
    wdata_q);
  output [17:0]MIMRXRDATA;
  input mim_rx_ren;
  input I1;
  input wen_q;
  input [10:0]MIMRXRADDR;
  input [10:0]ADDRBWRADDR;
  input [17:0]wdata_q;

  wire [10:0]ADDRBWRADDR;
  wire I1;
  wire [10:0]MIMRXRADDR;
  wire [17:0]MIMRXRDATA;
  wire mim_rx_ren;
  wire [17:0]wdata_q;
  wire wen_q;

pcie_7x_0_core_top_BRAM_SDP_MACRO_21 \use_sdp.ramb36sdp 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .I1(I1),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXRDATA(MIMRXRDATA),
        .mim_rx_ren(mim_rx_ren),
        .wdata_q(wdata_q),
        .wen_q(wen_q));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_bram_7x" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_bram_7x_15
   (MIMRXRDATA,
    mim_rx_ren,
    I1,
    wen_q,
    MIMRXRADDR,
    ADDRBWRADDR,
    wdata_q);
  output [17:0]MIMRXRDATA;
  input mim_rx_ren;
  input I1;
  input wen_q;
  input [10:0]MIMRXRADDR;
  input [10:0]ADDRBWRADDR;
  input [17:0]wdata_q;

  wire [10:0]ADDRBWRADDR;
  wire I1;
  wire [10:0]MIMRXRADDR;
  wire [17:0]MIMRXRDATA;
  wire mim_rx_ren;
  wire [17:0]wdata_q;
  wire wen_q;

pcie_7x_0_core_top_BRAM_SDP_MACRO_20 \use_sdp.ramb36sdp 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .I1(I1),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXRDATA(MIMRXRDATA),
        .mim_rx_ren(mim_rx_ren),
        .wdata_q(wdata_q),
        .wen_q(wen_q));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_bram_7x" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_bram_7x_16
   (MIMRXRDATA,
    mim_rx_ren,
    I1,
    wen_q,
    MIMRXRADDR,
    ADDRBWRADDR,
    wdata_q);
  output [17:0]MIMRXRDATA;
  input mim_rx_ren;
  input I1;
  input wen_q;
  input [10:0]MIMRXRADDR;
  input [10:0]ADDRBWRADDR;
  input [17:0]wdata_q;

  wire [10:0]ADDRBWRADDR;
  wire I1;
  wire [10:0]MIMRXRADDR;
  wire [17:0]MIMRXRDATA;
  wire mim_rx_ren;
  wire [17:0]wdata_q;
  wire wen_q;

pcie_7x_0_core_top_BRAM_SDP_MACRO_19 \use_sdp.ramb36sdp 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .I1(I1),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXRDATA(MIMRXRDATA),
        .mim_rx_ren(mim_rx_ren),
        .wdata_q(wdata_q),
        .wen_q(wen_q));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_bram_7x" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_bram_7x_17
   (MIMRXRDATA,
    mim_rx_ren,
    I1,
    wen_q,
    MIMRXRADDR,
    ADDRBWRADDR,
    wdata_q);
  output [13:0]MIMRXRDATA;
  input mim_rx_ren;
  input I1;
  input wen_q;
  input [10:0]MIMRXRADDR;
  input [10:0]ADDRBWRADDR;
  input [13:0]wdata_q;

  wire [10:0]ADDRBWRADDR;
  wire I1;
  wire [10:0]MIMRXRADDR;
  wire [13:0]MIMRXRDATA;
  wire mim_rx_ren;
  wire [13:0]wdata_q;
  wire wen_q;

pcie_7x_0_core_top_BRAM_SDP_MACRO_18 \use_sdp.ramb36sdp 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .I1(I1),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXRDATA(MIMRXRDATA),
        .mim_rx_ren(mim_rx_ren),
        .wdata_q(wdata_q),
        .wen_q(wen_q));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_bram_7x" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_bram_7x_8
   (MIMTXRDATA,
    mim_tx_ren,
    I1,
    wen_q,
    MIMTXRADDR,
    ADDRBWRADDR,
    wdata_q);
  output [17:0]MIMTXRDATA;
  input mim_tx_ren;
  input I1;
  input wen_q;
  input [10:0]MIMTXRADDR;
  input [10:0]ADDRBWRADDR;
  input [17:0]wdata_q;

  wire [10:0]ADDRBWRADDR;
  wire I1;
  wire [10:0]MIMTXRADDR;
  wire [17:0]MIMTXRDATA;
  wire mim_tx_ren;
  wire [17:0]wdata_q;
  wire wen_q;

pcie_7x_0_core_top_BRAM_SDP_MACRO_12 \use_sdp.ramb36sdp 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .I1(I1),
        .MIMTXRADDR(MIMTXRADDR),
        .MIMTXRDATA(MIMTXRDATA),
        .mim_tx_ren(mim_tx_ren),
        .wdata_q(wdata_q),
        .wen_q(wen_q));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_bram_7x" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_bram_7x_9
   (MIMTXRDATA,
    mim_tx_ren,
    I1,
    wen_q,
    MIMTXRADDR,
    ADDRBWRADDR,
    wdata_q);
  output [17:0]MIMTXRDATA;
  input mim_tx_ren;
  input I1;
  input wen_q;
  input [10:0]MIMTXRADDR;
  input [10:0]ADDRBWRADDR;
  input [17:0]wdata_q;

  wire [10:0]ADDRBWRADDR;
  wire I1;
  wire [10:0]MIMTXRADDR;
  wire [17:0]MIMTXRDATA;
  wire mim_tx_ren;
  wire [17:0]wdata_q;
  wire wen_q;

pcie_7x_0_core_top_BRAM_SDP_MACRO_11 \use_sdp.ramb36sdp 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .I1(I1),
        .MIMTXRADDR(MIMTXRADDR),
        .MIMTXRDATA(MIMTXRDATA),
        .mim_tx_ren(mim_tx_ren),
        .wdata_q(wdata_q),
        .wen_q(wen_q));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_bram_top_7x" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_bram_top_7x
   (MIMTXRDATA,
    MIMRXRDATA,
    mim_tx_ren,
    I1,
    MIMTXRADDR,
    mim_rx_ren,
    MIMRXRADDR,
    mim_tx_wen,
    mim_rx_wen,
    MIMTXWADDR,
    MIMTXWDATA,
    MIMRXWADDR,
    MIMRXWDATA);
  output [68:0]MIMTXRDATA;
  output [67:0]MIMRXRDATA;
  input mim_tx_ren;
  input I1;
  input [10:0]MIMTXRADDR;
  input mim_rx_ren;
  input [10:0]MIMRXRADDR;
  input mim_tx_wen;
  input mim_rx_wen;
  input [10:0]MIMTXWADDR;
  input [68:0]MIMTXWDATA;
  input [10:0]MIMRXWADDR;
  input [67:0]MIMRXWDATA;

  wire I1;
  wire [10:0]MIMRXRADDR;
  wire [67:0]MIMRXRDATA;
  wire [10:0]MIMRXWADDR;
  wire [67:0]MIMRXWDATA;
  wire [10:0]MIMTXRADDR;
  wire [68:0]MIMTXRDATA;
  wire [10:0]MIMTXWADDR;
  wire [68:0]MIMTXWDATA;
  wire mim_rx_ren;
  wire mim_rx_wen;
  wire mim_tx_ren;
  wire mim_tx_wen;

pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_brams_7x pcie_brams_rx
       (.I1(I1),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXRDATA(MIMRXRDATA),
        .MIMRXWADDR(MIMRXWADDR),
        .MIMRXWDATA(MIMRXWDATA),
        .mim_rx_ren(mim_rx_ren),
        .mim_rx_wen(mim_rx_wen));
pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_brams_7x_7 pcie_brams_tx
       (.I1(I1),
        .MIMTXRADDR(MIMTXRADDR),
        .MIMTXRDATA(MIMTXRDATA),
        .MIMTXWADDR(MIMTXWADDR),
        .MIMTXWDATA(MIMTXWDATA),
        .mim_tx_ren(mim_tx_ren),
        .mim_tx_wen(mim_tx_wen));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_brams_7x" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_brams_7x
   (MIMRXRDATA,
    mim_rx_ren,
    I1,
    MIMRXRADDR,
    mim_rx_wen,
    MIMRXWADDR,
    MIMRXWDATA);
  output [67:0]MIMRXRDATA;
  input mim_rx_ren;
  input I1;
  input [10:0]MIMRXRADDR;
  input mim_rx_wen;
  input [10:0]MIMRXWADDR;
  input [67:0]MIMRXWDATA;

  wire I1;
  wire [10:0]MIMRXRADDR;
  wire [67:0]MIMRXRDATA;
  wire [10:0]MIMRXWADDR;
  wire [67:0]MIMRXWDATA;
  wire mim_rx_ren;
  wire mim_rx_wen;
  wire [10:0]waddr_q;
  wire [67:0]wdata_q;
  wire wen_q;

pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_bram_7x_14 \brams[0].ram 
       (.ADDRBWRADDR(waddr_q),
        .I1(I1),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXRDATA(MIMRXRDATA[17:0]),
        .mim_rx_ren(mim_rx_ren),
        .wdata_q(wdata_q[17:0]),
        .wen_q(wen_q));
pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_bram_7x_15 \brams[1].ram 
       (.ADDRBWRADDR(waddr_q),
        .I1(I1),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXRDATA(MIMRXRDATA[35:18]),
        .mim_rx_ren(mim_rx_ren),
        .wdata_q(wdata_q[35:18]),
        .wen_q(wen_q));
pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_bram_7x_16 \brams[2].ram 
       (.ADDRBWRADDR(waddr_q),
        .I1(I1),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXRDATA(MIMRXRDATA[53:36]),
        .mim_rx_ren(mim_rx_ren),
        .wdata_q(wdata_q[53:36]),
        .wen_q(wen_q));
pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_bram_7x_17 \brams[3].ram 
       (.ADDRBWRADDR(waddr_q),
        .I1(I1),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXRDATA(MIMRXRDATA[67:54]),
        .mim_rx_ren(mim_rx_ren),
        .wdata_q(wdata_q[67:54]),
        .wen_q(wen_q));
FDRE \wr_lat_2.waddr_q_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWADDR[0]),
        .Q(waddr_q[0]),
        .R(1'b0));
FDRE \wr_lat_2.waddr_q_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWADDR[10]),
        .Q(waddr_q[10]),
        .R(1'b0));
FDRE \wr_lat_2.waddr_q_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWADDR[1]),
        .Q(waddr_q[1]),
        .R(1'b0));
FDRE \wr_lat_2.waddr_q_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWADDR[2]),
        .Q(waddr_q[2]),
        .R(1'b0));
FDRE \wr_lat_2.waddr_q_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWADDR[3]),
        .Q(waddr_q[3]),
        .R(1'b0));
FDRE \wr_lat_2.waddr_q_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWADDR[4]),
        .Q(waddr_q[4]),
        .R(1'b0));
FDRE \wr_lat_2.waddr_q_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWADDR[5]),
        .Q(waddr_q[5]),
        .R(1'b0));
FDRE \wr_lat_2.waddr_q_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWADDR[6]),
        .Q(waddr_q[6]),
        .R(1'b0));
FDRE \wr_lat_2.waddr_q_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWADDR[7]),
        .Q(waddr_q[7]),
        .R(1'b0));
FDRE \wr_lat_2.waddr_q_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWADDR[8]),
        .Q(waddr_q[8]),
        .R(1'b0));
FDRE \wr_lat_2.waddr_q_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWADDR[9]),
        .Q(waddr_q[9]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[0]),
        .Q(wdata_q[0]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[10]),
        .Q(wdata_q[10]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[11]),
        .Q(wdata_q[11]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[12]),
        .Q(wdata_q[12]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[13]),
        .Q(wdata_q[13]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[14]),
        .Q(wdata_q[14]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[15]),
        .Q(wdata_q[15]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[16] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[16]),
        .Q(wdata_q[16]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[17] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[17]),
        .Q(wdata_q[17]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[18] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[18]),
        .Q(wdata_q[18]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[19] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[19]),
        .Q(wdata_q[19]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[1]),
        .Q(wdata_q[1]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[20] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[20]),
        .Q(wdata_q[20]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[21] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[21]),
        .Q(wdata_q[21]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[22] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[22]),
        .Q(wdata_q[22]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[23] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[23]),
        .Q(wdata_q[23]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[24] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[24]),
        .Q(wdata_q[24]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[25] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[25]),
        .Q(wdata_q[25]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[26] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[26]),
        .Q(wdata_q[26]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[27] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[27]),
        .Q(wdata_q[27]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[28] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[28]),
        .Q(wdata_q[28]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[29] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[29]),
        .Q(wdata_q[29]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[2]),
        .Q(wdata_q[2]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[30] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[30]),
        .Q(wdata_q[30]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[31] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[31]),
        .Q(wdata_q[31]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[32] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[32]),
        .Q(wdata_q[32]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[33] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[33]),
        .Q(wdata_q[33]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[34] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[34]),
        .Q(wdata_q[34]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[35] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[35]),
        .Q(wdata_q[35]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[36] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[36]),
        .Q(wdata_q[36]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[37] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[37]),
        .Q(wdata_q[37]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[38] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[38]),
        .Q(wdata_q[38]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[39] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[39]),
        .Q(wdata_q[39]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[3]),
        .Q(wdata_q[3]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[40] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[40]),
        .Q(wdata_q[40]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[41] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[41]),
        .Q(wdata_q[41]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[42] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[42]),
        .Q(wdata_q[42]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[43] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[43]),
        .Q(wdata_q[43]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[44] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[44]),
        .Q(wdata_q[44]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[45] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[45]),
        .Q(wdata_q[45]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[46] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[46]),
        .Q(wdata_q[46]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[47] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[47]),
        .Q(wdata_q[47]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[48] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[48]),
        .Q(wdata_q[48]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[49] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[49]),
        .Q(wdata_q[49]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[4]),
        .Q(wdata_q[4]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[50] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[50]),
        .Q(wdata_q[50]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[51] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[51]),
        .Q(wdata_q[51]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[52] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[52]),
        .Q(wdata_q[52]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[53] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[53]),
        .Q(wdata_q[53]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[54] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[54]),
        .Q(wdata_q[54]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[55] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[55]),
        .Q(wdata_q[55]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[56] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[56]),
        .Q(wdata_q[56]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[57] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[57]),
        .Q(wdata_q[57]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[58] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[58]),
        .Q(wdata_q[58]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[59] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[59]),
        .Q(wdata_q[59]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[5]),
        .Q(wdata_q[5]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[60] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[60]),
        .Q(wdata_q[60]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[61] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[61]),
        .Q(wdata_q[61]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[62] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[62]),
        .Q(wdata_q[62]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[63] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[63]),
        .Q(wdata_q[63]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[64] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[64]),
        .Q(wdata_q[64]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[65] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[65]),
        .Q(wdata_q[65]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[66] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[66]),
        .Q(wdata_q[66]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[67] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[67]),
        .Q(wdata_q[67]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[6]),
        .Q(wdata_q[6]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[7]),
        .Q(wdata_q[7]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[8]),
        .Q(wdata_q[8]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMRXWDATA[9]),
        .Q(wdata_q[9]),
        .R(1'b0));
FDRE \wr_lat_2.wen_q_reg 
       (.C(I1),
        .CE(1'b1),
        .D(mim_rx_wen),
        .Q(wen_q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_brams_7x" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_brams_7x_7
   (MIMTXRDATA,
    mim_tx_ren,
    I1,
    MIMTXRADDR,
    mim_tx_wen,
    MIMTXWADDR,
    MIMTXWDATA);
  output [68:0]MIMTXRDATA;
  input mim_tx_ren;
  input I1;
  input [10:0]MIMTXRADDR;
  input mim_tx_wen;
  input [10:0]MIMTXWADDR;
  input [68:0]MIMTXWDATA;

  wire I1;
  wire [10:0]MIMTXRADDR;
  wire [68:0]MIMTXRDATA;
  wire [10:0]MIMTXWADDR;
  wire [68:0]MIMTXWDATA;
  wire mim_tx_ren;
  wire mim_tx_wen;
  wire [10:0]waddr_q;
  wire [68:0]wdata_q;
  wire wen_q;

pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_bram_7x \brams[0].ram 
       (.ADDRBWRADDR(waddr_q),
        .I1(I1),
        .MIMTXRADDR(MIMTXRADDR),
        .MIMTXRDATA(MIMTXRDATA[17:0]),
        .mim_tx_ren(mim_tx_ren),
        .wdata_q(wdata_q[17:0]),
        .wen_q(wen_q));
pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_bram_7x_8 \brams[1].ram 
       (.ADDRBWRADDR(waddr_q),
        .I1(I1),
        .MIMTXRADDR(MIMTXRADDR),
        .MIMTXRDATA(MIMTXRDATA[35:18]),
        .mim_tx_ren(mim_tx_ren),
        .wdata_q(wdata_q[35:18]),
        .wen_q(wen_q));
pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_bram_7x_9 \brams[2].ram 
       (.ADDRBWRADDR(waddr_q),
        .I1(I1),
        .MIMTXRADDR(MIMTXRADDR),
        .MIMTXRDATA(MIMTXRDATA[53:36]),
        .mim_tx_ren(mim_tx_ren),
        .wdata_q(wdata_q[53:36]),
        .wen_q(wen_q));
pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_bram_7x_10 \brams[3].ram 
       (.ADDRBWRADDR(waddr_q),
        .I1(I1),
        .MIMTXRADDR(MIMTXRADDR),
        .MIMTXRDATA(MIMTXRDATA[68:54]),
        .mim_tx_ren(mim_tx_ren),
        .wdata_q(wdata_q[68:54]),
        .wen_q(wen_q));
FDRE \wr_lat_2.waddr_q_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWADDR[0]),
        .Q(waddr_q[0]),
        .R(1'b0));
FDRE \wr_lat_2.waddr_q_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWADDR[10]),
        .Q(waddr_q[10]),
        .R(1'b0));
FDRE \wr_lat_2.waddr_q_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWADDR[1]),
        .Q(waddr_q[1]),
        .R(1'b0));
FDRE \wr_lat_2.waddr_q_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWADDR[2]),
        .Q(waddr_q[2]),
        .R(1'b0));
FDRE \wr_lat_2.waddr_q_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWADDR[3]),
        .Q(waddr_q[3]),
        .R(1'b0));
FDRE \wr_lat_2.waddr_q_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWADDR[4]),
        .Q(waddr_q[4]),
        .R(1'b0));
FDRE \wr_lat_2.waddr_q_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWADDR[5]),
        .Q(waddr_q[5]),
        .R(1'b0));
FDRE \wr_lat_2.waddr_q_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWADDR[6]),
        .Q(waddr_q[6]),
        .R(1'b0));
FDRE \wr_lat_2.waddr_q_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWADDR[7]),
        .Q(waddr_q[7]),
        .R(1'b0));
FDRE \wr_lat_2.waddr_q_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWADDR[8]),
        .Q(waddr_q[8]),
        .R(1'b0));
FDRE \wr_lat_2.waddr_q_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWADDR[9]),
        .Q(waddr_q[9]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[0]),
        .Q(wdata_q[0]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[10]),
        .Q(wdata_q[10]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[11]),
        .Q(wdata_q[11]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[12]),
        .Q(wdata_q[12]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[13]),
        .Q(wdata_q[13]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[14]),
        .Q(wdata_q[14]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[15]),
        .Q(wdata_q[15]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[16] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[16]),
        .Q(wdata_q[16]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[17] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[17]),
        .Q(wdata_q[17]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[18] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[18]),
        .Q(wdata_q[18]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[19] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[19]),
        .Q(wdata_q[19]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[1]),
        .Q(wdata_q[1]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[20] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[20]),
        .Q(wdata_q[20]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[21] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[21]),
        .Q(wdata_q[21]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[22] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[22]),
        .Q(wdata_q[22]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[23] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[23]),
        .Q(wdata_q[23]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[24] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[24]),
        .Q(wdata_q[24]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[25] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[25]),
        .Q(wdata_q[25]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[26] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[26]),
        .Q(wdata_q[26]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[27] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[27]),
        .Q(wdata_q[27]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[28] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[28]),
        .Q(wdata_q[28]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[29] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[29]),
        .Q(wdata_q[29]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[2]),
        .Q(wdata_q[2]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[30] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[30]),
        .Q(wdata_q[30]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[31] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[31]),
        .Q(wdata_q[31]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[32] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[32]),
        .Q(wdata_q[32]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[33] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[33]),
        .Q(wdata_q[33]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[34] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[34]),
        .Q(wdata_q[34]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[35] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[35]),
        .Q(wdata_q[35]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[36] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[36]),
        .Q(wdata_q[36]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[37] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[37]),
        .Q(wdata_q[37]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[38] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[38]),
        .Q(wdata_q[38]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[39] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[39]),
        .Q(wdata_q[39]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[3]),
        .Q(wdata_q[3]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[40] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[40]),
        .Q(wdata_q[40]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[41] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[41]),
        .Q(wdata_q[41]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[42] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[42]),
        .Q(wdata_q[42]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[43] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[43]),
        .Q(wdata_q[43]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[44] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[44]),
        .Q(wdata_q[44]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[45] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[45]),
        .Q(wdata_q[45]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[46] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[46]),
        .Q(wdata_q[46]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[47] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[47]),
        .Q(wdata_q[47]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[48] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[48]),
        .Q(wdata_q[48]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[49] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[49]),
        .Q(wdata_q[49]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[4]),
        .Q(wdata_q[4]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[50] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[50]),
        .Q(wdata_q[50]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[51] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[51]),
        .Q(wdata_q[51]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[52] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[52]),
        .Q(wdata_q[52]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[53] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[53]),
        .Q(wdata_q[53]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[54] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[54]),
        .Q(wdata_q[54]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[55] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[55]),
        .Q(wdata_q[55]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[56] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[56]),
        .Q(wdata_q[56]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[57] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[57]),
        .Q(wdata_q[57]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[58] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[58]),
        .Q(wdata_q[58]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[59] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[59]),
        .Q(wdata_q[59]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[5]),
        .Q(wdata_q[5]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[60] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[60]),
        .Q(wdata_q[60]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[61] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[61]),
        .Q(wdata_q[61]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[62] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[62]),
        .Q(wdata_q[62]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[63] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[63]),
        .Q(wdata_q[63]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[64] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[64]),
        .Q(wdata_q[64]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[65] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[65]),
        .Q(wdata_q[65]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[66] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[66]),
        .Q(wdata_q[66]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[67] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[67]),
        .Q(wdata_q[67]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[68] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[68]),
        .Q(wdata_q[68]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[6]),
        .Q(wdata_q[6]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[7]),
        .Q(wdata_q[7]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[8]),
        .Q(wdata_q[8]),
        .R(1'b0));
FDRE \wr_lat_2.wdata_q_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(MIMTXWDATA[9]),
        .Q(wdata_q[9]),
        .R(1'b0));
FDRE \wr_lat_2.wen_q_reg 
       (.C(I1),
        .CE(1'b1),
        .D(mim_tx_wen),
        .Q(wen_q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_pipe_lane" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_pipe_lane
   (PIPE_RXPOLARITY,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    pipe_rx1_valid,
    pipe_rx1_chanisaligned,
    pipe_rx1_phy_status,
    pipe_rx1_elec_idle,
    PIPE_TXDATAK,
    PIPE_TXDATA,
    PIPE_POWERDOWN,
    O3,
    O4,
    O9,
    phy_rdy_n_int,
    pipe_rx1_polarity,
    CLK,
    pipe_tx1_compliance,
    pipe_tx1_elec_idle,
    pipe_rx1_valid_gt,
    PIPE_RXCHANISALIGNED,
    I5,
    I6,
    I1,
    I26,
    I34,
    I41,
    I42,
    I43);
  output [0:0]PIPE_RXPOLARITY;
  output [0:0]PIPE_TXCOMPLIANCE;
  output [0:0]PIPE_TXELECIDLE;
  output pipe_rx1_valid;
  output pipe_rx1_chanisaligned;
  output pipe_rx1_phy_status;
  output pipe_rx1_elec_idle;
  output [1:0]PIPE_TXDATAK;
  output [15:0]PIPE_TXDATA;
  output [1:0]PIPE_POWERDOWN;
  output [1:0]O3;
  output [15:0]O4;
  output [2:0]O9;
  input phy_rdy_n_int;
  input pipe_rx1_polarity;
  input CLK;
  input pipe_tx1_compliance;
  input pipe_tx1_elec_idle;
  input pipe_rx1_valid_gt;
  input [0:0]PIPE_RXCHANISALIGNED;
  input I5;
  input I6;
  input [1:0]I1;
  input [15:0]I26;
  input [1:0]I34;
  input [1:0]I41;
  input [15:0]I42;
  input [2:0]I43;

  wire CLK;
  wire [1:0]I1;
  wire [15:0]I26;
  wire [1:0]I34;
  wire [1:0]I41;
  wire [15:0]I42;
  wire [2:0]I43;
  wire I5;
  wire I6;
  wire [1:0]O3;
  wire [15:0]O4;
  wire [2:0]O9;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXELECIDLE;
  wire phy_rdy_n_int;
  wire pipe_rx1_chanisaligned;
  wire pipe_rx1_elec_idle;
  wire pipe_rx1_phy_status;
  wire pipe_rx1_polarity;
  wire pipe_rx1_valid;
  wire pipe_rx1_valid_gt;
  wire pipe_tx1_compliance;
  wire pipe_tx1_elec_idle;

FDRE \pipe_stages_1.pipe_rx_chanisaligned_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(PIPE_RXCHANISALIGNED),
        .Q(pipe_rx1_chanisaligned),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I41[0]),
        .Q(O3[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I41[1]),
        .Q(O3[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I42[0]),
        .Q(O4[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(I42[10]),
        .Q(O4[10]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(I42[11]),
        .Q(O4[11]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(I42[12]),
        .Q(O4[12]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(I42[13]),
        .Q(O4[13]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(I42[14]),
        .Q(O4[14]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(I42[15]),
        .Q(O4[15]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I42[1]),
        .Q(O4[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I42[2]),
        .Q(O4[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I42[3]),
        .Q(O4[3]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I42[4]),
        .Q(O4[4]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I42[5]),
        .Q(O4[5]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I42[6]),
        .Q(O4[6]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I42[7]),
        .Q(O4[7]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(I42[8]),
        .Q(O4[8]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(I42[9]),
        .Q(O4[9]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_elec_idle_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I6),
        .Q(pipe_rx1_elec_idle),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_phy_status_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I5),
        .Q(pipe_rx1_phy_status),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_polarity_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_rx1_polarity),
        .Q(PIPE_RXPOLARITY),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I43[0]),
        .Q(O9[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I43[1]),
        .Q(O9[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I43[2]),
        .Q(O9[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_valid_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_rx1_valid_gt),
        .Q(pipe_rx1_valid),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I1[0]),
        .Q(PIPE_TXDATAK[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I1[1]),
        .Q(PIPE_TXDATAK[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_compliance_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx1_compliance),
        .Q(PIPE_TXCOMPLIANCE),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I26[0]),
        .Q(PIPE_TXDATA[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(I26[10]),
        .Q(PIPE_TXDATA[10]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(I26[11]),
        .Q(PIPE_TXDATA[11]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(I26[12]),
        .Q(PIPE_TXDATA[12]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(I26[13]),
        .Q(PIPE_TXDATA[13]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(I26[14]),
        .Q(PIPE_TXDATA[14]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(I26[15]),
        .Q(PIPE_TXDATA[15]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I26[1]),
        .Q(PIPE_TXDATA[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I26[2]),
        .Q(PIPE_TXDATA[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I26[3]),
        .Q(PIPE_TXDATA[3]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I26[4]),
        .Q(PIPE_TXDATA[4]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I26[5]),
        .Q(PIPE_TXDATA[5]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I26[6]),
        .Q(PIPE_TXDATA[6]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I26[7]),
        .Q(PIPE_TXDATA[7]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(I26[8]),
        .Q(PIPE_TXDATA[8]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(I26[9]),
        .Q(PIPE_TXDATA[9]),
        .R(phy_rdy_n_int));
FDSE \pipe_stages_1.pipe_tx_elec_idle_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx1_elec_idle),
        .Q(PIPE_TXELECIDLE),
        .S(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_powerdown_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I34[0]),
        .Q(PIPE_POWERDOWN[0]),
        .R(phy_rdy_n_int));
FDSE \pipe_stages_1.pipe_tx_powerdown_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I34[1]),
        .Q(PIPE_POWERDOWN[1]),
        .S(phy_rdy_n_int));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_pipe_lane" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_pipe_lane_0
   (PIPE_RXPOLARITY,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    pipe_rx2_valid,
    pipe_rx2_chanisaligned,
    pipe_rx2_phy_status,
    pipe_rx2_elec_idle,
    PIPE_TXDATAK,
    PIPE_TXDATA,
    PIPE_POWERDOWN,
    O10,
    O11,
    O12,
    phy_rdy_n_int,
    pipe_rx2_polarity,
    CLK,
    pipe_tx2_compliance,
    pipe_tx2_elec_idle,
    pipe_rx2_valid_gt,
    PIPE_RXCHANISALIGNED,
    I7,
    I8,
    I2,
    I27,
    I35,
    I44,
    I45,
    I46);
  output [0:0]PIPE_RXPOLARITY;
  output [0:0]PIPE_TXCOMPLIANCE;
  output [0:0]PIPE_TXELECIDLE;
  output pipe_rx2_valid;
  output pipe_rx2_chanisaligned;
  output pipe_rx2_phy_status;
  output pipe_rx2_elec_idle;
  output [1:0]PIPE_TXDATAK;
  output [15:0]PIPE_TXDATA;
  output [1:0]PIPE_POWERDOWN;
  output [1:0]O10;
  output [15:0]O11;
  output [2:0]O12;
  input phy_rdy_n_int;
  input pipe_rx2_polarity;
  input CLK;
  input pipe_tx2_compliance;
  input pipe_tx2_elec_idle;
  input pipe_rx2_valid_gt;
  input [0:0]PIPE_RXCHANISALIGNED;
  input I7;
  input I8;
  input [1:0]I2;
  input [15:0]I27;
  input [1:0]I35;
  input [1:0]I44;
  input [15:0]I45;
  input [2:0]I46;

  wire CLK;
  wire [1:0]I2;
  wire [15:0]I27;
  wire [1:0]I35;
  wire [1:0]I44;
  wire [15:0]I45;
  wire [2:0]I46;
  wire I7;
  wire I8;
  wire [1:0]O10;
  wire [15:0]O11;
  wire [2:0]O12;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXELECIDLE;
  wire phy_rdy_n_int;
  wire pipe_rx2_chanisaligned;
  wire pipe_rx2_elec_idle;
  wire pipe_rx2_phy_status;
  wire pipe_rx2_polarity;
  wire pipe_rx2_valid;
  wire pipe_rx2_valid_gt;
  wire pipe_tx2_compliance;
  wire pipe_tx2_elec_idle;

FDRE \pipe_stages_1.pipe_rx_chanisaligned_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(PIPE_RXCHANISALIGNED),
        .Q(pipe_rx2_chanisaligned),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I44[0]),
        .Q(O10[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I44[1]),
        .Q(O10[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I45[0]),
        .Q(O11[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(I45[10]),
        .Q(O11[10]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(I45[11]),
        .Q(O11[11]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(I45[12]),
        .Q(O11[12]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(I45[13]),
        .Q(O11[13]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(I45[14]),
        .Q(O11[14]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(I45[15]),
        .Q(O11[15]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I45[1]),
        .Q(O11[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I45[2]),
        .Q(O11[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I45[3]),
        .Q(O11[3]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I45[4]),
        .Q(O11[4]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I45[5]),
        .Q(O11[5]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I45[6]),
        .Q(O11[6]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I45[7]),
        .Q(O11[7]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(I45[8]),
        .Q(O11[8]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(I45[9]),
        .Q(O11[9]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_elec_idle_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I8),
        .Q(pipe_rx2_elec_idle),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_phy_status_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I7),
        .Q(pipe_rx2_phy_status),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_polarity_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_rx2_polarity),
        .Q(PIPE_RXPOLARITY),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I46[0]),
        .Q(O12[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I46[1]),
        .Q(O12[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I46[2]),
        .Q(O12[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_valid_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_rx2_valid_gt),
        .Q(pipe_rx2_valid),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I2[0]),
        .Q(PIPE_TXDATAK[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I2[1]),
        .Q(PIPE_TXDATAK[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_compliance_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx2_compliance),
        .Q(PIPE_TXCOMPLIANCE),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I27[0]),
        .Q(PIPE_TXDATA[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(I27[10]),
        .Q(PIPE_TXDATA[10]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(I27[11]),
        .Q(PIPE_TXDATA[11]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(I27[12]),
        .Q(PIPE_TXDATA[12]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(I27[13]),
        .Q(PIPE_TXDATA[13]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(I27[14]),
        .Q(PIPE_TXDATA[14]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(I27[15]),
        .Q(PIPE_TXDATA[15]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I27[1]),
        .Q(PIPE_TXDATA[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I27[2]),
        .Q(PIPE_TXDATA[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I27[3]),
        .Q(PIPE_TXDATA[3]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I27[4]),
        .Q(PIPE_TXDATA[4]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I27[5]),
        .Q(PIPE_TXDATA[5]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I27[6]),
        .Q(PIPE_TXDATA[6]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I27[7]),
        .Q(PIPE_TXDATA[7]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(I27[8]),
        .Q(PIPE_TXDATA[8]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(I27[9]),
        .Q(PIPE_TXDATA[9]),
        .R(phy_rdy_n_int));
FDSE \pipe_stages_1.pipe_tx_elec_idle_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx2_elec_idle),
        .Q(PIPE_TXELECIDLE),
        .S(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_powerdown_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I35[0]),
        .Q(PIPE_POWERDOWN[0]),
        .R(phy_rdy_n_int));
FDSE \pipe_stages_1.pipe_tx_powerdown_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I35[1]),
        .Q(PIPE_POWERDOWN[1]),
        .S(phy_rdy_n_int));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_pipe_lane" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_pipe_lane_1
   (PIPE_RXPOLARITY,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    pipe_rx3_valid,
    pipe_rx3_chanisaligned,
    pipe_rx3_phy_status,
    pipe_rx3_elec_idle,
    PIPE_TXDATAK,
    PIPE_TXDATA,
    PIPE_POWERDOWN,
    O13,
    O14,
    O17,
    phy_rdy_n_int,
    pipe_rx3_polarity,
    CLK,
    pipe_tx3_compliance,
    pipe_tx3_elec_idle,
    pipe_rx3_valid_gt,
    PIPE_RXCHANISALIGNED,
    I9,
    I10,
    I3,
    I28,
    I36,
    I47,
    I48,
    I49);
  output [0:0]PIPE_RXPOLARITY;
  output [0:0]PIPE_TXCOMPLIANCE;
  output [0:0]PIPE_TXELECIDLE;
  output pipe_rx3_valid;
  output pipe_rx3_chanisaligned;
  output pipe_rx3_phy_status;
  output pipe_rx3_elec_idle;
  output [1:0]PIPE_TXDATAK;
  output [15:0]PIPE_TXDATA;
  output [1:0]PIPE_POWERDOWN;
  output [1:0]O13;
  output [15:0]O14;
  output [2:0]O17;
  input phy_rdy_n_int;
  input pipe_rx3_polarity;
  input CLK;
  input pipe_tx3_compliance;
  input pipe_tx3_elec_idle;
  input pipe_rx3_valid_gt;
  input [0:0]PIPE_RXCHANISALIGNED;
  input I9;
  input I10;
  input [1:0]I3;
  input [15:0]I28;
  input [1:0]I36;
  input [1:0]I47;
  input [15:0]I48;
  input [2:0]I49;

  wire CLK;
  wire I10;
  wire [15:0]I28;
  wire [1:0]I3;
  wire [1:0]I36;
  wire [1:0]I47;
  wire [15:0]I48;
  wire [2:0]I49;
  wire I9;
  wire [1:0]O13;
  wire [15:0]O14;
  wire [2:0]O17;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXELECIDLE;
  wire phy_rdy_n_int;
  wire pipe_rx3_chanisaligned;
  wire pipe_rx3_elec_idle;
  wire pipe_rx3_phy_status;
  wire pipe_rx3_polarity;
  wire pipe_rx3_valid;
  wire pipe_rx3_valid_gt;
  wire pipe_tx3_compliance;
  wire pipe_tx3_elec_idle;

FDRE \pipe_stages_1.pipe_rx_chanisaligned_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(PIPE_RXCHANISALIGNED),
        .Q(pipe_rx3_chanisaligned),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I47[0]),
        .Q(O13[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I47[1]),
        .Q(O13[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I48[0]),
        .Q(O14[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(I48[10]),
        .Q(O14[10]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(I48[11]),
        .Q(O14[11]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(I48[12]),
        .Q(O14[12]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(I48[13]),
        .Q(O14[13]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(I48[14]),
        .Q(O14[14]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(I48[15]),
        .Q(O14[15]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I48[1]),
        .Q(O14[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I48[2]),
        .Q(O14[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I48[3]),
        .Q(O14[3]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I48[4]),
        .Q(O14[4]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I48[5]),
        .Q(O14[5]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I48[6]),
        .Q(O14[6]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I48[7]),
        .Q(O14[7]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(I48[8]),
        .Q(O14[8]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(I48[9]),
        .Q(O14[9]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_elec_idle_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I10),
        .Q(pipe_rx3_elec_idle),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_phy_status_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I9),
        .Q(pipe_rx3_phy_status),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_polarity_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_rx3_polarity),
        .Q(PIPE_RXPOLARITY),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I49[0]),
        .Q(O17[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I49[1]),
        .Q(O17[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I49[2]),
        .Q(O17[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_valid_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_rx3_valid_gt),
        .Q(pipe_rx3_valid),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I3[0]),
        .Q(PIPE_TXDATAK[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I3[1]),
        .Q(PIPE_TXDATAK[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_compliance_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx3_compliance),
        .Q(PIPE_TXCOMPLIANCE),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I28[0]),
        .Q(PIPE_TXDATA[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(I28[10]),
        .Q(PIPE_TXDATA[10]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(I28[11]),
        .Q(PIPE_TXDATA[11]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(I28[12]),
        .Q(PIPE_TXDATA[12]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(I28[13]),
        .Q(PIPE_TXDATA[13]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(I28[14]),
        .Q(PIPE_TXDATA[14]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(I28[15]),
        .Q(PIPE_TXDATA[15]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I28[1]),
        .Q(PIPE_TXDATA[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I28[2]),
        .Q(PIPE_TXDATA[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I28[3]),
        .Q(PIPE_TXDATA[3]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I28[4]),
        .Q(PIPE_TXDATA[4]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I28[5]),
        .Q(PIPE_TXDATA[5]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I28[6]),
        .Q(PIPE_TXDATA[6]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I28[7]),
        .Q(PIPE_TXDATA[7]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(I28[8]),
        .Q(PIPE_TXDATA[8]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(I28[9]),
        .Q(PIPE_TXDATA[9]),
        .R(phy_rdy_n_int));
FDSE \pipe_stages_1.pipe_tx_elec_idle_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx3_elec_idle),
        .Q(PIPE_TXELECIDLE),
        .S(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_powerdown_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I36[0]),
        .Q(PIPE_POWERDOWN[0]),
        .R(phy_rdy_n_int));
FDSE \pipe_stages_1.pipe_tx_powerdown_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I36[1]),
        .Q(PIPE_POWERDOWN[1]),
        .S(phy_rdy_n_int));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_pipe_lane" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_pipe_lane_2
   (PIPE_RXPOLARITY,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    pipe_rx4_valid,
    pipe_rx4_chanisaligned,
    pipe_rx4_phy_status,
    pipe_rx4_elec_idle,
    PIPE_TXDATAK,
    PIPE_TXDATA,
    PIPE_POWERDOWN,
    O18,
    O19,
    O20,
    phy_rdy_n_int,
    pipe_rx4_polarity,
    CLK,
    pipe_tx4_compliance,
    pipe_tx4_elec_idle,
    pipe_rx4_valid_gt,
    PIPE_RXCHANISALIGNED,
    I11,
    I12,
    I4,
    I29,
    I37,
    I50,
    I51,
    I52);
  output [0:0]PIPE_RXPOLARITY;
  output [0:0]PIPE_TXCOMPLIANCE;
  output [0:0]PIPE_TXELECIDLE;
  output pipe_rx4_valid;
  output pipe_rx4_chanisaligned;
  output pipe_rx4_phy_status;
  output pipe_rx4_elec_idle;
  output [1:0]PIPE_TXDATAK;
  output [15:0]PIPE_TXDATA;
  output [1:0]PIPE_POWERDOWN;
  output [1:0]O18;
  output [15:0]O19;
  output [2:0]O20;
  input phy_rdy_n_int;
  input pipe_rx4_polarity;
  input CLK;
  input pipe_tx4_compliance;
  input pipe_tx4_elec_idle;
  input pipe_rx4_valid_gt;
  input [0:0]PIPE_RXCHANISALIGNED;
  input I11;
  input I12;
  input [1:0]I4;
  input [15:0]I29;
  input [1:0]I37;
  input [1:0]I50;
  input [15:0]I51;
  input [2:0]I52;

  wire CLK;
  wire I11;
  wire I12;
  wire [15:0]I29;
  wire [1:0]I37;
  wire [1:0]I4;
  wire [1:0]I50;
  wire [15:0]I51;
  wire [2:0]I52;
  wire [1:0]O18;
  wire [15:0]O19;
  wire [2:0]O20;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXELECIDLE;
  wire phy_rdy_n_int;
  wire pipe_rx4_chanisaligned;
  wire pipe_rx4_elec_idle;
  wire pipe_rx4_phy_status;
  wire pipe_rx4_polarity;
  wire pipe_rx4_valid;
  wire pipe_rx4_valid_gt;
  wire pipe_tx4_compliance;
  wire pipe_tx4_elec_idle;

FDRE \pipe_stages_1.pipe_rx_chanisaligned_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(PIPE_RXCHANISALIGNED),
        .Q(pipe_rx4_chanisaligned),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I50[0]),
        .Q(O18[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I50[1]),
        .Q(O18[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I51[0]),
        .Q(O19[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(I51[10]),
        .Q(O19[10]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(I51[11]),
        .Q(O19[11]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(I51[12]),
        .Q(O19[12]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(I51[13]),
        .Q(O19[13]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(I51[14]),
        .Q(O19[14]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(I51[15]),
        .Q(O19[15]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I51[1]),
        .Q(O19[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I51[2]),
        .Q(O19[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I51[3]),
        .Q(O19[3]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I51[4]),
        .Q(O19[4]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I51[5]),
        .Q(O19[5]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I51[6]),
        .Q(O19[6]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I51[7]),
        .Q(O19[7]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(I51[8]),
        .Q(O19[8]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(I51[9]),
        .Q(O19[9]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_elec_idle_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I12),
        .Q(pipe_rx4_elec_idle),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_phy_status_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I11),
        .Q(pipe_rx4_phy_status),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_polarity_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_rx4_polarity),
        .Q(PIPE_RXPOLARITY),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I52[0]),
        .Q(O20[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I52[1]),
        .Q(O20[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I52[2]),
        .Q(O20[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_valid_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_rx4_valid_gt),
        .Q(pipe_rx4_valid),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I4[0]),
        .Q(PIPE_TXDATAK[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I4[1]),
        .Q(PIPE_TXDATAK[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_compliance_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx4_compliance),
        .Q(PIPE_TXCOMPLIANCE),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I29[0]),
        .Q(PIPE_TXDATA[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(I29[10]),
        .Q(PIPE_TXDATA[10]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(I29[11]),
        .Q(PIPE_TXDATA[11]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(I29[12]),
        .Q(PIPE_TXDATA[12]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(I29[13]),
        .Q(PIPE_TXDATA[13]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(I29[14]),
        .Q(PIPE_TXDATA[14]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(I29[15]),
        .Q(PIPE_TXDATA[15]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I29[1]),
        .Q(PIPE_TXDATA[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I29[2]),
        .Q(PIPE_TXDATA[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I29[3]),
        .Q(PIPE_TXDATA[3]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I29[4]),
        .Q(PIPE_TXDATA[4]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I29[5]),
        .Q(PIPE_TXDATA[5]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I29[6]),
        .Q(PIPE_TXDATA[6]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I29[7]),
        .Q(PIPE_TXDATA[7]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(I29[8]),
        .Q(PIPE_TXDATA[8]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(I29[9]),
        .Q(PIPE_TXDATA[9]),
        .R(phy_rdy_n_int));
FDSE \pipe_stages_1.pipe_tx_elec_idle_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx4_elec_idle),
        .Q(PIPE_TXELECIDLE),
        .S(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_powerdown_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I37[0]),
        .Q(PIPE_POWERDOWN[0]),
        .R(phy_rdy_n_int));
FDSE \pipe_stages_1.pipe_tx_powerdown_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I37[1]),
        .Q(PIPE_POWERDOWN[1]),
        .S(phy_rdy_n_int));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_pipe_lane" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_pipe_lane_3
   (PIPE_RXPOLARITY,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    pipe_rx5_valid,
    pipe_rx5_chanisaligned,
    pipe_rx5_phy_status,
    pipe_rx5_elec_idle,
    PIPE_TXDATAK,
    PIPE_TXDATA,
    PIPE_POWERDOWN,
    O21,
    O22,
    O23,
    phy_rdy_n_int,
    pipe_rx5_polarity,
    CLK,
    pipe_tx5_compliance,
    pipe_tx5_elec_idle,
    pipe_rx5_valid_gt,
    PIPE_RXCHANISALIGNED,
    I13,
    I14,
    I19,
    I30,
    I38,
    I53,
    I54,
    I55);
  output [0:0]PIPE_RXPOLARITY;
  output [0:0]PIPE_TXCOMPLIANCE;
  output [0:0]PIPE_TXELECIDLE;
  output pipe_rx5_valid;
  output pipe_rx5_chanisaligned;
  output pipe_rx5_phy_status;
  output pipe_rx5_elec_idle;
  output [1:0]PIPE_TXDATAK;
  output [15:0]PIPE_TXDATA;
  output [1:0]PIPE_POWERDOWN;
  output [1:0]O21;
  output [15:0]O22;
  output [2:0]O23;
  input phy_rdy_n_int;
  input pipe_rx5_polarity;
  input CLK;
  input pipe_tx5_compliance;
  input pipe_tx5_elec_idle;
  input pipe_rx5_valid_gt;
  input [0:0]PIPE_RXCHANISALIGNED;
  input I13;
  input I14;
  input [1:0]I19;
  input [15:0]I30;
  input [1:0]I38;
  input [1:0]I53;
  input [15:0]I54;
  input [2:0]I55;

  wire CLK;
  wire I13;
  wire I14;
  wire [1:0]I19;
  wire [15:0]I30;
  wire [1:0]I38;
  wire [1:0]I53;
  wire [15:0]I54;
  wire [2:0]I55;
  wire [1:0]O21;
  wire [15:0]O22;
  wire [2:0]O23;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXELECIDLE;
  wire phy_rdy_n_int;
  wire pipe_rx5_chanisaligned;
  wire pipe_rx5_elec_idle;
  wire pipe_rx5_phy_status;
  wire pipe_rx5_polarity;
  wire pipe_rx5_valid;
  wire pipe_rx5_valid_gt;
  wire pipe_tx5_compliance;
  wire pipe_tx5_elec_idle;

FDRE \pipe_stages_1.pipe_rx_chanisaligned_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(PIPE_RXCHANISALIGNED),
        .Q(pipe_rx5_chanisaligned),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I53[0]),
        .Q(O21[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I53[1]),
        .Q(O21[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I54[0]),
        .Q(O22[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(I54[10]),
        .Q(O22[10]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(I54[11]),
        .Q(O22[11]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(I54[12]),
        .Q(O22[12]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(I54[13]),
        .Q(O22[13]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(I54[14]),
        .Q(O22[14]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(I54[15]),
        .Q(O22[15]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I54[1]),
        .Q(O22[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I54[2]),
        .Q(O22[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I54[3]),
        .Q(O22[3]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I54[4]),
        .Q(O22[4]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I54[5]),
        .Q(O22[5]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I54[6]),
        .Q(O22[6]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I54[7]),
        .Q(O22[7]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(I54[8]),
        .Q(O22[8]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(I54[9]),
        .Q(O22[9]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_elec_idle_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I14),
        .Q(pipe_rx5_elec_idle),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_phy_status_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I13),
        .Q(pipe_rx5_phy_status),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_polarity_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_rx5_polarity),
        .Q(PIPE_RXPOLARITY),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I55[0]),
        .Q(O23[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I55[1]),
        .Q(O23[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I55[2]),
        .Q(O23[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_valid_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_rx5_valid_gt),
        .Q(pipe_rx5_valid),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I19[0]),
        .Q(PIPE_TXDATAK[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I19[1]),
        .Q(PIPE_TXDATAK[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_compliance_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx5_compliance),
        .Q(PIPE_TXCOMPLIANCE),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I30[0]),
        .Q(PIPE_TXDATA[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(I30[10]),
        .Q(PIPE_TXDATA[10]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(I30[11]),
        .Q(PIPE_TXDATA[11]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(I30[12]),
        .Q(PIPE_TXDATA[12]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(I30[13]),
        .Q(PIPE_TXDATA[13]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(I30[14]),
        .Q(PIPE_TXDATA[14]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(I30[15]),
        .Q(PIPE_TXDATA[15]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I30[1]),
        .Q(PIPE_TXDATA[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I30[2]),
        .Q(PIPE_TXDATA[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I30[3]),
        .Q(PIPE_TXDATA[3]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I30[4]),
        .Q(PIPE_TXDATA[4]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I30[5]),
        .Q(PIPE_TXDATA[5]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I30[6]),
        .Q(PIPE_TXDATA[6]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I30[7]),
        .Q(PIPE_TXDATA[7]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(I30[8]),
        .Q(PIPE_TXDATA[8]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(I30[9]),
        .Q(PIPE_TXDATA[9]),
        .R(phy_rdy_n_int));
FDSE \pipe_stages_1.pipe_tx_elec_idle_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx5_elec_idle),
        .Q(PIPE_TXELECIDLE),
        .S(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_powerdown_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I38[0]),
        .Q(PIPE_POWERDOWN[0]),
        .R(phy_rdy_n_int));
FDSE \pipe_stages_1.pipe_tx_powerdown_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I38[1]),
        .Q(PIPE_POWERDOWN[1]),
        .S(phy_rdy_n_int));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_pipe_lane" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_pipe_lane_4
   (PIPE_RXPOLARITY,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    pipe_rx6_valid,
    pipe_rx6_chanisaligned,
    pipe_rx6_phy_status,
    pipe_rx6_elec_idle,
    PIPE_TXDATAK,
    PIPE_TXDATA,
    PIPE_POWERDOWN,
    O24,
    O25,
    O26,
    phy_rdy_n_int,
    pipe_rx6_polarity,
    CLK,
    pipe_tx6_compliance,
    pipe_tx6_elec_idle,
    pipe_rx6_valid_gt,
    PIPE_RXCHANISALIGNED,
    I15,
    I16,
    I23,
    I31,
    I39,
    I56,
    I57,
    I58);
  output [0:0]PIPE_RXPOLARITY;
  output [0:0]PIPE_TXCOMPLIANCE;
  output [0:0]PIPE_TXELECIDLE;
  output pipe_rx6_valid;
  output pipe_rx6_chanisaligned;
  output pipe_rx6_phy_status;
  output pipe_rx6_elec_idle;
  output [1:0]PIPE_TXDATAK;
  output [15:0]PIPE_TXDATA;
  output [1:0]PIPE_POWERDOWN;
  output [1:0]O24;
  output [15:0]O25;
  output [2:0]O26;
  input phy_rdy_n_int;
  input pipe_rx6_polarity;
  input CLK;
  input pipe_tx6_compliance;
  input pipe_tx6_elec_idle;
  input pipe_rx6_valid_gt;
  input [0:0]PIPE_RXCHANISALIGNED;
  input I15;
  input I16;
  input [1:0]I23;
  input [15:0]I31;
  input [1:0]I39;
  input [1:0]I56;
  input [15:0]I57;
  input [2:0]I58;

  wire CLK;
  wire I15;
  wire I16;
  wire [1:0]I23;
  wire [15:0]I31;
  wire [1:0]I39;
  wire [1:0]I56;
  wire [15:0]I57;
  wire [2:0]I58;
  wire [1:0]O24;
  wire [15:0]O25;
  wire [2:0]O26;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXELECIDLE;
  wire phy_rdy_n_int;
  wire pipe_rx6_chanisaligned;
  wire pipe_rx6_elec_idle;
  wire pipe_rx6_phy_status;
  wire pipe_rx6_polarity;
  wire pipe_rx6_valid;
  wire pipe_rx6_valid_gt;
  wire pipe_tx6_compliance;
  wire pipe_tx6_elec_idle;

FDRE \pipe_stages_1.pipe_rx_chanisaligned_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(PIPE_RXCHANISALIGNED),
        .Q(pipe_rx6_chanisaligned),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I56[0]),
        .Q(O24[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I56[1]),
        .Q(O24[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I57[0]),
        .Q(O25[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(I57[10]),
        .Q(O25[10]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(I57[11]),
        .Q(O25[11]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(I57[12]),
        .Q(O25[12]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(I57[13]),
        .Q(O25[13]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(I57[14]),
        .Q(O25[14]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(I57[15]),
        .Q(O25[15]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I57[1]),
        .Q(O25[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I57[2]),
        .Q(O25[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I57[3]),
        .Q(O25[3]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I57[4]),
        .Q(O25[4]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I57[5]),
        .Q(O25[5]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I57[6]),
        .Q(O25[6]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I57[7]),
        .Q(O25[7]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(I57[8]),
        .Q(O25[8]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(I57[9]),
        .Q(O25[9]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_elec_idle_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I16),
        .Q(pipe_rx6_elec_idle),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_phy_status_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I15),
        .Q(pipe_rx6_phy_status),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_polarity_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_rx6_polarity),
        .Q(PIPE_RXPOLARITY),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I58[0]),
        .Q(O26[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I58[1]),
        .Q(O26[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I58[2]),
        .Q(O26[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_valid_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_rx6_valid_gt),
        .Q(pipe_rx6_valid),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I23[0]),
        .Q(PIPE_TXDATAK[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I23[1]),
        .Q(PIPE_TXDATAK[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_compliance_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx6_compliance),
        .Q(PIPE_TXCOMPLIANCE),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I31[0]),
        .Q(PIPE_TXDATA[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(I31[10]),
        .Q(PIPE_TXDATA[10]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(I31[11]),
        .Q(PIPE_TXDATA[11]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(I31[12]),
        .Q(PIPE_TXDATA[12]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(I31[13]),
        .Q(PIPE_TXDATA[13]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(I31[14]),
        .Q(PIPE_TXDATA[14]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(I31[15]),
        .Q(PIPE_TXDATA[15]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I31[1]),
        .Q(PIPE_TXDATA[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I31[2]),
        .Q(PIPE_TXDATA[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I31[3]),
        .Q(PIPE_TXDATA[3]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I31[4]),
        .Q(PIPE_TXDATA[4]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I31[5]),
        .Q(PIPE_TXDATA[5]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I31[6]),
        .Q(PIPE_TXDATA[6]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I31[7]),
        .Q(PIPE_TXDATA[7]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(I31[8]),
        .Q(PIPE_TXDATA[8]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(I31[9]),
        .Q(PIPE_TXDATA[9]),
        .R(phy_rdy_n_int));
FDSE \pipe_stages_1.pipe_tx_elec_idle_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx6_elec_idle),
        .Q(PIPE_TXELECIDLE),
        .S(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_powerdown_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I39[0]),
        .Q(PIPE_POWERDOWN[0]),
        .R(phy_rdy_n_int));
FDSE \pipe_stages_1.pipe_tx_powerdown_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I39[1]),
        .Q(PIPE_POWERDOWN[1]),
        .S(phy_rdy_n_int));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_pipe_lane" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_pipe_lane_5
   (PIPE_RXPOLARITY,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    pipe_rx7_valid,
    pipe_rx7_chanisaligned,
    pipe_rx7_phy_status,
    pipe_rx7_elec_idle,
    PIPE_TXDATAK,
    PIPE_TXDATA,
    PIPE_POWERDOWN,
    O27,
    O28,
    O29,
    phy_rdy_n_int,
    pipe_rx7_polarity,
    CLK,
    pipe_tx7_compliance,
    pipe_tx7_elec_idle,
    pipe_rx7_valid_gt,
    PIPE_RXCHANISALIGNED,
    I17,
    I18,
    I24,
    I32,
    I40,
    I59,
    I60,
    I61);
  output [0:0]PIPE_RXPOLARITY;
  output [0:0]PIPE_TXCOMPLIANCE;
  output [0:0]PIPE_TXELECIDLE;
  output pipe_rx7_valid;
  output pipe_rx7_chanisaligned;
  output pipe_rx7_phy_status;
  output pipe_rx7_elec_idle;
  output [1:0]PIPE_TXDATAK;
  output [15:0]PIPE_TXDATA;
  output [1:0]PIPE_POWERDOWN;
  output [1:0]O27;
  output [15:0]O28;
  output [2:0]O29;
  input phy_rdy_n_int;
  input pipe_rx7_polarity;
  input CLK;
  input pipe_tx7_compliance;
  input pipe_tx7_elec_idle;
  input pipe_rx7_valid_gt;
  input [0:0]PIPE_RXCHANISALIGNED;
  input I17;
  input I18;
  input [1:0]I24;
  input [15:0]I32;
  input [1:0]I40;
  input [1:0]I59;
  input [15:0]I60;
  input [2:0]I61;

  wire CLK;
  wire I17;
  wire I18;
  wire [1:0]I24;
  wire [15:0]I32;
  wire [1:0]I40;
  wire [1:0]I59;
  wire [15:0]I60;
  wire [2:0]I61;
  wire [1:0]O27;
  wire [15:0]O28;
  wire [2:0]O29;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXELECIDLE;
  wire phy_rdy_n_int;
  wire pipe_rx7_chanisaligned;
  wire pipe_rx7_elec_idle;
  wire pipe_rx7_phy_status;
  wire pipe_rx7_polarity;
  wire pipe_rx7_valid;
  wire pipe_rx7_valid_gt;
  wire pipe_tx7_compliance;
  wire pipe_tx7_elec_idle;

FDRE \pipe_stages_1.pipe_rx_chanisaligned_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(PIPE_RXCHANISALIGNED),
        .Q(pipe_rx7_chanisaligned),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I59[0]),
        .Q(O27[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I59[1]),
        .Q(O27[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I60[0]),
        .Q(O28[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(I60[10]),
        .Q(O28[10]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(I60[11]),
        .Q(O28[11]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(I60[12]),
        .Q(O28[12]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(I60[13]),
        .Q(O28[13]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(I60[14]),
        .Q(O28[14]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(I60[15]),
        .Q(O28[15]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I60[1]),
        .Q(O28[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I60[2]),
        .Q(O28[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I60[3]),
        .Q(O28[3]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I60[4]),
        .Q(O28[4]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I60[5]),
        .Q(O28[5]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I60[6]),
        .Q(O28[6]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I60[7]),
        .Q(O28[7]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(I60[8]),
        .Q(O28[8]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(I60[9]),
        .Q(O28[9]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_elec_idle_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I18),
        .Q(pipe_rx7_elec_idle),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_phy_status_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I17),
        .Q(pipe_rx7_phy_status),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_polarity_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_rx7_polarity),
        .Q(PIPE_RXPOLARITY),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I61[0]),
        .Q(O29[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I61[1]),
        .Q(O29[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I61[2]),
        .Q(O29[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_valid_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_rx7_valid_gt),
        .Q(pipe_rx7_valid),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I24[0]),
        .Q(PIPE_TXDATAK[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I24[1]),
        .Q(PIPE_TXDATAK[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_compliance_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx7_compliance),
        .Q(PIPE_TXCOMPLIANCE),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I32[0]),
        .Q(PIPE_TXDATA[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(I32[10]),
        .Q(PIPE_TXDATA[10]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(I32[11]),
        .Q(PIPE_TXDATA[11]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(I32[12]),
        .Q(PIPE_TXDATA[12]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(I32[13]),
        .Q(PIPE_TXDATA[13]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(I32[14]),
        .Q(PIPE_TXDATA[14]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(I32[15]),
        .Q(PIPE_TXDATA[15]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I32[1]),
        .Q(PIPE_TXDATA[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I32[2]),
        .Q(PIPE_TXDATA[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I32[3]),
        .Q(PIPE_TXDATA[3]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I32[4]),
        .Q(PIPE_TXDATA[4]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I32[5]),
        .Q(PIPE_TXDATA[5]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I32[6]),
        .Q(PIPE_TXDATA[6]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I32[7]),
        .Q(PIPE_TXDATA[7]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(I32[8]),
        .Q(PIPE_TXDATA[8]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(I32[9]),
        .Q(PIPE_TXDATA[9]),
        .R(phy_rdy_n_int));
FDSE \pipe_stages_1.pipe_tx_elec_idle_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx7_elec_idle),
        .Q(PIPE_TXELECIDLE),
        .S(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_powerdown_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I40[0]),
        .Q(PIPE_POWERDOWN[0]),
        .R(phy_rdy_n_int));
FDSE \pipe_stages_1.pipe_tx_powerdown_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I40[1]),
        .Q(PIPE_POWERDOWN[1]),
        .S(phy_rdy_n_int));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_pipe_lane" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_pipe_lane_6
   (pipe_rx0_valid,
    pipe_rx0_chanisaligned,
    pipe_rx0_phy_status,
    pipe_rx0_elec_idle,
    PIPE_RXPOLARITY,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    Q,
    O1,
    O2,
    PIPE_TXDATAK,
    PIPE_TXDATA,
    PIPE_POWERDOWN,
    phy_rdy_n_int,
    pipe_rx0_valid_gt,
    CLK,
    PIPE_RXCHANISALIGNED,
    gt_rx_phy_status_q,
    gt_rxelecidle_q,
    pipe_rx0_polarity,
    pipe_tx0_compliance,
    pipe_tx0_elec_idle,
    I20,
    I21,
    I22,
    D,
    I25,
    I33);
  output pipe_rx0_valid;
  output pipe_rx0_chanisaligned;
  output pipe_rx0_phy_status;
  output pipe_rx0_elec_idle;
  output [0:0]PIPE_RXPOLARITY;
  output [0:0]PIPE_TXCOMPLIANCE;
  output [0:0]PIPE_TXELECIDLE;
  output [1:0]Q;
  output [15:0]O1;
  output [2:0]O2;
  output [1:0]PIPE_TXDATAK;
  output [15:0]PIPE_TXDATA;
  output [1:0]PIPE_POWERDOWN;
  input phy_rdy_n_int;
  input pipe_rx0_valid_gt;
  input CLK;
  input [0:0]PIPE_RXCHANISALIGNED;
  input gt_rx_phy_status_q;
  input gt_rxelecidle_q;
  input pipe_rx0_polarity;
  input pipe_tx0_compliance;
  input pipe_tx0_elec_idle;
  input [1:0]I20;
  input [15:0]I21;
  input [2:0]I22;
  input [1:0]D;
  input [15:0]I25;
  input [1:0]I33;

  wire CLK;
  wire [1:0]D;
  wire [1:0]I20;
  wire [15:0]I21;
  wire [2:0]I22;
  wire [15:0]I25;
  wire [1:0]I33;
  wire [15:0]O1;
  wire [2:0]O2;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXELECIDLE;
  wire [1:0]Q;
  wire gt_rx_phy_status_q;
  wire gt_rxelecidle_q;
  wire phy_rdy_n_int;
  wire pipe_rx0_chanisaligned;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_polarity;
  wire pipe_rx0_valid;
  wire pipe_rx0_valid_gt;
  wire pipe_tx0_compliance;
  wire pipe_tx0_elec_idle;

FDRE \pipe_stages_1.pipe_rx_chanisaligned_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(PIPE_RXCHANISALIGNED),
        .Q(pipe_rx0_chanisaligned),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I20[0]),
        .Q(Q[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I20[1]),
        .Q(Q[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21[0]),
        .Q(O1[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21[10]),
        .Q(O1[10]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21[11]),
        .Q(O1[11]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21[12]),
        .Q(O1[12]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21[13]),
        .Q(O1[13]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21[14]),
        .Q(O1[14]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21[15]),
        .Q(O1[15]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21[1]),
        .Q(O1[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21[2]),
        .Q(O1[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21[3]),
        .Q(O1[3]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21[4]),
        .Q(O1[4]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21[5]),
        .Q(O1[5]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21[6]),
        .Q(O1[6]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21[7]),
        .Q(O1[7]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21[8]),
        .Q(O1[8]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21[9]),
        .Q(O1[9]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_elec_idle_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(gt_rxelecidle_q),
        .Q(pipe_rx0_elec_idle),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_phy_status_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(gt_rx_phy_status_q),
        .Q(pipe_rx0_phy_status),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_polarity_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_rx0_polarity),
        .Q(PIPE_RXPOLARITY),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I22[0]),
        .Q(O2[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I22[1]),
        .Q(O2[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I22[2]),
        .Q(O2[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_rx_valid_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_rx0_valid_gt),
        .Q(pipe_rx0_valid),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(PIPE_TXDATAK[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(PIPE_TXDATAK[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_compliance_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx0_compliance),
        .Q(PIPE_TXCOMPLIANCE),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I25[0]),
        .Q(PIPE_TXDATA[0]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(I25[10]),
        .Q(PIPE_TXDATA[10]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(I25[11]),
        .Q(PIPE_TXDATA[11]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(I25[12]),
        .Q(PIPE_TXDATA[12]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(I25[13]),
        .Q(PIPE_TXDATA[13]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(I25[14]),
        .Q(PIPE_TXDATA[14]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(I25[15]),
        .Q(PIPE_TXDATA[15]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I25[1]),
        .Q(PIPE_TXDATA[1]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I25[2]),
        .Q(PIPE_TXDATA[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I25[3]),
        .Q(PIPE_TXDATA[3]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I25[4]),
        .Q(PIPE_TXDATA[4]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I25[5]),
        .Q(PIPE_TXDATA[5]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I25[6]),
        .Q(PIPE_TXDATA[6]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I25[7]),
        .Q(PIPE_TXDATA[7]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(I25[8]),
        .Q(PIPE_TXDATA[8]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(I25[9]),
        .Q(PIPE_TXDATA[9]),
        .R(phy_rdy_n_int));
FDSE \pipe_stages_1.pipe_tx_elec_idle_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx0_elec_idle),
        .Q(PIPE_TXELECIDLE),
        .S(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_powerdown_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I33[0]),
        .Q(PIPE_POWERDOWN[0]),
        .R(phy_rdy_n_int));
FDSE \pipe_stages_1.pipe_tx_powerdown_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I33[1]),
        .Q(PIPE_POWERDOWN[1]),
        .S(phy_rdy_n_int));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_pipe_misc" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_pipe_misc
   (pipe_tx_rcvr_det_gt,
    O5,
    PIPE_TXDEEMPH,
    O6,
    O7,
    O8,
    O15,
    O16,
    TXMARGIN,
    PIPE_TXMARGIN,
    phy_rdy_n_int,
    pipe_tx_rcvr_det,
    CLK,
    pipe_tx_rate,
    pipe_tx_deemph,
    PIPETXMARGIN);
  output pipe_tx_rcvr_det_gt;
  output [0:0]O5;
  output [3:0]PIPE_TXDEEMPH;
  output O6;
  output O7;
  output O8;
  output [2:0]O15;
  output [2:0]O16;
  output [2:0]TXMARGIN;
  output [2:0]PIPE_TXMARGIN;
  input phy_rdy_n_int;
  input pipe_tx_rcvr_det;
  input CLK;
  input pipe_tx_rate;
  input pipe_tx_deemph;
  input [2:0]PIPETXMARGIN;

  wire CLK;
  wire [2:0]O15;
  wire [2:0]O16;
  wire [0:0]O5;
  wire O6;
  wire O7;
  wire O8;
  wire [2:0]PIPETXMARGIN;
  wire [3:0]PIPE_TXDEEMPH;
  wire [2:0]PIPE_TXMARGIN;
  wire [2:0]TXMARGIN;
  wire phy_rdy_n_int;
  wire pipe_tx_deemph;
  wire pipe_tx_rate;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_rcvr_det_gt;

(* ORIG_CELL_NAME = "pipe_stages_1.pipe_tx_deemph_q_reg" *) 
   FDSE \pipe_stages_1.pipe_tx_deemph_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx_deemph),
        .Q(PIPE_TXDEEMPH[0]),
        .S(phy_rdy_n_int));
(* ORIG_CELL_NAME = "pipe_stages_1.pipe_tx_deemph_q_reg" *) 
   FDSE \pipe_stages_1.pipe_tx_deemph_q_reg_rep 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx_deemph),
        .Q(PIPE_TXDEEMPH[1]),
        .S(phy_rdy_n_int));
(* ORIG_CELL_NAME = "pipe_stages_1.pipe_tx_deemph_q_reg" *) 
   FDSE \pipe_stages_1.pipe_tx_deemph_q_reg_rep__0 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx_deemph),
        .Q(PIPE_TXDEEMPH[2]),
        .S(phy_rdy_n_int));
(* ORIG_CELL_NAME = "pipe_stages_1.pipe_tx_deemph_q_reg" *) 
   FDSE \pipe_stages_1.pipe_tx_deemph_q_reg_rep__1 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx_deemph),
        .Q(PIPE_TXDEEMPH[3]),
        .S(phy_rdy_n_int));
(* ORIG_CELL_NAME = "pipe_stages_1.pipe_tx_margin_q_reg[0]" *) 
   FDRE \pipe_stages_1.pipe_tx_margin_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(PIPETXMARGIN[0]),
        .Q(O15[0]),
        .R(phy_rdy_n_int));
(* ORIG_CELL_NAME = "pipe_stages_1.pipe_tx_margin_q_reg[0]" *) 
   FDRE \pipe_stages_1.pipe_tx_margin_q_reg[0]_rep 
       (.C(CLK),
        .CE(1'b1),
        .D(PIPETXMARGIN[0]),
        .Q(O16[0]),
        .R(phy_rdy_n_int));
(* ORIG_CELL_NAME = "pipe_stages_1.pipe_tx_margin_q_reg[0]" *) 
   FDRE \pipe_stages_1.pipe_tx_margin_q_reg[0]_rep__0 
       (.C(CLK),
        .CE(1'b1),
        .D(PIPETXMARGIN[0]),
        .Q(TXMARGIN[0]),
        .R(phy_rdy_n_int));
(* ORIG_CELL_NAME = "pipe_stages_1.pipe_tx_margin_q_reg[0]" *) 
   FDRE \pipe_stages_1.pipe_tx_margin_q_reg[0]_rep__1 
       (.C(CLK),
        .CE(1'b1),
        .D(PIPETXMARGIN[0]),
        .Q(PIPE_TXMARGIN[0]),
        .R(phy_rdy_n_int));
(* ORIG_CELL_NAME = "pipe_stages_1.pipe_tx_margin_q_reg[1]" *) 
   FDRE \pipe_stages_1.pipe_tx_margin_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(PIPETXMARGIN[1]),
        .Q(O15[1]),
        .R(phy_rdy_n_int));
(* ORIG_CELL_NAME = "pipe_stages_1.pipe_tx_margin_q_reg[1]" *) 
   FDRE \pipe_stages_1.pipe_tx_margin_q_reg[1]_rep 
       (.C(CLK),
        .CE(1'b1),
        .D(PIPETXMARGIN[1]),
        .Q(O16[1]),
        .R(phy_rdy_n_int));
(* ORIG_CELL_NAME = "pipe_stages_1.pipe_tx_margin_q_reg[1]" *) 
   FDRE \pipe_stages_1.pipe_tx_margin_q_reg[1]_rep__0 
       (.C(CLK),
        .CE(1'b1),
        .D(PIPETXMARGIN[1]),
        .Q(TXMARGIN[1]),
        .R(phy_rdy_n_int));
(* ORIG_CELL_NAME = "pipe_stages_1.pipe_tx_margin_q_reg[1]" *) 
   FDRE \pipe_stages_1.pipe_tx_margin_q_reg[1]_rep__1 
       (.C(CLK),
        .CE(1'b1),
        .D(PIPETXMARGIN[1]),
        .Q(PIPE_TXMARGIN[1]),
        .R(phy_rdy_n_int));
(* ORIG_CELL_NAME = "pipe_stages_1.pipe_tx_margin_q_reg[2]" *) 
   FDRE \pipe_stages_1.pipe_tx_margin_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(PIPETXMARGIN[2]),
        .Q(O15[2]),
        .R(phy_rdy_n_int));
(* ORIG_CELL_NAME = "pipe_stages_1.pipe_tx_margin_q_reg[2]" *) 
   FDRE \pipe_stages_1.pipe_tx_margin_q_reg[2]_rep 
       (.C(CLK),
        .CE(1'b1),
        .D(PIPETXMARGIN[2]),
        .Q(O16[2]),
        .R(phy_rdy_n_int));
(* ORIG_CELL_NAME = "pipe_stages_1.pipe_tx_margin_q_reg[2]" *) 
   FDRE \pipe_stages_1.pipe_tx_margin_q_reg[2]_rep__0 
       (.C(CLK),
        .CE(1'b1),
        .D(PIPETXMARGIN[2]),
        .Q(TXMARGIN[2]),
        .R(phy_rdy_n_int));
(* ORIG_CELL_NAME = "pipe_stages_1.pipe_tx_margin_q_reg[2]" *) 
   FDRE \pipe_stages_1.pipe_tx_margin_q_reg[2]_rep__1 
       (.C(CLK),
        .CE(1'b1),
        .D(PIPETXMARGIN[2]),
        .Q(PIPE_TXMARGIN[2]),
        .R(phy_rdy_n_int));
FDRE \pipe_stages_1.pipe_tx_rate_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx_rate),
        .Q(O5),
        .R(phy_rdy_n_int));
(* ORIG_CELL_NAME = "pipe_stages_1.pipe_tx_rcvr_det_q_reg" *) 
   FDRE \pipe_stages_1.pipe_tx_rcvr_det_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx_rcvr_det),
        .Q(pipe_tx_rcvr_det_gt),
        .R(phy_rdy_n_int));
(* ORIG_CELL_NAME = "pipe_stages_1.pipe_tx_rcvr_det_q_reg" *) 
   FDRE \pipe_stages_1.pipe_tx_rcvr_det_q_reg_rep 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx_rcvr_det),
        .Q(O6),
        .R(phy_rdy_n_int));
(* ORIG_CELL_NAME = "pipe_stages_1.pipe_tx_rcvr_det_q_reg" *) 
   FDRE \pipe_stages_1.pipe_tx_rcvr_det_q_reg_rep__0 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx_rcvr_det),
        .Q(O7),
        .R(phy_rdy_n_int));
(* ORIG_CELL_NAME = "pipe_stages_1.pipe_tx_rcvr_det_q_reg" *) 
   FDRE \pipe_stages_1.pipe_tx_rcvr_det_q_reg_rep__1 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx_rcvr_det),
        .Q(O8),
        .R(phy_rdy_n_int));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_pipe_pipeline" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_pipe_pipeline
   (pipe_tx_rcvr_det_gt,
    O5,
    PIPE_TXDEEMPH,
    pipe_rx0_valid,
    pipe_rx0_chanisaligned,
    pipe_rx0_phy_status,
    pipe_rx0_elec_idle,
    PIPE_RXPOLARITY,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    pipe_rx1_valid,
    pipe_rx1_chanisaligned,
    pipe_rx1_phy_status,
    pipe_rx1_elec_idle,
    pipe_rx2_valid,
    pipe_rx2_chanisaligned,
    pipe_rx2_phy_status,
    pipe_rx2_elec_idle,
    pipe_rx3_valid,
    pipe_rx3_chanisaligned,
    pipe_rx3_phy_status,
    pipe_rx3_elec_idle,
    pipe_rx4_valid,
    pipe_rx4_chanisaligned,
    pipe_rx4_phy_status,
    pipe_rx4_elec_idle,
    pipe_rx5_valid,
    pipe_rx5_chanisaligned,
    pipe_rx5_phy_status,
    pipe_rx5_elec_idle,
    pipe_rx6_valid,
    pipe_rx6_chanisaligned,
    pipe_rx6_phy_status,
    pipe_rx6_elec_idle,
    pipe_rx7_valid,
    pipe_rx7_chanisaligned,
    pipe_rx7_phy_status,
    pipe_rx7_elec_idle,
    O6,
    O7,
    O8,
    O15,
    O16,
    TXMARGIN,
    PIPE_TXMARGIN,
    Q,
    O1,
    O2,
    PIPE_TXDATAK,
    PIPE_TXDATA,
    PIPE_POWERDOWN,
    O3,
    O4,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    phy_rdy_n_int,
    pipe_tx_rcvr_det,
    CLK,
    pipe_tx_rate,
    pipe_tx_deemph,
    pipe_rx0_valid_gt,
    PIPE_RXCHANISALIGNED,
    gt_rx_phy_status_q,
    gt_rxelecidle_q,
    pipe_rx0_polarity,
    pipe_rx1_polarity,
    pipe_rx2_polarity,
    pipe_rx3_polarity,
    pipe_rx4_polarity,
    pipe_rx5_polarity,
    pipe_rx6_polarity,
    pipe_rx7_polarity,
    pipe_tx0_compliance,
    pipe_tx1_compliance,
    pipe_tx2_compliance,
    pipe_tx3_compliance,
    pipe_tx4_compliance,
    pipe_tx5_compliance,
    pipe_tx6_compliance,
    pipe_tx7_compliance,
    pipe_tx0_elec_idle,
    pipe_tx1_elec_idle,
    pipe_tx2_elec_idle,
    pipe_tx3_elec_idle,
    pipe_tx4_elec_idle,
    pipe_tx5_elec_idle,
    pipe_tx6_elec_idle,
    pipe_tx7_elec_idle,
    pipe_rx1_valid_gt,
    I5,
    I6,
    pipe_rx2_valid_gt,
    I7,
    I8,
    pipe_rx3_valid_gt,
    I9,
    I10,
    pipe_rx4_valid_gt,
    I11,
    I12,
    pipe_rx5_valid_gt,
    I13,
    I14,
    pipe_rx6_valid_gt,
    I15,
    I16,
    pipe_rx7_valid_gt,
    I17,
    I18,
    PIPETXMARGIN,
    I20,
    I21,
    I22,
    D,
    I1,
    I2,
    I3,
    I4,
    I19,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57,
    I58,
    I59,
    I60,
    I61);
  output pipe_tx_rcvr_det_gt;
  output [0:0]O5;
  output [3:0]PIPE_TXDEEMPH;
  output pipe_rx0_valid;
  output pipe_rx0_chanisaligned;
  output pipe_rx0_phy_status;
  output pipe_rx0_elec_idle;
  output [7:0]PIPE_RXPOLARITY;
  output [7:0]PIPE_TXCOMPLIANCE;
  output [7:0]PIPE_TXELECIDLE;
  output pipe_rx1_valid;
  output pipe_rx1_chanisaligned;
  output pipe_rx1_phy_status;
  output pipe_rx1_elec_idle;
  output pipe_rx2_valid;
  output pipe_rx2_chanisaligned;
  output pipe_rx2_phy_status;
  output pipe_rx2_elec_idle;
  output pipe_rx3_valid;
  output pipe_rx3_chanisaligned;
  output pipe_rx3_phy_status;
  output pipe_rx3_elec_idle;
  output pipe_rx4_valid;
  output pipe_rx4_chanisaligned;
  output pipe_rx4_phy_status;
  output pipe_rx4_elec_idle;
  output pipe_rx5_valid;
  output pipe_rx5_chanisaligned;
  output pipe_rx5_phy_status;
  output pipe_rx5_elec_idle;
  output pipe_rx6_valid;
  output pipe_rx6_chanisaligned;
  output pipe_rx6_phy_status;
  output pipe_rx6_elec_idle;
  output pipe_rx7_valid;
  output pipe_rx7_chanisaligned;
  output pipe_rx7_phy_status;
  output pipe_rx7_elec_idle;
  output O6;
  output O7;
  output O8;
  output [2:0]O15;
  output [2:0]O16;
  output [2:0]TXMARGIN;
  output [2:0]PIPE_TXMARGIN;
  output [1:0]Q;
  output [15:0]O1;
  output [2:0]O2;
  output [15:0]PIPE_TXDATAK;
  output [127:0]PIPE_TXDATA;
  output [15:0]PIPE_POWERDOWN;
  output [1:0]O3;
  output [15:0]O4;
  output [2:0]O9;
  output [1:0]O10;
  output [15:0]O11;
  output [2:0]O12;
  output [1:0]O13;
  output [15:0]O14;
  output [2:0]O17;
  output [1:0]O18;
  output [15:0]O19;
  output [2:0]O20;
  output [1:0]O21;
  output [15:0]O22;
  output [2:0]O23;
  output [1:0]O24;
  output [15:0]O25;
  output [2:0]O26;
  output [1:0]O27;
  output [15:0]O28;
  output [2:0]O29;
  input phy_rdy_n_int;
  input pipe_tx_rcvr_det;
  input CLK;
  input pipe_tx_rate;
  input pipe_tx_deemph;
  input pipe_rx0_valid_gt;
  input [7:0]PIPE_RXCHANISALIGNED;
  input gt_rx_phy_status_q;
  input gt_rxelecidle_q;
  input pipe_rx0_polarity;
  input pipe_rx1_polarity;
  input pipe_rx2_polarity;
  input pipe_rx3_polarity;
  input pipe_rx4_polarity;
  input pipe_rx5_polarity;
  input pipe_rx6_polarity;
  input pipe_rx7_polarity;
  input pipe_tx0_compliance;
  input pipe_tx1_compliance;
  input pipe_tx2_compliance;
  input pipe_tx3_compliance;
  input pipe_tx4_compliance;
  input pipe_tx5_compliance;
  input pipe_tx6_compliance;
  input pipe_tx7_compliance;
  input pipe_tx0_elec_idle;
  input pipe_tx1_elec_idle;
  input pipe_tx2_elec_idle;
  input pipe_tx3_elec_idle;
  input pipe_tx4_elec_idle;
  input pipe_tx5_elec_idle;
  input pipe_tx6_elec_idle;
  input pipe_tx7_elec_idle;
  input pipe_rx1_valid_gt;
  input I5;
  input I6;
  input pipe_rx2_valid_gt;
  input I7;
  input I8;
  input pipe_rx3_valid_gt;
  input I9;
  input I10;
  input pipe_rx4_valid_gt;
  input I11;
  input I12;
  input pipe_rx5_valid_gt;
  input I13;
  input I14;
  input pipe_rx6_valid_gt;
  input I15;
  input I16;
  input pipe_rx7_valid_gt;
  input I17;
  input I18;
  input [2:0]PIPETXMARGIN;
  input [1:0]I20;
  input [15:0]I21;
  input [2:0]I22;
  input [1:0]D;
  input [1:0]I1;
  input [1:0]I2;
  input [1:0]I3;
  input [1:0]I4;
  input [1:0]I19;
  input [1:0]I23;
  input [1:0]I24;
  input [15:0]I25;
  input [15:0]I26;
  input [15:0]I27;
  input [15:0]I28;
  input [15:0]I29;
  input [15:0]I30;
  input [15:0]I31;
  input [15:0]I32;
  input [1:0]I33;
  input [1:0]I34;
  input [1:0]I35;
  input [1:0]I36;
  input [1:0]I37;
  input [1:0]I38;
  input [1:0]I39;
  input [1:0]I40;
  input [1:0]I41;
  input [15:0]I42;
  input [2:0]I43;
  input [1:0]I44;
  input [15:0]I45;
  input [2:0]I46;
  input [1:0]I47;
  input [15:0]I48;
  input [2:0]I49;
  input [1:0]I50;
  input [15:0]I51;
  input [2:0]I52;
  input [1:0]I53;
  input [15:0]I54;
  input [2:0]I55;
  input [1:0]I56;
  input [15:0]I57;
  input [2:0]I58;
  input [1:0]I59;
  input [15:0]I60;
  input [2:0]I61;

  wire CLK;
  wire [1:0]D;
  wire [1:0]I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire [1:0]I19;
  wire [1:0]I2;
  wire [1:0]I20;
  wire [15:0]I21;
  wire [2:0]I22;
  wire [1:0]I23;
  wire [1:0]I24;
  wire [15:0]I25;
  wire [15:0]I26;
  wire [15:0]I27;
  wire [15:0]I28;
  wire [15:0]I29;
  wire [1:0]I3;
  wire [15:0]I30;
  wire [15:0]I31;
  wire [15:0]I32;
  wire [1:0]I33;
  wire [1:0]I34;
  wire [1:0]I35;
  wire [1:0]I36;
  wire [1:0]I37;
  wire [1:0]I38;
  wire [1:0]I39;
  wire [1:0]I4;
  wire [1:0]I40;
  wire [1:0]I41;
  wire [15:0]I42;
  wire [2:0]I43;
  wire [1:0]I44;
  wire [15:0]I45;
  wire [2:0]I46;
  wire [1:0]I47;
  wire [15:0]I48;
  wire [2:0]I49;
  wire I5;
  wire [1:0]I50;
  wire [15:0]I51;
  wire [2:0]I52;
  wire [1:0]I53;
  wire [15:0]I54;
  wire [2:0]I55;
  wire [1:0]I56;
  wire [15:0]I57;
  wire [2:0]I58;
  wire [1:0]I59;
  wire I6;
  wire [15:0]I60;
  wire [2:0]I61;
  wire I7;
  wire I8;
  wire I9;
  wire [15:0]O1;
  wire [1:0]O10;
  wire [15:0]O11;
  wire [2:0]O12;
  wire [1:0]O13;
  wire [15:0]O14;
  wire [2:0]O15;
  wire [2:0]O16;
  wire [2:0]O17;
  wire [1:0]O18;
  wire [15:0]O19;
  wire [2:0]O2;
  wire [2:0]O20;
  wire [1:0]O21;
  wire [15:0]O22;
  wire [2:0]O23;
  wire [1:0]O24;
  wire [15:0]O25;
  wire [2:0]O26;
  wire [1:0]O27;
  wire [15:0]O28;
  wire [2:0]O29;
  wire [1:0]O3;
  wire [15:0]O4;
  wire [0:0]O5;
  wire O6;
  wire O7;
  wire O8;
  wire [2:0]O9;
  wire [2:0]PIPETXMARGIN;
  wire [15:0]PIPE_POWERDOWN;
  wire [7:0]PIPE_RXCHANISALIGNED;
  wire [7:0]PIPE_RXPOLARITY;
  wire [7:0]PIPE_TXCOMPLIANCE;
  wire [127:0]PIPE_TXDATA;
  wire [15:0]PIPE_TXDATAK;
  wire [3:0]PIPE_TXDEEMPH;
  wire [7:0]PIPE_TXELECIDLE;
  wire [2:0]PIPE_TXMARGIN;
  wire [1:0]Q;
  wire [2:0]TXMARGIN;
  wire gt_rx_phy_status_q;
  wire gt_rxelecidle_q;
  wire phy_rdy_n_int;
  wire pipe_rx0_chanisaligned;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_polarity;
  wire pipe_rx0_valid;
  wire pipe_rx0_valid_gt;
  wire pipe_rx1_chanisaligned;
  wire pipe_rx1_elec_idle;
  wire pipe_rx1_phy_status;
  wire pipe_rx1_polarity;
  wire pipe_rx1_valid;
  wire pipe_rx1_valid_gt;
  wire pipe_rx2_chanisaligned;
  wire pipe_rx2_elec_idle;
  wire pipe_rx2_phy_status;
  wire pipe_rx2_polarity;
  wire pipe_rx2_valid;
  wire pipe_rx2_valid_gt;
  wire pipe_rx3_chanisaligned;
  wire pipe_rx3_elec_idle;
  wire pipe_rx3_phy_status;
  wire pipe_rx3_polarity;
  wire pipe_rx3_valid;
  wire pipe_rx3_valid_gt;
  wire pipe_rx4_chanisaligned;
  wire pipe_rx4_elec_idle;
  wire pipe_rx4_phy_status;
  wire pipe_rx4_polarity;
  wire pipe_rx4_valid;
  wire pipe_rx4_valid_gt;
  wire pipe_rx5_chanisaligned;
  wire pipe_rx5_elec_idle;
  wire pipe_rx5_phy_status;
  wire pipe_rx5_polarity;
  wire pipe_rx5_valid;
  wire pipe_rx5_valid_gt;
  wire pipe_rx6_chanisaligned;
  wire pipe_rx6_elec_idle;
  wire pipe_rx6_phy_status;
  wire pipe_rx6_polarity;
  wire pipe_rx6_valid;
  wire pipe_rx6_valid_gt;
  wire pipe_rx7_chanisaligned;
  wire pipe_rx7_elec_idle;
  wire pipe_rx7_phy_status;
  wire pipe_rx7_polarity;
  wire pipe_rx7_valid;
  wire pipe_rx7_valid_gt;
  wire pipe_tx0_compliance;
  wire pipe_tx0_elec_idle;
  wire pipe_tx1_compliance;
  wire pipe_tx1_elec_idle;
  wire pipe_tx2_compliance;
  wire pipe_tx2_elec_idle;
  wire pipe_tx3_compliance;
  wire pipe_tx3_elec_idle;
  wire pipe_tx4_compliance;
  wire pipe_tx4_elec_idle;
  wire pipe_tx5_compliance;
  wire pipe_tx5_elec_idle;
  wire pipe_tx6_compliance;
  wire pipe_tx6_elec_idle;
  wire pipe_tx7_compliance;
  wire pipe_tx7_elec_idle;
  wire pipe_tx_deemph;
  wire pipe_tx_rate;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_rcvr_det_gt;

pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_pipe_lane \pipe_2_lane.pipe_lane_1_i 
       (.CLK(CLK),
        .I1(I1),
        .I26(I26),
        .I34(I34),
        .I41(I41),
        .I42(I42),
        .I43(I43),
        .I5(I5),
        .I6(I6),
        .O3(O3),
        .O4(O4),
        .O9(O9),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[3:2]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[1]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[1]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[1]),
        .PIPE_TXDATA(PIPE_TXDATA[31:16]),
        .PIPE_TXDATAK(PIPE_TXDATAK[3:2]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[1]),
        .phy_rdy_n_int(phy_rdy_n_int),
        .pipe_rx1_chanisaligned(pipe_rx1_chanisaligned),
        .pipe_rx1_elec_idle(pipe_rx1_elec_idle),
        .pipe_rx1_phy_status(pipe_rx1_phy_status),
        .pipe_rx1_polarity(pipe_rx1_polarity),
        .pipe_rx1_valid(pipe_rx1_valid),
        .pipe_rx1_valid_gt(pipe_rx1_valid_gt),
        .pipe_tx1_compliance(pipe_tx1_compliance),
        .pipe_tx1_elec_idle(pipe_tx1_elec_idle));
pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_pipe_lane_0 \pipe_4_lane.pipe_lane_2_i 
       (.CLK(CLK),
        .I2(I2),
        .I27(I27),
        .I35(I35),
        .I44(I44),
        .I45(I45),
        .I46(I46),
        .I7(I7),
        .I8(I8),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[5:4]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[2]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[2]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[2]),
        .PIPE_TXDATA(PIPE_TXDATA[47:32]),
        .PIPE_TXDATAK(PIPE_TXDATAK[5:4]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[2]),
        .phy_rdy_n_int(phy_rdy_n_int),
        .pipe_rx2_chanisaligned(pipe_rx2_chanisaligned),
        .pipe_rx2_elec_idle(pipe_rx2_elec_idle),
        .pipe_rx2_phy_status(pipe_rx2_phy_status),
        .pipe_rx2_polarity(pipe_rx2_polarity),
        .pipe_rx2_valid(pipe_rx2_valid),
        .pipe_rx2_valid_gt(pipe_rx2_valid_gt),
        .pipe_tx2_compliance(pipe_tx2_compliance),
        .pipe_tx2_elec_idle(pipe_tx2_elec_idle));
pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_pipe_lane_1 \pipe_4_lane.pipe_lane_3_i 
       (.CLK(CLK),
        .I10(I10),
        .I28(I28),
        .I3(I3),
        .I36(I36),
        .I47(I47),
        .I48(I48),
        .I49(I49),
        .I9(I9),
        .O13(O13),
        .O14(O14),
        .O17(O17),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[7:6]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[3]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[3]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[3]),
        .PIPE_TXDATA(PIPE_TXDATA[63:48]),
        .PIPE_TXDATAK(PIPE_TXDATAK[7:6]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[3]),
        .phy_rdy_n_int(phy_rdy_n_int),
        .pipe_rx3_chanisaligned(pipe_rx3_chanisaligned),
        .pipe_rx3_elec_idle(pipe_rx3_elec_idle),
        .pipe_rx3_phy_status(pipe_rx3_phy_status),
        .pipe_rx3_polarity(pipe_rx3_polarity),
        .pipe_rx3_valid(pipe_rx3_valid),
        .pipe_rx3_valid_gt(pipe_rx3_valid_gt),
        .pipe_tx3_compliance(pipe_tx3_compliance),
        .pipe_tx3_elec_idle(pipe_tx3_elec_idle));
pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_pipe_lane_2 \pipe_8_lane.pipe_lane_4_i 
       (.CLK(CLK),
        .I11(I11),
        .I12(I12),
        .I29(I29),
        .I37(I37),
        .I4(I4),
        .I50(I50),
        .I51(I51),
        .I52(I52),
        .O18(O18),
        .O19(O19),
        .O20(O20),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[9:8]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[4]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[4]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[4]),
        .PIPE_TXDATA(PIPE_TXDATA[79:64]),
        .PIPE_TXDATAK(PIPE_TXDATAK[9:8]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[4]),
        .phy_rdy_n_int(phy_rdy_n_int),
        .pipe_rx4_chanisaligned(pipe_rx4_chanisaligned),
        .pipe_rx4_elec_idle(pipe_rx4_elec_idle),
        .pipe_rx4_phy_status(pipe_rx4_phy_status),
        .pipe_rx4_polarity(pipe_rx4_polarity),
        .pipe_rx4_valid(pipe_rx4_valid),
        .pipe_rx4_valid_gt(pipe_rx4_valid_gt),
        .pipe_tx4_compliance(pipe_tx4_compliance),
        .pipe_tx4_elec_idle(pipe_tx4_elec_idle));
pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_pipe_lane_3 \pipe_8_lane.pipe_lane_5_i 
       (.CLK(CLK),
        .I13(I13),
        .I14(I14),
        .I19(I19),
        .I30(I30),
        .I38(I38),
        .I53(I53),
        .I54(I54),
        .I55(I55),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[11:10]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[5]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[5]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[5]),
        .PIPE_TXDATA(PIPE_TXDATA[95:80]),
        .PIPE_TXDATAK(PIPE_TXDATAK[11:10]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[5]),
        .phy_rdy_n_int(phy_rdy_n_int),
        .pipe_rx5_chanisaligned(pipe_rx5_chanisaligned),
        .pipe_rx5_elec_idle(pipe_rx5_elec_idle),
        .pipe_rx5_phy_status(pipe_rx5_phy_status),
        .pipe_rx5_polarity(pipe_rx5_polarity),
        .pipe_rx5_valid(pipe_rx5_valid),
        .pipe_rx5_valid_gt(pipe_rx5_valid_gt),
        .pipe_tx5_compliance(pipe_tx5_compliance),
        .pipe_tx5_elec_idle(pipe_tx5_elec_idle));
pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_pipe_lane_4 \pipe_8_lane.pipe_lane_6_i 
       (.CLK(CLK),
        .I15(I15),
        .I16(I16),
        .I23(I23),
        .I31(I31),
        .I39(I39),
        .I56(I56),
        .I57(I57),
        .I58(I58),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[13:12]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[6]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[6]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[6]),
        .PIPE_TXDATA(PIPE_TXDATA[111:96]),
        .PIPE_TXDATAK(PIPE_TXDATAK[13:12]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[6]),
        .phy_rdy_n_int(phy_rdy_n_int),
        .pipe_rx6_chanisaligned(pipe_rx6_chanisaligned),
        .pipe_rx6_elec_idle(pipe_rx6_elec_idle),
        .pipe_rx6_phy_status(pipe_rx6_phy_status),
        .pipe_rx6_polarity(pipe_rx6_polarity),
        .pipe_rx6_valid(pipe_rx6_valid),
        .pipe_rx6_valid_gt(pipe_rx6_valid_gt),
        .pipe_tx6_compliance(pipe_tx6_compliance),
        .pipe_tx6_elec_idle(pipe_tx6_elec_idle));
pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_pipe_lane_5 \pipe_8_lane.pipe_lane_7_i 
       (.CLK(CLK),
        .I17(I17),
        .I18(I18),
        .I24(I24),
        .I32(I32),
        .I40(I40),
        .I59(I59),
        .I60(I60),
        .I61(I61),
        .O27(O27),
        .O28(O28),
        .O29(O29),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[15:14]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[7]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[7]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[7]),
        .PIPE_TXDATA(PIPE_TXDATA[127:112]),
        .PIPE_TXDATAK(PIPE_TXDATAK[15:14]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[7]),
        .phy_rdy_n_int(phy_rdy_n_int),
        .pipe_rx7_chanisaligned(pipe_rx7_chanisaligned),
        .pipe_rx7_elec_idle(pipe_rx7_elec_idle),
        .pipe_rx7_phy_status(pipe_rx7_phy_status),
        .pipe_rx7_polarity(pipe_rx7_polarity),
        .pipe_rx7_valid(pipe_rx7_valid),
        .pipe_rx7_valid_gt(pipe_rx7_valid_gt),
        .pipe_tx7_compliance(pipe_tx7_compliance),
        .pipe_tx7_elec_idle(pipe_tx7_elec_idle));
pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_pipe_lane_6 pipe_lane_0_i
       (.CLK(CLK),
        .D(D),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I25(I25),
        .I33(I33),
        .O1(O1),
        .O2(O2),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[1:0]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[0]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[0]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[0]),
        .PIPE_TXDATA(PIPE_TXDATA[15:0]),
        .PIPE_TXDATAK(PIPE_TXDATAK[1:0]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[0]),
        .Q(Q),
        .gt_rx_phy_status_q(gt_rx_phy_status_q),
        .gt_rxelecidle_q(gt_rxelecidle_q),
        .phy_rdy_n_int(phy_rdy_n_int),
        .pipe_rx0_chanisaligned(pipe_rx0_chanisaligned),
        .pipe_rx0_elec_idle(pipe_rx0_elec_idle),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .pipe_rx0_polarity(pipe_rx0_polarity),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rx0_valid_gt(pipe_rx0_valid_gt),
        .pipe_tx0_compliance(pipe_tx0_compliance),
        .pipe_tx0_elec_idle(pipe_tx0_elec_idle));
pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_pipe_misc pipe_misc_i
       (.CLK(CLK),
        .O15(O15),
        .O16(O16),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH),
        .PIPE_TXMARGIN(PIPE_TXMARGIN),
        .TXMARGIN(TXMARGIN),
        .phy_rdy_n_int(phy_rdy_n_int),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_rate(pipe_tx_rate),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_tx_rcvr_det_gt(pipe_tx_rcvr_det_gt));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pcie_top" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_top
   (cfg_aer_ecrc_check_en,
    cfg_aer_ecrc_gen_en,
    cfg_aer_rooterr_corr_err_received,
    cfg_aer_rooterr_corr_err_reporting_en,
    cfg_aer_rooterr_fatal_err_received,
    cfg_aer_rooterr_fatal_err_reporting_en,
    cfg_aer_rooterr_non_fatal_err_received,
    cfg_aer_rooterr_non_fatal_err_reporting_en,
    cfg_bridge_serr_en,
    cfg_command,
    cfg_dcommand2,
    cfg_dcommand,
    cfg_dstatus,
    cfg_interrupt_msienable,
    cfg_interrupt_msixenable,
    cfg_interrupt_msixfm,
    cfg_lcommand,
    cfg_lstatus,
    cfg_msg_received,
    cfg_msg_received_assert_int_a,
    cfg_msg_received_assert_int_b,
    cfg_msg_received_assert_int_c,
    cfg_msg_received_assert_int_d,
    cfg_msg_received_deassert_int_a,
    cfg_msg_received_deassert_int_b,
    cfg_msg_received_deassert_int_c,
    cfg_msg_received_deassert_int_d,
    cfg_msg_received_err_cor,
    cfg_msg_received_err_fatal,
    cfg_msg_received_err_non_fatal,
    cfg_msg_received_pm_as_nak,
    cfg_to_turnoff,
    cfg_msg_received_pme_to_ack,
    cfg_msg_received_pm_pme,
    cfg_msg_received_setslotpowerlimit,
    cfg_pmcsr_pme_en,
    cfg_pmcsr_pme_status,
    cfg_root_control_pme_int_en,
    cfg_root_control_syserr_corr_err_en,
    cfg_root_control_syserr_fatal_err_en,
    cfg_root_control_syserr_non_fatal_err_en,
    cfg_slot_control_electromech_il_ctl_pulse,
    pcie_drp_rdy,
    pl_directed_change_done,
    pl_link_gen2_cap,
    pl_link_partner_gen2_supported,
    pl_link_upcfg_cap,
    pl_sel_lnk_rate,
    O1,
    tx_err_drop,
    fc_cpld,
    fc_npd,
    fc_pd,
    cfg_msg_data,
    pcie_drp_do,
    cfg_pmcsr_powerstate,
    pl_lane_reversal_mode,
    pl_rx_pm_state,
    pl_sel_lnk_width,
    cfg_interrupt_mmenable,
    D,
    pl_initial_link_width,
    pl_tx_pm_state,
    cfg_mgmt_do,
    pl_ltssm_state,
    O2,
    cfg_vc_tcvc_map,
    cfg_interrupt_do,
    fc_cplh,
    fc_nph,
    fc_ph,
    O3,
    O4,
    pipe_tx_rcvr_det_gt,
    O5,
    PIPE_TXDEEMPH,
    PIPE_RXPOLARITY,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    O6,
    O7,
    O8,
    O9,
    Q,
    O10,
    O11,
    O12,
    O13,
    O14,
    cfg_mgmt_rd_wr_done,
    cfg_err_aer_headerlog_set,
    cfg_err_cpl_rdy,
    cfg_interrupt_rdy,
    cfg_received_func_lvl_rst,
    m_axis_rx_tuser,
    cfg_bus_number,
    cfg_device_number,
    cfg_function_number,
    O15,
    O16,
    TXMARGIN,
    PIPE_TXMARGIN,
    PIPE_TXDATAK,
    PIPE_TXDATA,
    PIPE_POWERDOWN,
    I1,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    CLK,
    pl_directed_link_auton,
    pl_directed_link_speed,
    pl_downstream_deemph_source,
    pl_transmit_hot_rst,
    pl_upstream_prefer_deemph,
    I2,
    rx_np_ok,
    rx_np_req,
    I3,
    cfg_err_aer_headerlog,
    pcie_drp_di,
    cfg_pm_force_state,
    pl_directed_link_change,
    pl_directed_link_width,
    cfg_ds_function_number,
    fc_sel,
    cfg_mgmt_di,
    CFGMGMTBYTEENN,
    cfg_err_tlp_cpl_header,
    cfg_aer_interrupt_msgnum,
    cfg_ds_device_number,
    cfg_pciecap_interrupt_msgnum,
    cfg_dsn,
    cfg_ds_bus_number,
    cfg_interrupt_di,
    pcie_drp_addr,
    cfg_mgmt_dwaddr,
    I4,
    s_axis_tx_tlast,
    s_axis_tx_tvalid,
    tx_cfg_gnt,
    cfg_turnoff_ok,
    phy_rdy_n_int,
    pipe_rx0_valid_gt,
    PIPE_RXCHANISALIGNED,
    gt_rx_phy_status_q,
    gt_rxelecidle_q,
    pipe_rx1_valid_gt,
    I5,
    I6,
    pipe_rx2_valid_gt,
    I7,
    I8,
    pipe_rx3_valid_gt,
    I9,
    I10,
    pipe_rx4_valid_gt,
    I11,
    I12,
    pipe_rx5_valid_gt,
    I13,
    I14,
    pipe_rx6_valid_gt,
    I15,
    I16,
    pipe_rx7_valid_gt,
    I17,
    I18,
    bridge_reset_int,
    pl_phy_lnk_up,
    m_axis_rx_tready,
    I19,
    sys_rst_n,
    cfg_trn_pending,
    cfg_mgmt_wr_rw1c_as_rw,
    cfg_mgmt_wr_readonly,
    cfg_mgmt_wr_en,
    cfg_mgmt_rd_en,
    cfg_err_malformed,
    cfg_err_cor,
    cfg_err_ur,
    cfg_err_ecrc,
    cfg_err_cpl_timeout,
    cfg_err_cpl_abort,
    cfg_err_cpl_unexpect,
    cfg_err_poisoned,
    cfg_err_atomic_egress_blocked,
    cfg_err_mc_blocked,
    cfg_err_internal_uncor,
    cfg_err_internal_cor,
    cfg_err_posted,
    cfg_err_locked,
    cfg_err_norecovery,
    cfg_interrupt,
    cfg_interrupt_assert,
    cfg_interrupt_stat,
    cfg_pm_halt_aspm_l0s,
    cfg_pm_halt_aspm_l1,
    cfg_pm_force_state_en,
    cfg_pm_wake,
    s_axis_tx_tdata,
    s_axis_tx_tuser,
    s_axis_tx_tkeep,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    I43);
  output cfg_aer_ecrc_check_en;
  output cfg_aer_ecrc_gen_en;
  output cfg_aer_rooterr_corr_err_received;
  output cfg_aer_rooterr_corr_err_reporting_en;
  output cfg_aer_rooterr_fatal_err_received;
  output cfg_aer_rooterr_fatal_err_reporting_en;
  output cfg_aer_rooterr_non_fatal_err_received;
  output cfg_aer_rooterr_non_fatal_err_reporting_en;
  output cfg_bridge_serr_en;
  output [4:0]cfg_command;
  output [11:0]cfg_dcommand2;
  output [14:0]cfg_dcommand;
  output [3:0]cfg_dstatus;
  output cfg_interrupt_msienable;
  output cfg_interrupt_msixenable;
  output cfg_interrupt_msixfm;
  output [10:0]cfg_lcommand;
  output [9:0]cfg_lstatus;
  output cfg_msg_received;
  output cfg_msg_received_assert_int_a;
  output cfg_msg_received_assert_int_b;
  output cfg_msg_received_assert_int_c;
  output cfg_msg_received_assert_int_d;
  output cfg_msg_received_deassert_int_a;
  output cfg_msg_received_deassert_int_b;
  output cfg_msg_received_deassert_int_c;
  output cfg_msg_received_deassert_int_d;
  output cfg_msg_received_err_cor;
  output cfg_msg_received_err_fatal;
  output cfg_msg_received_err_non_fatal;
  output cfg_msg_received_pm_as_nak;
  output cfg_to_turnoff;
  output cfg_msg_received_pme_to_ack;
  output cfg_msg_received_pm_pme;
  output cfg_msg_received_setslotpowerlimit;
  output cfg_pmcsr_pme_en;
  output cfg_pmcsr_pme_status;
  output cfg_root_control_pme_int_en;
  output cfg_root_control_syserr_corr_err_en;
  output cfg_root_control_syserr_fatal_err_en;
  output cfg_root_control_syserr_non_fatal_err_en;
  output cfg_slot_control_electromech_il_ctl_pulse;
  output pcie_drp_rdy;
  output pl_directed_change_done;
  output pl_link_gen2_cap;
  output pl_link_partner_gen2_supported;
  output pl_link_upcfg_cap;
  output pl_sel_lnk_rate;
  output O1;
  output tx_err_drop;
  output [11:0]fc_cpld;
  output [11:0]fc_npd;
  output [11:0]fc_pd;
  output [15:0]cfg_msg_data;
  output [15:0]pcie_drp_do;
  output [1:0]cfg_pmcsr_powerstate;
  output [1:0]pl_lane_reversal_mode;
  output [1:0]pl_rx_pm_state;
  output [1:0]pl_sel_lnk_width;
  output [2:0]cfg_interrupt_mmenable;
  output [2:0]D;
  output [2:0]pl_initial_link_width;
  output [2:0]pl_tx_pm_state;
  output [31:0]cfg_mgmt_do;
  output [5:0]pl_ltssm_state;
  output [5:0]O2;
  output [6:0]cfg_vc_tcvc_map;
  output [7:0]cfg_interrupt_do;
  output [7:0]fc_cplh;
  output [7:0]fc_nph;
  output [7:0]fc_ph;
  output O3;
  output O4;
  output pipe_tx_rcvr_det_gt;
  output [0:0]O5;
  output [3:0]PIPE_TXDEEMPH;
  output [7:0]PIPE_RXPOLARITY;
  output [7:0]PIPE_TXCOMPLIANCE;
  output [7:0]PIPE_TXELECIDLE;
  output O6;
  output O7;
  output O8;
  output O9;
  output [127:0]Q;
  output [11:0]O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output cfg_mgmt_rd_wr_done;
  output cfg_err_aer_headerlog_set;
  output cfg_err_cpl_rdy;
  output cfg_interrupt_rdy;
  output cfg_received_func_lvl_rst;
  output [8:0]m_axis_rx_tuser;
  output [7:0]cfg_bus_number;
  output [4:0]cfg_device_number;
  output [2:0]cfg_function_number;
  output [2:0]O15;
  output [2:0]O16;
  output [2:0]TXMARGIN;
  output [2:0]PIPE_TXMARGIN;
  output [15:0]PIPE_TXDATAK;
  output [127:0]PIPE_TXDATA;
  output [15:0]PIPE_POWERDOWN;
  input I1;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input CLK;
  input pl_directed_link_auton;
  input pl_directed_link_speed;
  input pl_downstream_deemph_source;
  input pl_transmit_hot_rst;
  input pl_upstream_prefer_deemph;
  input I2;
  input rx_np_ok;
  input rx_np_req;
  input I3;
  input [127:0]cfg_err_aer_headerlog;
  input [15:0]pcie_drp_di;
  input [1:0]cfg_pm_force_state;
  input [1:0]pl_directed_link_change;
  input [1:0]pl_directed_link_width;
  input [2:0]cfg_ds_function_number;
  input [2:0]fc_sel;
  input [31:0]cfg_mgmt_di;
  input [3:0]CFGMGMTBYTEENN;
  input [47:0]cfg_err_tlp_cpl_header;
  input [4:0]cfg_aer_interrupt_msgnum;
  input [4:0]cfg_ds_device_number;
  input [4:0]cfg_pciecap_interrupt_msgnum;
  input [63:0]cfg_dsn;
  input [7:0]cfg_ds_bus_number;
  input [7:0]cfg_interrupt_di;
  input [8:0]pcie_drp_addr;
  input [9:0]cfg_mgmt_dwaddr;
  input I4;
  input s_axis_tx_tlast;
  input s_axis_tx_tvalid;
  input tx_cfg_gnt;
  input cfg_turnoff_ok;
  input phy_rdy_n_int;
  input pipe_rx0_valid_gt;
  input [7:0]PIPE_RXCHANISALIGNED;
  input gt_rx_phy_status_q;
  input gt_rxelecidle_q;
  input pipe_rx1_valid_gt;
  input I5;
  input I6;
  input pipe_rx2_valid_gt;
  input I7;
  input I8;
  input pipe_rx3_valid_gt;
  input I9;
  input I10;
  input pipe_rx4_valid_gt;
  input I11;
  input I12;
  input pipe_rx5_valid_gt;
  input I13;
  input I14;
  input pipe_rx6_valid_gt;
  input I15;
  input I16;
  input pipe_rx7_valid_gt;
  input I17;
  input I18;
  input bridge_reset_int;
  input pl_phy_lnk_up;
  input m_axis_rx_tready;
  input I19;
  input sys_rst_n;
  input cfg_trn_pending;
  input cfg_mgmt_wr_rw1c_as_rw;
  input cfg_mgmt_wr_readonly;
  input cfg_mgmt_wr_en;
  input cfg_mgmt_rd_en;
  input cfg_err_malformed;
  input cfg_err_cor;
  input cfg_err_ur;
  input cfg_err_ecrc;
  input cfg_err_cpl_timeout;
  input cfg_err_cpl_abort;
  input cfg_err_cpl_unexpect;
  input cfg_err_poisoned;
  input cfg_err_atomic_egress_blocked;
  input cfg_err_mc_blocked;
  input cfg_err_internal_uncor;
  input cfg_err_internal_cor;
  input cfg_err_posted;
  input cfg_err_locked;
  input cfg_err_norecovery;
  input cfg_interrupt;
  input cfg_interrupt_assert;
  input cfg_interrupt_stat;
  input cfg_pm_halt_aspm_l0s;
  input cfg_pm_halt_aspm_l1;
  input cfg_pm_force_state_en;
  input cfg_pm_wake;
  input [127:0]s_axis_tx_tdata;
  input [3:0]s_axis_tx_tuser;
  input [2:0]s_axis_tx_tkeep;
  input [1:0]I20;
  input [15:0]I21;
  input [2:0]I22;
  input [1:0]I23;
  input [15:0]I24;
  input [2:0]I25;
  input [1:0]I26;
  input [15:0]I27;
  input [2:0]I28;
  input [1:0]I29;
  input [15:0]I30;
  input [2:0]I31;
  input [1:0]I32;
  input [15:0]I33;
  input [2:0]I34;
  input [1:0]I35;
  input [15:0]I36;
  input [2:0]I37;
  input [1:0]I38;
  input [15:0]I39;
  input [2:0]I40;
  input [1:0]I41;
  input [15:0]I42;
  input [2:0]I43;

  wire [3:0]CFGMGMTBYTEENN;
  wire CLK;
  wire [2:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire [1:0]I20;
  wire [15:0]I21;
  wire [2:0]I22;
  wire [1:0]I23;
  wire [15:0]I24;
  wire [2:0]I25;
  wire [1:0]I26;
  wire [15:0]I27;
  wire [2:0]I28;
  wire [1:0]I29;
  wire I3;
  wire [15:0]I30;
  wire [2:0]I31;
  wire [1:0]I32;
  wire [15:0]I33;
  wire [2:0]I34;
  wire [1:0]I35;
  wire [15:0]I36;
  wire [2:0]I37;
  wire [1:0]I38;
  wire [15:0]I39;
  wire I4;
  wire [2:0]I40;
  wire [1:0]I41;
  wire [15:0]I42;
  wire [2:0]I43;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [11:0]O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire [2:0]O15;
  wire [2:0]O16;
  wire [5:0]O2;
  wire O3;
  wire O4;
  wire [0:0]O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [15:0]PIPE_POWERDOWN;
  wire [7:0]PIPE_RXCHANISALIGNED;
  wire [7:0]PIPE_RXPOLARITY;
  wire [7:0]PIPE_TXCOMPLIANCE;
  wire [127:0]PIPE_TXDATA;
  wire [15:0]PIPE_TXDATAK;
  wire [3:0]PIPE_TXDEEMPH;
  wire [7:0]PIPE_TXELECIDLE;
  wire [2:0]PIPE_TXMARGIN;
  wire [127:0]Q;
  wire [2:0]TXMARGIN;
  wire bridge_reset_int;
  wire cfg_aer_ecrc_check_en;
  wire cfg_aer_ecrc_gen_en;
  wire [4:0]cfg_aer_interrupt_msgnum;
  wire cfg_aer_rooterr_corr_err_received;
  wire cfg_aer_rooterr_corr_err_reporting_en;
  wire cfg_aer_rooterr_fatal_err_received;
  wire cfg_aer_rooterr_fatal_err_reporting_en;
  wire cfg_aer_rooterr_non_fatal_err_received;
  wire cfg_aer_rooterr_non_fatal_err_reporting_en;
  wire cfg_bridge_serr_en;
  wire [7:0]cfg_bus_number;
  wire [4:0]cfg_command;
  wire [14:0]cfg_dcommand;
  wire [11:0]cfg_dcommand2;
  wire [4:0]cfg_device_number;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [63:0]cfg_dsn;
  wire [3:0]cfg_dstatus;
  wire [127:0]cfg_err_aer_headerlog;
  wire cfg_err_aer_headerlog_set;
  wire cfg_err_atomic_egress_blocked;
  wire cfg_err_cor;
  wire cfg_err_cpl_abort;
  wire cfg_err_cpl_rdy;
  wire cfg_err_cpl_timeout;
  wire cfg_err_cpl_unexpect;
  wire cfg_err_ecrc;
  wire cfg_err_internal_cor;
  wire cfg_err_internal_uncor;
  wire cfg_err_locked;
  wire cfg_err_malformed;
  wire cfg_err_mc_blocked;
  wire cfg_err_norecovery;
  wire cfg_err_poisoned;
  wire cfg_err_posted;
  wire [47:0]cfg_err_tlp_cpl_header;
  wire cfg_err_ur;
  wire [2:0]cfg_function_number;
  wire cfg_interrupt;
  wire cfg_interrupt_assert;
  wire [7:0]cfg_interrupt_di;
  wire [7:0]cfg_interrupt_do;
  wire [2:0]cfg_interrupt_mmenable;
  wire cfg_interrupt_msienable;
  wire cfg_interrupt_msixenable;
  wire cfg_interrupt_msixfm;
  wire cfg_interrupt_rdy;
  wire cfg_interrupt_stat;
  wire [10:0]cfg_lcommand;
  wire [9:0]cfg_lstatus;
  wire [31:0]cfg_mgmt_di;
  wire [31:0]cfg_mgmt_do;
  wire [9:0]cfg_mgmt_dwaddr;
  wire cfg_mgmt_rd_en;
  wire cfg_mgmt_rd_wr_done;
  wire cfg_mgmt_wr_en;
  wire cfg_mgmt_wr_readonly;
  wire cfg_mgmt_wr_rw1c_as_rw;
  wire [15:0]cfg_msg_data;
  wire cfg_msg_received;
  wire cfg_msg_received_assert_int_a;
  wire cfg_msg_received_assert_int_b;
  wire cfg_msg_received_assert_int_c;
  wire cfg_msg_received_assert_int_d;
  wire cfg_msg_received_deassert_int_a;
  wire cfg_msg_received_deassert_int_b;
  wire cfg_msg_received_deassert_int_c;
  wire cfg_msg_received_deassert_int_d;
  wire cfg_msg_received_err_cor;
  wire cfg_msg_received_err_fatal;
  wire cfg_msg_received_err_non_fatal;
  wire cfg_msg_received_pm_as_nak;
  wire cfg_msg_received_pm_pme;
  wire cfg_msg_received_pme_to_ack;
  wire cfg_msg_received_setslotpowerlimit;
  wire [4:0]cfg_pciecap_interrupt_msgnum;
  wire [1:0]cfg_pm_force_state;
  wire cfg_pm_force_state_en;
  wire cfg_pm_halt_aspm_l0s;
  wire cfg_pm_halt_aspm_l1;
  wire cfg_pm_wake;
  wire cfg_pmcsr_pme_en;
  wire cfg_pmcsr_pme_status;
  wire [1:0]cfg_pmcsr_powerstate;
  wire cfg_received_func_lvl_rst;
  wire cfg_root_control_pme_int_en;
  wire cfg_root_control_syserr_corr_err_en;
  wire cfg_root_control_syserr_fatal_err_en;
  wire cfg_root_control_syserr_non_fatal_err_en;
  wire cfg_slot_control_electromech_il_ctl_pulse;
  wire cfg_to_turnoff;
  wire cfg_trn_pending;
  wire cfg_turnoff_ok;
  wire cfg_turnoff_ok_w;
  wire [6:0]cfg_vc_tcvc_map;
  wire [11:0]fc_cpld;
  wire [7:0]fc_cplh;
  wire [11:0]fc_npd;
  wire [7:0]fc_nph;
  wire [11:0]fc_pd;
  wire [7:0]fc_ph;
  wire [2:0]fc_sel;
  wire gt_rx_phy_status_q;
  wire gt_rxelecidle_q;
  wire m_axis_rx_tready;
  wire [8:0]m_axis_rx_tuser;
  wire \n_0_cfg_bus_number_d[7]_i_1 ;
  wire n_148_axi_basic_top;
  wire n_149_axi_basic_top;
  wire n_598_pcie_7x_i;
  wire n_599_pcie_7x_i;
  wire n_5_axi_basic_top;
  wire n_600_pcie_7x_i;
  wire n_601_pcie_7x_i;
  wire n_602_pcie_7x_i;
  wire n_603_pcie_7x_i;
  wire n_604_pcie_7x_i;
  wire n_606_pcie_7x_i;
  wire n_607_pcie_7x_i;
  wire n_615_pcie_7x_i;
  wire n_617_pcie_7x_i;
  wire n_618_pcie_7x_i;
  wire n_619_pcie_7x_i;
  wire n_621_pcie_7x_i;
  wire n_622_pcie_7x_i;
  wire n_6_axi_basic_top;
  wire [8:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire phy_rdy_n_int;
  wire pipe_rx0_chanisaligned;
  wire [1:0]pipe_rx0_char_is_k;
  wire [15:0]pipe_rx0_data;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_polarity;
  wire [2:0]pipe_rx0_status;
  wire pipe_rx0_valid;
  wire pipe_rx0_valid_gt;
  wire pipe_rx1_chanisaligned;
  wire [1:0]pipe_rx1_char_is_k;
  wire [15:0]pipe_rx1_data;
  wire pipe_rx1_elec_idle;
  wire pipe_rx1_phy_status;
  wire pipe_rx1_polarity;
  wire [2:0]pipe_rx1_status;
  wire pipe_rx1_valid;
  wire pipe_rx1_valid_gt;
  wire pipe_rx2_chanisaligned;
  wire [1:0]pipe_rx2_char_is_k;
  wire [15:0]pipe_rx2_data;
  wire pipe_rx2_elec_idle;
  wire pipe_rx2_phy_status;
  wire pipe_rx2_polarity;
  wire [2:0]pipe_rx2_status;
  wire pipe_rx2_valid;
  wire pipe_rx2_valid_gt;
  wire pipe_rx3_chanisaligned;
  wire [1:0]pipe_rx3_char_is_k;
  wire [15:0]pipe_rx3_data;
  wire pipe_rx3_elec_idle;
  wire pipe_rx3_phy_status;
  wire pipe_rx3_polarity;
  wire [2:0]pipe_rx3_status;
  wire pipe_rx3_valid;
  wire pipe_rx3_valid_gt;
  wire pipe_rx4_chanisaligned;
  wire [1:0]pipe_rx4_char_is_k;
  wire [15:0]pipe_rx4_data;
  wire pipe_rx4_elec_idle;
  wire pipe_rx4_phy_status;
  wire pipe_rx4_polarity;
  wire [2:0]pipe_rx4_status;
  wire pipe_rx4_valid;
  wire pipe_rx4_valid_gt;
  wire pipe_rx5_chanisaligned;
  wire [1:0]pipe_rx5_char_is_k;
  wire [15:0]pipe_rx5_data;
  wire pipe_rx5_elec_idle;
  wire pipe_rx5_phy_status;
  wire pipe_rx5_polarity;
  wire [2:0]pipe_rx5_status;
  wire pipe_rx5_valid;
  wire pipe_rx5_valid_gt;
  wire pipe_rx6_chanisaligned;
  wire [1:0]pipe_rx6_char_is_k;
  wire [15:0]pipe_rx6_data;
  wire pipe_rx6_elec_idle;
  wire pipe_rx6_phy_status;
  wire pipe_rx6_polarity;
  wire [2:0]pipe_rx6_status;
  wire pipe_rx6_valid;
  wire pipe_rx6_valid_gt;
  wire pipe_rx7_chanisaligned;
  wire [1:0]pipe_rx7_char_is_k;
  wire [15:0]pipe_rx7_data;
  wire pipe_rx7_elec_idle;
  wire pipe_rx7_phy_status;
  wire pipe_rx7_polarity;
  wire [2:0]pipe_rx7_status;
  wire pipe_rx7_valid;
  wire pipe_rx7_valid_gt;
  wire [1:0]pipe_tx0_char_is_k;
  wire pipe_tx0_compliance;
  wire [15:0]pipe_tx0_data;
  wire pipe_tx0_elec_idle;
  wire [1:0]pipe_tx0_powerdown;
  wire [1:0]pipe_tx1_char_is_k;
  wire pipe_tx1_compliance;
  wire [15:0]pipe_tx1_data;
  wire pipe_tx1_elec_idle;
  wire [1:0]pipe_tx1_powerdown;
  wire [1:0]pipe_tx2_char_is_k;
  wire pipe_tx2_compliance;
  wire [15:0]pipe_tx2_data;
  wire pipe_tx2_elec_idle;
  wire [1:0]pipe_tx2_powerdown;
  wire [1:0]pipe_tx3_char_is_k;
  wire pipe_tx3_compliance;
  wire [15:0]pipe_tx3_data;
  wire pipe_tx3_elec_idle;
  wire [1:0]pipe_tx3_powerdown;
  wire [1:0]pipe_tx4_char_is_k;
  wire pipe_tx4_compliance;
  wire [15:0]pipe_tx4_data;
  wire pipe_tx4_elec_idle;
  wire [1:0]pipe_tx4_powerdown;
  wire [1:0]pipe_tx5_char_is_k;
  wire pipe_tx5_compliance;
  wire [15:0]pipe_tx5_data;
  wire pipe_tx5_elec_idle;
  wire [1:0]pipe_tx5_powerdown;
  wire [1:0]pipe_tx6_char_is_k;
  wire pipe_tx6_compliance;
  wire [15:0]pipe_tx6_data;
  wire pipe_tx6_elec_idle;
  wire [1:0]pipe_tx6_powerdown;
  wire [1:0]pipe_tx7_char_is_k;
  wire pipe_tx7_compliance;
  wire [15:0]pipe_tx7_data;
  wire pipe_tx7_elec_idle;
  wire [1:0]pipe_tx7_powerdown;
  wire pipe_tx_deemph;
  wire [2:0]pipe_tx_margin;
  wire pipe_tx_rate;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_rcvr_det_gt;
  wire pl_directed_change_done;
  wire pl_directed_link_auton;
  wire [1:0]pl_directed_link_change;
  wire pl_directed_link_speed;
  wire [1:0]pl_directed_link_width;
  wire pl_downstream_deemph_source;
  wire [2:0]pl_initial_link_width;
  wire [1:0]pl_lane_reversal_mode;
  wire pl_link_gen2_cap;
  wire pl_link_partner_gen2_supported;
  wire pl_link_upcfg_cap;
  wire [5:0]pl_ltssm_state;
  wire pl_phy_lnk_up;
  wire [1:0]pl_rx_pm_state;
  wire pl_sel_lnk_rate;
  wire [1:0]pl_sel_lnk_width;
  wire pl_transmit_hot_rst;
  wire [2:0]pl_tx_pm_state;
  wire pl_upstream_prefer_deemph;
  wire \rx_inst/rx_pipeline_inst/rsrc_rdy_filtered ;
  wire rx_np_ok;
  wire rx_np_req;
  wire [127:0]s_axis_tx_tdata;
  wire [2:0]s_axis_tx_tkeep;
  wire s_axis_tx_tlast;
  wire [3:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire sys_rst_n;
  wire [127:0]trn_rd;
  wire trn_rdst_rdy;
  wire trn_recrc_err;
  wire trn_reof;
  wire trn_rerrfwd;
  wire [1:0]trn_rrem;
  wire trn_rsof;
  wire trn_rsrc_dsc;
  wire trn_tcfg_gnt;
  wire [127:0]trn_td;
  wire trn_tdst_rdy;
  wire trn_tecrc_gen;
  wire trn_teof;
  wire trn_terrfwd;
  wire [0:0]trn_trem;
  wire trn_tsof;
  wire trn_tsrc_dsc;
  wire trn_tsrc_rdy;
  wire trn_tstr;
  wire tx_cfg_gnt;
  wire tx_err_drop;
  wire [2:0]\tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_pcie_link_state_d ;
  wire \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_min_trig ;
  wire \tx_inst/tx_pipeline_inst/axi_DW_2 ;

pcie_7x_0_core_top_pcie_7x_0_core_top_axi_basic_top axi_basic_top
       (.D(trn_rrem),
        .I1(O1),
        .I10(n_606_pcie_7x_i),
        .I11({trn_rd[31:0],trn_rd[63:32],trn_rd[95:64],trn_rd[127:96]}),
        .I12({n_598_pcie_7x_i,n_599_pcie_7x_i,n_600_pcie_7x_i,n_601_pcie_7x_i,n_602_pcie_7x_i,n_603_pcie_7x_i,n_604_pcie_7x_i}),
        .I13(D),
        .I19(I19),
        .I2(n_617_pcie_7x_i),
        .I3(I3),
        .I4(I4),
        .I5(n_618_pcie_7x_i),
        .I6(n_607_pcie_7x_i),
        .I7(n_619_pcie_7x_i),
        .I8(n_621_pcie_7x_i),
        .I9(n_622_pcie_7x_i),
        .O1(O3),
        .O10({trn_tsrc_dsc,trn_tstr,trn_terrfwd,trn_tecrc_gen}),
        .O11(\tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_pcie_link_state_d ),
        .O2(O4),
        .O3(n_5_axi_basic_top),
        .O4(n_6_axi_basic_top),
        .O5(O10),
        .O6(O11),
        .O7(n_148_axi_basic_top),
        .O8(n_149_axi_basic_top),
        .O9({trn_td[31:0],trn_td[63:32],trn_td[95:64],trn_td[127:96]}),
        .Q(Q),
        .TRNTBUFAV(O2),
        .TRNTDSTRDY(trn_tdst_rdy),
        .TRNTREM({\tx_inst/tx_pipeline_inst/axi_DW_2 ,trn_trem}),
        .cfg_to_turnoff(cfg_to_turnoff),
        .cfg_turnoff_ok(cfg_turnoff_ok),
        .cfg_turnoff_ok_w(cfg_turnoff_ok_w),
        .m_axis_rx_tready(m_axis_rx_tready),
        .m_axis_rx_tuser(m_axis_rx_tuser),
        .rsrc_rdy_filtered(\rx_inst/rx_pipeline_inst/rsrc_rdy_filtered ),
        .s_axis_tx_tdata(s_axis_tx_tdata),
        .s_axis_tx_tkeep(s_axis_tx_tkeep),
        .s_axis_tx_tlast(s_axis_tx_tlast),
        .s_axis_tx_tuser(s_axis_tx_tuser),
        .s_axis_tx_tvalid(s_axis_tx_tvalid),
        .tbuf_av_min_trig(\tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_min_trig ),
        .trn_rdst_rdy(trn_rdst_rdy),
        .trn_recrc_err(trn_recrc_err),
        .trn_reof(trn_reof),
        .trn_rerrfwd(trn_rerrfwd),
        .trn_rsof(trn_rsof),
        .trn_rsrc_dsc(trn_rsrc_dsc),
        .trn_tcfg_gnt(trn_tcfg_gnt),
        .trn_teof(trn_teof),
        .trn_tsof(trn_tsof),
        .trn_tsrc_rdy(trn_tsrc_rdy),
        .tx_cfg_gnt(tx_cfg_gnt));
LUT1 #(
    .INIT(2'h1)) 
     \cfg_bus_number_d[7]_i_1 
       (.I0(I19),
        .O(\n_0_cfg_bus_number_d[7]_i_1 ));
FDRE \cfg_bus_number_d_reg[0] 
       (.C(I3),
        .CE(n_615_pcie_7x_i),
        .D(cfg_msg_data[8]),
        .Q(cfg_bus_number[0]),
        .R(\n_0_cfg_bus_number_d[7]_i_1 ));
FDRE \cfg_bus_number_d_reg[1] 
       (.C(I3),
        .CE(n_615_pcie_7x_i),
        .D(cfg_msg_data[9]),
        .Q(cfg_bus_number[1]),
        .R(\n_0_cfg_bus_number_d[7]_i_1 ));
FDRE \cfg_bus_number_d_reg[2] 
       (.C(I3),
        .CE(n_615_pcie_7x_i),
        .D(cfg_msg_data[10]),
        .Q(cfg_bus_number[2]),
        .R(\n_0_cfg_bus_number_d[7]_i_1 ));
FDRE \cfg_bus_number_d_reg[3] 
       (.C(I3),
        .CE(n_615_pcie_7x_i),
        .D(cfg_msg_data[11]),
        .Q(cfg_bus_number[3]),
        .R(\n_0_cfg_bus_number_d[7]_i_1 ));
FDRE \cfg_bus_number_d_reg[4] 
       (.C(I3),
        .CE(n_615_pcie_7x_i),
        .D(cfg_msg_data[12]),
        .Q(cfg_bus_number[4]),
        .R(\n_0_cfg_bus_number_d[7]_i_1 ));
FDRE \cfg_bus_number_d_reg[5] 
       (.C(I3),
        .CE(n_615_pcie_7x_i),
        .D(cfg_msg_data[13]),
        .Q(cfg_bus_number[5]),
        .R(\n_0_cfg_bus_number_d[7]_i_1 ));
FDRE \cfg_bus_number_d_reg[6] 
       (.C(I3),
        .CE(n_615_pcie_7x_i),
        .D(cfg_msg_data[14]),
        .Q(cfg_bus_number[6]),
        .R(\n_0_cfg_bus_number_d[7]_i_1 ));
FDRE \cfg_bus_number_d_reg[7] 
       (.C(I3),
        .CE(n_615_pcie_7x_i),
        .D(cfg_msg_data[15]),
        .Q(cfg_bus_number[7]),
        .R(\n_0_cfg_bus_number_d[7]_i_1 ));
FDRE \cfg_device_number_d_reg[0] 
       (.C(I3),
        .CE(n_615_pcie_7x_i),
        .D(cfg_msg_data[3]),
        .Q(cfg_device_number[0]),
        .R(\n_0_cfg_bus_number_d[7]_i_1 ));
FDRE \cfg_device_number_d_reg[1] 
       (.C(I3),
        .CE(n_615_pcie_7x_i),
        .D(cfg_msg_data[4]),
        .Q(cfg_device_number[1]),
        .R(\n_0_cfg_bus_number_d[7]_i_1 ));
FDRE \cfg_device_number_d_reg[2] 
       (.C(I3),
        .CE(n_615_pcie_7x_i),
        .D(cfg_msg_data[5]),
        .Q(cfg_device_number[2]),
        .R(\n_0_cfg_bus_number_d[7]_i_1 ));
FDRE \cfg_device_number_d_reg[3] 
       (.C(I3),
        .CE(n_615_pcie_7x_i),
        .D(cfg_msg_data[6]),
        .Q(cfg_device_number[3]),
        .R(\n_0_cfg_bus_number_d[7]_i_1 ));
FDRE \cfg_device_number_d_reg[4] 
       (.C(I3),
        .CE(n_615_pcie_7x_i),
        .D(cfg_msg_data[7]),
        .Q(cfg_device_number[4]),
        .R(\n_0_cfg_bus_number_d[7]_i_1 ));
FDRE \cfg_function_number_d_reg[0] 
       (.C(I3),
        .CE(n_615_pcie_7x_i),
        .D(cfg_msg_data[0]),
        .Q(cfg_function_number[0]),
        .R(\n_0_cfg_bus_number_d[7]_i_1 ));
FDRE \cfg_function_number_d_reg[1] 
       (.C(I3),
        .CE(n_615_pcie_7x_i),
        .D(cfg_msg_data[1]),
        .Q(cfg_function_number[1]),
        .R(\n_0_cfg_bus_number_d[7]_i_1 ));
FDRE \cfg_function_number_d_reg[2] 
       (.C(I3),
        .CE(n_615_pcie_7x_i),
        .D(cfg_msg_data[2]),
        .Q(cfg_function_number[2]),
        .R(\n_0_cfg_bus_number_d[7]_i_1 ));
pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_7x pcie_7x_i
       (.CFGMGMTBYTEENN(CFGMGMTBYTEENN),
        .CLK(CLK),
        .D(pipe_tx0_data),
        .E(n_615_pcie_7x_i),
        .I1(I1),
        .I10(pipe_rx5_data),
        .I11({trn_rd[31:0],trn_rd[63:32],trn_rd[95:64],trn_rd[127:96]}),
        .I12({n_598_pcie_7x_i,n_599_pcie_7x_i,n_600_pcie_7x_i,n_601_pcie_7x_i,n_602_pcie_7x_i,n_603_pcie_7x_i,n_604_pcie_7x_i}),
        .I13(D),
        .I14(pipe_rx6_data),
        .I15(pipe_rx7_data),
        .I16(pipe_rx0_char_is_k),
        .I17(pipe_rx1_char_is_k),
        .I18(pipe_rx2_char_is_k),
        .I19(pipe_rx3_char_is_k),
        .I2(I2),
        .I20(pipe_rx4_char_is_k),
        .I21(pipe_rx5_char_is_k),
        .I22(pipe_rx6_char_is_k),
        .I23(pipe_rx7_char_is_k),
        .I24(pipe_rx0_status),
        .I25(pipe_rx1_status),
        .I26(pipe_rx2_status),
        .I27(pipe_rx3_status),
        .I28(pipe_rx4_status),
        .I29(pipe_rx5_status),
        .I3({trn_tsrc_dsc,trn_tstr,trn_terrfwd,trn_tecrc_gen}),
        .I30(pipe_rx6_status),
        .I31(pipe_rx7_status),
        .I32(n_148_axi_basic_top),
        .I33(I4),
        .I34(n_5_axi_basic_top),
        .I35(n_6_axi_basic_top),
        .I36(n_149_axi_basic_top),
        .I37(O4),
        .I38(\tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_pcie_link_state_d ),
        .I4(I3),
        .I5({trn_td[31:0],trn_td[63:32],trn_td[95:64],trn_td[127:96]}),
        .I6(pipe_rx1_data),
        .I7(pipe_rx2_data),
        .I8(pipe_rx3_data),
        .I9(pipe_rx4_data),
        .O1(O1),
        .O10(pipe_tx0_powerdown),
        .O11(pipe_tx1_char_is_k),
        .O12(pipe_tx1_powerdown),
        .O13(pipe_tx2_char_is_k),
        .O14(pipe_tx2_powerdown),
        .O15(pipe_tx3_char_is_k),
        .O16(pipe_tx3_powerdown),
        .O17(pipe_tx4_char_is_k),
        .O18(pipe_tx4_powerdown),
        .O19(pipe_tx5_char_is_k),
        .O2(pipe_tx1_data),
        .O20(pipe_tx5_powerdown),
        .O21(pipe_tx6_char_is_k),
        .O22(pipe_tx6_powerdown),
        .O23(pipe_tx7_char_is_k),
        .O24(pipe_tx7_powerdown),
        .O25(trn_rrem),
        .O26(O9),
        .O27(n_606_pcie_7x_i),
        .O28(n_607_pcie_7x_i),
        .O29(O12),
        .O3(pipe_tx2_data),
        .O30(O13),
        .O31(O14),
        .O32(n_617_pcie_7x_i),
        .O33(n_618_pcie_7x_i),
        .O34(n_619_pcie_7x_i),
        .O35(n_621_pcie_7x_i),
        .O36(n_622_pcie_7x_i),
        .O4(pipe_tx3_data),
        .O5(pipe_tx4_data),
        .O6(pipe_tx5_data),
        .O7(pipe_tx6_data),
        .O8(pipe_tx7_data),
        .O9(pipe_tx0_char_is_k),
        .PIPETXMARGIN(pipe_tx_margin),
        .Q(pipe_rx0_data),
        .TRNTBUFAV(O2),
        .TRNTDSTRDY(trn_tdst_rdy),
        .TRNTREM({\tx_inst/tx_pipeline_inst/axi_DW_2 ,trn_trem}),
        .bridge_reset_int(bridge_reset_int),
        .cfg_aer_ecrc_check_en(cfg_aer_ecrc_check_en),
        .cfg_aer_ecrc_gen_en(cfg_aer_ecrc_gen_en),
        .cfg_aer_interrupt_msgnum(cfg_aer_interrupt_msgnum),
        .cfg_aer_rooterr_corr_err_received(cfg_aer_rooterr_corr_err_received),
        .cfg_aer_rooterr_corr_err_reporting_en(cfg_aer_rooterr_corr_err_reporting_en),
        .cfg_aer_rooterr_fatal_err_received(cfg_aer_rooterr_fatal_err_received),
        .cfg_aer_rooterr_fatal_err_reporting_en(cfg_aer_rooterr_fatal_err_reporting_en),
        .cfg_aer_rooterr_non_fatal_err_received(cfg_aer_rooterr_non_fatal_err_received),
        .cfg_aer_rooterr_non_fatal_err_reporting_en(cfg_aer_rooterr_non_fatal_err_reporting_en),
        .cfg_bridge_serr_en(cfg_bridge_serr_en),
        .cfg_command(cfg_command),
        .cfg_dcommand(cfg_dcommand),
        .cfg_dcommand2(cfg_dcommand2),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_dsn(cfg_dsn),
        .cfg_dstatus(cfg_dstatus),
        .cfg_err_aer_headerlog(cfg_err_aer_headerlog),
        .cfg_err_aer_headerlog_set(cfg_err_aer_headerlog_set),
        .cfg_err_atomic_egress_blocked(cfg_err_atomic_egress_blocked),
        .cfg_err_cor(cfg_err_cor),
        .cfg_err_cpl_abort(cfg_err_cpl_abort),
        .cfg_err_cpl_rdy(cfg_err_cpl_rdy),
        .cfg_err_cpl_timeout(cfg_err_cpl_timeout),
        .cfg_err_cpl_unexpect(cfg_err_cpl_unexpect),
        .cfg_err_ecrc(cfg_err_ecrc),
        .cfg_err_internal_cor(cfg_err_internal_cor),
        .cfg_err_internal_uncor(cfg_err_internal_uncor),
        .cfg_err_locked(cfg_err_locked),
        .cfg_err_malformed(cfg_err_malformed),
        .cfg_err_mc_blocked(cfg_err_mc_blocked),
        .cfg_err_norecovery(cfg_err_norecovery),
        .cfg_err_poisoned(cfg_err_poisoned),
        .cfg_err_posted(cfg_err_posted),
        .cfg_err_tlp_cpl_header(cfg_err_tlp_cpl_header),
        .cfg_err_ur(cfg_err_ur),
        .cfg_interrupt(cfg_interrupt),
        .cfg_interrupt_assert(cfg_interrupt_assert),
        .cfg_interrupt_di(cfg_interrupt_di),
        .cfg_interrupt_do(cfg_interrupt_do),
        .cfg_interrupt_mmenable(cfg_interrupt_mmenable),
        .cfg_interrupt_msienable(cfg_interrupt_msienable),
        .cfg_interrupt_msixenable(cfg_interrupt_msixenable),
        .cfg_interrupt_msixfm(cfg_interrupt_msixfm),
        .cfg_interrupt_rdy(cfg_interrupt_rdy),
        .cfg_interrupt_stat(cfg_interrupt_stat),
        .cfg_lcommand(cfg_lcommand),
        .cfg_lstatus(cfg_lstatus),
        .cfg_mgmt_di(cfg_mgmt_di),
        .cfg_mgmt_do(cfg_mgmt_do),
        .cfg_mgmt_dwaddr(cfg_mgmt_dwaddr),
        .cfg_mgmt_rd_en(cfg_mgmt_rd_en),
        .cfg_mgmt_rd_wr_done(cfg_mgmt_rd_wr_done),
        .cfg_mgmt_wr_en(cfg_mgmt_wr_en),
        .cfg_mgmt_wr_readonly(cfg_mgmt_wr_readonly),
        .cfg_mgmt_wr_rw1c_as_rw(cfg_mgmt_wr_rw1c_as_rw),
        .cfg_msg_data(cfg_msg_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_assert_int_a(cfg_msg_received_assert_int_a),
        .cfg_msg_received_assert_int_b(cfg_msg_received_assert_int_b),
        .cfg_msg_received_assert_int_c(cfg_msg_received_assert_int_c),
        .cfg_msg_received_assert_int_d(cfg_msg_received_assert_int_d),
        .cfg_msg_received_deassert_int_a(cfg_msg_received_deassert_int_a),
        .cfg_msg_received_deassert_int_b(cfg_msg_received_deassert_int_b),
        .cfg_msg_received_deassert_int_c(cfg_msg_received_deassert_int_c),
        .cfg_msg_received_deassert_int_d(cfg_msg_received_deassert_int_d),
        .cfg_msg_received_err_cor(cfg_msg_received_err_cor),
        .cfg_msg_received_err_fatal(cfg_msg_received_err_fatal),
        .cfg_msg_received_err_non_fatal(cfg_msg_received_err_non_fatal),
        .cfg_msg_received_pm_as_nak(cfg_msg_received_pm_as_nak),
        .cfg_msg_received_pm_pme(cfg_msg_received_pm_pme),
        .cfg_msg_received_pme_to_ack(cfg_msg_received_pme_to_ack),
        .cfg_msg_received_setslotpowerlimit(cfg_msg_received_setslotpowerlimit),
        .cfg_pciecap_interrupt_msgnum(cfg_pciecap_interrupt_msgnum),
        .cfg_pm_force_state(cfg_pm_force_state),
        .cfg_pm_force_state_en(cfg_pm_force_state_en),
        .cfg_pm_halt_aspm_l0s(cfg_pm_halt_aspm_l0s),
        .cfg_pm_halt_aspm_l1(cfg_pm_halt_aspm_l1),
        .cfg_pm_wake(cfg_pm_wake),
        .cfg_pmcsr_pme_en(cfg_pmcsr_pme_en),
        .cfg_pmcsr_pme_status(cfg_pmcsr_pme_status),
        .cfg_pmcsr_powerstate(cfg_pmcsr_powerstate),
        .cfg_received_func_lvl_rst(cfg_received_func_lvl_rst),
        .cfg_root_control_pme_int_en(cfg_root_control_pme_int_en),
        .cfg_root_control_syserr_corr_err_en(cfg_root_control_syserr_corr_err_en),
        .cfg_root_control_syserr_fatal_err_en(cfg_root_control_syserr_fatal_err_en),
        .cfg_root_control_syserr_non_fatal_err_en(cfg_root_control_syserr_non_fatal_err_en),
        .cfg_slot_control_electromech_il_ctl_pulse(cfg_slot_control_electromech_il_ctl_pulse),
        .cfg_to_turnoff(cfg_to_turnoff),
        .cfg_trn_pending(cfg_trn_pending),
        .cfg_turnoff_ok_w(cfg_turnoff_ok_w),
        .cfg_vc_tcvc_map(cfg_vc_tcvc_map),
        .fc_cpld(fc_cpld),
        .fc_cplh(fc_cplh),
        .fc_npd(fc_npd),
        .fc_nph(fc_nph),
        .fc_pd(fc_pd),
        .fc_ph(fc_ph),
        .fc_sel(fc_sel),
        .pcie_drp_addr(pcie_drp_addr),
        .pcie_drp_clk(pcie_drp_clk),
        .pcie_drp_di(pcie_drp_di),
        .pcie_drp_do(pcie_drp_do),
        .pcie_drp_en(pcie_drp_en),
        .pcie_drp_rdy(pcie_drp_rdy),
        .pcie_drp_we(pcie_drp_we),
        .pipe_rx0_chanisaligned(pipe_rx0_chanisaligned),
        .pipe_rx0_elec_idle(pipe_rx0_elec_idle),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .pipe_rx0_polarity(pipe_rx0_polarity),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rx1_chanisaligned(pipe_rx1_chanisaligned),
        .pipe_rx1_elec_idle(pipe_rx1_elec_idle),
        .pipe_rx1_phy_status(pipe_rx1_phy_status),
        .pipe_rx1_polarity(pipe_rx1_polarity),
        .pipe_rx1_valid(pipe_rx1_valid),
        .pipe_rx2_chanisaligned(pipe_rx2_chanisaligned),
        .pipe_rx2_elec_idle(pipe_rx2_elec_idle),
        .pipe_rx2_phy_status(pipe_rx2_phy_status),
        .pipe_rx2_polarity(pipe_rx2_polarity),
        .pipe_rx2_valid(pipe_rx2_valid),
        .pipe_rx3_chanisaligned(pipe_rx3_chanisaligned),
        .pipe_rx3_elec_idle(pipe_rx3_elec_idle),
        .pipe_rx3_phy_status(pipe_rx3_phy_status),
        .pipe_rx3_polarity(pipe_rx3_polarity),
        .pipe_rx3_valid(pipe_rx3_valid),
        .pipe_rx4_chanisaligned(pipe_rx4_chanisaligned),
        .pipe_rx4_elec_idle(pipe_rx4_elec_idle),
        .pipe_rx4_phy_status(pipe_rx4_phy_status),
        .pipe_rx4_polarity(pipe_rx4_polarity),
        .pipe_rx4_valid(pipe_rx4_valid),
        .pipe_rx5_chanisaligned(pipe_rx5_chanisaligned),
        .pipe_rx5_elec_idle(pipe_rx5_elec_idle),
        .pipe_rx5_phy_status(pipe_rx5_phy_status),
        .pipe_rx5_polarity(pipe_rx5_polarity),
        .pipe_rx5_valid(pipe_rx5_valid),
        .pipe_rx6_chanisaligned(pipe_rx6_chanisaligned),
        .pipe_rx6_elec_idle(pipe_rx6_elec_idle),
        .pipe_rx6_phy_status(pipe_rx6_phy_status),
        .pipe_rx6_polarity(pipe_rx6_polarity),
        .pipe_rx6_valid(pipe_rx6_valid),
        .pipe_rx7_chanisaligned(pipe_rx7_chanisaligned),
        .pipe_rx7_elec_idle(pipe_rx7_elec_idle),
        .pipe_rx7_phy_status(pipe_rx7_phy_status),
        .pipe_rx7_polarity(pipe_rx7_polarity),
        .pipe_rx7_valid(pipe_rx7_valid),
        .pipe_tx0_compliance(pipe_tx0_compliance),
        .pipe_tx0_elec_idle(pipe_tx0_elec_idle),
        .pipe_tx1_compliance(pipe_tx1_compliance),
        .pipe_tx1_elec_idle(pipe_tx1_elec_idle),
        .pipe_tx2_compliance(pipe_tx2_compliance),
        .pipe_tx2_elec_idle(pipe_tx2_elec_idle),
        .pipe_tx3_compliance(pipe_tx3_compliance),
        .pipe_tx3_elec_idle(pipe_tx3_elec_idle),
        .pipe_tx4_compliance(pipe_tx4_compliance),
        .pipe_tx4_elec_idle(pipe_tx4_elec_idle),
        .pipe_tx5_compliance(pipe_tx5_compliance),
        .pipe_tx5_elec_idle(pipe_tx5_elec_idle),
        .pipe_tx6_compliance(pipe_tx6_compliance),
        .pipe_tx6_elec_idle(pipe_tx6_elec_idle),
        .pipe_tx7_compliance(pipe_tx7_compliance),
        .pipe_tx7_elec_idle(pipe_tx7_elec_idle),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_rate(pipe_tx_rate),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pl_directed_change_done(pl_directed_change_done),
        .pl_directed_link_auton(pl_directed_link_auton),
        .pl_directed_link_change(pl_directed_link_change),
        .pl_directed_link_speed(pl_directed_link_speed),
        .pl_directed_link_width(pl_directed_link_width),
        .pl_downstream_deemph_source(pl_downstream_deemph_source),
        .pl_initial_link_width(pl_initial_link_width),
        .pl_lane_reversal_mode(pl_lane_reversal_mode),
        .pl_link_gen2_cap(pl_link_gen2_cap),
        .pl_link_partner_gen2_supported(pl_link_partner_gen2_supported),
        .pl_link_upcfg_cap(pl_link_upcfg_cap),
        .pl_ltssm_state(pl_ltssm_state),
        .pl_phy_lnk_up(pl_phy_lnk_up),
        .pl_rx_pm_state(pl_rx_pm_state),
        .pl_sel_lnk_rate(pl_sel_lnk_rate),
        .pl_sel_lnk_width(pl_sel_lnk_width),
        .pl_transmit_hot_rst(pl_transmit_hot_rst),
        .pl_tx_pm_state(pl_tx_pm_state),
        .pl_upstream_prefer_deemph(pl_upstream_prefer_deemph),
        .rsrc_rdy_filtered(\rx_inst/rx_pipeline_inst/rsrc_rdy_filtered ),
        .rx_np_ok(rx_np_ok),
        .rx_np_req(rx_np_req),
        .s_axis_tx_tlast(s_axis_tx_tlast),
        .s_axis_tx_tvalid(s_axis_tx_tvalid),
        .sys_rst_n(sys_rst_n),
        .tbuf_av_min_trig(\tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_min_trig ),
        .trn_rdst_rdy(trn_rdst_rdy),
        .trn_recrc_err(trn_recrc_err),
        .trn_reof(trn_reof),
        .trn_rerrfwd(trn_rerrfwd),
        .trn_rsof(trn_rsof),
        .trn_rsrc_dsc(trn_rsrc_dsc),
        .trn_tcfg_gnt(trn_tcfg_gnt),
        .trn_teof(trn_teof),
        .trn_tsof(trn_tsof),
        .trn_tsrc_rdy(trn_tsrc_rdy),
        .tx_err_drop(tx_err_drop));
pcie_7x_0_core_top_pcie_7x_0_core_top_pcie_pipe_pipeline pcie_pipe_pipeline_i
       (.CLK(CLK),
        .D(pipe_tx0_char_is_k),
        .I1(pipe_tx1_char_is_k),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(pipe_tx5_char_is_k),
        .I2(pipe_tx2_char_is_k),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(pipe_tx6_char_is_k),
        .I24(pipe_tx7_char_is_k),
        .I25(pipe_tx0_data),
        .I26(pipe_tx1_data),
        .I27(pipe_tx2_data),
        .I28(pipe_tx3_data),
        .I29(pipe_tx4_data),
        .I3(pipe_tx3_char_is_k),
        .I30(pipe_tx5_data),
        .I31(pipe_tx6_data),
        .I32(pipe_tx7_data),
        .I33(pipe_tx0_powerdown),
        .I34(pipe_tx1_powerdown),
        .I35(pipe_tx2_powerdown),
        .I36(pipe_tx3_powerdown),
        .I37(pipe_tx4_powerdown),
        .I38(pipe_tx5_powerdown),
        .I39(pipe_tx6_powerdown),
        .I4(pipe_tx4_char_is_k),
        .I40(pipe_tx7_powerdown),
        .I41(I23),
        .I42(I24),
        .I43(I25),
        .I44(I26),
        .I45(I27),
        .I46(I28),
        .I47(I29),
        .I48(I30),
        .I49(I31),
        .I5(I5),
        .I50(I32),
        .I51(I33),
        .I52(I34),
        .I53(I35),
        .I54(I36),
        .I55(I37),
        .I56(I38),
        .I57(I39),
        .I58(I40),
        .I59(I41),
        .I6(I6),
        .I60(I42),
        .I61(I43),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(pipe_rx0_data),
        .O10(pipe_rx2_char_is_k),
        .O11(pipe_rx2_data),
        .O12(pipe_rx2_status),
        .O13(pipe_rx3_char_is_k),
        .O14(pipe_rx3_data),
        .O15(O15),
        .O16(O16),
        .O17(pipe_rx3_status),
        .O18(pipe_rx4_char_is_k),
        .O19(pipe_rx4_data),
        .O2(pipe_rx0_status),
        .O20(pipe_rx4_status),
        .O21(pipe_rx5_char_is_k),
        .O22(pipe_rx5_data),
        .O23(pipe_rx5_status),
        .O24(pipe_rx6_char_is_k),
        .O25(pipe_rx6_data),
        .O26(pipe_rx6_status),
        .O27(pipe_rx7_char_is_k),
        .O28(pipe_rx7_data),
        .O29(pipe_rx7_status),
        .O3(pipe_rx1_char_is_k),
        .O4(pipe_rx1_data),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(pipe_rx1_status),
        .PIPETXMARGIN(pipe_tx_margin),
        .PIPE_POWERDOWN(PIPE_POWERDOWN),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE),
        .PIPE_TXDATA(PIPE_TXDATA),
        .PIPE_TXDATAK(PIPE_TXDATAK),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE),
        .PIPE_TXMARGIN(PIPE_TXMARGIN),
        .Q(pipe_rx0_char_is_k),
        .TXMARGIN(TXMARGIN),
        .gt_rx_phy_status_q(gt_rx_phy_status_q),
        .gt_rxelecidle_q(gt_rxelecidle_q),
        .phy_rdy_n_int(phy_rdy_n_int),
        .pipe_rx0_chanisaligned(pipe_rx0_chanisaligned),
        .pipe_rx0_elec_idle(pipe_rx0_elec_idle),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .pipe_rx0_polarity(pipe_rx0_polarity),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rx0_valid_gt(pipe_rx0_valid_gt),
        .pipe_rx1_chanisaligned(pipe_rx1_chanisaligned),
        .pipe_rx1_elec_idle(pipe_rx1_elec_idle),
        .pipe_rx1_phy_status(pipe_rx1_phy_status),
        .pipe_rx1_polarity(pipe_rx1_polarity),
        .pipe_rx1_valid(pipe_rx1_valid),
        .pipe_rx1_valid_gt(pipe_rx1_valid_gt),
        .pipe_rx2_chanisaligned(pipe_rx2_chanisaligned),
        .pipe_rx2_elec_idle(pipe_rx2_elec_idle),
        .pipe_rx2_phy_status(pipe_rx2_phy_status),
        .pipe_rx2_polarity(pipe_rx2_polarity),
        .pipe_rx2_valid(pipe_rx2_valid),
        .pipe_rx2_valid_gt(pipe_rx2_valid_gt),
        .pipe_rx3_chanisaligned(pipe_rx3_chanisaligned),
        .pipe_rx3_elec_idle(pipe_rx3_elec_idle),
        .pipe_rx3_phy_status(pipe_rx3_phy_status),
        .pipe_rx3_polarity(pipe_rx3_polarity),
        .pipe_rx3_valid(pipe_rx3_valid),
        .pipe_rx3_valid_gt(pipe_rx3_valid_gt),
        .pipe_rx4_chanisaligned(pipe_rx4_chanisaligned),
        .pipe_rx4_elec_idle(pipe_rx4_elec_idle),
        .pipe_rx4_phy_status(pipe_rx4_phy_status),
        .pipe_rx4_polarity(pipe_rx4_polarity),
        .pipe_rx4_valid(pipe_rx4_valid),
        .pipe_rx4_valid_gt(pipe_rx4_valid_gt),
        .pipe_rx5_chanisaligned(pipe_rx5_chanisaligned),
        .pipe_rx5_elec_idle(pipe_rx5_elec_idle),
        .pipe_rx5_phy_status(pipe_rx5_phy_status),
        .pipe_rx5_polarity(pipe_rx5_polarity),
        .pipe_rx5_valid(pipe_rx5_valid),
        .pipe_rx5_valid_gt(pipe_rx5_valid_gt),
        .pipe_rx6_chanisaligned(pipe_rx6_chanisaligned),
        .pipe_rx6_elec_idle(pipe_rx6_elec_idle),
        .pipe_rx6_phy_status(pipe_rx6_phy_status),
        .pipe_rx6_polarity(pipe_rx6_polarity),
        .pipe_rx6_valid(pipe_rx6_valid),
        .pipe_rx6_valid_gt(pipe_rx6_valid_gt),
        .pipe_rx7_chanisaligned(pipe_rx7_chanisaligned),
        .pipe_rx7_elec_idle(pipe_rx7_elec_idle),
        .pipe_rx7_phy_status(pipe_rx7_phy_status),
        .pipe_rx7_polarity(pipe_rx7_polarity),
        .pipe_rx7_valid(pipe_rx7_valid),
        .pipe_rx7_valid_gt(pipe_rx7_valid_gt),
        .pipe_tx0_compliance(pipe_tx0_compliance),
        .pipe_tx0_elec_idle(pipe_tx0_elec_idle),
        .pipe_tx1_compliance(pipe_tx1_compliance),
        .pipe_tx1_elec_idle(pipe_tx1_elec_idle),
        .pipe_tx2_compliance(pipe_tx2_compliance),
        .pipe_tx2_elec_idle(pipe_tx2_elec_idle),
        .pipe_tx3_compliance(pipe_tx3_compliance),
        .pipe_tx3_elec_idle(pipe_tx3_elec_idle),
        .pipe_tx4_compliance(pipe_tx4_compliance),
        .pipe_tx4_elec_idle(pipe_tx4_elec_idle),
        .pipe_tx5_compliance(pipe_tx5_compliance),
        .pipe_tx5_elec_idle(pipe_tx5_elec_idle),
        .pipe_tx6_compliance(pipe_tx6_compliance),
        .pipe_tx6_elec_idle(pipe_tx6_elec_idle),
        .pipe_tx7_compliance(pipe_tx7_compliance),
        .pipe_tx7_elec_idle(pipe_tx7_elec_idle),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_rate(pipe_tx_rate),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_tx_rcvr_det_gt(pipe_tx_rcvr_det_gt));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_clock" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_clock
   (CLK_MMCM_LOCK,
    CLK_PCLK,
    CLK_DCLK,
    CLK_USERCLK1,
    CLK_USERCLK2,
    pipe_txoutclk_out,
    D,
    int_pclk_sel_slave,
    rate_gen3,
    pipe_mmcm_rst_n);
  output CLK_MMCM_LOCK;
  output CLK_PCLK;
  output CLK_DCLK;
  output CLK_USERCLK1;
  output CLK_USERCLK2;
  input pipe_txoutclk_out;
  input [7:0]D;
  input [7:0]int_pclk_sel_slave;
  input [0:0]rate_gen3;
  input pipe_mmcm_rst_n;

  wire CLK_DCLK;
  wire CLK_MMCM_LOCK;
  wire CLK_PCLK;
  wire CLK_USERCLK1;
  wire CLK_USERCLK2;
  wire [7:0]D;
  wire clk_125mhz;
  wire clk_250mhz;
  wire gen3_reg1;
  wire gen3_reg2;
  wire [7:0]int_pclk_sel_slave;
  wire mmcm_fb;
  wire \n_0_pclk_i1_bufgctrl.pclk_i1_i_1 ;
  wire n_0_pclk_sel_i_1;
  wire n_0_pclk_sel_i_2__7;
  wire n_0_pclk_sel_i_3;
  wire n_0_pclk_sel_reg;
  wire p_0_in__0;
  wire [7:0]pclk_sel_reg1;
  wire [7:0]pclk_sel_reg2;
  wire [7:0]pclk_sel_slave_reg1;
  wire [7:0]pclk_sel_slave_reg2;
  wire pipe_mmcm_rst_n;
  wire pipe_txoutclk_out;
  wire [0:0]rate_gen3;
  wire refclk;
  wire userclk1;
  wire userclk2;
  wire NLW_mmcm_i_CLKFBOUTB_UNCONNECTED;
  wire NLW_mmcm_i_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_mmcm_i_CLKINSTOPPED_UNCONNECTED;
  wire NLW_mmcm_i_CLKOUT0B_UNCONNECTED;
  wire NLW_mmcm_i_CLKOUT1B_UNCONNECTED;
  wire NLW_mmcm_i_CLKOUT2B_UNCONNECTED;
  wire NLW_mmcm_i_CLKOUT3B_UNCONNECTED;
  wire NLW_mmcm_i_CLKOUT4_UNCONNECTED;
  wire NLW_mmcm_i_CLKOUT5_UNCONNECTED;
  wire NLW_mmcm_i_CLKOUT6_UNCONNECTED;
  wire NLW_mmcm_i_DRDY_UNCONNECTED;
  wire NLW_mmcm_i_PSDONE_UNCONNECTED;
  wire [15:0]NLW_mmcm_i_DO_UNCONNECTED;

(* BOX_TYPE = "PRIMITIVE" *) 
   BUFG \dclk_i_bufg.dclk_i 
       (.I(clk_125mhz),
        .O(CLK_DCLK));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen3_reg1_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(rate_gen3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen3_reg2_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
(* BOX_TYPE = "PRIMITIVE" *) 
   MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(10.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(10.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(8.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(4),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(2),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(4),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(20),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("INTERNAL"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
     mmcm_i
       (.CLKFBIN(mmcm_fb),
        .CLKFBOUT(mmcm_fb),
        .CLKFBOUTB(NLW_mmcm_i_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_mmcm_i_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(refclk),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_mmcm_i_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(clk_125mhz),
        .CLKOUT0B(NLW_mmcm_i_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(clk_250mhz),
        .CLKOUT1B(NLW_mmcm_i_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(userclk1),
        .CLKOUT2B(NLW_mmcm_i_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(userclk2),
        .CLKOUT3B(NLW_mmcm_i_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_mmcm_i_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_mmcm_i_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_mmcm_i_CLKOUT6_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_mmcm_i_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_mmcm_i_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(CLK_MMCM_LOCK),
        .PSCLK(1'b0),
        .PSDONE(NLW_mmcm_i_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(p_0_in__0));
LUT1 #(
    .INIT(2'h1)) 
     mmcm_i_i_1
       (.I0(pipe_mmcm_rst_n),
        .O(p_0_in__0));
(* BOX_TYPE = "PRIMITIVE" *) 
   BUFGCTRL #(
    .INIT_OUT(0),
    .IS_CE0_INVERTED(1'b0),
    .IS_CE1_INVERTED(1'b0),
    .IS_I0_INVERTED(1'b0),
    .IS_I1_INVERTED(1'b0),
    .IS_IGNORE0_INVERTED(1'b0),
    .IS_IGNORE1_INVERTED(1'b0),
    .IS_S0_INVERTED(1'b0),
    .IS_S1_INVERTED(1'b0),
    .PRESELECT_I0("FALSE"),
    .PRESELECT_I1("FALSE")) 
     \pclk_i1_bufgctrl.pclk_i1 
       (.CE0(1'b1),
        .CE1(1'b1),
        .I0(clk_125mhz),
        .I1(clk_250mhz),
        .IGNORE0(1'b0),
        .IGNORE1(1'b0),
        .O(CLK_PCLK),
        .S0(\n_0_pclk_i1_bufgctrl.pclk_i1_i_1 ),
        .S1(n_0_pclk_sel_reg));
LUT1 #(
    .INIT(2'h1)) 
     \pclk_i1_bufgctrl.pclk_i1_i_1 
       (.I0(n_0_pclk_sel_reg),
        .O(\n_0_pclk_i1_bufgctrl.pclk_i1_i_1 ));
LUT6 #(
    .INIT(64'hFBFB0000A0000000)) 
     pclk_sel_i_1
       (.I0(pclk_sel_reg2[3]),
        .I1(n_0_pclk_sel_i_2__7),
        .I2(pclk_sel_reg2[7]),
        .I3(n_0_pclk_sel_i_3),
        .I4(pipe_mmcm_rst_n),
        .I5(n_0_pclk_sel_reg),
        .O(n_0_pclk_sel_i_1));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     pclk_sel_i_2__7
       (.I0(pclk_sel_reg2[0]),
        .I1(pclk_sel_reg2[2]),
        .I2(pclk_sel_reg2[5]),
        .I3(pclk_sel_reg2[6]),
        .I4(pclk_sel_reg2[1]),
        .I5(pclk_sel_reg2[4]),
        .O(n_0_pclk_sel_i_2__7));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     pclk_sel_i_3
       (.I0(pclk_sel_reg2[0]),
        .I1(pclk_sel_reg2[2]),
        .I2(pclk_sel_reg2[5]),
        .I3(pclk_sel_reg2[6]),
        .I4(pclk_sel_reg2[1]),
        .I5(pclk_sel_reg2[4]),
        .O(n_0_pclk_sel_i_3));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(n_0_pclk_sel_i_1),
        .Q(n_0_pclk_sel_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg1_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(pclk_sel_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg1_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(pclk_sel_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg1_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(pclk_sel_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg1_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(pclk_sel_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg1_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(pclk_sel_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg1_reg[5] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(pclk_sel_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg1_reg[6] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(pclk_sel_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg1_reg[7] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(pclk_sel_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg2_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pclk_sel_reg1[0]),
        .Q(pclk_sel_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg2_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pclk_sel_reg1[1]),
        .Q(pclk_sel_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg2_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pclk_sel_reg1[2]),
        .Q(pclk_sel_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg2_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pclk_sel_reg1[3]),
        .Q(pclk_sel_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg2_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pclk_sel_reg1[4]),
        .Q(pclk_sel_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg2_reg[5] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pclk_sel_reg1[5]),
        .Q(pclk_sel_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg2_reg[6] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pclk_sel_reg1[6]),
        .Q(pclk_sel_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_reg2_reg[7] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pclk_sel_reg1[7]),
        .Q(pclk_sel_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg1_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(int_pclk_sel_slave[0]),
        .Q(pclk_sel_slave_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg1_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(int_pclk_sel_slave[1]),
        .Q(pclk_sel_slave_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg1_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(int_pclk_sel_slave[2]),
        .Q(pclk_sel_slave_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg1_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(int_pclk_sel_slave[3]),
        .Q(pclk_sel_slave_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg1_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(int_pclk_sel_slave[4]),
        .Q(pclk_sel_slave_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg1_reg[5] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(int_pclk_sel_slave[5]),
        .Q(pclk_sel_slave_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg1_reg[6] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(int_pclk_sel_slave[6]),
        .Q(pclk_sel_slave_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg1_reg[7] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(int_pclk_sel_slave[7]),
        .Q(pclk_sel_slave_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg2_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pclk_sel_slave_reg1[0]),
        .Q(pclk_sel_slave_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg2_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pclk_sel_slave_reg1[1]),
        .Q(pclk_sel_slave_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg2_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pclk_sel_slave_reg1[2]),
        .Q(pclk_sel_slave_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg2_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pclk_sel_slave_reg1[3]),
        .Q(pclk_sel_slave_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg2_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pclk_sel_slave_reg1[4]),
        .Q(pclk_sel_slave_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg2_reg[5] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pclk_sel_slave_reg1[5]),
        .Q(pclk_sel_slave_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg2_reg[6] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pclk_sel_slave_reg1[6]),
        .Q(pclk_sel_slave_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \pclk_sel_slave_reg2_reg[7] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pclk_sel_slave_reg1[7]),
        .Q(pclk_sel_slave_reg2[7]),
        .R(p_0_in__0));
(* BOX_TYPE = "PRIMITIVE" *) 
   BUFG \txoutclk_i.txoutclk_i 
       (.I(pipe_txoutclk_out),
        .O(refclk));
(* BOX_TYPE = "PRIMITIVE" *) 
   BUFG \userclk1_i1.usrclk1_i1 
       (.I(userclk1),
        .O(CLK_USERCLK1));
(* BOX_TYPE = "PRIMITIVE" *) 
   BUFG \userclk2_i1.usrclk2_i1 
       (.I(userclk2),
        .O(CLK_USERCLK2));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_drp" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_drp
   (Q,
    DRPADDR,
    O1,
    O2,
    gt_ch_drp_rdy,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    I1,
    DRP_START,
    ext_ch_gt_drprdy,
    I14,
    DRP_X16,
    ext_ch_gt_drpdo,
    DRP_GTXRESET);
  output [2:0]Q;
  output [8:0]DRPADDR;
  output O1;
  output O2;
  output [0:0]gt_ch_drp_rdy;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input I1;
  input DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [0:0]I14;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input DRP_GTXRESET;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire DRP_GTXRESET;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire I1;
  wire [0:0]I14;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire RST_DCLK_RESET;
  wire [15:0]di_reg;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [2:0]fsm;
  wire [0:0]gt_ch_drp_rdy;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [4:0]index;
  wire [1:0]load_cnt;
  wire mode;
  wire \n_0_addr_reg[0]_i_1 ;
  wire \n_0_addr_reg[1]_i_1 ;
  wire \n_0_addr_reg[2]_i_1 ;
  wire \n_0_addr_reg[3]_i_1 ;
  wire \n_0_addr_reg[4]_i_1 ;
  wire \n_0_addr_reg[4]_i_2 ;
  wire \n_0_addr_reg[5]_i_1 ;
  wire \n_0_addr_reg[6]_i_1 ;
  wire \n_0_addr_reg[7]_i_1 ;
  wire \n_0_addr_reg[7]_i_2 ;
  wire \n_0_addr_reg_reg[0] ;
  wire \n_0_addr_reg_reg[1] ;
  wire \n_0_addr_reg_reg[2] ;
  wire \n_0_addr_reg_reg[3] ;
  wire \n_0_addr_reg_reg[4] ;
  wire \n_0_addr_reg_reg[5] ;
  wire \n_0_addr_reg_reg[6] ;
  wire \n_0_addr_reg_reg[7] ;
  wire \n_0_di_reg[0]_i_2 ;
  wire \n_0_di_reg[0]_i_3 ;
  wire \n_0_di_reg[0]_i_4 ;
  wire \n_0_di_reg[0]_i_5 ;
  wire \n_0_di_reg[10]_i_2 ;
  wire \n_0_di_reg[11]_i_2 ;
  wire \n_0_di_reg[11]_i_3 ;
  wire \n_0_di_reg[11]_i_4 ;
  wire \n_0_di_reg[11]_i_5 ;
  wire \n_0_di_reg[11]_i_6 ;
  wire \n_0_di_reg[12]_i_2 ;
  wire \n_0_di_reg[12]_i_3 ;
  wire \n_0_di_reg[12]_i_4 ;
  wire \n_0_di_reg[13]_i_2 ;
  wire \n_0_di_reg[13]_i_3 ;
  wire \n_0_di_reg[13]_i_4 ;
  wire \n_0_di_reg[14]_i_2 ;
  wire \n_0_di_reg[14]_i_3 ;
  wire \n_0_di_reg[14]_i_4 ;
  wire \n_0_di_reg[15]_i_2 ;
  wire \n_0_di_reg[1]_i_2 ;
  wire \n_0_di_reg[1]_i_3 ;
  wire \n_0_di_reg[1]_i_4 ;
  wire \n_0_di_reg[1]_i_5 ;
  wire \n_0_di_reg[1]_i_6 ;
  wire \n_0_di_reg[2]_i_2 ;
  wire \n_0_di_reg[2]_i_3 ;
  wire \n_0_di_reg[2]_i_4 ;
  wire \n_0_di_reg[2]_i_5 ;
  wire \n_0_di_reg[3]_i_2 ;
  wire \n_0_di_reg[3]_i_3 ;
  wire \n_0_di_reg[4]_i_2 ;
  wire \n_0_di_reg[4]_i_3 ;
  wire \n_0_di_reg[4]_i_4 ;
  wire \n_0_di_reg[4]_i_5 ;
  wire \n_0_di_reg[4]_i_6 ;
  wire \n_0_di_reg[5]_i_2 ;
  wire \n_0_di_reg[5]_i_3 ;
  wire \n_0_di_reg[6]_i_2 ;
  wire \n_0_di_reg[6]_i_3 ;
  wire \n_0_di_reg[7]_i_2 ;
  wire \n_0_di_reg[7]_i_3 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_1;
  wire \n_0_fsm[0]_i_2 ;
  wire \n_0_fsm[0]_i_3 ;
  wire \n_0_fsm[0]_i_4__7 ;
  wire \n_0_index[0]_i_1 ;
  wire \n_0_index[1]_i_1 ;
  wire \n_0_index[2]_i_1 ;
  wire \n_0_index[3]_i_1 ;
  wire \n_0_index[4]_i_1 ;
  wire \n_0_index[4]_i_2 ;
  wire \n_0_index[4]_i_3 ;
  wire \n_0_index[4]_i_4 ;
  wire \n_0_load_cnt[0]_i_1 ;
  wire n_0_mode_i_1;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

LUT6 #(
    .INIT(64'h1471357514713564)) 
     \addr_reg[0]_i_1 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[0]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(\n_0_addr_reg[7]_i_2 ),
        .O(\n_0_addr_reg[0]_i_1 ));
LUT6 #(
    .INIT(64'h404050500F0F0500)) 
     \addr_reg[1]_i_1 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(mode),
        .I4(index[1]),
        .I5(index[2]),
        .O(\n_0_addr_reg[1]_i_1 ));
LUT6 #(
    .INIT(64'h051005105A055A00)) 
     \addr_reg[2]_i_1 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(mode),
        .I5(index[1]),
        .O(\n_0_addr_reg[2]_i_1 ));
LUT6 #(
    .INIT(64'h5767576753275326)) 
     \addr_reg[3]_i_1 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(\n_0_addr_reg[4]_i_2 ),
        .I5(index[0]),
        .O(\n_0_addr_reg[3]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FCCFFF01)) 
     \addr_reg[4]_i_1 
       (.I0(\n_0_addr_reg[4]_i_2 ),
        .I1(index[0]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(index[4]),
        .O(\n_0_addr_reg[4]_i_1 ));
LUT2 #(
    .INIT(4'hB)) 
     \addr_reg[4]_i_2 
       (.I0(mode),
        .I1(x16x20_mode_reg2),
        .O(\n_0_addr_reg[4]_i_2 ));
LUT6 #(
    .INIT(64'h00001A1A0F0F0F0A)) 
     \addr_reg[5]_i_1 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(mode),
        .I4(index[1]),
        .I5(index[2]),
        .O(\n_0_addr_reg[5]_i_1 ));
LUT6 #(
    .INIT(64'h0000000011545554)) 
     \addr_reg[6]_i_1 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(mode),
        .I3(index[3]),
        .I4(index[0]),
        .I5(index[4]),
        .O(\n_0_addr_reg[6]_i_1 ));
LUT6 #(
    .INIT(64'h5422262254222633)) 
     \addr_reg[7]_i_1 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[0]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(\n_0_addr_reg[7]_i_2 ),
        .O(\n_0_addr_reg[7]_i_1 ));
LUT3 #(
    .INIT(8'hDC)) 
     \addr_reg[7]_i_2 
       (.I0(index[0]),
        .I1(mode),
        .I2(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[0]_i_1 ),
        .Q(\n_0_addr_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[1]_i_1 ),
        .Q(\n_0_addr_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[2]_i_1 ),
        .Q(\n_0_addr_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[3]_i_1 ),
        .Q(\n_0_addr_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[4]_i_1 ),
        .Q(\n_0_addr_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[5]_i_1 ),
        .Q(\n_0_addr_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[6]_i_1 ),
        .Q(\n_0_addr_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[7]_i_1 ),
        .Q(\n_0_addr_reg_reg[7] ),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
     \di_reg[0]_i_2 
       (.I0(\n_0_di_reg[0]_i_4 ),
        .I1(index[3]),
        .I2(do_reg2[0]),
        .I3(\n_0_di_reg[0]_i_5 ),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[0]_i_2 ));
LUT5 #(
    .INIT(32'h00003414)) 
     \di_reg[0]_i_3 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[0]),
        .I4(index[3]),
        .O(\n_0_di_reg[0]_i_3 ));
LUT6 #(
    .INIT(64'hF4CCF4CC04CCF4CC)) 
     \di_reg[0]_i_4 
       (.I0(index[2]),
        .I1(do_reg2[0]),
        .I2(index[0]),
        .I3(index[1]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[0]_i_4 ));
LUT4 #(
    .INIT(16'hEEFB)) 
     \di_reg[0]_i_5 
       (.I0(index[2]),
        .I1(index[0]),
        .I2(mode),
        .I3(index[1]),
        .O(\n_0_di_reg[0]_i_5 ));
LUT6 #(
    .INIT(64'h54444C4404444C44)) 
     \di_reg[10]_i_1 
       (.I0(index[4]),
        .I1(do_reg2[10]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(\n_0_di_reg[10]_i_2 ),
        .O(di_reg[10]));
LUT3 #(
    .INIT(8'h0D)) 
     \di_reg[10]_i_2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[0]),
        .O(\n_0_di_reg[10]_i_2 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[11]_i_1 
       (.I0(\n_0_di_reg[11]_i_2 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[11]_i_3 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[11]_i_4 ),
        .O(di_reg[11]));
LUT6 #(
    .INIT(64'h0808080808380808)) 
     \di_reg[11]_i_2 
       (.I0(do_reg2[11]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[11]_i_2 ));
LUT6 #(
    .INIT(64'h0F0BFFFF000B0000)) 
     \di_reg[11]_i_3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_3 ));
LUT6 #(
    .INIT(64'hFFBBFF8B0088008B)) 
     \di_reg[11]_i_4 
       (.I0(\n_0_di_reg[11]_i_5 ),
        .I1(index[2]),
        .I2(x16_reg2),
        .I3(\n_0_di_reg[11]_i_6 ),
        .I4(\n_0_addr_reg[4]_i_2 ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4 ));
LUT2 #(
    .INIT(4'hB)) 
     \di_reg[11]_i_5 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(\n_0_di_reg[11]_i_5 ));
LUT2 #(
    .INIT(4'hE)) 
     \di_reg[11]_i_6 
       (.I0(index[0]),
        .I1(index[1]),
        .O(\n_0_di_reg[11]_i_6 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[12]_i_1 
       (.I0(\n_0_di_reg[12]_i_2 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[12]_i_3 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[12]_i_4 ),
        .O(di_reg[12]));
LUT5 #(
    .INIT(32'h00003202)) 
     \di_reg[12]_i_2 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[12]),
        .I4(index[3]),
        .O(\n_0_di_reg[12]_i_2 ));
LUT6 #(
    .INIT(64'h2A2A2A2A2AEA2A2A)) 
     \di_reg[12]_i_3 
       (.I0(do_reg2[12]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[12]_i_3 ));
LUT6 #(
    .INIT(64'hF0F0F0F0F0DDF0F0)) 
     \di_reg[12]_i_4 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(do_reg2[12]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(index[1]),
        .O(\n_0_di_reg[12]_i_4 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[13]_i_1 
       (.I0(\n_0_di_reg[13]_i_2 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[13]_i_3 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[13]_i_4 ),
        .O(di_reg[13]));
LUT6 #(
    .INIT(64'h0808080838380838)) 
     \di_reg[13]_i_2 
       (.I0(do_reg2[13]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[13]_i_2 ));
LUT6 #(
    .INIT(64'h2A2A2A2A2AEA2A2A)) 
     \di_reg[13]_i_3 
       (.I0(do_reg2[13]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[13]_i_3 ));
LUT6 #(
    .INIT(64'hAA8AAA8AAABAAA8A)) 
     \di_reg[13]_i_4 
       (.I0(do_reg2[13]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[13]_i_4 ));
LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
     \di_reg[14]_i_1 
       (.I0(do_reg2[14]),
        .I1(\n_0_di_reg[14]_i_2 ),
        .I2(index[4]),
        .I3(\n_0_di_reg[14]_i_3 ),
        .I4(index[3]),
        .I5(\n_0_di_reg[14]_i_4 ),
        .O(di_reg[14]));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[14]_i_2 
       (.I0(index[2]),
        .I1(index[1]),
        .O(\n_0_di_reg[14]_i_2 ));
LUT6 #(
    .INIT(64'h04F7FBFF04A25100)) 
     \di_reg[14]_i_3 
       (.I0(index[0]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[1]),
        .I4(index[2]),
        .I5(do_reg2[14]),
        .O(\n_0_di_reg[14]_i_3 ));
LUT6 #(
    .INIT(64'hF0F000F044F0F0F0)) 
     \di_reg[14]_i_4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[14]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(index[1]),
        .O(\n_0_di_reg[14]_i_4 ));
LUT6 #(
    .INIT(64'h54444C4404444C44)) 
     \di_reg[15]_i_1 
       (.I0(index[4]),
        .I1(do_reg2[15]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(\n_0_di_reg[15]_i_2 ),
        .O(di_reg[15]));
LUT3 #(
    .INIT(8'h0D)) 
     \di_reg[15]_i_2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[0]),
        .O(\n_0_di_reg[15]_i_2 ));
LUT3 #(
    .INIT(8'hBA)) 
     \di_reg[1]_i_1 
       (.I0(\n_0_di_reg[1]_i_2 ),
        .I1(\n_0_di_reg[1]_i_3 ),
        .I2(\n_0_di_reg[1]_i_4 ),
        .O(di_reg[1]));
LUT6 #(
    .INIT(64'h0000200000222200)) 
     \di_reg[1]_i_2 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(do_reg2[1]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[1]_i_2 ));
LUT6 #(
    .INIT(64'hBBAABAAABBBBBBBB)) 
     \di_reg[1]_i_3 
       (.I0(index[4]),
        .I1(\n_0_di_reg[1]_i_5 ),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFCCC5555)) 
     \di_reg[1]_i_4 
       (.I0(\n_0_di_reg[1]_i_6 ),
        .I1(do_reg2[1]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(index[3]),
        .O(\n_0_di_reg[1]_i_4 ));
LUT5 #(
    .INIT(32'h5D555555)) 
     \di_reg[1]_i_5 
       (.I0(index[3]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[0]),
        .I4(index[1]),
        .O(\n_0_di_reg[1]_i_5 ));
LUT6 #(
    .INIT(64'h002F0F20F02FFF2F)) 
     \di_reg[1]_i_6 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(mode),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_6 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[2]_i_1 
       (.I0(\n_0_di_reg[2]_i_2 ),
        .I1(\n_0_di_reg[2]_i_3 ),
        .O(di_reg[2]));
LUT6 #(
    .INIT(64'h00400500FFFFFFFF)) 
     \di_reg[2]_i_2 
       (.I0(index[3]),
        .I1(do_reg2[2]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(index[4]),
        .O(\n_0_di_reg[2]_i_2 ));
LUT6 #(
    .INIT(64'h00000000FF470047)) 
     \di_reg[2]_i_3 
       (.I0(do_reg2[2]),
        .I1(index[2]),
        .I2(\n_0_di_reg[2]_i_4 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[2]_i_5 ),
        .I5(index[4]),
        .O(\n_0_di_reg[2]_i_3 ));
LUT6 #(
    .INIT(64'hFF200F20F02F0020)) 
     \di_reg[2]_i_4 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(do_reg2[2]),
        .I5(mode),
        .O(\n_0_di_reg[2]_i_4 ));
LUT6 #(
    .INIT(64'hF5D535D5F5D5F5D5)) 
     \di_reg[2]_i_5 
       (.I0(do_reg2[2]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[2]_i_5 ));
LUT6 #(
    .INIT(64'h33B830B800B830B8)) 
     \di_reg[3]_i_1 
       (.I0(\n_0_di_reg[3]_i_2 ),
        .I1(index[4]),
        .I2(do_reg2[3]),
        .I3(index[3]),
        .I4(index[1]),
        .I5(\n_0_di_reg[3]_i_3 ),
        .O(di_reg[3]));
LUT6 #(
    .INIT(64'h4022402240664022)) 
     \di_reg[3]_i_2 
       (.I0(index[1]),
        .I1(index[2]),
        .I2(do_reg2[3]),
        .I3(index[0]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[3]_i_2 ));
LUT5 #(
    .INIT(32'h40400F00)) 
     \di_reg[3]_i_3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(do_reg2[3]),
        .I4(index[0]),
        .O(\n_0_di_reg[3]_i_3 ));
LUT6 #(
    .INIT(64'h080808083B3B3B38)) 
     \di_reg[4]_i_1 
       (.I0(\n_0_di_reg[4]_i_2 ),
        .I1(index[4]),
        .I2(index[3]),
        .I3(\n_0_di_reg[4]_i_3 ),
        .I4(\n_0_di_reg[4]_i_4 ),
        .I5(\n_0_di_reg[4]_i_5 ),
        .O(di_reg[4]));
LUT6 #(
    .INIT(64'h08080B0830303030)) 
     \di_reg[4]_i_2 
       (.I0(do_reg2[4]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[4]_i_2 ));
LUT5 #(
    .INIT(32'h00400000)) 
     \di_reg[4]_i_3 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .O(\n_0_di_reg[4]_i_3 ));
LUT6 #(
    .INIT(64'hB888B8B8B8B8B8B8)) 
     \di_reg[4]_i_4 
       (.I0(\n_0_di_reg[11]_i_5 ),
        .I1(\n_0_di_reg[5]_i_3 ),
        .I2(do_reg2[4]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[4]_i_4 ));
LUT6 #(
    .INIT(64'h4700CF00CF000F00)) 
     \di_reg[4]_i_5 
       (.I0(\n_0_di_reg[4]_i_6 ),
        .I1(index[1]),
        .I2(do_reg2[4]),
        .I3(index[3]),
        .I4(index[0]),
        .I5(index[2]),
        .O(\n_0_di_reg[4]_i_5 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[4]_i_6 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(\n_0_di_reg[4]_i_6 ));
LUT6 #(
    .INIT(64'h3030000088BB8888)) 
     \di_reg[5]_i_1 
       (.I0(\n_0_di_reg[5]_i_2 ),
        .I1(index[4]),
        .I2(\n_0_index[4]_i_4 ),
        .I3(\n_0_di_reg[5]_i_3 ),
        .I4(do_reg2[5]),
        .I5(index[3]),
        .O(di_reg[5]));
LUT6 #(
    .INIT(64'h0B0B080B33333033)) 
     \di_reg[5]_i_2 
       (.I0(do_reg2[5]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[5]_i_2 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \di_reg[5]_i_3 
       (.I0(mode),
        .I1(x16x20_mode_reg2),
        .I2(index[0]),
        .I3(index[1]),
        .I4(index[2]),
        .O(\n_0_di_reg[5]_i_3 ));
LUT6 #(
    .INIT(64'h6700000067FF0000)) 
     \di_reg[6]_i_2 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(index[3]),
        .I4(do_reg2[6]),
        .I5(\n_0_di_reg[5]_i_3 ),
        .O(\n_0_di_reg[6]_i_2 ));
LUT5 #(
    .INIT(32'h00002404)) 
     \di_reg[6]_i_3 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[6]),
        .I4(index[3]),
        .O(\n_0_di_reg[6]_i_3 ));
LUT4 #(
    .INIT(16'h2F20)) 
     \di_reg[7]_i_1 
       (.I0(\n_0_di_reg[7]_i_2 ),
        .I1(index[3]),
        .I2(index[4]),
        .I3(\n_0_di_reg[7]_i_3 ),
        .O(di_reg[7]));
LUT6 #(
    .INIT(64'h0830083008330830)) 
     \di_reg[7]_i_2 
       (.I0(do_reg2[7]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[7]_i_2 ));
LUT5 #(
    .INIT(32'h7FFF0900)) 
     \di_reg[7]_i_3 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(index[3]),
        .I4(do_reg2[7]),
        .O(\n_0_di_reg[7]_i_3 ));
LUT6 #(
    .INIT(64'h03373F3300040000)) 
     \di_reg[8]_i_1 
       (.I0(index[0]),
        .I1(index[4]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(do_reg2[8]),
        .O(di_reg[8]));
LUT6 #(
    .INIT(64'h03373F3300040000)) 
     \di_reg[9]_i_1 
       (.I0(index[0]),
        .I1(index[4]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(do_reg2[9]),
        .O(di_reg[9]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[0]),
        .Q(\n_0_di_reg_reg[0] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[0]_i_1 
       (.I0(\n_0_di_reg[0]_i_2 ),
        .I1(\n_0_di_reg[0]_i_3 ),
        .O(di_reg[0]),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[10]),
        .Q(\n_0_di_reg_reg[10] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[11]),
        .Q(\n_0_di_reg_reg[11] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[12]),
        .Q(\n_0_di_reg_reg[12] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[13]),
        .Q(\n_0_di_reg_reg[13] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[14]),
        .Q(\n_0_di_reg_reg[14] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[15]),
        .Q(\n_0_di_reg_reg[15] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[1]),
        .Q(\n_0_di_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[2]),
        .Q(\n_0_di_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[3]),
        .Q(\n_0_di_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[4]),
        .Q(\n_0_di_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[5]),
        .Q(\n_0_di_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[6]),
        .Q(\n_0_di_reg_reg[6] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[6]_i_1 
       (.I0(\n_0_di_reg[6]_i_2 ),
        .I1(\n_0_di_reg[6]_i_3 ),
        .O(di_reg[6]),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[7]),
        .Q(\n_0_di_reg_reg[7] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[8]),
        .Q(\n_0_di_reg_reg[8] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[9]),
        .Q(\n_0_di_reg_reg[9] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0001)) 
     done_i_1
       (.I0(start_reg2),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(n_0_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_done_i_1),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0737FFFF07370000)) 
     \fsm[0]_i_1 
       (.I0(\n_0_fsm[0]_i_2 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(rdy_reg2),
        .I4(Q[2]),
        .I5(\n_0_fsm[0]_i_3 ),
        .O(fsm[0]));
LUT5 #(
    .INIT(32'h0000F4A4)) 
     \fsm[0]_i_2 
       (.I0(index[2]),
        .I1(x16x20_mode_reg2),
        .I2(index[0]),
        .I3(mode),
        .I4(\n_0_fsm[0]_i_4__7 ),
        .O(\n_0_fsm[0]_i_2 ));
LUT6 #(
    .INIT(64'h7477FFFF7477CCCC)) 
     \fsm[0]_i_3 
       (.I0(rdy_reg2),
        .I1(Q[1]),
        .I2(load_cnt[1]),
        .I3(load_cnt[0]),
        .I4(Q[0]),
        .I5(start_reg2),
        .O(\n_0_fsm[0]_i_3 ));
LUT4 #(
    .INIT(16'hFFF6)) 
     \fsm[0]_i_4__7 
       (.I0(index[2]),
        .I1(index[4]),
        .I2(index[1]),
        .I3(index[3]),
        .O(\n_0_fsm[0]_i_4__7 ));
LUT6 #(
    .INIT(64'h185018501D501850)) 
     \fsm[1]_i_1 
       (.I0(Q[2]),
        .I1(rdy_reg2),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(load_cnt[0]),
        .I5(load_cnt[1]),
        .O(fsm[1]));
LUT4 #(
    .INIT(16'h6222)) 
     \fsm[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(rdy_reg2),
        .I3(Q[0]),
        .O(fsm[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(Q[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(Q[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(Q[2]),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gt_ch_drp_rdy[0]_INST_0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(gt_ch_drp_rdy));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_14__3 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[15]));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_15 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[14]));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_16 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[13]));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_17 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[12]));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_18 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[11]));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_19 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[10]));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_20 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[9]));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_21 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[8]));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_22 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[7]));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_23 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[6]));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_24 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[5]));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_25 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[4]));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_26 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[3]));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_27 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[2]));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_28 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[1]));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_29 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[0]));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT4 #(
    .INIT(16'h003E)) 
     \gtx_channel.gtxe2_channel_i_i_3 
       (.I0(ext_ch_gt_drpen),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT4 #(
    .INIT(16'h0032)) 
     \gtx_channel.gtxe2_channel_i_i_4 
       (.I0(ext_ch_gt_drpwe),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \gtx_channel.gtxe2_channel_i_i_47__3 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(DRPADDR[8]));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_48 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\n_0_addr_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[7]));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_49 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\n_0_addr_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[6]));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_50 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\n_0_addr_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[5]));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_51 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\n_0_addr_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[4]));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_52 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\n_0_addr_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[3]));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_53 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\n_0_addr_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[2]));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_54 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\n_0_addr_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[1]));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_55 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\n_0_addr_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_GTXRESET),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
LUT3 #(
    .INIT(8'h08)) 
     \index[0]_i_1 
       (.I0(\n_0_index[4]_i_3 ),
        .I1(Q[2]),
        .I2(index[0]),
        .O(\n_0_index[0]_i_1 ));
LUT4 #(
    .INIT(16'h2800)) 
     \index[1]_i_1 
       (.I0(\n_0_index[4]_i_3 ),
        .I1(index[0]),
        .I2(index[1]),
        .I3(Q[2]),
        .O(\n_0_index[1]_i_1 ));
LUT5 #(
    .INIT(32'h08808080)) 
     \index[2]_i_1 
       (.I0(\n_0_index[4]_i_3 ),
        .I1(Q[2]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .O(\n_0_index[2]_i_1 ));
LUT6 #(
    .INIT(64'h0880808080808080)) 
     \index[3]_i_1 
       (.I0(\n_0_index[4]_i_3 ),
        .I1(Q[2]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_index[3]_i_1 ));
LUT3 #(
    .INIT(8'hC1)) 
     \index[4]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\n_0_index[4]_i_1 ));
LUT6 #(
    .INIT(64'h8080088080808080)) 
     \index[4]_i_2 
       (.I0(\n_0_index[4]_i_3 ),
        .I1(Q[2]),
        .I2(index[4]),
        .I3(index[0]),
        .I4(\n_0_index[4]_i_4 ),
        .I5(index[3]),
        .O(\n_0_index[4]_i_2 ));
LUT6 #(
    .INIT(64'h4455445545444555)) 
     \index[4]_i_3 
       (.I0(Q[0]),
        .I1(\n_0_fsm[0]_i_4__7 ),
        .I2(mode),
        .I3(index[0]),
        .I4(x16x20_mode_reg2),
        .I5(index[2]),
        .O(\n_0_index[4]_i_3 ));
LUT2 #(
    .INIT(4'h7)) 
     \index[4]_i_4 
       (.I0(index[2]),
        .I1(index[1]),
        .O(\n_0_index[4]_i_4 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1 ),
        .D(\n_0_index[0]_i_1 ),
        .Q(index[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1 ),
        .D(\n_0_index[1]_i_1 ),
        .Q(index[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1 ),
        .D(\n_0_index[2]_i_1 ),
        .Q(index[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1 ),
        .D(\n_0_index[3]_i_1 ),
        .Q(index[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1 ),
        .D(\n_0_index[4]_i_2 ),
        .Q(index[4]),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0004)) 
     \load_cnt[0]_i_1 
       (.I0(load_cnt[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\n_0_load_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_load_cnt[0]_i_1 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
LUT5 #(
    .INIT(32'hA2A2AA88)) 
     mode_i_1
       (.I0(mode),
        .I1(Q[1]),
        .I2(\n_0_index[4]_i_3 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(n_0_mode_i_1));
FDRE #(
    .INIT(1'b0)) 
     mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_mode_i_1),
        .Q(mode),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(I14),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_drp" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_drp_30
   (Q,
    DRPADDR,
    O1,
    O2,
    gt_ch_drp_rdy,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    I1,
    DRP_START,
    ext_ch_gt_drprdy,
    I14,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [2:0]Q;
  output [8:0]DRPADDR;
  output O1;
  output O2;
  output [0:0]gt_ch_drp_rdy;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input I1;
  input DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [0:0]I14;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire I1;
  wire [0:0]I14;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire RST_DCLK_RESET;
  wire [15:0]di_reg;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [2:0]fsm;
  wire [0:0]gt_ch_drp_rdy;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [4:0]index;
  wire [1:0]load_cnt;
  wire mode;
  wire \n_0_addr_reg[0]_i_1__0 ;
  wire \n_0_addr_reg[1]_i_1__0 ;
  wire \n_0_addr_reg[2]_i_1__0 ;
  wire \n_0_addr_reg[3]_i_1__0 ;
  wire \n_0_addr_reg[4]_i_1__0 ;
  wire \n_0_addr_reg[4]_i_2__0 ;
  wire \n_0_addr_reg[5]_i_1__0 ;
  wire \n_0_addr_reg[6]_i_1__0 ;
  wire \n_0_addr_reg[7]_i_1__0 ;
  wire \n_0_addr_reg[7]_i_2__0 ;
  wire \n_0_addr_reg_reg[0] ;
  wire \n_0_addr_reg_reg[1] ;
  wire \n_0_addr_reg_reg[2] ;
  wire \n_0_addr_reg_reg[3] ;
  wire \n_0_addr_reg_reg[4] ;
  wire \n_0_addr_reg_reg[5] ;
  wire \n_0_addr_reg_reg[6] ;
  wire \n_0_addr_reg_reg[7] ;
  wire \n_0_di_reg[0]_i_2__0 ;
  wire \n_0_di_reg[0]_i_3__0 ;
  wire \n_0_di_reg[0]_i_4__0 ;
  wire \n_0_di_reg[0]_i_5__0 ;
  wire \n_0_di_reg[10]_i_2__0 ;
  wire \n_0_di_reg[11]_i_2__0 ;
  wire \n_0_di_reg[11]_i_3__0 ;
  wire \n_0_di_reg[11]_i_4__0 ;
  wire \n_0_di_reg[11]_i_5__0 ;
  wire \n_0_di_reg[11]_i_6__0 ;
  wire \n_0_di_reg[12]_i_2__0 ;
  wire \n_0_di_reg[12]_i_3__0 ;
  wire \n_0_di_reg[12]_i_4__0 ;
  wire \n_0_di_reg[13]_i_2__0 ;
  wire \n_0_di_reg[13]_i_3__0 ;
  wire \n_0_di_reg[13]_i_4__0 ;
  wire \n_0_di_reg[14]_i_2__0 ;
  wire \n_0_di_reg[14]_i_3__0 ;
  wire \n_0_di_reg[14]_i_4__0 ;
  wire \n_0_di_reg[15]_i_2__0 ;
  wire \n_0_di_reg[1]_i_2__0 ;
  wire \n_0_di_reg[1]_i_3__0 ;
  wire \n_0_di_reg[1]_i_4__0 ;
  wire \n_0_di_reg[1]_i_5__0 ;
  wire \n_0_di_reg[1]_i_6__0 ;
  wire \n_0_di_reg[2]_i_2__0 ;
  wire \n_0_di_reg[2]_i_3__0 ;
  wire \n_0_di_reg[2]_i_4__0 ;
  wire \n_0_di_reg[2]_i_5__0 ;
  wire \n_0_di_reg[3]_i_2__0 ;
  wire \n_0_di_reg[3]_i_3__0 ;
  wire \n_0_di_reg[4]_i_2__0 ;
  wire \n_0_di_reg[4]_i_3__0 ;
  wire \n_0_di_reg[4]_i_4__0 ;
  wire \n_0_di_reg[4]_i_5__0 ;
  wire \n_0_di_reg[4]_i_6__0 ;
  wire \n_0_di_reg[5]_i_2__0 ;
  wire \n_0_di_reg[5]_i_3__0 ;
  wire \n_0_di_reg[6]_i_2__0 ;
  wire \n_0_di_reg[6]_i_3__0 ;
  wire \n_0_di_reg[7]_i_2__0 ;
  wire \n_0_di_reg[7]_i_3__0 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_1__1;
  wire \n_0_fsm[0]_i_2__1 ;
  wire \n_0_fsm[0]_i_3__0 ;
  wire \n_0_fsm[0]_i_4__8 ;
  wire \n_0_index[0]_i_1__1 ;
  wire \n_0_index[1]_i_1__1 ;
  wire \n_0_index[2]_i_1__1 ;
  wire \n_0_index[3]_i_1__0 ;
  wire \n_0_index[4]_i_1__0 ;
  wire \n_0_index[4]_i_2__0 ;
  wire \n_0_index[4]_i_3__0 ;
  wire \n_0_index[4]_i_4__0 ;
  wire \n_0_load_cnt[0]_i_1__1 ;
  wire n_0_mode_i_1__1;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

LUT6 #(
    .INIT(64'h1471357514713564)) 
     \addr_reg[0]_i_1__0 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[0]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(\n_0_addr_reg[7]_i_2__0 ),
        .O(\n_0_addr_reg[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h404050500F0F0500)) 
     \addr_reg[1]_i_1__0 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(mode),
        .I4(index[1]),
        .I5(index[2]),
        .O(\n_0_addr_reg[1]_i_1__0 ));
LUT6 #(
    .INIT(64'h051005105A055A00)) 
     \addr_reg[2]_i_1__0 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(mode),
        .I5(index[1]),
        .O(\n_0_addr_reg[2]_i_1__0 ));
LUT6 #(
    .INIT(64'h5767576753275326)) 
     \addr_reg[3]_i_1__0 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(\n_0_addr_reg[4]_i_2__0 ),
        .I5(index[0]),
        .O(\n_0_addr_reg[3]_i_1__0 ));
LUT6 #(
    .INIT(64'h00000000FCCFFF01)) 
     \addr_reg[4]_i_1__0 
       (.I0(\n_0_addr_reg[4]_i_2__0 ),
        .I1(index[0]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(index[4]),
        .O(\n_0_addr_reg[4]_i_1__0 ));
LUT2 #(
    .INIT(4'hB)) 
     \addr_reg[4]_i_2__0 
       (.I0(mode),
        .I1(x16x20_mode_reg2),
        .O(\n_0_addr_reg[4]_i_2__0 ));
LUT6 #(
    .INIT(64'h00001A1A0F0F0F0A)) 
     \addr_reg[5]_i_1__0 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(mode),
        .I4(index[1]),
        .I5(index[2]),
        .O(\n_0_addr_reg[5]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000011545554)) 
     \addr_reg[6]_i_1__0 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(mode),
        .I3(index[3]),
        .I4(index[0]),
        .I5(index[4]),
        .O(\n_0_addr_reg[6]_i_1__0 ));
LUT6 #(
    .INIT(64'h5422262254222633)) 
     \addr_reg[7]_i_1__0 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[0]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(\n_0_addr_reg[7]_i_2__0 ),
        .O(\n_0_addr_reg[7]_i_1__0 ));
LUT3 #(
    .INIT(8'hDC)) 
     \addr_reg[7]_i_2__0 
       (.I0(index[0]),
        .I1(mode),
        .I2(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[0]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[1]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[2]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[3]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[4]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[5]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[6]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[7]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[7] ),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
     \di_reg[0]_i_2__0 
       (.I0(\n_0_di_reg[0]_i_4__0 ),
        .I1(index[3]),
        .I2(do_reg2[0]),
        .I3(\n_0_di_reg[0]_i_5__0 ),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[0]_i_2__0 ));
LUT5 #(
    .INIT(32'h00003414)) 
     \di_reg[0]_i_3__0 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[0]),
        .I4(index[3]),
        .O(\n_0_di_reg[0]_i_3__0 ));
LUT6 #(
    .INIT(64'hF4CCF4CC04CCF4CC)) 
     \di_reg[0]_i_4__0 
       (.I0(index[2]),
        .I1(do_reg2[0]),
        .I2(index[0]),
        .I3(index[1]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[0]_i_4__0 ));
LUT4 #(
    .INIT(16'hEEFB)) 
     \di_reg[0]_i_5__0 
       (.I0(index[2]),
        .I1(index[0]),
        .I2(mode),
        .I3(index[1]),
        .O(\n_0_di_reg[0]_i_5__0 ));
LUT6 #(
    .INIT(64'h54444C4404444C44)) 
     \di_reg[10]_i_1__0 
       (.I0(index[4]),
        .I1(do_reg2[10]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(\n_0_di_reg[10]_i_2__0 ),
        .O(di_reg[10]));
LUT3 #(
    .INIT(8'h0D)) 
     \di_reg[10]_i_2__0 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[0]),
        .O(\n_0_di_reg[10]_i_2__0 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[11]_i_1__0 
       (.I0(\n_0_di_reg[11]_i_2__0 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[11]_i_3__0 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[11]_i_4__0 ),
        .O(di_reg[11]));
LUT6 #(
    .INIT(64'h0808080808380808)) 
     \di_reg[11]_i_2__0 
       (.I0(do_reg2[11]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[11]_i_2__0 ));
LUT6 #(
    .INIT(64'h0F0BFFFF000B0000)) 
     \di_reg[11]_i_3__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFBBFF8B0088008B)) 
     \di_reg[11]_i_4__0 
       (.I0(\n_0_di_reg[11]_i_5__0 ),
        .I1(index[2]),
        .I2(x16_reg2),
        .I3(\n_0_di_reg[11]_i_6__0 ),
        .I4(\n_0_addr_reg[4]_i_2__0 ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4__0 ));
LUT2 #(
    .INIT(4'hB)) 
     \di_reg[11]_i_5__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(\n_0_di_reg[11]_i_5__0 ));
LUT2 #(
    .INIT(4'hE)) 
     \di_reg[11]_i_6__0 
       (.I0(index[0]),
        .I1(index[1]),
        .O(\n_0_di_reg[11]_i_6__0 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[12]_i_1__0 
       (.I0(\n_0_di_reg[12]_i_2__0 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[12]_i_3__0 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[12]_i_4__0 ),
        .O(di_reg[12]));
LUT5 #(
    .INIT(32'h00003202)) 
     \di_reg[12]_i_2__0 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[12]),
        .I4(index[3]),
        .O(\n_0_di_reg[12]_i_2__0 ));
LUT6 #(
    .INIT(64'h2A2A2A2A2AEA2A2A)) 
     \di_reg[12]_i_3__0 
       (.I0(do_reg2[12]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[12]_i_3__0 ));
LUT6 #(
    .INIT(64'hF0F0F0F0F0DDF0F0)) 
     \di_reg[12]_i_4__0 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(do_reg2[12]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(index[1]),
        .O(\n_0_di_reg[12]_i_4__0 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[13]_i_1__0 
       (.I0(\n_0_di_reg[13]_i_2__0 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[13]_i_3__0 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[13]_i_4__0 ),
        .O(di_reg[13]));
LUT6 #(
    .INIT(64'h0808080838380838)) 
     \di_reg[13]_i_2__0 
       (.I0(do_reg2[13]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[13]_i_2__0 ));
LUT6 #(
    .INIT(64'h2A2A2A2A2AEA2A2A)) 
     \di_reg[13]_i_3__0 
       (.I0(do_reg2[13]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[13]_i_3__0 ));
LUT6 #(
    .INIT(64'hAA8AAA8AAABAAA8A)) 
     \di_reg[13]_i_4__0 
       (.I0(do_reg2[13]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[13]_i_4__0 ));
LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
     \di_reg[14]_i_1__0 
       (.I0(do_reg2[14]),
        .I1(\n_0_di_reg[14]_i_2__0 ),
        .I2(index[4]),
        .I3(\n_0_di_reg[14]_i_3__0 ),
        .I4(index[3]),
        .I5(\n_0_di_reg[14]_i_4__0 ),
        .O(di_reg[14]));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[14]_i_2__0 
       (.I0(index[2]),
        .I1(index[1]),
        .O(\n_0_di_reg[14]_i_2__0 ));
LUT6 #(
    .INIT(64'h04F7FBFF04A25100)) 
     \di_reg[14]_i_3__0 
       (.I0(index[0]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[1]),
        .I4(index[2]),
        .I5(do_reg2[14]),
        .O(\n_0_di_reg[14]_i_3__0 ));
LUT6 #(
    .INIT(64'hF0F000F044F0F0F0)) 
     \di_reg[14]_i_4__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[14]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(index[1]),
        .O(\n_0_di_reg[14]_i_4__0 ));
LUT6 #(
    .INIT(64'h54444C4404444C44)) 
     \di_reg[15]_i_1__0 
       (.I0(index[4]),
        .I1(do_reg2[15]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(\n_0_di_reg[15]_i_2__0 ),
        .O(di_reg[15]));
LUT3 #(
    .INIT(8'h0D)) 
     \di_reg[15]_i_2__0 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[0]),
        .O(\n_0_di_reg[15]_i_2__0 ));
LUT3 #(
    .INIT(8'hBA)) 
     \di_reg[1]_i_1__0 
       (.I0(\n_0_di_reg[1]_i_2__0 ),
        .I1(\n_0_di_reg[1]_i_3__0 ),
        .I2(\n_0_di_reg[1]_i_4__0 ),
        .O(di_reg[1]));
LUT6 #(
    .INIT(64'h0000200000222200)) 
     \di_reg[1]_i_2__0 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(do_reg2[1]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[1]_i_2__0 ));
LUT6 #(
    .INIT(64'hBBAABAAABBBBBBBB)) 
     \di_reg[1]_i_3__0 
       (.I0(index[4]),
        .I1(\n_0_di_reg[1]_i_5__0 ),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFCCC5555)) 
     \di_reg[1]_i_4__0 
       (.I0(\n_0_di_reg[1]_i_6__0 ),
        .I1(do_reg2[1]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(index[3]),
        .O(\n_0_di_reg[1]_i_4__0 ));
LUT5 #(
    .INIT(32'h5D555555)) 
     \di_reg[1]_i_5__0 
       (.I0(index[3]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[0]),
        .I4(index[1]),
        .O(\n_0_di_reg[1]_i_5__0 ));
LUT6 #(
    .INIT(64'h002F0F20F02FFF2F)) 
     \di_reg[1]_i_6__0 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(mode),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_6__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[2]_i_1__0 
       (.I0(\n_0_di_reg[2]_i_2__0 ),
        .I1(\n_0_di_reg[2]_i_3__0 ),
        .O(di_reg[2]));
LUT6 #(
    .INIT(64'h00400500FFFFFFFF)) 
     \di_reg[2]_i_2__0 
       (.I0(index[3]),
        .I1(do_reg2[2]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(index[4]),
        .O(\n_0_di_reg[2]_i_2__0 ));
LUT6 #(
    .INIT(64'h00000000FF470047)) 
     \di_reg[2]_i_3__0 
       (.I0(do_reg2[2]),
        .I1(index[2]),
        .I2(\n_0_di_reg[2]_i_4__0 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[2]_i_5__0 ),
        .I5(index[4]),
        .O(\n_0_di_reg[2]_i_3__0 ));
LUT6 #(
    .INIT(64'hFF200F20F02F0020)) 
     \di_reg[2]_i_4__0 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(do_reg2[2]),
        .I5(mode),
        .O(\n_0_di_reg[2]_i_4__0 ));
LUT6 #(
    .INIT(64'hF5D535D5F5D5F5D5)) 
     \di_reg[2]_i_5__0 
       (.I0(do_reg2[2]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[2]_i_5__0 ));
LUT6 #(
    .INIT(64'h33B830B800B830B8)) 
     \di_reg[3]_i_1__0 
       (.I0(\n_0_di_reg[3]_i_2__0 ),
        .I1(index[4]),
        .I2(do_reg2[3]),
        .I3(index[3]),
        .I4(index[1]),
        .I5(\n_0_di_reg[3]_i_3__0 ),
        .O(di_reg[3]));
LUT6 #(
    .INIT(64'h4022402240664022)) 
     \di_reg[3]_i_2__0 
       (.I0(index[1]),
        .I1(index[2]),
        .I2(do_reg2[3]),
        .I3(index[0]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[3]_i_2__0 ));
LUT5 #(
    .INIT(32'h40400F00)) 
     \di_reg[3]_i_3__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(do_reg2[3]),
        .I4(index[0]),
        .O(\n_0_di_reg[3]_i_3__0 ));
LUT6 #(
    .INIT(64'h080808083B3B3B38)) 
     \di_reg[4]_i_1__0 
       (.I0(\n_0_di_reg[4]_i_2__0 ),
        .I1(index[4]),
        .I2(index[3]),
        .I3(\n_0_di_reg[4]_i_3__0 ),
        .I4(\n_0_di_reg[4]_i_4__0 ),
        .I5(\n_0_di_reg[4]_i_5__0 ),
        .O(di_reg[4]));
LUT6 #(
    .INIT(64'h08080B0830303030)) 
     \di_reg[4]_i_2__0 
       (.I0(do_reg2[4]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[4]_i_2__0 ));
LUT5 #(
    .INIT(32'h00400000)) 
     \di_reg[4]_i_3__0 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .O(\n_0_di_reg[4]_i_3__0 ));
LUT6 #(
    .INIT(64'hB888B8B8B8B8B8B8)) 
     \di_reg[4]_i_4__0 
       (.I0(\n_0_di_reg[11]_i_5__0 ),
        .I1(\n_0_di_reg[5]_i_3__0 ),
        .I2(do_reg2[4]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[4]_i_4__0 ));
LUT6 #(
    .INIT(64'h4700CF00CF000F00)) 
     \di_reg[4]_i_5__0 
       (.I0(\n_0_di_reg[4]_i_6__0 ),
        .I1(index[1]),
        .I2(do_reg2[4]),
        .I3(index[3]),
        .I4(index[0]),
        .I5(index[2]),
        .O(\n_0_di_reg[4]_i_5__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[4]_i_6__0 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(\n_0_di_reg[4]_i_6__0 ));
LUT6 #(
    .INIT(64'h3030000088BB8888)) 
     \di_reg[5]_i_1__0 
       (.I0(\n_0_di_reg[5]_i_2__0 ),
        .I1(index[4]),
        .I2(\n_0_index[4]_i_4__0 ),
        .I3(\n_0_di_reg[5]_i_3__0 ),
        .I4(do_reg2[5]),
        .I5(index[3]),
        .O(di_reg[5]));
LUT6 #(
    .INIT(64'h0B0B080B33333033)) 
     \di_reg[5]_i_2__0 
       (.I0(do_reg2[5]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[5]_i_2__0 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \di_reg[5]_i_3__0 
       (.I0(mode),
        .I1(x16x20_mode_reg2),
        .I2(index[0]),
        .I3(index[1]),
        .I4(index[2]),
        .O(\n_0_di_reg[5]_i_3__0 ));
LUT6 #(
    .INIT(64'h6700000067FF0000)) 
     \di_reg[6]_i_2__0 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(index[3]),
        .I4(do_reg2[6]),
        .I5(\n_0_di_reg[5]_i_3__0 ),
        .O(\n_0_di_reg[6]_i_2__0 ));
LUT5 #(
    .INIT(32'h00002404)) 
     \di_reg[6]_i_3__0 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[6]),
        .I4(index[3]),
        .O(\n_0_di_reg[6]_i_3__0 ));
LUT4 #(
    .INIT(16'h2F20)) 
     \di_reg[7]_i_1__0 
       (.I0(\n_0_di_reg[7]_i_2__0 ),
        .I1(index[3]),
        .I2(index[4]),
        .I3(\n_0_di_reg[7]_i_3__0 ),
        .O(di_reg[7]));
LUT6 #(
    .INIT(64'h0830083008330830)) 
     \di_reg[7]_i_2__0 
       (.I0(do_reg2[7]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[7]_i_2__0 ));
LUT5 #(
    .INIT(32'h7FFF0900)) 
     \di_reg[7]_i_3__0 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(index[3]),
        .I4(do_reg2[7]),
        .O(\n_0_di_reg[7]_i_3__0 ));
LUT6 #(
    .INIT(64'h03373F3300040000)) 
     \di_reg[8]_i_1__0 
       (.I0(index[0]),
        .I1(index[4]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(do_reg2[8]),
        .O(di_reg[8]));
LUT6 #(
    .INIT(64'h03373F3300040000)) 
     \di_reg[9]_i_1__0 
       (.I0(index[0]),
        .I1(index[4]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(do_reg2[9]),
        .O(di_reg[9]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[0]),
        .Q(\n_0_di_reg_reg[0] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[0]_i_1__0 
       (.I0(\n_0_di_reg[0]_i_2__0 ),
        .I1(\n_0_di_reg[0]_i_3__0 ),
        .O(di_reg[0]),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[10]),
        .Q(\n_0_di_reg_reg[10] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[11]),
        .Q(\n_0_di_reg_reg[11] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[12]),
        .Q(\n_0_di_reg_reg[12] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[13]),
        .Q(\n_0_di_reg_reg[13] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[14]),
        .Q(\n_0_di_reg_reg[14] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[15]),
        .Q(\n_0_di_reg_reg[15] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[1]),
        .Q(\n_0_di_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[2]),
        .Q(\n_0_di_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[3]),
        .Q(\n_0_di_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[4]),
        .Q(\n_0_di_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[5]),
        .Q(\n_0_di_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[6]),
        .Q(\n_0_di_reg_reg[6] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[6]_i_1__0 
       (.I0(\n_0_di_reg[6]_i_2__0 ),
        .I1(\n_0_di_reg[6]_i_3__0 ),
        .O(di_reg[6]),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[7]),
        .Q(\n_0_di_reg_reg[7] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[8]),
        .Q(\n_0_di_reg_reg[8] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[9]),
        .Q(\n_0_di_reg_reg[9] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0001)) 
     done_i_1__1
       (.I0(start_reg2),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(n_0_done_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_done_i_1__1),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0737FFFF07370000)) 
     \fsm[0]_i_1__0 
       (.I0(\n_0_fsm[0]_i_2__1 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(rdy_reg2),
        .I4(Q[2]),
        .I5(\n_0_fsm[0]_i_3__0 ),
        .O(fsm[0]));
LUT5 #(
    .INIT(32'h0000F4A4)) 
     \fsm[0]_i_2__1 
       (.I0(index[2]),
        .I1(x16x20_mode_reg2),
        .I2(index[0]),
        .I3(mode),
        .I4(\n_0_fsm[0]_i_4__8 ),
        .O(\n_0_fsm[0]_i_2__1 ));
LUT6 #(
    .INIT(64'h7477FFFF7477CCCC)) 
     \fsm[0]_i_3__0 
       (.I0(rdy_reg2),
        .I1(Q[1]),
        .I2(load_cnt[1]),
        .I3(load_cnt[0]),
        .I4(Q[0]),
        .I5(start_reg2),
        .O(\n_0_fsm[0]_i_3__0 ));
LUT4 #(
    .INIT(16'hFFF6)) 
     \fsm[0]_i_4__8 
       (.I0(index[2]),
        .I1(index[4]),
        .I2(index[1]),
        .I3(index[3]),
        .O(\n_0_fsm[0]_i_4__8 ));
LUT6 #(
    .INIT(64'h185018501D501850)) 
     \fsm[1]_i_1__0 
       (.I0(Q[2]),
        .I1(rdy_reg2),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(load_cnt[0]),
        .I5(load_cnt[1]),
        .O(fsm[1]));
LUT4 #(
    .INIT(16'h6222)) 
     \fsm[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(rdy_reg2),
        .I3(Q[0]),
        .O(fsm[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(Q[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(Q[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(Q[2]),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gt_ch_drp_rdy[1]_INST_0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(gt_ch_drp_rdy));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_14__4 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[15]));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_15__0 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[14]));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_16__0 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[13]));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_17__0 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[12]));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_18__0 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[11]));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_19__0 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[10]));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_20__0 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[9]));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_21__0 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[8]));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_22__0 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[7]));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_23__0 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[6]));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_24__0 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[5]));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_25__0 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[4]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_26__0 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[3]));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_27__0 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[2]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_28__0 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[1]));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_29__0 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[0]));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT4 #(
    .INIT(16'h003E)) 
     \gtx_channel.gtxe2_channel_i_i_3__0 
       (.I0(ext_ch_gt_drpen),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \gtx_channel.gtxe2_channel_i_i_47__4 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(DRPADDR[8]));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_48__0 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\n_0_addr_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[7]));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_49__0 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\n_0_addr_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[6]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT4 #(
    .INIT(16'h0032)) 
     \gtx_channel.gtxe2_channel_i_i_4__0 
       (.I0(ext_ch_gt_drpwe),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_50__0 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\n_0_addr_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[5]));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_51__0 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\n_0_addr_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[4]));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_52__0 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\n_0_addr_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[3]));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_53__0 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\n_0_addr_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[2]));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_54__0 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\n_0_addr_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[1]));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_55__0 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\n_0_addr_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
LUT3 #(
    .INIT(8'h08)) 
     \index[0]_i_1__1 
       (.I0(\n_0_index[4]_i_3__0 ),
        .I1(Q[2]),
        .I2(index[0]),
        .O(\n_0_index[0]_i_1__1 ));
LUT4 #(
    .INIT(16'h2800)) 
     \index[1]_i_1__1 
       (.I0(\n_0_index[4]_i_3__0 ),
        .I1(index[0]),
        .I2(index[1]),
        .I3(Q[2]),
        .O(\n_0_index[1]_i_1__1 ));
LUT5 #(
    .INIT(32'h08808080)) 
     \index[2]_i_1__1 
       (.I0(\n_0_index[4]_i_3__0 ),
        .I1(Q[2]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .O(\n_0_index[2]_i_1__1 ));
LUT6 #(
    .INIT(64'h0880808080808080)) 
     \index[3]_i_1__0 
       (.I0(\n_0_index[4]_i_3__0 ),
        .I1(Q[2]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_index[3]_i_1__0 ));
LUT3 #(
    .INIT(8'hC1)) 
     \index[4]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\n_0_index[4]_i_1__0 ));
LUT6 #(
    .INIT(64'h8080088080808080)) 
     \index[4]_i_2__0 
       (.I0(\n_0_index[4]_i_3__0 ),
        .I1(Q[2]),
        .I2(index[4]),
        .I3(index[0]),
        .I4(\n_0_index[4]_i_4__0 ),
        .I5(index[3]),
        .O(\n_0_index[4]_i_2__0 ));
LUT6 #(
    .INIT(64'h4455445545444555)) 
     \index[4]_i_3__0 
       (.I0(Q[0]),
        .I1(\n_0_fsm[0]_i_4__8 ),
        .I2(mode),
        .I3(index[0]),
        .I4(x16x20_mode_reg2),
        .I5(index[2]),
        .O(\n_0_index[4]_i_3__0 ));
LUT2 #(
    .INIT(4'h7)) 
     \index[4]_i_4__0 
       (.I0(index[2]),
        .I1(index[1]),
        .O(\n_0_index[4]_i_4__0 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__0 ),
        .D(\n_0_index[0]_i_1__1 ),
        .Q(index[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__0 ),
        .D(\n_0_index[1]_i_1__1 ),
        .Q(index[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__0 ),
        .D(\n_0_index[2]_i_1__1 ),
        .Q(index[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__0 ),
        .D(\n_0_index[3]_i_1__0 ),
        .Q(index[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__0 ),
        .D(\n_0_index[4]_i_2__0 ),
        .Q(index[4]),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0004)) 
     \load_cnt[0]_i_1__1 
       (.I0(load_cnt[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\n_0_load_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_load_cnt[0]_i_1__1 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
LUT5 #(
    .INIT(32'hA2A2AA88)) 
     mode_i_1__1
       (.I0(mode),
        .I1(Q[1]),
        .I2(\n_0_index[4]_i_3__0 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(n_0_mode_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_mode_i_1__1),
        .Q(mode),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(I14),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_drp" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_drp_36
   (Q,
    DRPADDR,
    O1,
    O2,
    gt_ch_drp_rdy,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    I1,
    DRP_START,
    ext_ch_gt_drprdy,
    I14,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [2:0]Q;
  output [8:0]DRPADDR;
  output O1;
  output O2;
  output [0:0]gt_ch_drp_rdy;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input I1;
  input DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [0:0]I14;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire I1;
  wire [0:0]I14;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire RST_DCLK_RESET;
  wire [15:0]di_reg;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [2:0]fsm;
  wire [0:0]gt_ch_drp_rdy;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [4:0]index;
  wire [1:0]load_cnt;
  wire mode;
  wire \n_0_addr_reg[0]_i_1__1 ;
  wire \n_0_addr_reg[1]_i_1__1 ;
  wire \n_0_addr_reg[2]_i_1__1 ;
  wire \n_0_addr_reg[3]_i_1__1 ;
  wire \n_0_addr_reg[4]_i_1__1 ;
  wire \n_0_addr_reg[4]_i_2__1 ;
  wire \n_0_addr_reg[5]_i_1__1 ;
  wire \n_0_addr_reg[6]_i_1__1 ;
  wire \n_0_addr_reg[7]_i_1__1 ;
  wire \n_0_addr_reg[7]_i_2__1 ;
  wire \n_0_addr_reg_reg[0] ;
  wire \n_0_addr_reg_reg[1] ;
  wire \n_0_addr_reg_reg[2] ;
  wire \n_0_addr_reg_reg[3] ;
  wire \n_0_addr_reg_reg[4] ;
  wire \n_0_addr_reg_reg[5] ;
  wire \n_0_addr_reg_reg[6] ;
  wire \n_0_addr_reg_reg[7] ;
  wire \n_0_di_reg[0]_i_2__1 ;
  wire \n_0_di_reg[0]_i_3__1 ;
  wire \n_0_di_reg[0]_i_4__1 ;
  wire \n_0_di_reg[0]_i_5__1 ;
  wire \n_0_di_reg[10]_i_2__1 ;
  wire \n_0_di_reg[11]_i_2__1 ;
  wire \n_0_di_reg[11]_i_3__1 ;
  wire \n_0_di_reg[11]_i_4__1 ;
  wire \n_0_di_reg[11]_i_5__1 ;
  wire \n_0_di_reg[11]_i_6__1 ;
  wire \n_0_di_reg[12]_i_2__1 ;
  wire \n_0_di_reg[12]_i_3__1 ;
  wire \n_0_di_reg[12]_i_4__1 ;
  wire \n_0_di_reg[13]_i_2__1 ;
  wire \n_0_di_reg[13]_i_3__1 ;
  wire \n_0_di_reg[13]_i_4__1 ;
  wire \n_0_di_reg[14]_i_2__1 ;
  wire \n_0_di_reg[14]_i_3__1 ;
  wire \n_0_di_reg[14]_i_4__1 ;
  wire \n_0_di_reg[15]_i_2__1 ;
  wire \n_0_di_reg[1]_i_2__1 ;
  wire \n_0_di_reg[1]_i_3__1 ;
  wire \n_0_di_reg[1]_i_4__1 ;
  wire \n_0_di_reg[1]_i_5__1 ;
  wire \n_0_di_reg[1]_i_6__1 ;
  wire \n_0_di_reg[2]_i_2__1 ;
  wire \n_0_di_reg[2]_i_3__1 ;
  wire \n_0_di_reg[2]_i_4__1 ;
  wire \n_0_di_reg[2]_i_5__1 ;
  wire \n_0_di_reg[3]_i_2__1 ;
  wire \n_0_di_reg[3]_i_3__1 ;
  wire \n_0_di_reg[4]_i_2__1 ;
  wire \n_0_di_reg[4]_i_3__1 ;
  wire \n_0_di_reg[4]_i_4__1 ;
  wire \n_0_di_reg[4]_i_5__1 ;
  wire \n_0_di_reg[4]_i_6__1 ;
  wire \n_0_di_reg[5]_i_2__1 ;
  wire \n_0_di_reg[5]_i_3__1 ;
  wire \n_0_di_reg[6]_i_2__1 ;
  wire \n_0_di_reg[6]_i_3__1 ;
  wire \n_0_di_reg[7]_i_2__1 ;
  wire \n_0_di_reg[7]_i_3__1 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_1__2;
  wire \n_0_fsm[0]_i_2__2 ;
  wire \n_0_fsm[0]_i_3__1 ;
  wire \n_0_fsm[0]_i_4__9 ;
  wire \n_0_index[0]_i_1__2 ;
  wire \n_0_index[1]_i_1__2 ;
  wire \n_0_index[2]_i_1__2 ;
  wire \n_0_index[3]_i_1__1 ;
  wire \n_0_index[4]_i_1__1 ;
  wire \n_0_index[4]_i_2__1 ;
  wire \n_0_index[4]_i_3__1 ;
  wire \n_0_index[4]_i_4__1 ;
  wire \n_0_load_cnt[0]_i_1__2 ;
  wire n_0_mode_i_1__2;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

LUT6 #(
    .INIT(64'h1471357514713564)) 
     \addr_reg[0]_i_1__1 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[0]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(\n_0_addr_reg[7]_i_2__1 ),
        .O(\n_0_addr_reg[0]_i_1__1 ));
LUT6 #(
    .INIT(64'h404050500F0F0500)) 
     \addr_reg[1]_i_1__1 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(mode),
        .I4(index[1]),
        .I5(index[2]),
        .O(\n_0_addr_reg[1]_i_1__1 ));
LUT6 #(
    .INIT(64'h051005105A055A00)) 
     \addr_reg[2]_i_1__1 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(mode),
        .I5(index[1]),
        .O(\n_0_addr_reg[2]_i_1__1 ));
LUT6 #(
    .INIT(64'h5767576753275326)) 
     \addr_reg[3]_i_1__1 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(\n_0_addr_reg[4]_i_2__1 ),
        .I5(index[0]),
        .O(\n_0_addr_reg[3]_i_1__1 ));
LUT6 #(
    .INIT(64'h00000000FCCFFF01)) 
     \addr_reg[4]_i_1__1 
       (.I0(\n_0_addr_reg[4]_i_2__1 ),
        .I1(index[0]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(index[4]),
        .O(\n_0_addr_reg[4]_i_1__1 ));
LUT2 #(
    .INIT(4'hB)) 
     \addr_reg[4]_i_2__1 
       (.I0(mode),
        .I1(x16x20_mode_reg2),
        .O(\n_0_addr_reg[4]_i_2__1 ));
LUT6 #(
    .INIT(64'h00001A1A0F0F0F0A)) 
     \addr_reg[5]_i_1__1 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(mode),
        .I4(index[1]),
        .I5(index[2]),
        .O(\n_0_addr_reg[5]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000011545554)) 
     \addr_reg[6]_i_1__1 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(mode),
        .I3(index[3]),
        .I4(index[0]),
        .I5(index[4]),
        .O(\n_0_addr_reg[6]_i_1__1 ));
LUT6 #(
    .INIT(64'h5422262254222633)) 
     \addr_reg[7]_i_1__1 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[0]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(\n_0_addr_reg[7]_i_2__1 ),
        .O(\n_0_addr_reg[7]_i_1__1 ));
LUT3 #(
    .INIT(8'hDC)) 
     \addr_reg[7]_i_2__1 
       (.I0(index[0]),
        .I1(mode),
        .I2(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_2__1 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[0]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[1]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[2]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[3]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[4]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[5]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[6]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[7]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[7] ),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
     \di_reg[0]_i_2__1 
       (.I0(\n_0_di_reg[0]_i_4__1 ),
        .I1(index[3]),
        .I2(do_reg2[0]),
        .I3(\n_0_di_reg[0]_i_5__1 ),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[0]_i_2__1 ));
LUT5 #(
    .INIT(32'h00003414)) 
     \di_reg[0]_i_3__1 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[0]),
        .I4(index[3]),
        .O(\n_0_di_reg[0]_i_3__1 ));
LUT6 #(
    .INIT(64'hF4CCF4CC04CCF4CC)) 
     \di_reg[0]_i_4__1 
       (.I0(index[2]),
        .I1(do_reg2[0]),
        .I2(index[0]),
        .I3(index[1]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[0]_i_4__1 ));
LUT4 #(
    .INIT(16'hEEFB)) 
     \di_reg[0]_i_5__1 
       (.I0(index[2]),
        .I1(index[0]),
        .I2(mode),
        .I3(index[1]),
        .O(\n_0_di_reg[0]_i_5__1 ));
LUT6 #(
    .INIT(64'h54444C4404444C44)) 
     \di_reg[10]_i_1__1 
       (.I0(index[4]),
        .I1(do_reg2[10]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(\n_0_di_reg[10]_i_2__1 ),
        .O(di_reg[10]));
LUT3 #(
    .INIT(8'h0D)) 
     \di_reg[10]_i_2__1 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[0]),
        .O(\n_0_di_reg[10]_i_2__1 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[11]_i_1__1 
       (.I0(\n_0_di_reg[11]_i_2__1 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[11]_i_3__1 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[11]_i_4__1 ),
        .O(di_reg[11]));
LUT6 #(
    .INIT(64'h0808080808380808)) 
     \di_reg[11]_i_2__1 
       (.I0(do_reg2[11]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[11]_i_2__1 ));
LUT6 #(
    .INIT(64'h0F0BFFFF000B0000)) 
     \di_reg[11]_i_3__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_3__1 ));
LUT6 #(
    .INIT(64'hFFBBFF8B0088008B)) 
     \di_reg[11]_i_4__1 
       (.I0(\n_0_di_reg[11]_i_5__1 ),
        .I1(index[2]),
        .I2(x16_reg2),
        .I3(\n_0_di_reg[11]_i_6__1 ),
        .I4(\n_0_addr_reg[4]_i_2__1 ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4__1 ));
LUT2 #(
    .INIT(4'hB)) 
     \di_reg[11]_i_5__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(\n_0_di_reg[11]_i_5__1 ));
LUT2 #(
    .INIT(4'hE)) 
     \di_reg[11]_i_6__1 
       (.I0(index[0]),
        .I1(index[1]),
        .O(\n_0_di_reg[11]_i_6__1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[12]_i_1__1 
       (.I0(\n_0_di_reg[12]_i_2__1 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[12]_i_3__1 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[12]_i_4__1 ),
        .O(di_reg[12]));
LUT5 #(
    .INIT(32'h00003202)) 
     \di_reg[12]_i_2__1 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[12]),
        .I4(index[3]),
        .O(\n_0_di_reg[12]_i_2__1 ));
LUT6 #(
    .INIT(64'h2A2A2A2A2AEA2A2A)) 
     \di_reg[12]_i_3__1 
       (.I0(do_reg2[12]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[12]_i_3__1 ));
LUT6 #(
    .INIT(64'hF0F0F0F0F0DDF0F0)) 
     \di_reg[12]_i_4__1 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(do_reg2[12]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(index[1]),
        .O(\n_0_di_reg[12]_i_4__1 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[13]_i_1__1 
       (.I0(\n_0_di_reg[13]_i_2__1 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[13]_i_3__1 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[13]_i_4__1 ),
        .O(di_reg[13]));
LUT6 #(
    .INIT(64'h0808080838380838)) 
     \di_reg[13]_i_2__1 
       (.I0(do_reg2[13]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[13]_i_2__1 ));
LUT6 #(
    .INIT(64'h2A2A2A2A2AEA2A2A)) 
     \di_reg[13]_i_3__1 
       (.I0(do_reg2[13]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[13]_i_3__1 ));
LUT6 #(
    .INIT(64'hAA8AAA8AAABAAA8A)) 
     \di_reg[13]_i_4__1 
       (.I0(do_reg2[13]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[13]_i_4__1 ));
LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
     \di_reg[14]_i_1__1 
       (.I0(do_reg2[14]),
        .I1(\n_0_di_reg[14]_i_2__1 ),
        .I2(index[4]),
        .I3(\n_0_di_reg[14]_i_3__1 ),
        .I4(index[3]),
        .I5(\n_0_di_reg[14]_i_4__1 ),
        .O(di_reg[14]));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[14]_i_2__1 
       (.I0(index[2]),
        .I1(index[1]),
        .O(\n_0_di_reg[14]_i_2__1 ));
LUT6 #(
    .INIT(64'h04F7FBFF04A25100)) 
     \di_reg[14]_i_3__1 
       (.I0(index[0]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[1]),
        .I4(index[2]),
        .I5(do_reg2[14]),
        .O(\n_0_di_reg[14]_i_3__1 ));
LUT6 #(
    .INIT(64'hF0F000F044F0F0F0)) 
     \di_reg[14]_i_4__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[14]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(index[1]),
        .O(\n_0_di_reg[14]_i_4__1 ));
LUT6 #(
    .INIT(64'h54444C4404444C44)) 
     \di_reg[15]_i_1__1 
       (.I0(index[4]),
        .I1(do_reg2[15]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(\n_0_di_reg[15]_i_2__1 ),
        .O(di_reg[15]));
LUT3 #(
    .INIT(8'h0D)) 
     \di_reg[15]_i_2__1 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[0]),
        .O(\n_0_di_reg[15]_i_2__1 ));
LUT3 #(
    .INIT(8'hBA)) 
     \di_reg[1]_i_1__1 
       (.I0(\n_0_di_reg[1]_i_2__1 ),
        .I1(\n_0_di_reg[1]_i_3__1 ),
        .I2(\n_0_di_reg[1]_i_4__1 ),
        .O(di_reg[1]));
LUT6 #(
    .INIT(64'h0000200000222200)) 
     \di_reg[1]_i_2__1 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(do_reg2[1]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[1]_i_2__1 ));
LUT6 #(
    .INIT(64'hBBAABAAABBBBBBBB)) 
     \di_reg[1]_i_3__1 
       (.I0(index[4]),
        .I1(\n_0_di_reg[1]_i_5__1 ),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_3__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFCCC5555)) 
     \di_reg[1]_i_4__1 
       (.I0(\n_0_di_reg[1]_i_6__1 ),
        .I1(do_reg2[1]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(index[3]),
        .O(\n_0_di_reg[1]_i_4__1 ));
LUT5 #(
    .INIT(32'h5D555555)) 
     \di_reg[1]_i_5__1 
       (.I0(index[3]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[0]),
        .I4(index[1]),
        .O(\n_0_di_reg[1]_i_5__1 ));
LUT6 #(
    .INIT(64'h002F0F20F02FFF2F)) 
     \di_reg[1]_i_6__1 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(mode),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_6__1 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[2]_i_1__1 
       (.I0(\n_0_di_reg[2]_i_2__1 ),
        .I1(\n_0_di_reg[2]_i_3__1 ),
        .O(di_reg[2]));
LUT6 #(
    .INIT(64'h00400500FFFFFFFF)) 
     \di_reg[2]_i_2__1 
       (.I0(index[3]),
        .I1(do_reg2[2]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(index[4]),
        .O(\n_0_di_reg[2]_i_2__1 ));
LUT6 #(
    .INIT(64'h00000000FF470047)) 
     \di_reg[2]_i_3__1 
       (.I0(do_reg2[2]),
        .I1(index[2]),
        .I2(\n_0_di_reg[2]_i_4__1 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[2]_i_5__1 ),
        .I5(index[4]),
        .O(\n_0_di_reg[2]_i_3__1 ));
LUT6 #(
    .INIT(64'hFF200F20F02F0020)) 
     \di_reg[2]_i_4__1 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(do_reg2[2]),
        .I5(mode),
        .O(\n_0_di_reg[2]_i_4__1 ));
LUT6 #(
    .INIT(64'hF5D535D5F5D5F5D5)) 
     \di_reg[2]_i_5__1 
       (.I0(do_reg2[2]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[2]_i_5__1 ));
LUT6 #(
    .INIT(64'h33B830B800B830B8)) 
     \di_reg[3]_i_1__1 
       (.I0(\n_0_di_reg[3]_i_2__1 ),
        .I1(index[4]),
        .I2(do_reg2[3]),
        .I3(index[3]),
        .I4(index[1]),
        .I5(\n_0_di_reg[3]_i_3__1 ),
        .O(di_reg[3]));
LUT6 #(
    .INIT(64'h4022402240664022)) 
     \di_reg[3]_i_2__1 
       (.I0(index[1]),
        .I1(index[2]),
        .I2(do_reg2[3]),
        .I3(index[0]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[3]_i_2__1 ));
LUT5 #(
    .INIT(32'h40400F00)) 
     \di_reg[3]_i_3__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(do_reg2[3]),
        .I4(index[0]),
        .O(\n_0_di_reg[3]_i_3__1 ));
LUT6 #(
    .INIT(64'h080808083B3B3B38)) 
     \di_reg[4]_i_1__1 
       (.I0(\n_0_di_reg[4]_i_2__1 ),
        .I1(index[4]),
        .I2(index[3]),
        .I3(\n_0_di_reg[4]_i_3__1 ),
        .I4(\n_0_di_reg[4]_i_4__1 ),
        .I5(\n_0_di_reg[4]_i_5__1 ),
        .O(di_reg[4]));
LUT6 #(
    .INIT(64'h08080B0830303030)) 
     \di_reg[4]_i_2__1 
       (.I0(do_reg2[4]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[4]_i_2__1 ));
LUT5 #(
    .INIT(32'h00400000)) 
     \di_reg[4]_i_3__1 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .O(\n_0_di_reg[4]_i_3__1 ));
LUT6 #(
    .INIT(64'hB888B8B8B8B8B8B8)) 
     \di_reg[4]_i_4__1 
       (.I0(\n_0_di_reg[11]_i_5__1 ),
        .I1(\n_0_di_reg[5]_i_3__1 ),
        .I2(do_reg2[4]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[4]_i_4__1 ));
LUT6 #(
    .INIT(64'h4700CF00CF000F00)) 
     \di_reg[4]_i_5__1 
       (.I0(\n_0_di_reg[4]_i_6__1 ),
        .I1(index[1]),
        .I2(do_reg2[4]),
        .I3(index[3]),
        .I4(index[0]),
        .I5(index[2]),
        .O(\n_0_di_reg[4]_i_5__1 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[4]_i_6__1 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(\n_0_di_reg[4]_i_6__1 ));
LUT6 #(
    .INIT(64'h3030000088BB8888)) 
     \di_reg[5]_i_1__1 
       (.I0(\n_0_di_reg[5]_i_2__1 ),
        .I1(index[4]),
        .I2(\n_0_index[4]_i_4__1 ),
        .I3(\n_0_di_reg[5]_i_3__1 ),
        .I4(do_reg2[5]),
        .I5(index[3]),
        .O(di_reg[5]));
LUT6 #(
    .INIT(64'h0B0B080B33333033)) 
     \di_reg[5]_i_2__1 
       (.I0(do_reg2[5]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[5]_i_2__1 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \di_reg[5]_i_3__1 
       (.I0(mode),
        .I1(x16x20_mode_reg2),
        .I2(index[0]),
        .I3(index[1]),
        .I4(index[2]),
        .O(\n_0_di_reg[5]_i_3__1 ));
LUT6 #(
    .INIT(64'h6700000067FF0000)) 
     \di_reg[6]_i_2__1 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(index[3]),
        .I4(do_reg2[6]),
        .I5(\n_0_di_reg[5]_i_3__1 ),
        .O(\n_0_di_reg[6]_i_2__1 ));
LUT5 #(
    .INIT(32'h00002404)) 
     \di_reg[6]_i_3__1 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[6]),
        .I4(index[3]),
        .O(\n_0_di_reg[6]_i_3__1 ));
LUT4 #(
    .INIT(16'h2F20)) 
     \di_reg[7]_i_1__1 
       (.I0(\n_0_di_reg[7]_i_2__1 ),
        .I1(index[3]),
        .I2(index[4]),
        .I3(\n_0_di_reg[7]_i_3__1 ),
        .O(di_reg[7]));
LUT6 #(
    .INIT(64'h0830083008330830)) 
     \di_reg[7]_i_2__1 
       (.I0(do_reg2[7]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[7]_i_2__1 ));
LUT5 #(
    .INIT(32'h7FFF0900)) 
     \di_reg[7]_i_3__1 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(index[3]),
        .I4(do_reg2[7]),
        .O(\n_0_di_reg[7]_i_3__1 ));
LUT6 #(
    .INIT(64'h03373F3300040000)) 
     \di_reg[8]_i_1__1 
       (.I0(index[0]),
        .I1(index[4]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(do_reg2[8]),
        .O(di_reg[8]));
LUT6 #(
    .INIT(64'h03373F3300040000)) 
     \di_reg[9]_i_1__1 
       (.I0(index[0]),
        .I1(index[4]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(do_reg2[9]),
        .O(di_reg[9]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[0]),
        .Q(\n_0_di_reg_reg[0] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[0]_i_1__1 
       (.I0(\n_0_di_reg[0]_i_2__1 ),
        .I1(\n_0_di_reg[0]_i_3__1 ),
        .O(di_reg[0]),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[10]),
        .Q(\n_0_di_reg_reg[10] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[11]),
        .Q(\n_0_di_reg_reg[11] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[12]),
        .Q(\n_0_di_reg_reg[12] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[13]),
        .Q(\n_0_di_reg_reg[13] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[14]),
        .Q(\n_0_di_reg_reg[14] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[15]),
        .Q(\n_0_di_reg_reg[15] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[1]),
        .Q(\n_0_di_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[2]),
        .Q(\n_0_di_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[3]),
        .Q(\n_0_di_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[4]),
        .Q(\n_0_di_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[5]),
        .Q(\n_0_di_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[6]),
        .Q(\n_0_di_reg_reg[6] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[6]_i_1__1 
       (.I0(\n_0_di_reg[6]_i_2__1 ),
        .I1(\n_0_di_reg[6]_i_3__1 ),
        .O(di_reg[6]),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[7]),
        .Q(\n_0_di_reg_reg[7] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[8]),
        .Q(\n_0_di_reg_reg[8] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[9]),
        .Q(\n_0_di_reg_reg[9] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0001)) 
     done_i_1__2
       (.I0(start_reg2),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(n_0_done_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_done_i_1__2),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0737FFFF07370000)) 
     \fsm[0]_i_1__1 
       (.I0(\n_0_fsm[0]_i_2__2 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(rdy_reg2),
        .I4(Q[2]),
        .I5(\n_0_fsm[0]_i_3__1 ),
        .O(fsm[0]));
LUT5 #(
    .INIT(32'h0000F4A4)) 
     \fsm[0]_i_2__2 
       (.I0(index[2]),
        .I1(x16x20_mode_reg2),
        .I2(index[0]),
        .I3(mode),
        .I4(\n_0_fsm[0]_i_4__9 ),
        .O(\n_0_fsm[0]_i_2__2 ));
LUT6 #(
    .INIT(64'h7477FFFF7477CCCC)) 
     \fsm[0]_i_3__1 
       (.I0(rdy_reg2),
        .I1(Q[1]),
        .I2(load_cnt[1]),
        .I3(load_cnt[0]),
        .I4(Q[0]),
        .I5(start_reg2),
        .O(\n_0_fsm[0]_i_3__1 ));
LUT4 #(
    .INIT(16'hFFF6)) 
     \fsm[0]_i_4__9 
       (.I0(index[2]),
        .I1(index[4]),
        .I2(index[1]),
        .I3(index[3]),
        .O(\n_0_fsm[0]_i_4__9 ));
LUT6 #(
    .INIT(64'h185018501D501850)) 
     \fsm[1]_i_1__1 
       (.I0(Q[2]),
        .I1(rdy_reg2),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(load_cnt[0]),
        .I5(load_cnt[1]),
        .O(fsm[1]));
LUT4 #(
    .INIT(16'h6222)) 
     \fsm[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(rdy_reg2),
        .I3(Q[0]),
        .O(fsm[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(Q[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(Q[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(Q[2]),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gt_ch_drp_rdy[2]_INST_0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(gt_ch_drp_rdy));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_15__1 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[15]));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_16__1 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[14]));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_17__1 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[13]));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_18__1 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[12]));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_19__1 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[11]));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_20__1 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[10]));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_21__1 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[9]));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_22__1 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[8]));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_23__1 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[7]));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_24__1 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[6]));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_25__1 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[5]));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_26__1 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[4]));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_27__1 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[3]));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_28__1 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[2]));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_29__1 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[1]));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_30__3 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[0]));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT4 #(
    .INIT(16'h003E)) 
     \gtx_channel.gtxe2_channel_i_i_3__1 
       (.I0(ext_ch_gt_drpen),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \gtx_channel.gtxe2_channel_i_i_48__3 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(DRPADDR[8]));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_49__1 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\n_0_addr_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[7]));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT4 #(
    .INIT(16'h0032)) 
     \gtx_channel.gtxe2_channel_i_i_4__1 
       (.I0(ext_ch_gt_drpwe),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_50__1 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\n_0_addr_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[6]));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_51__1 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\n_0_addr_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[5]));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_52__1 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\n_0_addr_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[4]));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_53__1 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\n_0_addr_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[3]));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_54__1 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\n_0_addr_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[2]));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_55__1 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\n_0_addr_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[1]));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_56__3 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\n_0_addr_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
LUT3 #(
    .INIT(8'h08)) 
     \index[0]_i_1__2 
       (.I0(\n_0_index[4]_i_3__1 ),
        .I1(Q[2]),
        .I2(index[0]),
        .O(\n_0_index[0]_i_1__2 ));
LUT4 #(
    .INIT(16'h2800)) 
     \index[1]_i_1__2 
       (.I0(\n_0_index[4]_i_3__1 ),
        .I1(index[0]),
        .I2(index[1]),
        .I3(Q[2]),
        .O(\n_0_index[1]_i_1__2 ));
LUT5 #(
    .INIT(32'h08808080)) 
     \index[2]_i_1__2 
       (.I0(\n_0_index[4]_i_3__1 ),
        .I1(Q[2]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .O(\n_0_index[2]_i_1__2 ));
LUT6 #(
    .INIT(64'h0880808080808080)) 
     \index[3]_i_1__1 
       (.I0(\n_0_index[4]_i_3__1 ),
        .I1(Q[2]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_index[3]_i_1__1 ));
LUT3 #(
    .INIT(8'hC1)) 
     \index[4]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\n_0_index[4]_i_1__1 ));
LUT6 #(
    .INIT(64'h8080088080808080)) 
     \index[4]_i_2__1 
       (.I0(\n_0_index[4]_i_3__1 ),
        .I1(Q[2]),
        .I2(index[4]),
        .I3(index[0]),
        .I4(\n_0_index[4]_i_4__1 ),
        .I5(index[3]),
        .O(\n_0_index[4]_i_2__1 ));
LUT6 #(
    .INIT(64'h4455445545444555)) 
     \index[4]_i_3__1 
       (.I0(Q[0]),
        .I1(\n_0_fsm[0]_i_4__9 ),
        .I2(mode),
        .I3(index[0]),
        .I4(x16x20_mode_reg2),
        .I5(index[2]),
        .O(\n_0_index[4]_i_3__1 ));
LUT2 #(
    .INIT(4'h7)) 
     \index[4]_i_4__1 
       (.I0(index[2]),
        .I1(index[1]),
        .O(\n_0_index[4]_i_4__1 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__1 ),
        .D(\n_0_index[0]_i_1__2 ),
        .Q(index[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__1 ),
        .D(\n_0_index[1]_i_1__2 ),
        .Q(index[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__1 ),
        .D(\n_0_index[2]_i_1__2 ),
        .Q(index[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__1 ),
        .D(\n_0_index[3]_i_1__1 ),
        .Q(index[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__1 ),
        .D(\n_0_index[4]_i_2__1 ),
        .Q(index[4]),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0004)) 
     \load_cnt[0]_i_1__2 
       (.I0(load_cnt[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\n_0_load_cnt[0]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_load_cnt[0]_i_1__2 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
LUT5 #(
    .INIT(32'hA2A2AA88)) 
     mode_i_1__2
       (.I0(mode),
        .I1(Q[1]),
        .I2(\n_0_index[4]_i_3__1 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(n_0_mode_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_mode_i_1__2),
        .Q(mode),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(I14),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_drp" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_drp_42
   (Q,
    DRPADDR,
    O1,
    O2,
    gt_ch_drp_rdy,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    I1,
    DRP_START,
    ext_ch_gt_drprdy,
    I14,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [2:0]Q;
  output [8:0]DRPADDR;
  output O1;
  output O2;
  output [0:0]gt_ch_drp_rdy;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input I1;
  input DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [0:0]I14;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire I1;
  wire [0:0]I14;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire RST_DCLK_RESET;
  wire [15:0]di_reg;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [2:0]fsm;
  wire [0:0]gt_ch_drp_rdy;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [4:0]index;
  wire [1:0]load_cnt;
  wire mode;
  wire \n_0_addr_reg[0]_i_1__2 ;
  wire \n_0_addr_reg[1]_i_1__2 ;
  wire \n_0_addr_reg[2]_i_1__2 ;
  wire \n_0_addr_reg[3]_i_1__2 ;
  wire \n_0_addr_reg[4]_i_1__2 ;
  wire \n_0_addr_reg[4]_i_2__2 ;
  wire \n_0_addr_reg[5]_i_1__2 ;
  wire \n_0_addr_reg[6]_i_1__2 ;
  wire \n_0_addr_reg[7]_i_1__2 ;
  wire \n_0_addr_reg[7]_i_2__2 ;
  wire \n_0_addr_reg_reg[0] ;
  wire \n_0_addr_reg_reg[1] ;
  wire \n_0_addr_reg_reg[2] ;
  wire \n_0_addr_reg_reg[3] ;
  wire \n_0_addr_reg_reg[4] ;
  wire \n_0_addr_reg_reg[5] ;
  wire \n_0_addr_reg_reg[6] ;
  wire \n_0_addr_reg_reg[7] ;
  wire \n_0_di_reg[0]_i_2__2 ;
  wire \n_0_di_reg[0]_i_3__2 ;
  wire \n_0_di_reg[0]_i_4__2 ;
  wire \n_0_di_reg[0]_i_5__2 ;
  wire \n_0_di_reg[10]_i_2__2 ;
  wire \n_0_di_reg[11]_i_2__2 ;
  wire \n_0_di_reg[11]_i_3__2 ;
  wire \n_0_di_reg[11]_i_4__2 ;
  wire \n_0_di_reg[11]_i_5__2 ;
  wire \n_0_di_reg[11]_i_6__2 ;
  wire \n_0_di_reg[12]_i_2__2 ;
  wire \n_0_di_reg[12]_i_3__2 ;
  wire \n_0_di_reg[12]_i_4__2 ;
  wire \n_0_di_reg[13]_i_2__2 ;
  wire \n_0_di_reg[13]_i_3__2 ;
  wire \n_0_di_reg[13]_i_4__2 ;
  wire \n_0_di_reg[14]_i_2__2 ;
  wire \n_0_di_reg[14]_i_3__2 ;
  wire \n_0_di_reg[14]_i_4__2 ;
  wire \n_0_di_reg[15]_i_2__2 ;
  wire \n_0_di_reg[1]_i_2__2 ;
  wire \n_0_di_reg[1]_i_3__2 ;
  wire \n_0_di_reg[1]_i_4__2 ;
  wire \n_0_di_reg[1]_i_5__2 ;
  wire \n_0_di_reg[1]_i_6__2 ;
  wire \n_0_di_reg[2]_i_2__2 ;
  wire \n_0_di_reg[2]_i_3__2 ;
  wire \n_0_di_reg[2]_i_4__2 ;
  wire \n_0_di_reg[2]_i_5__2 ;
  wire \n_0_di_reg[3]_i_2__2 ;
  wire \n_0_di_reg[3]_i_3__2 ;
  wire \n_0_di_reg[4]_i_2__2 ;
  wire \n_0_di_reg[4]_i_3__2 ;
  wire \n_0_di_reg[4]_i_4__2 ;
  wire \n_0_di_reg[4]_i_5__2 ;
  wire \n_0_di_reg[4]_i_6__2 ;
  wire \n_0_di_reg[5]_i_2__2 ;
  wire \n_0_di_reg[5]_i_3__2 ;
  wire \n_0_di_reg[6]_i_2__2 ;
  wire \n_0_di_reg[6]_i_3__2 ;
  wire \n_0_di_reg[7]_i_2__2 ;
  wire \n_0_di_reg[7]_i_3__2 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_1__3;
  wire \n_0_fsm[0]_i_2__3 ;
  wire \n_0_fsm[0]_i_3__2 ;
  wire \n_0_fsm[0]_i_4__10 ;
  wire \n_0_index[0]_i_1__3 ;
  wire \n_0_index[1]_i_1__3 ;
  wire \n_0_index[2]_i_1__3 ;
  wire \n_0_index[3]_i_1__2 ;
  wire \n_0_index[4]_i_1__2 ;
  wire \n_0_index[4]_i_2__2 ;
  wire \n_0_index[4]_i_3__2 ;
  wire \n_0_index[4]_i_4__2 ;
  wire \n_0_load_cnt[0]_i_1__3 ;
  wire n_0_mode_i_1__3;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

LUT6 #(
    .INIT(64'h1471357514713564)) 
     \addr_reg[0]_i_1__2 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[0]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(\n_0_addr_reg[7]_i_2__2 ),
        .O(\n_0_addr_reg[0]_i_1__2 ));
LUT6 #(
    .INIT(64'h404050500F0F0500)) 
     \addr_reg[1]_i_1__2 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(mode),
        .I4(index[1]),
        .I5(index[2]),
        .O(\n_0_addr_reg[1]_i_1__2 ));
LUT6 #(
    .INIT(64'h051005105A055A00)) 
     \addr_reg[2]_i_1__2 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(mode),
        .I5(index[1]),
        .O(\n_0_addr_reg[2]_i_1__2 ));
LUT6 #(
    .INIT(64'h5767576753275326)) 
     \addr_reg[3]_i_1__2 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(\n_0_addr_reg[4]_i_2__2 ),
        .I5(index[0]),
        .O(\n_0_addr_reg[3]_i_1__2 ));
LUT6 #(
    .INIT(64'h00000000FCCFFF01)) 
     \addr_reg[4]_i_1__2 
       (.I0(\n_0_addr_reg[4]_i_2__2 ),
        .I1(index[0]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(index[4]),
        .O(\n_0_addr_reg[4]_i_1__2 ));
LUT2 #(
    .INIT(4'hB)) 
     \addr_reg[4]_i_2__2 
       (.I0(mode),
        .I1(x16x20_mode_reg2),
        .O(\n_0_addr_reg[4]_i_2__2 ));
LUT6 #(
    .INIT(64'h00001A1A0F0F0F0A)) 
     \addr_reg[5]_i_1__2 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(mode),
        .I4(index[1]),
        .I5(index[2]),
        .O(\n_0_addr_reg[5]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000011545554)) 
     \addr_reg[6]_i_1__2 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(mode),
        .I3(index[3]),
        .I4(index[0]),
        .I5(index[4]),
        .O(\n_0_addr_reg[6]_i_1__2 ));
LUT6 #(
    .INIT(64'h5422262254222633)) 
     \addr_reg[7]_i_1__2 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[0]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(\n_0_addr_reg[7]_i_2__2 ),
        .O(\n_0_addr_reg[7]_i_1__2 ));
LUT3 #(
    .INIT(8'hDC)) 
     \addr_reg[7]_i_2__2 
       (.I0(index[0]),
        .I1(mode),
        .I2(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_2__2 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[0]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[1]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[2]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[3]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[4]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[5]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[6]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[7]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[7] ),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
     \di_reg[0]_i_2__2 
       (.I0(\n_0_di_reg[0]_i_4__2 ),
        .I1(index[3]),
        .I2(do_reg2[0]),
        .I3(\n_0_di_reg[0]_i_5__2 ),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[0]_i_2__2 ));
LUT5 #(
    .INIT(32'h00003414)) 
     \di_reg[0]_i_3__2 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[0]),
        .I4(index[3]),
        .O(\n_0_di_reg[0]_i_3__2 ));
LUT6 #(
    .INIT(64'hF4CCF4CC04CCF4CC)) 
     \di_reg[0]_i_4__2 
       (.I0(index[2]),
        .I1(do_reg2[0]),
        .I2(index[0]),
        .I3(index[1]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[0]_i_4__2 ));
LUT4 #(
    .INIT(16'hEEFB)) 
     \di_reg[0]_i_5__2 
       (.I0(index[2]),
        .I1(index[0]),
        .I2(mode),
        .I3(index[1]),
        .O(\n_0_di_reg[0]_i_5__2 ));
LUT6 #(
    .INIT(64'h54444C4404444C44)) 
     \di_reg[10]_i_1__2 
       (.I0(index[4]),
        .I1(do_reg2[10]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(\n_0_di_reg[10]_i_2__2 ),
        .O(di_reg[10]));
LUT3 #(
    .INIT(8'h0D)) 
     \di_reg[10]_i_2__2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[0]),
        .O(\n_0_di_reg[10]_i_2__2 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[11]_i_1__2 
       (.I0(\n_0_di_reg[11]_i_2__2 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[11]_i_3__2 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[11]_i_4__2 ),
        .O(di_reg[11]));
LUT6 #(
    .INIT(64'h0808080808380808)) 
     \di_reg[11]_i_2__2 
       (.I0(do_reg2[11]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[11]_i_2__2 ));
LUT6 #(
    .INIT(64'h0F0BFFFF000B0000)) 
     \di_reg[11]_i_3__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_3__2 ));
LUT6 #(
    .INIT(64'hFFBBFF8B0088008B)) 
     \di_reg[11]_i_4__2 
       (.I0(\n_0_di_reg[11]_i_5__2 ),
        .I1(index[2]),
        .I2(x16_reg2),
        .I3(\n_0_di_reg[11]_i_6__2 ),
        .I4(\n_0_addr_reg[4]_i_2__2 ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4__2 ));
LUT2 #(
    .INIT(4'hB)) 
     \di_reg[11]_i_5__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(\n_0_di_reg[11]_i_5__2 ));
LUT2 #(
    .INIT(4'hE)) 
     \di_reg[11]_i_6__2 
       (.I0(index[0]),
        .I1(index[1]),
        .O(\n_0_di_reg[11]_i_6__2 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[12]_i_1__2 
       (.I0(\n_0_di_reg[12]_i_2__2 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[12]_i_3__2 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[12]_i_4__2 ),
        .O(di_reg[12]));
LUT5 #(
    .INIT(32'h00003202)) 
     \di_reg[12]_i_2__2 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[12]),
        .I4(index[3]),
        .O(\n_0_di_reg[12]_i_2__2 ));
LUT6 #(
    .INIT(64'h2A2A2A2A2AEA2A2A)) 
     \di_reg[12]_i_3__2 
       (.I0(do_reg2[12]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[12]_i_3__2 ));
LUT6 #(
    .INIT(64'hF0F0F0F0F0DDF0F0)) 
     \di_reg[12]_i_4__2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(do_reg2[12]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(index[1]),
        .O(\n_0_di_reg[12]_i_4__2 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[13]_i_1__2 
       (.I0(\n_0_di_reg[13]_i_2__2 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[13]_i_3__2 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[13]_i_4__2 ),
        .O(di_reg[13]));
LUT6 #(
    .INIT(64'h0808080838380838)) 
     \di_reg[13]_i_2__2 
       (.I0(do_reg2[13]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[13]_i_2__2 ));
LUT6 #(
    .INIT(64'h2A2A2A2A2AEA2A2A)) 
     \di_reg[13]_i_3__2 
       (.I0(do_reg2[13]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[13]_i_3__2 ));
LUT6 #(
    .INIT(64'hAA8AAA8AAABAAA8A)) 
     \di_reg[13]_i_4__2 
       (.I0(do_reg2[13]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[13]_i_4__2 ));
LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
     \di_reg[14]_i_1__2 
       (.I0(do_reg2[14]),
        .I1(\n_0_di_reg[14]_i_2__2 ),
        .I2(index[4]),
        .I3(\n_0_di_reg[14]_i_3__2 ),
        .I4(index[3]),
        .I5(\n_0_di_reg[14]_i_4__2 ),
        .O(di_reg[14]));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[14]_i_2__2 
       (.I0(index[2]),
        .I1(index[1]),
        .O(\n_0_di_reg[14]_i_2__2 ));
LUT6 #(
    .INIT(64'h04F7FBFF04A25100)) 
     \di_reg[14]_i_3__2 
       (.I0(index[0]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[1]),
        .I4(index[2]),
        .I5(do_reg2[14]),
        .O(\n_0_di_reg[14]_i_3__2 ));
LUT6 #(
    .INIT(64'hF0F000F044F0F0F0)) 
     \di_reg[14]_i_4__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[14]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(index[1]),
        .O(\n_0_di_reg[14]_i_4__2 ));
LUT6 #(
    .INIT(64'h54444C4404444C44)) 
     \di_reg[15]_i_1__2 
       (.I0(index[4]),
        .I1(do_reg2[15]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(\n_0_di_reg[15]_i_2__2 ),
        .O(di_reg[15]));
LUT3 #(
    .INIT(8'h0D)) 
     \di_reg[15]_i_2__2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[0]),
        .O(\n_0_di_reg[15]_i_2__2 ));
LUT3 #(
    .INIT(8'hBA)) 
     \di_reg[1]_i_1__2 
       (.I0(\n_0_di_reg[1]_i_2__2 ),
        .I1(\n_0_di_reg[1]_i_3__2 ),
        .I2(\n_0_di_reg[1]_i_4__2 ),
        .O(di_reg[1]));
LUT6 #(
    .INIT(64'h0000200000222200)) 
     \di_reg[1]_i_2__2 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(do_reg2[1]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[1]_i_2__2 ));
LUT6 #(
    .INIT(64'hBBAABAAABBBBBBBB)) 
     \di_reg[1]_i_3__2 
       (.I0(index[4]),
        .I1(\n_0_di_reg[1]_i_5__2 ),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_3__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFCCC5555)) 
     \di_reg[1]_i_4__2 
       (.I0(\n_0_di_reg[1]_i_6__2 ),
        .I1(do_reg2[1]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(index[3]),
        .O(\n_0_di_reg[1]_i_4__2 ));
LUT5 #(
    .INIT(32'h5D555555)) 
     \di_reg[1]_i_5__2 
       (.I0(index[3]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[0]),
        .I4(index[1]),
        .O(\n_0_di_reg[1]_i_5__2 ));
LUT6 #(
    .INIT(64'h002F0F20F02FFF2F)) 
     \di_reg[1]_i_6__2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(mode),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_6__2 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[2]_i_1__2 
       (.I0(\n_0_di_reg[2]_i_2__2 ),
        .I1(\n_0_di_reg[2]_i_3__2 ),
        .O(di_reg[2]));
LUT6 #(
    .INIT(64'h00400500FFFFFFFF)) 
     \di_reg[2]_i_2__2 
       (.I0(index[3]),
        .I1(do_reg2[2]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(index[4]),
        .O(\n_0_di_reg[2]_i_2__2 ));
LUT6 #(
    .INIT(64'h00000000FF470047)) 
     \di_reg[2]_i_3__2 
       (.I0(do_reg2[2]),
        .I1(index[2]),
        .I2(\n_0_di_reg[2]_i_4__2 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[2]_i_5__2 ),
        .I5(index[4]),
        .O(\n_0_di_reg[2]_i_3__2 ));
LUT6 #(
    .INIT(64'hFF200F20F02F0020)) 
     \di_reg[2]_i_4__2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(do_reg2[2]),
        .I5(mode),
        .O(\n_0_di_reg[2]_i_4__2 ));
LUT6 #(
    .INIT(64'hF5D535D5F5D5F5D5)) 
     \di_reg[2]_i_5__2 
       (.I0(do_reg2[2]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[2]_i_5__2 ));
LUT6 #(
    .INIT(64'h33B830B800B830B8)) 
     \di_reg[3]_i_1__2 
       (.I0(\n_0_di_reg[3]_i_2__2 ),
        .I1(index[4]),
        .I2(do_reg2[3]),
        .I3(index[3]),
        .I4(index[1]),
        .I5(\n_0_di_reg[3]_i_3__2 ),
        .O(di_reg[3]));
LUT6 #(
    .INIT(64'h4022402240664022)) 
     \di_reg[3]_i_2__2 
       (.I0(index[1]),
        .I1(index[2]),
        .I2(do_reg2[3]),
        .I3(index[0]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[3]_i_2__2 ));
LUT5 #(
    .INIT(32'h40400F00)) 
     \di_reg[3]_i_3__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(do_reg2[3]),
        .I4(index[0]),
        .O(\n_0_di_reg[3]_i_3__2 ));
LUT6 #(
    .INIT(64'h080808083B3B3B38)) 
     \di_reg[4]_i_1__2 
       (.I0(\n_0_di_reg[4]_i_2__2 ),
        .I1(index[4]),
        .I2(index[3]),
        .I3(\n_0_di_reg[4]_i_3__2 ),
        .I4(\n_0_di_reg[4]_i_4__2 ),
        .I5(\n_0_di_reg[4]_i_5__2 ),
        .O(di_reg[4]));
LUT6 #(
    .INIT(64'h08080B0830303030)) 
     \di_reg[4]_i_2__2 
       (.I0(do_reg2[4]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[4]_i_2__2 ));
LUT5 #(
    .INIT(32'h00400000)) 
     \di_reg[4]_i_3__2 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .O(\n_0_di_reg[4]_i_3__2 ));
LUT6 #(
    .INIT(64'hB888B8B8B8B8B8B8)) 
     \di_reg[4]_i_4__2 
       (.I0(\n_0_di_reg[11]_i_5__2 ),
        .I1(\n_0_di_reg[5]_i_3__2 ),
        .I2(do_reg2[4]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[4]_i_4__2 ));
LUT6 #(
    .INIT(64'h4700CF00CF000F00)) 
     \di_reg[4]_i_5__2 
       (.I0(\n_0_di_reg[4]_i_6__2 ),
        .I1(index[1]),
        .I2(do_reg2[4]),
        .I3(index[3]),
        .I4(index[0]),
        .I5(index[2]),
        .O(\n_0_di_reg[4]_i_5__2 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[4]_i_6__2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(\n_0_di_reg[4]_i_6__2 ));
LUT6 #(
    .INIT(64'h3030000088BB8888)) 
     \di_reg[5]_i_1__2 
       (.I0(\n_0_di_reg[5]_i_2__2 ),
        .I1(index[4]),
        .I2(\n_0_index[4]_i_4__2 ),
        .I3(\n_0_di_reg[5]_i_3__2 ),
        .I4(do_reg2[5]),
        .I5(index[3]),
        .O(di_reg[5]));
LUT6 #(
    .INIT(64'h0B0B080B33333033)) 
     \di_reg[5]_i_2__2 
       (.I0(do_reg2[5]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[5]_i_2__2 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \di_reg[5]_i_3__2 
       (.I0(mode),
        .I1(x16x20_mode_reg2),
        .I2(index[0]),
        .I3(index[1]),
        .I4(index[2]),
        .O(\n_0_di_reg[5]_i_3__2 ));
LUT6 #(
    .INIT(64'h6700000067FF0000)) 
     \di_reg[6]_i_2__2 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(index[3]),
        .I4(do_reg2[6]),
        .I5(\n_0_di_reg[5]_i_3__2 ),
        .O(\n_0_di_reg[6]_i_2__2 ));
LUT5 #(
    .INIT(32'h00002404)) 
     \di_reg[6]_i_3__2 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[6]),
        .I4(index[3]),
        .O(\n_0_di_reg[6]_i_3__2 ));
LUT4 #(
    .INIT(16'h2F20)) 
     \di_reg[7]_i_1__2 
       (.I0(\n_0_di_reg[7]_i_2__2 ),
        .I1(index[3]),
        .I2(index[4]),
        .I3(\n_0_di_reg[7]_i_3__2 ),
        .O(di_reg[7]));
LUT6 #(
    .INIT(64'h0830083008330830)) 
     \di_reg[7]_i_2__2 
       (.I0(do_reg2[7]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[7]_i_2__2 ));
LUT5 #(
    .INIT(32'h7FFF0900)) 
     \di_reg[7]_i_3__2 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(index[3]),
        .I4(do_reg2[7]),
        .O(\n_0_di_reg[7]_i_3__2 ));
LUT6 #(
    .INIT(64'h03373F3300040000)) 
     \di_reg[8]_i_1__2 
       (.I0(index[0]),
        .I1(index[4]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(do_reg2[8]),
        .O(di_reg[8]));
LUT6 #(
    .INIT(64'h03373F3300040000)) 
     \di_reg[9]_i_1__2 
       (.I0(index[0]),
        .I1(index[4]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(do_reg2[9]),
        .O(di_reg[9]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[0]),
        .Q(\n_0_di_reg_reg[0] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[0]_i_1__2 
       (.I0(\n_0_di_reg[0]_i_2__2 ),
        .I1(\n_0_di_reg[0]_i_3__2 ),
        .O(di_reg[0]),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[10]),
        .Q(\n_0_di_reg_reg[10] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[11]),
        .Q(\n_0_di_reg_reg[11] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[12]),
        .Q(\n_0_di_reg_reg[12] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[13]),
        .Q(\n_0_di_reg_reg[13] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[14]),
        .Q(\n_0_di_reg_reg[14] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[15]),
        .Q(\n_0_di_reg_reg[15] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[1]),
        .Q(\n_0_di_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[2]),
        .Q(\n_0_di_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[3]),
        .Q(\n_0_di_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[4]),
        .Q(\n_0_di_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[5]),
        .Q(\n_0_di_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[6]),
        .Q(\n_0_di_reg_reg[6] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[6]_i_1__2 
       (.I0(\n_0_di_reg[6]_i_2__2 ),
        .I1(\n_0_di_reg[6]_i_3__2 ),
        .O(di_reg[6]),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[7]),
        .Q(\n_0_di_reg_reg[7] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[8]),
        .Q(\n_0_di_reg_reg[8] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[9]),
        .Q(\n_0_di_reg_reg[9] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0001)) 
     done_i_1__3
       (.I0(start_reg2),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(n_0_done_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_done_i_1__3),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0737FFFF07370000)) 
     \fsm[0]_i_1__2 
       (.I0(\n_0_fsm[0]_i_2__3 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(rdy_reg2),
        .I4(Q[2]),
        .I5(\n_0_fsm[0]_i_3__2 ),
        .O(fsm[0]));
LUT5 #(
    .INIT(32'h0000F4A4)) 
     \fsm[0]_i_2__3 
       (.I0(index[2]),
        .I1(x16x20_mode_reg2),
        .I2(index[0]),
        .I3(mode),
        .I4(\n_0_fsm[0]_i_4__10 ),
        .O(\n_0_fsm[0]_i_2__3 ));
LUT6 #(
    .INIT(64'h7477FFFF7477CCCC)) 
     \fsm[0]_i_3__2 
       (.I0(rdy_reg2),
        .I1(Q[1]),
        .I2(load_cnt[1]),
        .I3(load_cnt[0]),
        .I4(Q[0]),
        .I5(start_reg2),
        .O(\n_0_fsm[0]_i_3__2 ));
LUT4 #(
    .INIT(16'hFFF6)) 
     \fsm[0]_i_4__10 
       (.I0(index[2]),
        .I1(index[4]),
        .I2(index[1]),
        .I3(index[3]),
        .O(\n_0_fsm[0]_i_4__10 ));
LUT6 #(
    .INIT(64'h185018501D501850)) 
     \fsm[1]_i_1__2 
       (.I0(Q[2]),
        .I1(rdy_reg2),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(load_cnt[0]),
        .I5(load_cnt[1]),
        .O(fsm[1]));
LUT4 #(
    .INIT(16'h6222)) 
     \fsm[2]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(rdy_reg2),
        .I3(Q[0]),
        .O(fsm[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(Q[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(Q[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(Q[2]),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gt_ch_drp_rdy[3]_INST_0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(gt_ch_drp_rdy));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_15__2 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[15]));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_16__2 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[14]));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_17__2 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[13]));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_18__2 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[12]));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_19__2 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[11]));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_20__2 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[10]));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_21__2 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[9]));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_22__2 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[8]));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_23__2 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[7]));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_24__2 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[6]));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_25__2 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[5]));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_26__2 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[4]));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_27__2 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[3]));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_28__2 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[2]));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_29__2 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[1]));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_30__4 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[0]));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT4 #(
    .INIT(16'h003E)) 
     \gtx_channel.gtxe2_channel_i_i_3__2 
       (.I0(ext_ch_gt_drpen),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \gtx_channel.gtxe2_channel_i_i_48__4 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(DRPADDR[8]));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_49__2 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\n_0_addr_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[7]));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT4 #(
    .INIT(16'h0032)) 
     \gtx_channel.gtxe2_channel_i_i_4__2 
       (.I0(ext_ch_gt_drpwe),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_50__2 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\n_0_addr_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[6]));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_51__2 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\n_0_addr_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[5]));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_52__2 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\n_0_addr_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[4]));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_53__2 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\n_0_addr_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[3]));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_54__2 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\n_0_addr_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[2]));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_55__2 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\n_0_addr_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[1]));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_56__4 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\n_0_addr_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
LUT3 #(
    .INIT(8'h08)) 
     \index[0]_i_1__3 
       (.I0(\n_0_index[4]_i_3__2 ),
        .I1(Q[2]),
        .I2(index[0]),
        .O(\n_0_index[0]_i_1__3 ));
LUT4 #(
    .INIT(16'h2800)) 
     \index[1]_i_1__3 
       (.I0(\n_0_index[4]_i_3__2 ),
        .I1(index[0]),
        .I2(index[1]),
        .I3(Q[2]),
        .O(\n_0_index[1]_i_1__3 ));
LUT5 #(
    .INIT(32'h08808080)) 
     \index[2]_i_1__3 
       (.I0(\n_0_index[4]_i_3__2 ),
        .I1(Q[2]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .O(\n_0_index[2]_i_1__3 ));
LUT6 #(
    .INIT(64'h0880808080808080)) 
     \index[3]_i_1__2 
       (.I0(\n_0_index[4]_i_3__2 ),
        .I1(Q[2]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_index[3]_i_1__2 ));
LUT3 #(
    .INIT(8'hC1)) 
     \index[4]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\n_0_index[4]_i_1__2 ));
LUT6 #(
    .INIT(64'h8080088080808080)) 
     \index[4]_i_2__2 
       (.I0(\n_0_index[4]_i_3__2 ),
        .I1(Q[2]),
        .I2(index[4]),
        .I3(index[0]),
        .I4(\n_0_index[4]_i_4__2 ),
        .I5(index[3]),
        .O(\n_0_index[4]_i_2__2 ));
LUT6 #(
    .INIT(64'h4455445545444555)) 
     \index[4]_i_3__2 
       (.I0(Q[0]),
        .I1(\n_0_fsm[0]_i_4__10 ),
        .I2(mode),
        .I3(index[0]),
        .I4(x16x20_mode_reg2),
        .I5(index[2]),
        .O(\n_0_index[4]_i_3__2 ));
LUT2 #(
    .INIT(4'h7)) 
     \index[4]_i_4__2 
       (.I0(index[2]),
        .I1(index[1]),
        .O(\n_0_index[4]_i_4__2 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__2 ),
        .D(\n_0_index[0]_i_1__3 ),
        .Q(index[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__2 ),
        .D(\n_0_index[1]_i_1__3 ),
        .Q(index[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__2 ),
        .D(\n_0_index[2]_i_1__3 ),
        .Q(index[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__2 ),
        .D(\n_0_index[3]_i_1__2 ),
        .Q(index[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__2 ),
        .D(\n_0_index[4]_i_2__2 ),
        .Q(index[4]),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0004)) 
     \load_cnt[0]_i_1__3 
       (.I0(load_cnt[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\n_0_load_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_load_cnt[0]_i_1__3 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
LUT5 #(
    .INIT(32'hA2A2AA88)) 
     mode_i_1__3
       (.I0(mode),
        .I1(Q[1]),
        .I2(\n_0_index[4]_i_3__2 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(n_0_mode_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_mode_i_1__3),
        .Q(mode),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(I14),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_drp" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_drp_48
   (Q,
    DRPADDR,
    O1,
    O2,
    gt_ch_drp_rdy,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    I1,
    DRP_START,
    ext_ch_gt_drprdy,
    I14,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [2:0]Q;
  output [8:0]DRPADDR;
  output O1;
  output O2;
  output [0:0]gt_ch_drp_rdy;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input I1;
  input DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [0:0]I14;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire I1;
  wire [0:0]I14;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire RST_DCLK_RESET;
  wire [15:0]di_reg;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [2:0]fsm;
  wire [0:0]gt_ch_drp_rdy;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [4:0]index;
  wire [1:0]load_cnt;
  wire mode;
  wire \n_0_addr_reg[0]_i_1__3 ;
  wire \n_0_addr_reg[1]_i_1__3 ;
  wire \n_0_addr_reg[2]_i_1__3 ;
  wire \n_0_addr_reg[3]_i_1__3 ;
  wire \n_0_addr_reg[4]_i_1__3 ;
  wire \n_0_addr_reg[4]_i_2__3 ;
  wire \n_0_addr_reg[5]_i_1__3 ;
  wire \n_0_addr_reg[6]_i_1__3 ;
  wire \n_0_addr_reg[7]_i_1__3 ;
  wire \n_0_addr_reg[7]_i_2__3 ;
  wire \n_0_addr_reg_reg[0] ;
  wire \n_0_addr_reg_reg[1] ;
  wire \n_0_addr_reg_reg[2] ;
  wire \n_0_addr_reg_reg[3] ;
  wire \n_0_addr_reg_reg[4] ;
  wire \n_0_addr_reg_reg[5] ;
  wire \n_0_addr_reg_reg[6] ;
  wire \n_0_addr_reg_reg[7] ;
  wire \n_0_di_reg[0]_i_2__3 ;
  wire \n_0_di_reg[0]_i_3__3 ;
  wire \n_0_di_reg[0]_i_4__3 ;
  wire \n_0_di_reg[0]_i_5__3 ;
  wire \n_0_di_reg[10]_i_2__3 ;
  wire \n_0_di_reg[11]_i_2__3 ;
  wire \n_0_di_reg[11]_i_3__3 ;
  wire \n_0_di_reg[11]_i_4__3 ;
  wire \n_0_di_reg[11]_i_5__3 ;
  wire \n_0_di_reg[11]_i_6__3 ;
  wire \n_0_di_reg[12]_i_2__3 ;
  wire \n_0_di_reg[12]_i_3__3 ;
  wire \n_0_di_reg[12]_i_4__3 ;
  wire \n_0_di_reg[13]_i_2__3 ;
  wire \n_0_di_reg[13]_i_3__3 ;
  wire \n_0_di_reg[13]_i_4__3 ;
  wire \n_0_di_reg[14]_i_2__3 ;
  wire \n_0_di_reg[14]_i_3__3 ;
  wire \n_0_di_reg[14]_i_4__3 ;
  wire \n_0_di_reg[15]_i_2__3 ;
  wire \n_0_di_reg[1]_i_2__3 ;
  wire \n_0_di_reg[1]_i_3__3 ;
  wire \n_0_di_reg[1]_i_4__3 ;
  wire \n_0_di_reg[1]_i_5__3 ;
  wire \n_0_di_reg[1]_i_6__3 ;
  wire \n_0_di_reg[2]_i_2__3 ;
  wire \n_0_di_reg[2]_i_3__3 ;
  wire \n_0_di_reg[2]_i_4__3 ;
  wire \n_0_di_reg[2]_i_5__3 ;
  wire \n_0_di_reg[3]_i_2__3 ;
  wire \n_0_di_reg[3]_i_3__3 ;
  wire \n_0_di_reg[4]_i_2__3 ;
  wire \n_0_di_reg[4]_i_3__3 ;
  wire \n_0_di_reg[4]_i_4__3 ;
  wire \n_0_di_reg[4]_i_5__3 ;
  wire \n_0_di_reg[4]_i_6__3 ;
  wire \n_0_di_reg[5]_i_2__3 ;
  wire \n_0_di_reg[5]_i_3__3 ;
  wire \n_0_di_reg[6]_i_2__3 ;
  wire \n_0_di_reg[6]_i_3__3 ;
  wire \n_0_di_reg[7]_i_2__3 ;
  wire \n_0_di_reg[7]_i_3__3 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_1__4;
  wire \n_0_fsm[0]_i_2__4 ;
  wire \n_0_fsm[0]_i_3__3 ;
  wire \n_0_fsm[0]_i_4__11 ;
  wire \n_0_index[0]_i_1__4 ;
  wire \n_0_index[1]_i_1__4 ;
  wire \n_0_index[2]_i_1__4 ;
  wire \n_0_index[3]_i_1__3 ;
  wire \n_0_index[4]_i_1__3 ;
  wire \n_0_index[4]_i_2__3 ;
  wire \n_0_index[4]_i_3__3 ;
  wire \n_0_index[4]_i_4__3 ;
  wire \n_0_load_cnt[0]_i_1__4 ;
  wire n_0_mode_i_1__4;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

LUT6 #(
    .INIT(64'h1471357514713564)) 
     \addr_reg[0]_i_1__3 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[0]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(\n_0_addr_reg[7]_i_2__3 ),
        .O(\n_0_addr_reg[0]_i_1__3 ));
LUT6 #(
    .INIT(64'h404050500F0F0500)) 
     \addr_reg[1]_i_1__3 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(mode),
        .I4(index[1]),
        .I5(index[2]),
        .O(\n_0_addr_reg[1]_i_1__3 ));
LUT6 #(
    .INIT(64'h051005105A055A00)) 
     \addr_reg[2]_i_1__3 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(mode),
        .I5(index[1]),
        .O(\n_0_addr_reg[2]_i_1__3 ));
LUT6 #(
    .INIT(64'h5767576753275326)) 
     \addr_reg[3]_i_1__3 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(\n_0_addr_reg[4]_i_2__3 ),
        .I5(index[0]),
        .O(\n_0_addr_reg[3]_i_1__3 ));
LUT6 #(
    .INIT(64'h00000000FCCFFF01)) 
     \addr_reg[4]_i_1__3 
       (.I0(\n_0_addr_reg[4]_i_2__3 ),
        .I1(index[0]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(index[4]),
        .O(\n_0_addr_reg[4]_i_1__3 ));
LUT2 #(
    .INIT(4'hB)) 
     \addr_reg[4]_i_2__3 
       (.I0(mode),
        .I1(x16x20_mode_reg2),
        .O(\n_0_addr_reg[4]_i_2__3 ));
LUT6 #(
    .INIT(64'h00001A1A0F0F0F0A)) 
     \addr_reg[5]_i_1__3 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(mode),
        .I4(index[1]),
        .I5(index[2]),
        .O(\n_0_addr_reg[5]_i_1__3 ));
LUT6 #(
    .INIT(64'h0000000011545554)) 
     \addr_reg[6]_i_1__3 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(mode),
        .I3(index[3]),
        .I4(index[0]),
        .I5(index[4]),
        .O(\n_0_addr_reg[6]_i_1__3 ));
LUT6 #(
    .INIT(64'h5422262254222633)) 
     \addr_reg[7]_i_1__3 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[0]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(\n_0_addr_reg[7]_i_2__3 ),
        .O(\n_0_addr_reg[7]_i_1__3 ));
LUT3 #(
    .INIT(8'hDC)) 
     \addr_reg[7]_i_2__3 
       (.I0(index[0]),
        .I1(mode),
        .I2(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_2__3 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[0]_i_1__3 ),
        .Q(\n_0_addr_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[1]_i_1__3 ),
        .Q(\n_0_addr_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[2]_i_1__3 ),
        .Q(\n_0_addr_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[3]_i_1__3 ),
        .Q(\n_0_addr_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[4]_i_1__3 ),
        .Q(\n_0_addr_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[5]_i_1__3 ),
        .Q(\n_0_addr_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[6]_i_1__3 ),
        .Q(\n_0_addr_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[7]_i_1__3 ),
        .Q(\n_0_addr_reg_reg[7] ),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
     \di_reg[0]_i_2__3 
       (.I0(\n_0_di_reg[0]_i_4__3 ),
        .I1(index[3]),
        .I2(do_reg2[0]),
        .I3(\n_0_di_reg[0]_i_5__3 ),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[0]_i_2__3 ));
LUT5 #(
    .INIT(32'h00003414)) 
     \di_reg[0]_i_3__3 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[0]),
        .I4(index[3]),
        .O(\n_0_di_reg[0]_i_3__3 ));
LUT6 #(
    .INIT(64'hF4CCF4CC04CCF4CC)) 
     \di_reg[0]_i_4__3 
       (.I0(index[2]),
        .I1(do_reg2[0]),
        .I2(index[0]),
        .I3(index[1]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[0]_i_4__3 ));
LUT4 #(
    .INIT(16'hEEFB)) 
     \di_reg[0]_i_5__3 
       (.I0(index[2]),
        .I1(index[0]),
        .I2(mode),
        .I3(index[1]),
        .O(\n_0_di_reg[0]_i_5__3 ));
LUT6 #(
    .INIT(64'h54444C4404444C44)) 
     \di_reg[10]_i_1__3 
       (.I0(index[4]),
        .I1(do_reg2[10]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(\n_0_di_reg[10]_i_2__3 ),
        .O(di_reg[10]));
LUT3 #(
    .INIT(8'h0D)) 
     \di_reg[10]_i_2__3 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[0]),
        .O(\n_0_di_reg[10]_i_2__3 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[11]_i_1__3 
       (.I0(\n_0_di_reg[11]_i_2__3 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[11]_i_3__3 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[11]_i_4__3 ),
        .O(di_reg[11]));
LUT6 #(
    .INIT(64'h0808080808380808)) 
     \di_reg[11]_i_2__3 
       (.I0(do_reg2[11]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[11]_i_2__3 ));
LUT6 #(
    .INIT(64'h0F0BFFFF000B0000)) 
     \di_reg[11]_i_3__3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_3__3 ));
LUT6 #(
    .INIT(64'hFFBBFF8B0088008B)) 
     \di_reg[11]_i_4__3 
       (.I0(\n_0_di_reg[11]_i_5__3 ),
        .I1(index[2]),
        .I2(x16_reg2),
        .I3(\n_0_di_reg[11]_i_6__3 ),
        .I4(\n_0_addr_reg[4]_i_2__3 ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4__3 ));
LUT2 #(
    .INIT(4'hB)) 
     \di_reg[11]_i_5__3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(\n_0_di_reg[11]_i_5__3 ));
LUT2 #(
    .INIT(4'hE)) 
     \di_reg[11]_i_6__3 
       (.I0(index[0]),
        .I1(index[1]),
        .O(\n_0_di_reg[11]_i_6__3 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[12]_i_1__3 
       (.I0(\n_0_di_reg[12]_i_2__3 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[12]_i_3__3 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[12]_i_4__3 ),
        .O(di_reg[12]));
LUT5 #(
    .INIT(32'h00003202)) 
     \di_reg[12]_i_2__3 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[12]),
        .I4(index[3]),
        .O(\n_0_di_reg[12]_i_2__3 ));
LUT6 #(
    .INIT(64'h2A2A2A2A2AEA2A2A)) 
     \di_reg[12]_i_3__3 
       (.I0(do_reg2[12]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[12]_i_3__3 ));
LUT6 #(
    .INIT(64'hF0F0F0F0F0DDF0F0)) 
     \di_reg[12]_i_4__3 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(do_reg2[12]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(index[1]),
        .O(\n_0_di_reg[12]_i_4__3 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[13]_i_1__3 
       (.I0(\n_0_di_reg[13]_i_2__3 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[13]_i_3__3 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[13]_i_4__3 ),
        .O(di_reg[13]));
LUT6 #(
    .INIT(64'h0808080838380838)) 
     \di_reg[13]_i_2__3 
       (.I0(do_reg2[13]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[13]_i_2__3 ));
LUT6 #(
    .INIT(64'h2A2A2A2A2AEA2A2A)) 
     \di_reg[13]_i_3__3 
       (.I0(do_reg2[13]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[13]_i_3__3 ));
LUT6 #(
    .INIT(64'hAA8AAA8AAABAAA8A)) 
     \di_reg[13]_i_4__3 
       (.I0(do_reg2[13]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[13]_i_4__3 ));
LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
     \di_reg[14]_i_1__3 
       (.I0(do_reg2[14]),
        .I1(\n_0_di_reg[14]_i_2__3 ),
        .I2(index[4]),
        .I3(\n_0_di_reg[14]_i_3__3 ),
        .I4(index[3]),
        .I5(\n_0_di_reg[14]_i_4__3 ),
        .O(di_reg[14]));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[14]_i_2__3 
       (.I0(index[2]),
        .I1(index[1]),
        .O(\n_0_di_reg[14]_i_2__3 ));
LUT6 #(
    .INIT(64'h04F7FBFF04A25100)) 
     \di_reg[14]_i_3__3 
       (.I0(index[0]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[1]),
        .I4(index[2]),
        .I5(do_reg2[14]),
        .O(\n_0_di_reg[14]_i_3__3 ));
LUT6 #(
    .INIT(64'hF0F000F044F0F0F0)) 
     \di_reg[14]_i_4__3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[14]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(index[1]),
        .O(\n_0_di_reg[14]_i_4__3 ));
LUT6 #(
    .INIT(64'h54444C4404444C44)) 
     \di_reg[15]_i_1__3 
       (.I0(index[4]),
        .I1(do_reg2[15]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(\n_0_di_reg[15]_i_2__3 ),
        .O(di_reg[15]));
LUT3 #(
    .INIT(8'h0D)) 
     \di_reg[15]_i_2__3 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[0]),
        .O(\n_0_di_reg[15]_i_2__3 ));
LUT3 #(
    .INIT(8'hBA)) 
     \di_reg[1]_i_1__3 
       (.I0(\n_0_di_reg[1]_i_2__3 ),
        .I1(\n_0_di_reg[1]_i_3__3 ),
        .I2(\n_0_di_reg[1]_i_4__3 ),
        .O(di_reg[1]));
LUT6 #(
    .INIT(64'h0000200000222200)) 
     \di_reg[1]_i_2__3 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(do_reg2[1]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[1]_i_2__3 ));
LUT6 #(
    .INIT(64'hBBAABAAABBBBBBBB)) 
     \di_reg[1]_i_3__3 
       (.I0(index[4]),
        .I1(\n_0_di_reg[1]_i_5__3 ),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_3__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFCCC5555)) 
     \di_reg[1]_i_4__3 
       (.I0(\n_0_di_reg[1]_i_6__3 ),
        .I1(do_reg2[1]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(index[3]),
        .O(\n_0_di_reg[1]_i_4__3 ));
LUT5 #(
    .INIT(32'h5D555555)) 
     \di_reg[1]_i_5__3 
       (.I0(index[3]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[0]),
        .I4(index[1]),
        .O(\n_0_di_reg[1]_i_5__3 ));
LUT6 #(
    .INIT(64'h002F0F20F02FFF2F)) 
     \di_reg[1]_i_6__3 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(mode),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_6__3 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[2]_i_1__3 
       (.I0(\n_0_di_reg[2]_i_2__3 ),
        .I1(\n_0_di_reg[2]_i_3__3 ),
        .O(di_reg[2]));
LUT6 #(
    .INIT(64'h00400500FFFFFFFF)) 
     \di_reg[2]_i_2__3 
       (.I0(index[3]),
        .I1(do_reg2[2]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(index[4]),
        .O(\n_0_di_reg[2]_i_2__3 ));
LUT6 #(
    .INIT(64'h00000000FF470047)) 
     \di_reg[2]_i_3__3 
       (.I0(do_reg2[2]),
        .I1(index[2]),
        .I2(\n_0_di_reg[2]_i_4__3 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[2]_i_5__3 ),
        .I5(index[4]),
        .O(\n_0_di_reg[2]_i_3__3 ));
LUT6 #(
    .INIT(64'hFF200F20F02F0020)) 
     \di_reg[2]_i_4__3 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(do_reg2[2]),
        .I5(mode),
        .O(\n_0_di_reg[2]_i_4__3 ));
LUT6 #(
    .INIT(64'hF5D535D5F5D5F5D5)) 
     \di_reg[2]_i_5__3 
       (.I0(do_reg2[2]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[2]_i_5__3 ));
LUT6 #(
    .INIT(64'h33B830B800B830B8)) 
     \di_reg[3]_i_1__3 
       (.I0(\n_0_di_reg[3]_i_2__3 ),
        .I1(index[4]),
        .I2(do_reg2[3]),
        .I3(index[3]),
        .I4(index[1]),
        .I5(\n_0_di_reg[3]_i_3__3 ),
        .O(di_reg[3]));
LUT6 #(
    .INIT(64'h4022402240664022)) 
     \di_reg[3]_i_2__3 
       (.I0(index[1]),
        .I1(index[2]),
        .I2(do_reg2[3]),
        .I3(index[0]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[3]_i_2__3 ));
LUT5 #(
    .INIT(32'h40400F00)) 
     \di_reg[3]_i_3__3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(do_reg2[3]),
        .I4(index[0]),
        .O(\n_0_di_reg[3]_i_3__3 ));
LUT6 #(
    .INIT(64'h080808083B3B3B38)) 
     \di_reg[4]_i_1__3 
       (.I0(\n_0_di_reg[4]_i_2__3 ),
        .I1(index[4]),
        .I2(index[3]),
        .I3(\n_0_di_reg[4]_i_3__3 ),
        .I4(\n_0_di_reg[4]_i_4__3 ),
        .I5(\n_0_di_reg[4]_i_5__3 ),
        .O(di_reg[4]));
LUT6 #(
    .INIT(64'h08080B0830303030)) 
     \di_reg[4]_i_2__3 
       (.I0(do_reg2[4]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[4]_i_2__3 ));
LUT5 #(
    .INIT(32'h00400000)) 
     \di_reg[4]_i_3__3 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .O(\n_0_di_reg[4]_i_3__3 ));
LUT6 #(
    .INIT(64'hB888B8B8B8B8B8B8)) 
     \di_reg[4]_i_4__3 
       (.I0(\n_0_di_reg[11]_i_5__3 ),
        .I1(\n_0_di_reg[5]_i_3__3 ),
        .I2(do_reg2[4]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[4]_i_4__3 ));
LUT6 #(
    .INIT(64'h4700CF00CF000F00)) 
     \di_reg[4]_i_5__3 
       (.I0(\n_0_di_reg[4]_i_6__3 ),
        .I1(index[1]),
        .I2(do_reg2[4]),
        .I3(index[3]),
        .I4(index[0]),
        .I5(index[2]),
        .O(\n_0_di_reg[4]_i_5__3 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[4]_i_6__3 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(\n_0_di_reg[4]_i_6__3 ));
LUT6 #(
    .INIT(64'h3030000088BB8888)) 
     \di_reg[5]_i_1__3 
       (.I0(\n_0_di_reg[5]_i_2__3 ),
        .I1(index[4]),
        .I2(\n_0_index[4]_i_4__3 ),
        .I3(\n_0_di_reg[5]_i_3__3 ),
        .I4(do_reg2[5]),
        .I5(index[3]),
        .O(di_reg[5]));
LUT6 #(
    .INIT(64'h0B0B080B33333033)) 
     \di_reg[5]_i_2__3 
       (.I0(do_reg2[5]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[5]_i_2__3 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \di_reg[5]_i_3__3 
       (.I0(mode),
        .I1(x16x20_mode_reg2),
        .I2(index[0]),
        .I3(index[1]),
        .I4(index[2]),
        .O(\n_0_di_reg[5]_i_3__3 ));
LUT6 #(
    .INIT(64'h6700000067FF0000)) 
     \di_reg[6]_i_2__3 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(index[3]),
        .I4(do_reg2[6]),
        .I5(\n_0_di_reg[5]_i_3__3 ),
        .O(\n_0_di_reg[6]_i_2__3 ));
LUT5 #(
    .INIT(32'h00002404)) 
     \di_reg[6]_i_3__3 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[6]),
        .I4(index[3]),
        .O(\n_0_di_reg[6]_i_3__3 ));
LUT4 #(
    .INIT(16'h2F20)) 
     \di_reg[7]_i_1__3 
       (.I0(\n_0_di_reg[7]_i_2__3 ),
        .I1(index[3]),
        .I2(index[4]),
        .I3(\n_0_di_reg[7]_i_3__3 ),
        .O(di_reg[7]));
LUT6 #(
    .INIT(64'h0830083008330830)) 
     \di_reg[7]_i_2__3 
       (.I0(do_reg2[7]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[7]_i_2__3 ));
LUT5 #(
    .INIT(32'h7FFF0900)) 
     \di_reg[7]_i_3__3 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(index[3]),
        .I4(do_reg2[7]),
        .O(\n_0_di_reg[7]_i_3__3 ));
LUT6 #(
    .INIT(64'h03373F3300040000)) 
     \di_reg[8]_i_1__3 
       (.I0(index[0]),
        .I1(index[4]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(do_reg2[8]),
        .O(di_reg[8]));
LUT6 #(
    .INIT(64'h03373F3300040000)) 
     \di_reg[9]_i_1__3 
       (.I0(index[0]),
        .I1(index[4]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(do_reg2[9]),
        .O(di_reg[9]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[0]),
        .Q(\n_0_di_reg_reg[0] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[0]_i_1__3 
       (.I0(\n_0_di_reg[0]_i_2__3 ),
        .I1(\n_0_di_reg[0]_i_3__3 ),
        .O(di_reg[0]),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[10]),
        .Q(\n_0_di_reg_reg[10] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[11]),
        .Q(\n_0_di_reg_reg[11] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[12]),
        .Q(\n_0_di_reg_reg[12] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[13]),
        .Q(\n_0_di_reg_reg[13] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[14]),
        .Q(\n_0_di_reg_reg[14] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[15]),
        .Q(\n_0_di_reg_reg[15] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[1]),
        .Q(\n_0_di_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[2]),
        .Q(\n_0_di_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[3]),
        .Q(\n_0_di_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[4]),
        .Q(\n_0_di_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[5]),
        .Q(\n_0_di_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[6]),
        .Q(\n_0_di_reg_reg[6] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[6]_i_1__3 
       (.I0(\n_0_di_reg[6]_i_2__3 ),
        .I1(\n_0_di_reg[6]_i_3__3 ),
        .O(di_reg[6]),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[7]),
        .Q(\n_0_di_reg_reg[7] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[8]),
        .Q(\n_0_di_reg_reg[8] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[9]),
        .Q(\n_0_di_reg_reg[9] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0001)) 
     done_i_1__4
       (.I0(start_reg2),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(n_0_done_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_done_i_1__4),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0737FFFF07370000)) 
     \fsm[0]_i_1__3 
       (.I0(\n_0_fsm[0]_i_2__4 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(rdy_reg2),
        .I4(Q[2]),
        .I5(\n_0_fsm[0]_i_3__3 ),
        .O(fsm[0]));
LUT5 #(
    .INIT(32'h0000F4A4)) 
     \fsm[0]_i_2__4 
       (.I0(index[2]),
        .I1(x16x20_mode_reg2),
        .I2(index[0]),
        .I3(mode),
        .I4(\n_0_fsm[0]_i_4__11 ),
        .O(\n_0_fsm[0]_i_2__4 ));
LUT6 #(
    .INIT(64'h7477FFFF7477CCCC)) 
     \fsm[0]_i_3__3 
       (.I0(rdy_reg2),
        .I1(Q[1]),
        .I2(load_cnt[1]),
        .I3(load_cnt[0]),
        .I4(Q[0]),
        .I5(start_reg2),
        .O(\n_0_fsm[0]_i_3__3 ));
LUT4 #(
    .INIT(16'hFFF6)) 
     \fsm[0]_i_4__11 
       (.I0(index[2]),
        .I1(index[4]),
        .I2(index[1]),
        .I3(index[3]),
        .O(\n_0_fsm[0]_i_4__11 ));
LUT6 #(
    .INIT(64'h185018501D501850)) 
     \fsm[1]_i_1__3 
       (.I0(Q[2]),
        .I1(rdy_reg2),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(load_cnt[0]),
        .I5(load_cnt[1]),
        .O(fsm[1]));
LUT4 #(
    .INIT(16'h6222)) 
     \fsm[2]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(rdy_reg2),
        .I3(Q[0]),
        .O(fsm[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(Q[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(Q[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(Q[2]),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gt_ch_drp_rdy[4]_INST_0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(gt_ch_drp_rdy));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_14__5 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[15]));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_15__3 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[14]));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_16__3 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[13]));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_17__3 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[12]));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_18__3 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[11]));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_19__3 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[10]));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_20__3 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[9]));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_21__3 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[8]));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_22__3 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[7]));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_23__3 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[6]));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_24__3 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[5]));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_25__3 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[4]));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_26__3 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[3]));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_27__3 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[2]));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_28__3 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[1]));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_29__3 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[0]));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT4 #(
    .INIT(16'h003E)) 
     \gtx_channel.gtxe2_channel_i_i_3__3 
       (.I0(ext_ch_gt_drpen),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \gtx_channel.gtxe2_channel_i_i_47__5 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(DRPADDR[8]));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_48__1 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\n_0_addr_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[7]));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_49__3 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\n_0_addr_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[6]));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT4 #(
    .INIT(16'h0032)) 
     \gtx_channel.gtxe2_channel_i_i_4__3 
       (.I0(ext_ch_gt_drpwe),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_50__3 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\n_0_addr_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[5]));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_51__3 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\n_0_addr_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[4]));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_52__3 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\n_0_addr_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[3]));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_53__3 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\n_0_addr_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[2]));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_54__3 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\n_0_addr_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[1]));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_55__3 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\n_0_addr_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
LUT3 #(
    .INIT(8'h08)) 
     \index[0]_i_1__4 
       (.I0(\n_0_index[4]_i_3__3 ),
        .I1(Q[2]),
        .I2(index[0]),
        .O(\n_0_index[0]_i_1__4 ));
LUT4 #(
    .INIT(16'h2800)) 
     \index[1]_i_1__4 
       (.I0(\n_0_index[4]_i_3__3 ),
        .I1(index[0]),
        .I2(index[1]),
        .I3(Q[2]),
        .O(\n_0_index[1]_i_1__4 ));
LUT5 #(
    .INIT(32'h08808080)) 
     \index[2]_i_1__4 
       (.I0(\n_0_index[4]_i_3__3 ),
        .I1(Q[2]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .O(\n_0_index[2]_i_1__4 ));
LUT6 #(
    .INIT(64'h0880808080808080)) 
     \index[3]_i_1__3 
       (.I0(\n_0_index[4]_i_3__3 ),
        .I1(Q[2]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_index[3]_i_1__3 ));
LUT3 #(
    .INIT(8'hC1)) 
     \index[4]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\n_0_index[4]_i_1__3 ));
LUT6 #(
    .INIT(64'h8080088080808080)) 
     \index[4]_i_2__3 
       (.I0(\n_0_index[4]_i_3__3 ),
        .I1(Q[2]),
        .I2(index[4]),
        .I3(index[0]),
        .I4(\n_0_index[4]_i_4__3 ),
        .I5(index[3]),
        .O(\n_0_index[4]_i_2__3 ));
LUT6 #(
    .INIT(64'h4455445545444555)) 
     \index[4]_i_3__3 
       (.I0(Q[0]),
        .I1(\n_0_fsm[0]_i_4__11 ),
        .I2(mode),
        .I3(index[0]),
        .I4(x16x20_mode_reg2),
        .I5(index[2]),
        .O(\n_0_index[4]_i_3__3 ));
LUT2 #(
    .INIT(4'h7)) 
     \index[4]_i_4__3 
       (.I0(index[2]),
        .I1(index[1]),
        .O(\n_0_index[4]_i_4__3 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__3 ),
        .D(\n_0_index[0]_i_1__4 ),
        .Q(index[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__3 ),
        .D(\n_0_index[1]_i_1__4 ),
        .Q(index[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__3 ),
        .D(\n_0_index[2]_i_1__4 ),
        .Q(index[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__3 ),
        .D(\n_0_index[3]_i_1__3 ),
        .Q(index[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__3 ),
        .D(\n_0_index[4]_i_2__3 ),
        .Q(index[4]),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0004)) 
     \load_cnt[0]_i_1__4 
       (.I0(load_cnt[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\n_0_load_cnt[0]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_load_cnt[0]_i_1__4 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
LUT5 #(
    .INIT(32'hA2A2AA88)) 
     mode_i_1__4
       (.I0(mode),
        .I1(Q[1]),
        .I2(\n_0_index[4]_i_3__3 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(n_0_mode_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_mode_i_1__4),
        .Q(mode),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(I14),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_drp" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_drp_55
   (Q,
    DRPADDR,
    O1,
    O2,
    gt_ch_drp_rdy,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    I1,
    DRP_START,
    ext_ch_gt_drprdy,
    I14,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [2:0]Q;
  output [8:0]DRPADDR;
  output O1;
  output O2;
  output [0:0]gt_ch_drp_rdy;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input I1;
  input DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [0:0]I14;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire I1;
  wire [0:0]I14;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire RST_DCLK_RESET;
  wire [15:0]di_reg;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [2:0]fsm;
  wire [0:0]gt_ch_drp_rdy;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [4:0]index;
  wire [1:0]load_cnt;
  wire mode;
  wire \n_0_addr_reg[0]_i_1__4 ;
  wire \n_0_addr_reg[1]_i_1__4 ;
  wire \n_0_addr_reg[2]_i_1__4 ;
  wire \n_0_addr_reg[3]_i_1__4 ;
  wire \n_0_addr_reg[4]_i_1__4 ;
  wire \n_0_addr_reg[4]_i_2__4 ;
  wire \n_0_addr_reg[5]_i_1__4 ;
  wire \n_0_addr_reg[6]_i_1__4 ;
  wire \n_0_addr_reg[7]_i_1__4 ;
  wire \n_0_addr_reg[7]_i_2__4 ;
  wire \n_0_addr_reg_reg[0] ;
  wire \n_0_addr_reg_reg[1] ;
  wire \n_0_addr_reg_reg[2] ;
  wire \n_0_addr_reg_reg[3] ;
  wire \n_0_addr_reg_reg[4] ;
  wire \n_0_addr_reg_reg[5] ;
  wire \n_0_addr_reg_reg[6] ;
  wire \n_0_addr_reg_reg[7] ;
  wire \n_0_di_reg[0]_i_2__4 ;
  wire \n_0_di_reg[0]_i_3__4 ;
  wire \n_0_di_reg[0]_i_4__4 ;
  wire \n_0_di_reg[0]_i_5__4 ;
  wire \n_0_di_reg[10]_i_2__4 ;
  wire \n_0_di_reg[11]_i_2__4 ;
  wire \n_0_di_reg[11]_i_3__4 ;
  wire \n_0_di_reg[11]_i_4__4 ;
  wire \n_0_di_reg[11]_i_5__4 ;
  wire \n_0_di_reg[11]_i_6__4 ;
  wire \n_0_di_reg[12]_i_2__4 ;
  wire \n_0_di_reg[12]_i_3__4 ;
  wire \n_0_di_reg[12]_i_4__4 ;
  wire \n_0_di_reg[13]_i_2__4 ;
  wire \n_0_di_reg[13]_i_3__4 ;
  wire \n_0_di_reg[13]_i_4__4 ;
  wire \n_0_di_reg[14]_i_2__4 ;
  wire \n_0_di_reg[14]_i_3__4 ;
  wire \n_0_di_reg[14]_i_4__4 ;
  wire \n_0_di_reg[15]_i_2__4 ;
  wire \n_0_di_reg[1]_i_2__4 ;
  wire \n_0_di_reg[1]_i_3__4 ;
  wire \n_0_di_reg[1]_i_4__4 ;
  wire \n_0_di_reg[1]_i_5__4 ;
  wire \n_0_di_reg[1]_i_6__4 ;
  wire \n_0_di_reg[2]_i_2__4 ;
  wire \n_0_di_reg[2]_i_3__4 ;
  wire \n_0_di_reg[2]_i_4__4 ;
  wire \n_0_di_reg[2]_i_5__4 ;
  wire \n_0_di_reg[3]_i_2__4 ;
  wire \n_0_di_reg[3]_i_3__4 ;
  wire \n_0_di_reg[4]_i_2__4 ;
  wire \n_0_di_reg[4]_i_3__4 ;
  wire \n_0_di_reg[4]_i_4__4 ;
  wire \n_0_di_reg[4]_i_5__4 ;
  wire \n_0_di_reg[4]_i_6__4 ;
  wire \n_0_di_reg[5]_i_2__4 ;
  wire \n_0_di_reg[5]_i_3__4 ;
  wire \n_0_di_reg[6]_i_2__4 ;
  wire \n_0_di_reg[6]_i_3__4 ;
  wire \n_0_di_reg[7]_i_2__4 ;
  wire \n_0_di_reg[7]_i_3__4 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_1__6;
  wire \n_0_fsm[0]_i_2__6 ;
  wire \n_0_fsm[0]_i_3__4 ;
  wire \n_0_fsm[0]_i_4__12 ;
  wire \n_0_index[0]_i_1__6 ;
  wire \n_0_index[1]_i_1__6 ;
  wire \n_0_index[2]_i_1__6 ;
  wire \n_0_index[3]_i_1__4 ;
  wire \n_0_index[4]_i_1__4 ;
  wire \n_0_index[4]_i_2__4 ;
  wire \n_0_index[4]_i_3__4 ;
  wire \n_0_index[4]_i_4__4 ;
  wire \n_0_load_cnt[0]_i_1__6 ;
  wire n_0_mode_i_1__6;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

LUT6 #(
    .INIT(64'h1471357514713564)) 
     \addr_reg[0]_i_1__4 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[0]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(\n_0_addr_reg[7]_i_2__4 ),
        .O(\n_0_addr_reg[0]_i_1__4 ));
LUT6 #(
    .INIT(64'h404050500F0F0500)) 
     \addr_reg[1]_i_1__4 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(mode),
        .I4(index[1]),
        .I5(index[2]),
        .O(\n_0_addr_reg[1]_i_1__4 ));
LUT6 #(
    .INIT(64'h051005105A055A00)) 
     \addr_reg[2]_i_1__4 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(mode),
        .I5(index[1]),
        .O(\n_0_addr_reg[2]_i_1__4 ));
LUT6 #(
    .INIT(64'h5767576753275326)) 
     \addr_reg[3]_i_1__4 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(\n_0_addr_reg[4]_i_2__4 ),
        .I5(index[0]),
        .O(\n_0_addr_reg[3]_i_1__4 ));
LUT6 #(
    .INIT(64'h00000000FCCFFF01)) 
     \addr_reg[4]_i_1__4 
       (.I0(\n_0_addr_reg[4]_i_2__4 ),
        .I1(index[0]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(index[4]),
        .O(\n_0_addr_reg[4]_i_1__4 ));
LUT2 #(
    .INIT(4'hB)) 
     \addr_reg[4]_i_2__4 
       (.I0(mode),
        .I1(x16x20_mode_reg2),
        .O(\n_0_addr_reg[4]_i_2__4 ));
LUT6 #(
    .INIT(64'h00001A1A0F0F0F0A)) 
     \addr_reg[5]_i_1__4 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(mode),
        .I4(index[1]),
        .I5(index[2]),
        .O(\n_0_addr_reg[5]_i_1__4 ));
LUT6 #(
    .INIT(64'h0000000011545554)) 
     \addr_reg[6]_i_1__4 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(mode),
        .I3(index[3]),
        .I4(index[0]),
        .I5(index[4]),
        .O(\n_0_addr_reg[6]_i_1__4 ));
LUT6 #(
    .INIT(64'h5422262254222633)) 
     \addr_reg[7]_i_1__4 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[0]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(\n_0_addr_reg[7]_i_2__4 ),
        .O(\n_0_addr_reg[7]_i_1__4 ));
LUT3 #(
    .INIT(8'hDC)) 
     \addr_reg[7]_i_2__4 
       (.I0(index[0]),
        .I1(mode),
        .I2(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_2__4 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[0]_i_1__4 ),
        .Q(\n_0_addr_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[1]_i_1__4 ),
        .Q(\n_0_addr_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[2]_i_1__4 ),
        .Q(\n_0_addr_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[3]_i_1__4 ),
        .Q(\n_0_addr_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[4]_i_1__4 ),
        .Q(\n_0_addr_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[5]_i_1__4 ),
        .Q(\n_0_addr_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[6]_i_1__4 ),
        .Q(\n_0_addr_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[7]_i_1__4 ),
        .Q(\n_0_addr_reg_reg[7] ),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
     \di_reg[0]_i_2__4 
       (.I0(\n_0_di_reg[0]_i_4__4 ),
        .I1(index[3]),
        .I2(do_reg2[0]),
        .I3(\n_0_di_reg[0]_i_5__4 ),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[0]_i_2__4 ));
LUT5 #(
    .INIT(32'h00003414)) 
     \di_reg[0]_i_3__4 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[0]),
        .I4(index[3]),
        .O(\n_0_di_reg[0]_i_3__4 ));
LUT6 #(
    .INIT(64'hF4CCF4CC04CCF4CC)) 
     \di_reg[0]_i_4__4 
       (.I0(index[2]),
        .I1(do_reg2[0]),
        .I2(index[0]),
        .I3(index[1]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[0]_i_4__4 ));
LUT4 #(
    .INIT(16'hEEFB)) 
     \di_reg[0]_i_5__4 
       (.I0(index[2]),
        .I1(index[0]),
        .I2(mode),
        .I3(index[1]),
        .O(\n_0_di_reg[0]_i_5__4 ));
LUT6 #(
    .INIT(64'h54444C4404444C44)) 
     \di_reg[10]_i_1__4 
       (.I0(index[4]),
        .I1(do_reg2[10]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(\n_0_di_reg[10]_i_2__4 ),
        .O(di_reg[10]));
LUT3 #(
    .INIT(8'h0D)) 
     \di_reg[10]_i_2__4 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[0]),
        .O(\n_0_di_reg[10]_i_2__4 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[11]_i_1__4 
       (.I0(\n_0_di_reg[11]_i_2__4 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[11]_i_3__4 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[11]_i_4__4 ),
        .O(di_reg[11]));
LUT6 #(
    .INIT(64'h0808080808380808)) 
     \di_reg[11]_i_2__4 
       (.I0(do_reg2[11]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[11]_i_2__4 ));
LUT6 #(
    .INIT(64'h0F0BFFFF000B0000)) 
     \di_reg[11]_i_3__4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_3__4 ));
LUT6 #(
    .INIT(64'hFFBBFF8B0088008B)) 
     \di_reg[11]_i_4__4 
       (.I0(\n_0_di_reg[11]_i_5__4 ),
        .I1(index[2]),
        .I2(x16_reg2),
        .I3(\n_0_di_reg[11]_i_6__4 ),
        .I4(\n_0_addr_reg[4]_i_2__4 ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4__4 ));
LUT2 #(
    .INIT(4'hB)) 
     \di_reg[11]_i_5__4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(\n_0_di_reg[11]_i_5__4 ));
LUT2 #(
    .INIT(4'hE)) 
     \di_reg[11]_i_6__4 
       (.I0(index[0]),
        .I1(index[1]),
        .O(\n_0_di_reg[11]_i_6__4 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[12]_i_1__4 
       (.I0(\n_0_di_reg[12]_i_2__4 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[12]_i_3__4 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[12]_i_4__4 ),
        .O(di_reg[12]));
LUT5 #(
    .INIT(32'h00003202)) 
     \di_reg[12]_i_2__4 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[12]),
        .I4(index[3]),
        .O(\n_0_di_reg[12]_i_2__4 ));
LUT6 #(
    .INIT(64'h2A2A2A2A2AEA2A2A)) 
     \di_reg[12]_i_3__4 
       (.I0(do_reg2[12]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[12]_i_3__4 ));
LUT6 #(
    .INIT(64'hF0F0F0F0F0DDF0F0)) 
     \di_reg[12]_i_4__4 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(do_reg2[12]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(index[1]),
        .O(\n_0_di_reg[12]_i_4__4 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[13]_i_1__4 
       (.I0(\n_0_di_reg[13]_i_2__4 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[13]_i_3__4 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[13]_i_4__4 ),
        .O(di_reg[13]));
LUT6 #(
    .INIT(64'h0808080838380838)) 
     \di_reg[13]_i_2__4 
       (.I0(do_reg2[13]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[13]_i_2__4 ));
LUT6 #(
    .INIT(64'h2A2A2A2A2AEA2A2A)) 
     \di_reg[13]_i_3__4 
       (.I0(do_reg2[13]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[13]_i_3__4 ));
LUT6 #(
    .INIT(64'hAA8AAA8AAABAAA8A)) 
     \di_reg[13]_i_4__4 
       (.I0(do_reg2[13]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[13]_i_4__4 ));
LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
     \di_reg[14]_i_1__4 
       (.I0(do_reg2[14]),
        .I1(\n_0_di_reg[14]_i_2__4 ),
        .I2(index[4]),
        .I3(\n_0_di_reg[14]_i_3__4 ),
        .I4(index[3]),
        .I5(\n_0_di_reg[14]_i_4__4 ),
        .O(di_reg[14]));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[14]_i_2__4 
       (.I0(index[2]),
        .I1(index[1]),
        .O(\n_0_di_reg[14]_i_2__4 ));
LUT6 #(
    .INIT(64'h04F7FBFF04A25100)) 
     \di_reg[14]_i_3__4 
       (.I0(index[0]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[1]),
        .I4(index[2]),
        .I5(do_reg2[14]),
        .O(\n_0_di_reg[14]_i_3__4 ));
LUT6 #(
    .INIT(64'hF0F000F044F0F0F0)) 
     \di_reg[14]_i_4__4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[14]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(index[1]),
        .O(\n_0_di_reg[14]_i_4__4 ));
LUT6 #(
    .INIT(64'h54444C4404444C44)) 
     \di_reg[15]_i_1__4 
       (.I0(index[4]),
        .I1(do_reg2[15]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(\n_0_di_reg[15]_i_2__4 ),
        .O(di_reg[15]));
LUT3 #(
    .INIT(8'h0D)) 
     \di_reg[15]_i_2__4 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[0]),
        .O(\n_0_di_reg[15]_i_2__4 ));
LUT3 #(
    .INIT(8'hBA)) 
     \di_reg[1]_i_1__4 
       (.I0(\n_0_di_reg[1]_i_2__4 ),
        .I1(\n_0_di_reg[1]_i_3__4 ),
        .I2(\n_0_di_reg[1]_i_4__4 ),
        .O(di_reg[1]));
LUT6 #(
    .INIT(64'h0000200000222200)) 
     \di_reg[1]_i_2__4 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(do_reg2[1]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[1]_i_2__4 ));
LUT6 #(
    .INIT(64'hBBAABAAABBBBBBBB)) 
     \di_reg[1]_i_3__4 
       (.I0(index[4]),
        .I1(\n_0_di_reg[1]_i_5__4 ),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_3__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFCCC5555)) 
     \di_reg[1]_i_4__4 
       (.I0(\n_0_di_reg[1]_i_6__4 ),
        .I1(do_reg2[1]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(index[3]),
        .O(\n_0_di_reg[1]_i_4__4 ));
LUT5 #(
    .INIT(32'h5D555555)) 
     \di_reg[1]_i_5__4 
       (.I0(index[3]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[0]),
        .I4(index[1]),
        .O(\n_0_di_reg[1]_i_5__4 ));
LUT6 #(
    .INIT(64'h002F0F20F02FFF2F)) 
     \di_reg[1]_i_6__4 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(mode),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_6__4 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[2]_i_1__4 
       (.I0(\n_0_di_reg[2]_i_2__4 ),
        .I1(\n_0_di_reg[2]_i_3__4 ),
        .O(di_reg[2]));
LUT6 #(
    .INIT(64'h00400500FFFFFFFF)) 
     \di_reg[2]_i_2__4 
       (.I0(index[3]),
        .I1(do_reg2[2]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(index[4]),
        .O(\n_0_di_reg[2]_i_2__4 ));
LUT6 #(
    .INIT(64'h00000000FF470047)) 
     \di_reg[2]_i_3__4 
       (.I0(do_reg2[2]),
        .I1(index[2]),
        .I2(\n_0_di_reg[2]_i_4__4 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[2]_i_5__4 ),
        .I5(index[4]),
        .O(\n_0_di_reg[2]_i_3__4 ));
LUT6 #(
    .INIT(64'hFF200F20F02F0020)) 
     \di_reg[2]_i_4__4 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(do_reg2[2]),
        .I5(mode),
        .O(\n_0_di_reg[2]_i_4__4 ));
LUT6 #(
    .INIT(64'hF5D535D5F5D5F5D5)) 
     \di_reg[2]_i_5__4 
       (.I0(do_reg2[2]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[2]_i_5__4 ));
LUT6 #(
    .INIT(64'h33B830B800B830B8)) 
     \di_reg[3]_i_1__4 
       (.I0(\n_0_di_reg[3]_i_2__4 ),
        .I1(index[4]),
        .I2(do_reg2[3]),
        .I3(index[3]),
        .I4(index[1]),
        .I5(\n_0_di_reg[3]_i_3__4 ),
        .O(di_reg[3]));
LUT6 #(
    .INIT(64'h4022402240664022)) 
     \di_reg[3]_i_2__4 
       (.I0(index[1]),
        .I1(index[2]),
        .I2(do_reg2[3]),
        .I3(index[0]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[3]_i_2__4 ));
LUT5 #(
    .INIT(32'h40400F00)) 
     \di_reg[3]_i_3__4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(do_reg2[3]),
        .I4(index[0]),
        .O(\n_0_di_reg[3]_i_3__4 ));
LUT6 #(
    .INIT(64'h080808083B3B3B38)) 
     \di_reg[4]_i_1__4 
       (.I0(\n_0_di_reg[4]_i_2__4 ),
        .I1(index[4]),
        .I2(index[3]),
        .I3(\n_0_di_reg[4]_i_3__4 ),
        .I4(\n_0_di_reg[4]_i_4__4 ),
        .I5(\n_0_di_reg[4]_i_5__4 ),
        .O(di_reg[4]));
LUT6 #(
    .INIT(64'h08080B0830303030)) 
     \di_reg[4]_i_2__4 
       (.I0(do_reg2[4]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[4]_i_2__4 ));
LUT5 #(
    .INIT(32'h00400000)) 
     \di_reg[4]_i_3__4 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .O(\n_0_di_reg[4]_i_3__4 ));
LUT6 #(
    .INIT(64'hB888B8B8B8B8B8B8)) 
     \di_reg[4]_i_4__4 
       (.I0(\n_0_di_reg[11]_i_5__4 ),
        .I1(\n_0_di_reg[5]_i_3__4 ),
        .I2(do_reg2[4]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[4]_i_4__4 ));
LUT6 #(
    .INIT(64'h4700CF00CF000F00)) 
     \di_reg[4]_i_5__4 
       (.I0(\n_0_di_reg[4]_i_6__4 ),
        .I1(index[1]),
        .I2(do_reg2[4]),
        .I3(index[3]),
        .I4(index[0]),
        .I5(index[2]),
        .O(\n_0_di_reg[4]_i_5__4 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[4]_i_6__4 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(\n_0_di_reg[4]_i_6__4 ));
LUT6 #(
    .INIT(64'h3030000088BB8888)) 
     \di_reg[5]_i_1__4 
       (.I0(\n_0_di_reg[5]_i_2__4 ),
        .I1(index[4]),
        .I2(\n_0_index[4]_i_4__4 ),
        .I3(\n_0_di_reg[5]_i_3__4 ),
        .I4(do_reg2[5]),
        .I5(index[3]),
        .O(di_reg[5]));
LUT6 #(
    .INIT(64'h0B0B080B33333033)) 
     \di_reg[5]_i_2__4 
       (.I0(do_reg2[5]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[5]_i_2__4 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \di_reg[5]_i_3__4 
       (.I0(mode),
        .I1(x16x20_mode_reg2),
        .I2(index[0]),
        .I3(index[1]),
        .I4(index[2]),
        .O(\n_0_di_reg[5]_i_3__4 ));
LUT6 #(
    .INIT(64'h6700000067FF0000)) 
     \di_reg[6]_i_2__4 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(index[3]),
        .I4(do_reg2[6]),
        .I5(\n_0_di_reg[5]_i_3__4 ),
        .O(\n_0_di_reg[6]_i_2__4 ));
LUT5 #(
    .INIT(32'h00002404)) 
     \di_reg[6]_i_3__4 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[6]),
        .I4(index[3]),
        .O(\n_0_di_reg[6]_i_3__4 ));
LUT4 #(
    .INIT(16'h2F20)) 
     \di_reg[7]_i_1__4 
       (.I0(\n_0_di_reg[7]_i_2__4 ),
        .I1(index[3]),
        .I2(index[4]),
        .I3(\n_0_di_reg[7]_i_3__4 ),
        .O(di_reg[7]));
LUT6 #(
    .INIT(64'h0830083008330830)) 
     \di_reg[7]_i_2__4 
       (.I0(do_reg2[7]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[7]_i_2__4 ));
LUT5 #(
    .INIT(32'h7FFF0900)) 
     \di_reg[7]_i_3__4 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(index[3]),
        .I4(do_reg2[7]),
        .O(\n_0_di_reg[7]_i_3__4 ));
LUT6 #(
    .INIT(64'h03373F3300040000)) 
     \di_reg[8]_i_1__4 
       (.I0(index[0]),
        .I1(index[4]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(do_reg2[8]),
        .O(di_reg[8]));
LUT6 #(
    .INIT(64'h03373F3300040000)) 
     \di_reg[9]_i_1__4 
       (.I0(index[0]),
        .I1(index[4]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(do_reg2[9]),
        .O(di_reg[9]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[0]),
        .Q(\n_0_di_reg_reg[0] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[0]_i_1__4 
       (.I0(\n_0_di_reg[0]_i_2__4 ),
        .I1(\n_0_di_reg[0]_i_3__4 ),
        .O(di_reg[0]),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[10]),
        .Q(\n_0_di_reg_reg[10] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[11]),
        .Q(\n_0_di_reg_reg[11] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[12]),
        .Q(\n_0_di_reg_reg[12] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[13]),
        .Q(\n_0_di_reg_reg[13] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[14]),
        .Q(\n_0_di_reg_reg[14] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[15]),
        .Q(\n_0_di_reg_reg[15] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[1]),
        .Q(\n_0_di_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[2]),
        .Q(\n_0_di_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[3]),
        .Q(\n_0_di_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[4]),
        .Q(\n_0_di_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[5]),
        .Q(\n_0_di_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[6]),
        .Q(\n_0_di_reg_reg[6] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[6]_i_1__4 
       (.I0(\n_0_di_reg[6]_i_2__4 ),
        .I1(\n_0_di_reg[6]_i_3__4 ),
        .O(di_reg[6]),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[7]),
        .Q(\n_0_di_reg_reg[7] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[8]),
        .Q(\n_0_di_reg_reg[8] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[9]),
        .Q(\n_0_di_reg_reg[9] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0001)) 
     done_i_1__6
       (.I0(start_reg2),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(n_0_done_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_done_i_1__6),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0737FFFF07370000)) 
     \fsm[0]_i_1__4 
       (.I0(\n_0_fsm[0]_i_2__6 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(rdy_reg2),
        .I4(Q[2]),
        .I5(\n_0_fsm[0]_i_3__4 ),
        .O(fsm[0]));
LUT5 #(
    .INIT(32'h0000F4A4)) 
     \fsm[0]_i_2__6 
       (.I0(index[2]),
        .I1(x16x20_mode_reg2),
        .I2(index[0]),
        .I3(mode),
        .I4(\n_0_fsm[0]_i_4__12 ),
        .O(\n_0_fsm[0]_i_2__6 ));
LUT6 #(
    .INIT(64'h7477FFFF7477CCCC)) 
     \fsm[0]_i_3__4 
       (.I0(rdy_reg2),
        .I1(Q[1]),
        .I2(load_cnt[1]),
        .I3(load_cnt[0]),
        .I4(Q[0]),
        .I5(start_reg2),
        .O(\n_0_fsm[0]_i_3__4 ));
LUT4 #(
    .INIT(16'hFFF6)) 
     \fsm[0]_i_4__12 
       (.I0(index[2]),
        .I1(index[4]),
        .I2(index[1]),
        .I3(index[3]),
        .O(\n_0_fsm[0]_i_4__12 ));
LUT6 #(
    .INIT(64'h185018501D501850)) 
     \fsm[1]_i_1__4 
       (.I0(Q[2]),
        .I1(rdy_reg2),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(load_cnt[0]),
        .I5(load_cnt[1]),
        .O(fsm[1]));
LUT4 #(
    .INIT(16'h6222)) 
     \fsm[2]_i_1__4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(rdy_reg2),
        .I3(Q[0]),
        .O(fsm[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(Q[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(Q[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(Q[2]),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gt_ch_drp_rdy[5]_INST_0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(gt_ch_drp_rdy));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_14__6 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[15]));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_15__4 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[14]));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_16__4 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[13]));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_17__4 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[12]));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_18__4 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[11]));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_19__4 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[10]));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_20__4 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[9]));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_21__4 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[8]));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_22__4 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[7]));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_23__4 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[6]));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_24__4 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[5]));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_25__4 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[4]));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_26__4 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[3]));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_27__4 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[2]));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_28__4 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[1]));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_29__4 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[0]));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT4 #(
    .INIT(16'h003E)) 
     \gtx_channel.gtxe2_channel_i_i_3__4 
       (.I0(ext_ch_gt_drpen),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \gtx_channel.gtxe2_channel_i_i_47__6 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(DRPADDR[8]));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_48__2 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\n_0_addr_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[7]));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_49__4 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\n_0_addr_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[6]));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT4 #(
    .INIT(16'h0032)) 
     \gtx_channel.gtxe2_channel_i_i_4__4 
       (.I0(ext_ch_gt_drpwe),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_50__4 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\n_0_addr_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[5]));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_51__4 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\n_0_addr_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[4]));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_52__4 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\n_0_addr_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[3]));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_53__4 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\n_0_addr_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[2]));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_54__4 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\n_0_addr_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[1]));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_55__4 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\n_0_addr_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
LUT3 #(
    .INIT(8'h08)) 
     \index[0]_i_1__6 
       (.I0(\n_0_index[4]_i_3__4 ),
        .I1(Q[2]),
        .I2(index[0]),
        .O(\n_0_index[0]_i_1__6 ));
LUT4 #(
    .INIT(16'h2800)) 
     \index[1]_i_1__6 
       (.I0(\n_0_index[4]_i_3__4 ),
        .I1(index[0]),
        .I2(index[1]),
        .I3(Q[2]),
        .O(\n_0_index[1]_i_1__6 ));
LUT5 #(
    .INIT(32'h08808080)) 
     \index[2]_i_1__6 
       (.I0(\n_0_index[4]_i_3__4 ),
        .I1(Q[2]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .O(\n_0_index[2]_i_1__6 ));
LUT6 #(
    .INIT(64'h0880808080808080)) 
     \index[3]_i_1__4 
       (.I0(\n_0_index[4]_i_3__4 ),
        .I1(Q[2]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_index[3]_i_1__4 ));
LUT3 #(
    .INIT(8'hC1)) 
     \index[4]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\n_0_index[4]_i_1__4 ));
LUT6 #(
    .INIT(64'h8080088080808080)) 
     \index[4]_i_2__4 
       (.I0(\n_0_index[4]_i_3__4 ),
        .I1(Q[2]),
        .I2(index[4]),
        .I3(index[0]),
        .I4(\n_0_index[4]_i_4__4 ),
        .I5(index[3]),
        .O(\n_0_index[4]_i_2__4 ));
LUT6 #(
    .INIT(64'h4455445545444555)) 
     \index[4]_i_3__4 
       (.I0(Q[0]),
        .I1(\n_0_fsm[0]_i_4__12 ),
        .I2(mode),
        .I3(index[0]),
        .I4(x16x20_mode_reg2),
        .I5(index[2]),
        .O(\n_0_index[4]_i_3__4 ));
LUT2 #(
    .INIT(4'h7)) 
     \index[4]_i_4__4 
       (.I0(index[2]),
        .I1(index[1]),
        .O(\n_0_index[4]_i_4__4 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__4 ),
        .D(\n_0_index[0]_i_1__6 ),
        .Q(index[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__4 ),
        .D(\n_0_index[1]_i_1__6 ),
        .Q(index[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__4 ),
        .D(\n_0_index[2]_i_1__6 ),
        .Q(index[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__4 ),
        .D(\n_0_index[3]_i_1__4 ),
        .Q(index[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__4 ),
        .D(\n_0_index[4]_i_2__4 ),
        .Q(index[4]),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0004)) 
     \load_cnt[0]_i_1__6 
       (.I0(load_cnt[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\n_0_load_cnt[0]_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_load_cnt[0]_i_1__6 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
LUT5 #(
    .INIT(32'hA2A2AA88)) 
     mode_i_1__6
       (.I0(mode),
        .I1(Q[1]),
        .I2(\n_0_index[4]_i_3__4 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(n_0_mode_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_mode_i_1__6),
        .Q(mode),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(I14),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_drp" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_drp_61
   (Q,
    DRPADDR,
    O1,
    O2,
    gt_ch_drp_rdy,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    I1,
    DRP_START,
    ext_ch_gt_drprdy,
    I14,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [2:0]Q;
  output [8:0]DRPADDR;
  output O1;
  output O2;
  output [0:0]gt_ch_drp_rdy;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input I1;
  input DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [0:0]I14;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire I1;
  wire [0:0]I14;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire RST_DCLK_RESET;
  wire [15:0]di_reg;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [2:0]fsm;
  wire [0:0]gt_ch_drp_rdy;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [4:0]index;
  wire [1:0]load_cnt;
  wire mode;
  wire \n_0_addr_reg[0]_i_1__5 ;
  wire \n_0_addr_reg[1]_i_1__5 ;
  wire \n_0_addr_reg[2]_i_1__5 ;
  wire \n_0_addr_reg[3]_i_1__5 ;
  wire \n_0_addr_reg[4]_i_1__5 ;
  wire \n_0_addr_reg[4]_i_2__5 ;
  wire \n_0_addr_reg[5]_i_1__5 ;
  wire \n_0_addr_reg[6]_i_1__5 ;
  wire \n_0_addr_reg[7]_i_1__5 ;
  wire \n_0_addr_reg[7]_i_2__5 ;
  wire \n_0_addr_reg_reg[0] ;
  wire \n_0_addr_reg_reg[1] ;
  wire \n_0_addr_reg_reg[2] ;
  wire \n_0_addr_reg_reg[3] ;
  wire \n_0_addr_reg_reg[4] ;
  wire \n_0_addr_reg_reg[5] ;
  wire \n_0_addr_reg_reg[6] ;
  wire \n_0_addr_reg_reg[7] ;
  wire \n_0_di_reg[0]_i_2__5 ;
  wire \n_0_di_reg[0]_i_3__5 ;
  wire \n_0_di_reg[0]_i_4__5 ;
  wire \n_0_di_reg[0]_i_5__5 ;
  wire \n_0_di_reg[10]_i_2__5 ;
  wire \n_0_di_reg[11]_i_2__5 ;
  wire \n_0_di_reg[11]_i_3__5 ;
  wire \n_0_di_reg[11]_i_4__5 ;
  wire \n_0_di_reg[11]_i_5__5 ;
  wire \n_0_di_reg[11]_i_6__5 ;
  wire \n_0_di_reg[12]_i_2__5 ;
  wire \n_0_di_reg[12]_i_3__5 ;
  wire \n_0_di_reg[12]_i_4__5 ;
  wire \n_0_di_reg[13]_i_2__5 ;
  wire \n_0_di_reg[13]_i_3__5 ;
  wire \n_0_di_reg[13]_i_4__5 ;
  wire \n_0_di_reg[14]_i_2__5 ;
  wire \n_0_di_reg[14]_i_3__5 ;
  wire \n_0_di_reg[14]_i_4__5 ;
  wire \n_0_di_reg[15]_i_2__5 ;
  wire \n_0_di_reg[1]_i_2__5 ;
  wire \n_0_di_reg[1]_i_3__5 ;
  wire \n_0_di_reg[1]_i_4__5 ;
  wire \n_0_di_reg[1]_i_5__5 ;
  wire \n_0_di_reg[1]_i_6__5 ;
  wire \n_0_di_reg[2]_i_2__5 ;
  wire \n_0_di_reg[2]_i_3__5 ;
  wire \n_0_di_reg[2]_i_4__5 ;
  wire \n_0_di_reg[2]_i_5__5 ;
  wire \n_0_di_reg[3]_i_2__5 ;
  wire \n_0_di_reg[3]_i_3__5 ;
  wire \n_0_di_reg[4]_i_2__5 ;
  wire \n_0_di_reg[4]_i_3__5 ;
  wire \n_0_di_reg[4]_i_4__5 ;
  wire \n_0_di_reg[4]_i_5__5 ;
  wire \n_0_di_reg[4]_i_6__5 ;
  wire \n_0_di_reg[5]_i_2__5 ;
  wire \n_0_di_reg[5]_i_3__5 ;
  wire \n_0_di_reg[6]_i_2__5 ;
  wire \n_0_di_reg[6]_i_3__5 ;
  wire \n_0_di_reg[7]_i_2__5 ;
  wire \n_0_di_reg[7]_i_3__5 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_1__7;
  wire \n_0_fsm[0]_i_2__7 ;
  wire \n_0_fsm[0]_i_3__5 ;
  wire \n_0_fsm[0]_i_4__13 ;
  wire \n_0_index[0]_i_1__7 ;
  wire \n_0_index[1]_i_1__7 ;
  wire \n_0_index[2]_i_1__7 ;
  wire \n_0_index[3]_i_1__5 ;
  wire \n_0_index[4]_i_1__5 ;
  wire \n_0_index[4]_i_2__5 ;
  wire \n_0_index[4]_i_3__5 ;
  wire \n_0_index[4]_i_4__5 ;
  wire \n_0_load_cnt[0]_i_1__7 ;
  wire n_0_mode_i_1__7;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

LUT6 #(
    .INIT(64'h1471357514713564)) 
     \addr_reg[0]_i_1__5 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[0]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(\n_0_addr_reg[7]_i_2__5 ),
        .O(\n_0_addr_reg[0]_i_1__5 ));
LUT6 #(
    .INIT(64'h404050500F0F0500)) 
     \addr_reg[1]_i_1__5 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(mode),
        .I4(index[1]),
        .I5(index[2]),
        .O(\n_0_addr_reg[1]_i_1__5 ));
LUT6 #(
    .INIT(64'h051005105A055A00)) 
     \addr_reg[2]_i_1__5 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(mode),
        .I5(index[1]),
        .O(\n_0_addr_reg[2]_i_1__5 ));
LUT6 #(
    .INIT(64'h5767576753275326)) 
     \addr_reg[3]_i_1__5 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(\n_0_addr_reg[4]_i_2__5 ),
        .I5(index[0]),
        .O(\n_0_addr_reg[3]_i_1__5 ));
LUT6 #(
    .INIT(64'h00000000FCCFFF01)) 
     \addr_reg[4]_i_1__5 
       (.I0(\n_0_addr_reg[4]_i_2__5 ),
        .I1(index[0]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(index[4]),
        .O(\n_0_addr_reg[4]_i_1__5 ));
LUT2 #(
    .INIT(4'hB)) 
     \addr_reg[4]_i_2__5 
       (.I0(mode),
        .I1(x16x20_mode_reg2),
        .O(\n_0_addr_reg[4]_i_2__5 ));
LUT6 #(
    .INIT(64'h00001A1A0F0F0F0A)) 
     \addr_reg[5]_i_1__5 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(mode),
        .I4(index[1]),
        .I5(index[2]),
        .O(\n_0_addr_reg[5]_i_1__5 ));
LUT6 #(
    .INIT(64'h0000000011545554)) 
     \addr_reg[6]_i_1__5 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(mode),
        .I3(index[3]),
        .I4(index[0]),
        .I5(index[4]),
        .O(\n_0_addr_reg[6]_i_1__5 ));
LUT6 #(
    .INIT(64'h5422262254222633)) 
     \addr_reg[7]_i_1__5 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[0]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(\n_0_addr_reg[7]_i_2__5 ),
        .O(\n_0_addr_reg[7]_i_1__5 ));
LUT3 #(
    .INIT(8'hDC)) 
     \addr_reg[7]_i_2__5 
       (.I0(index[0]),
        .I1(mode),
        .I2(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_2__5 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[0]_i_1__5 ),
        .Q(\n_0_addr_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[1]_i_1__5 ),
        .Q(\n_0_addr_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[2]_i_1__5 ),
        .Q(\n_0_addr_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[3]_i_1__5 ),
        .Q(\n_0_addr_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[4]_i_1__5 ),
        .Q(\n_0_addr_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[5]_i_1__5 ),
        .Q(\n_0_addr_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[6]_i_1__5 ),
        .Q(\n_0_addr_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[7]_i_1__5 ),
        .Q(\n_0_addr_reg_reg[7] ),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
     \di_reg[0]_i_2__5 
       (.I0(\n_0_di_reg[0]_i_4__5 ),
        .I1(index[3]),
        .I2(do_reg2[0]),
        .I3(\n_0_di_reg[0]_i_5__5 ),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[0]_i_2__5 ));
LUT5 #(
    .INIT(32'h00003414)) 
     \di_reg[0]_i_3__5 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[0]),
        .I4(index[3]),
        .O(\n_0_di_reg[0]_i_3__5 ));
LUT6 #(
    .INIT(64'hF4CCF4CC04CCF4CC)) 
     \di_reg[0]_i_4__5 
       (.I0(index[2]),
        .I1(do_reg2[0]),
        .I2(index[0]),
        .I3(index[1]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[0]_i_4__5 ));
LUT4 #(
    .INIT(16'hEEFB)) 
     \di_reg[0]_i_5__5 
       (.I0(index[2]),
        .I1(index[0]),
        .I2(mode),
        .I3(index[1]),
        .O(\n_0_di_reg[0]_i_5__5 ));
LUT6 #(
    .INIT(64'h54444C4404444C44)) 
     \di_reg[10]_i_1__5 
       (.I0(index[4]),
        .I1(do_reg2[10]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(\n_0_di_reg[10]_i_2__5 ),
        .O(di_reg[10]));
LUT3 #(
    .INIT(8'h0D)) 
     \di_reg[10]_i_2__5 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[0]),
        .O(\n_0_di_reg[10]_i_2__5 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[11]_i_1__5 
       (.I0(\n_0_di_reg[11]_i_2__5 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[11]_i_3__5 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[11]_i_4__5 ),
        .O(di_reg[11]));
LUT6 #(
    .INIT(64'h0808080808380808)) 
     \di_reg[11]_i_2__5 
       (.I0(do_reg2[11]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[11]_i_2__5 ));
LUT6 #(
    .INIT(64'h0F0BFFFF000B0000)) 
     \di_reg[11]_i_3__5 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_3__5 ));
LUT6 #(
    .INIT(64'hFFBBFF8B0088008B)) 
     \di_reg[11]_i_4__5 
       (.I0(\n_0_di_reg[11]_i_5__5 ),
        .I1(index[2]),
        .I2(x16_reg2),
        .I3(\n_0_di_reg[11]_i_6__5 ),
        .I4(\n_0_addr_reg[4]_i_2__5 ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4__5 ));
LUT2 #(
    .INIT(4'hB)) 
     \di_reg[11]_i_5__5 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(\n_0_di_reg[11]_i_5__5 ));
LUT2 #(
    .INIT(4'hE)) 
     \di_reg[11]_i_6__5 
       (.I0(index[0]),
        .I1(index[1]),
        .O(\n_0_di_reg[11]_i_6__5 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[12]_i_1__5 
       (.I0(\n_0_di_reg[12]_i_2__5 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[12]_i_3__5 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[12]_i_4__5 ),
        .O(di_reg[12]));
LUT5 #(
    .INIT(32'h00003202)) 
     \di_reg[12]_i_2__5 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[12]),
        .I4(index[3]),
        .O(\n_0_di_reg[12]_i_2__5 ));
LUT6 #(
    .INIT(64'h2A2A2A2A2AEA2A2A)) 
     \di_reg[12]_i_3__5 
       (.I0(do_reg2[12]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[12]_i_3__5 ));
LUT6 #(
    .INIT(64'hF0F0F0F0F0DDF0F0)) 
     \di_reg[12]_i_4__5 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(do_reg2[12]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(index[1]),
        .O(\n_0_di_reg[12]_i_4__5 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[13]_i_1__5 
       (.I0(\n_0_di_reg[13]_i_2__5 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[13]_i_3__5 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[13]_i_4__5 ),
        .O(di_reg[13]));
LUT6 #(
    .INIT(64'h0808080838380838)) 
     \di_reg[13]_i_2__5 
       (.I0(do_reg2[13]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[13]_i_2__5 ));
LUT6 #(
    .INIT(64'h2A2A2A2A2AEA2A2A)) 
     \di_reg[13]_i_3__5 
       (.I0(do_reg2[13]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[13]_i_3__5 ));
LUT6 #(
    .INIT(64'hAA8AAA8AAABAAA8A)) 
     \di_reg[13]_i_4__5 
       (.I0(do_reg2[13]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[13]_i_4__5 ));
LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
     \di_reg[14]_i_1__5 
       (.I0(do_reg2[14]),
        .I1(\n_0_di_reg[14]_i_2__5 ),
        .I2(index[4]),
        .I3(\n_0_di_reg[14]_i_3__5 ),
        .I4(index[3]),
        .I5(\n_0_di_reg[14]_i_4__5 ),
        .O(di_reg[14]));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[14]_i_2__5 
       (.I0(index[2]),
        .I1(index[1]),
        .O(\n_0_di_reg[14]_i_2__5 ));
LUT6 #(
    .INIT(64'h04F7FBFF04A25100)) 
     \di_reg[14]_i_3__5 
       (.I0(index[0]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[1]),
        .I4(index[2]),
        .I5(do_reg2[14]),
        .O(\n_0_di_reg[14]_i_3__5 ));
LUT6 #(
    .INIT(64'hF0F000F044F0F0F0)) 
     \di_reg[14]_i_4__5 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[14]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(index[1]),
        .O(\n_0_di_reg[14]_i_4__5 ));
LUT6 #(
    .INIT(64'h54444C4404444C44)) 
     \di_reg[15]_i_1__5 
       (.I0(index[4]),
        .I1(do_reg2[15]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(\n_0_di_reg[15]_i_2__5 ),
        .O(di_reg[15]));
LUT3 #(
    .INIT(8'h0D)) 
     \di_reg[15]_i_2__5 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[0]),
        .O(\n_0_di_reg[15]_i_2__5 ));
LUT3 #(
    .INIT(8'hBA)) 
     \di_reg[1]_i_1__5 
       (.I0(\n_0_di_reg[1]_i_2__5 ),
        .I1(\n_0_di_reg[1]_i_3__5 ),
        .I2(\n_0_di_reg[1]_i_4__5 ),
        .O(di_reg[1]));
LUT6 #(
    .INIT(64'h0000200000222200)) 
     \di_reg[1]_i_2__5 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(do_reg2[1]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[1]_i_2__5 ));
LUT6 #(
    .INIT(64'hBBAABAAABBBBBBBB)) 
     \di_reg[1]_i_3__5 
       (.I0(index[4]),
        .I1(\n_0_di_reg[1]_i_5__5 ),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_3__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFCCC5555)) 
     \di_reg[1]_i_4__5 
       (.I0(\n_0_di_reg[1]_i_6__5 ),
        .I1(do_reg2[1]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(index[3]),
        .O(\n_0_di_reg[1]_i_4__5 ));
LUT5 #(
    .INIT(32'h5D555555)) 
     \di_reg[1]_i_5__5 
       (.I0(index[3]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[0]),
        .I4(index[1]),
        .O(\n_0_di_reg[1]_i_5__5 ));
LUT6 #(
    .INIT(64'h002F0F20F02FFF2F)) 
     \di_reg[1]_i_6__5 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(mode),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_6__5 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[2]_i_1__5 
       (.I0(\n_0_di_reg[2]_i_2__5 ),
        .I1(\n_0_di_reg[2]_i_3__5 ),
        .O(di_reg[2]));
LUT6 #(
    .INIT(64'h00400500FFFFFFFF)) 
     \di_reg[2]_i_2__5 
       (.I0(index[3]),
        .I1(do_reg2[2]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(index[4]),
        .O(\n_0_di_reg[2]_i_2__5 ));
LUT6 #(
    .INIT(64'h00000000FF470047)) 
     \di_reg[2]_i_3__5 
       (.I0(do_reg2[2]),
        .I1(index[2]),
        .I2(\n_0_di_reg[2]_i_4__5 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[2]_i_5__5 ),
        .I5(index[4]),
        .O(\n_0_di_reg[2]_i_3__5 ));
LUT6 #(
    .INIT(64'hFF200F20F02F0020)) 
     \di_reg[2]_i_4__5 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(do_reg2[2]),
        .I5(mode),
        .O(\n_0_di_reg[2]_i_4__5 ));
LUT6 #(
    .INIT(64'hF5D535D5F5D5F5D5)) 
     \di_reg[2]_i_5__5 
       (.I0(do_reg2[2]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[2]_i_5__5 ));
LUT6 #(
    .INIT(64'h33B830B800B830B8)) 
     \di_reg[3]_i_1__5 
       (.I0(\n_0_di_reg[3]_i_2__5 ),
        .I1(index[4]),
        .I2(do_reg2[3]),
        .I3(index[3]),
        .I4(index[1]),
        .I5(\n_0_di_reg[3]_i_3__5 ),
        .O(di_reg[3]));
LUT6 #(
    .INIT(64'h4022402240664022)) 
     \di_reg[3]_i_2__5 
       (.I0(index[1]),
        .I1(index[2]),
        .I2(do_reg2[3]),
        .I3(index[0]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[3]_i_2__5 ));
LUT5 #(
    .INIT(32'h40400F00)) 
     \di_reg[3]_i_3__5 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(do_reg2[3]),
        .I4(index[0]),
        .O(\n_0_di_reg[3]_i_3__5 ));
LUT6 #(
    .INIT(64'h080808083B3B3B38)) 
     \di_reg[4]_i_1__5 
       (.I0(\n_0_di_reg[4]_i_2__5 ),
        .I1(index[4]),
        .I2(index[3]),
        .I3(\n_0_di_reg[4]_i_3__5 ),
        .I4(\n_0_di_reg[4]_i_4__5 ),
        .I5(\n_0_di_reg[4]_i_5__5 ),
        .O(di_reg[4]));
LUT6 #(
    .INIT(64'h08080B0830303030)) 
     \di_reg[4]_i_2__5 
       (.I0(do_reg2[4]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[4]_i_2__5 ));
LUT5 #(
    .INIT(32'h00400000)) 
     \di_reg[4]_i_3__5 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .O(\n_0_di_reg[4]_i_3__5 ));
LUT6 #(
    .INIT(64'hB888B8B8B8B8B8B8)) 
     \di_reg[4]_i_4__5 
       (.I0(\n_0_di_reg[11]_i_5__5 ),
        .I1(\n_0_di_reg[5]_i_3__5 ),
        .I2(do_reg2[4]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[4]_i_4__5 ));
LUT6 #(
    .INIT(64'h4700CF00CF000F00)) 
     \di_reg[4]_i_5__5 
       (.I0(\n_0_di_reg[4]_i_6__5 ),
        .I1(index[1]),
        .I2(do_reg2[4]),
        .I3(index[3]),
        .I4(index[0]),
        .I5(index[2]),
        .O(\n_0_di_reg[4]_i_5__5 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[4]_i_6__5 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(\n_0_di_reg[4]_i_6__5 ));
LUT6 #(
    .INIT(64'h3030000088BB8888)) 
     \di_reg[5]_i_1__5 
       (.I0(\n_0_di_reg[5]_i_2__5 ),
        .I1(index[4]),
        .I2(\n_0_index[4]_i_4__5 ),
        .I3(\n_0_di_reg[5]_i_3__5 ),
        .I4(do_reg2[5]),
        .I5(index[3]),
        .O(di_reg[5]));
LUT6 #(
    .INIT(64'h0B0B080B33333033)) 
     \di_reg[5]_i_2__5 
       (.I0(do_reg2[5]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[5]_i_2__5 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \di_reg[5]_i_3__5 
       (.I0(mode),
        .I1(x16x20_mode_reg2),
        .I2(index[0]),
        .I3(index[1]),
        .I4(index[2]),
        .O(\n_0_di_reg[5]_i_3__5 ));
LUT6 #(
    .INIT(64'h6700000067FF0000)) 
     \di_reg[6]_i_2__5 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(index[3]),
        .I4(do_reg2[6]),
        .I5(\n_0_di_reg[5]_i_3__5 ),
        .O(\n_0_di_reg[6]_i_2__5 ));
LUT5 #(
    .INIT(32'h00002404)) 
     \di_reg[6]_i_3__5 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[6]),
        .I4(index[3]),
        .O(\n_0_di_reg[6]_i_3__5 ));
LUT4 #(
    .INIT(16'h2F20)) 
     \di_reg[7]_i_1__5 
       (.I0(\n_0_di_reg[7]_i_2__5 ),
        .I1(index[3]),
        .I2(index[4]),
        .I3(\n_0_di_reg[7]_i_3__5 ),
        .O(di_reg[7]));
LUT6 #(
    .INIT(64'h0830083008330830)) 
     \di_reg[7]_i_2__5 
       (.I0(do_reg2[7]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[7]_i_2__5 ));
LUT5 #(
    .INIT(32'h7FFF0900)) 
     \di_reg[7]_i_3__5 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(index[3]),
        .I4(do_reg2[7]),
        .O(\n_0_di_reg[7]_i_3__5 ));
LUT6 #(
    .INIT(64'h03373F3300040000)) 
     \di_reg[8]_i_1__5 
       (.I0(index[0]),
        .I1(index[4]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(do_reg2[8]),
        .O(di_reg[8]));
LUT6 #(
    .INIT(64'h03373F3300040000)) 
     \di_reg[9]_i_1__5 
       (.I0(index[0]),
        .I1(index[4]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(do_reg2[9]),
        .O(di_reg[9]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[0]),
        .Q(\n_0_di_reg_reg[0] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[0]_i_1__5 
       (.I0(\n_0_di_reg[0]_i_2__5 ),
        .I1(\n_0_di_reg[0]_i_3__5 ),
        .O(di_reg[0]),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[10]),
        .Q(\n_0_di_reg_reg[10] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[11]),
        .Q(\n_0_di_reg_reg[11] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[12]),
        .Q(\n_0_di_reg_reg[12] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[13]),
        .Q(\n_0_di_reg_reg[13] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[14]),
        .Q(\n_0_di_reg_reg[14] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[15]),
        .Q(\n_0_di_reg_reg[15] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[1]),
        .Q(\n_0_di_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[2]),
        .Q(\n_0_di_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[3]),
        .Q(\n_0_di_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[4]),
        .Q(\n_0_di_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[5]),
        .Q(\n_0_di_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[6]),
        .Q(\n_0_di_reg_reg[6] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[6]_i_1__5 
       (.I0(\n_0_di_reg[6]_i_2__5 ),
        .I1(\n_0_di_reg[6]_i_3__5 ),
        .O(di_reg[6]),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[7]),
        .Q(\n_0_di_reg_reg[7] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[8]),
        .Q(\n_0_di_reg_reg[8] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[9]),
        .Q(\n_0_di_reg_reg[9] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0001)) 
     done_i_1__7
       (.I0(start_reg2),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(n_0_done_i_1__7));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_done_i_1__7),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0737FFFF07370000)) 
     \fsm[0]_i_1__5 
       (.I0(\n_0_fsm[0]_i_2__7 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(rdy_reg2),
        .I4(Q[2]),
        .I5(\n_0_fsm[0]_i_3__5 ),
        .O(fsm[0]));
LUT5 #(
    .INIT(32'h0000F4A4)) 
     \fsm[0]_i_2__7 
       (.I0(index[2]),
        .I1(x16x20_mode_reg2),
        .I2(index[0]),
        .I3(mode),
        .I4(\n_0_fsm[0]_i_4__13 ),
        .O(\n_0_fsm[0]_i_2__7 ));
LUT6 #(
    .INIT(64'h7477FFFF7477CCCC)) 
     \fsm[0]_i_3__5 
       (.I0(rdy_reg2),
        .I1(Q[1]),
        .I2(load_cnt[1]),
        .I3(load_cnt[0]),
        .I4(Q[0]),
        .I5(start_reg2),
        .O(\n_0_fsm[0]_i_3__5 ));
LUT4 #(
    .INIT(16'hFFF6)) 
     \fsm[0]_i_4__13 
       (.I0(index[2]),
        .I1(index[4]),
        .I2(index[1]),
        .I3(index[3]),
        .O(\n_0_fsm[0]_i_4__13 ));
LUT6 #(
    .INIT(64'h185018501D501850)) 
     \fsm[1]_i_1__5 
       (.I0(Q[2]),
        .I1(rdy_reg2),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(load_cnt[0]),
        .I5(load_cnt[1]),
        .O(fsm[1]));
LUT4 #(
    .INIT(16'h6222)) 
     \fsm[2]_i_1__5 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(rdy_reg2),
        .I3(Q[0]),
        .O(fsm[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(Q[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(Q[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(Q[2]),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair273" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gt_ch_drp_rdy[6]_INST_0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(gt_ch_drp_rdy));
(* SOFT_HLUTNM = "soft_lutpair274" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_15__5 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[15]));
(* SOFT_HLUTNM = "soft_lutpair279" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_16__5 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[14]));
(* SOFT_HLUTNM = "soft_lutpair282" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_17__5 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[13]));
(* SOFT_HLUTNM = "soft_lutpair283" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_18__5 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[12]));
(* SOFT_HLUTNM = "soft_lutpair283" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_19__5 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[11]));
(* SOFT_HLUTNM = "soft_lutpair282" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_20__5 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[10]));
(* SOFT_HLUTNM = "soft_lutpair281" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_21__5 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[9]));
(* SOFT_HLUTNM = "soft_lutpair281" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_22__5 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[8]));
(* SOFT_HLUTNM = "soft_lutpair280" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_23__5 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[7]));
(* SOFT_HLUTNM = "soft_lutpair280" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_24__5 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[6]));
(* SOFT_HLUTNM = "soft_lutpair279" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_25__5 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[5]));
(* SOFT_HLUTNM = "soft_lutpair278" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_26__5 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[4]));
(* SOFT_HLUTNM = "soft_lutpair270" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_27__5 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[3]));
(* SOFT_HLUTNM = "soft_lutpair273" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_28__5 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[2]));
(* SOFT_HLUTNM = "soft_lutpair272" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_29__5 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[1]));
(* SOFT_HLUTNM = "soft_lutpair271" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_30__5 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[0]));
(* SOFT_HLUTNM = "soft_lutpair271" *) 
   LUT4 #(
    .INIT(16'h003E)) 
     \gtx_channel.gtxe2_channel_i_i_3__5 
       (.I0(ext_ch_gt_drpen),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair270" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \gtx_channel.gtxe2_channel_i_i_48__5 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(DRPADDR[8]));
(* SOFT_HLUTNM = "soft_lutpair274" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_49__5 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\n_0_addr_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[7]));
(* SOFT_HLUTNM = "soft_lutpair272" *) 
   LUT4 #(
    .INIT(16'h0032)) 
     \gtx_channel.gtxe2_channel_i_i_4__5 
       (.I0(ext_ch_gt_drpwe),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair275" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_50__5 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\n_0_addr_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[6]));
(* SOFT_HLUTNM = "soft_lutpair275" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_51__5 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\n_0_addr_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[5]));
(* SOFT_HLUTNM = "soft_lutpair276" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_52__5 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\n_0_addr_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[4]));
(* SOFT_HLUTNM = "soft_lutpair276" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_53__5 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\n_0_addr_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[3]));
(* SOFT_HLUTNM = "soft_lutpair277" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_54__5 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\n_0_addr_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[2]));
(* SOFT_HLUTNM = "soft_lutpair277" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_55__5 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\n_0_addr_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[1]));
(* SOFT_HLUTNM = "soft_lutpair278" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_56__5 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\n_0_addr_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
LUT3 #(
    .INIT(8'h08)) 
     \index[0]_i_1__7 
       (.I0(\n_0_index[4]_i_3__5 ),
        .I1(Q[2]),
        .I2(index[0]),
        .O(\n_0_index[0]_i_1__7 ));
LUT4 #(
    .INIT(16'h2800)) 
     \index[1]_i_1__7 
       (.I0(\n_0_index[4]_i_3__5 ),
        .I1(index[0]),
        .I2(index[1]),
        .I3(Q[2]),
        .O(\n_0_index[1]_i_1__7 ));
LUT5 #(
    .INIT(32'h08808080)) 
     \index[2]_i_1__7 
       (.I0(\n_0_index[4]_i_3__5 ),
        .I1(Q[2]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .O(\n_0_index[2]_i_1__7 ));
LUT6 #(
    .INIT(64'h0880808080808080)) 
     \index[3]_i_1__5 
       (.I0(\n_0_index[4]_i_3__5 ),
        .I1(Q[2]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_index[3]_i_1__5 ));
LUT3 #(
    .INIT(8'hC1)) 
     \index[4]_i_1__5 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\n_0_index[4]_i_1__5 ));
LUT6 #(
    .INIT(64'h8080088080808080)) 
     \index[4]_i_2__5 
       (.I0(\n_0_index[4]_i_3__5 ),
        .I1(Q[2]),
        .I2(index[4]),
        .I3(index[0]),
        .I4(\n_0_index[4]_i_4__5 ),
        .I5(index[3]),
        .O(\n_0_index[4]_i_2__5 ));
LUT6 #(
    .INIT(64'h4455445545444555)) 
     \index[4]_i_3__5 
       (.I0(Q[0]),
        .I1(\n_0_fsm[0]_i_4__13 ),
        .I2(mode),
        .I3(index[0]),
        .I4(x16x20_mode_reg2),
        .I5(index[2]),
        .O(\n_0_index[4]_i_3__5 ));
LUT2 #(
    .INIT(4'h7)) 
     \index[4]_i_4__5 
       (.I0(index[2]),
        .I1(index[1]),
        .O(\n_0_index[4]_i_4__5 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__5 ),
        .D(\n_0_index[0]_i_1__7 ),
        .Q(index[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__5 ),
        .D(\n_0_index[1]_i_1__7 ),
        .Q(index[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__5 ),
        .D(\n_0_index[2]_i_1__7 ),
        .Q(index[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__5 ),
        .D(\n_0_index[3]_i_1__5 ),
        .Q(index[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__5 ),
        .D(\n_0_index[4]_i_2__5 ),
        .Q(index[4]),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0004)) 
     \load_cnt[0]_i_1__7 
       (.I0(load_cnt[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\n_0_load_cnt[0]_i_1__7 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_load_cnt[0]_i_1__7 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
LUT5 #(
    .INIT(32'hA2A2AA88)) 
     mode_i_1__7
       (.I0(mode),
        .I1(Q[1]),
        .I2(\n_0_index[4]_i_3__5 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(n_0_mode_i_1__7));
FDRE #(
    .INIT(1'b0)) 
     mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_mode_i_1__7),
        .Q(mode),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(I14),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_drp" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_drp_67
   (Q,
    DRPADDR,
    O1,
    O2,
    gt_ch_drp_rdy,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    I1,
    DRP_START,
    ext_ch_gt_drprdy,
    I14,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [2:0]Q;
  output [8:0]DRPADDR;
  output O1;
  output O2;
  output [0:0]gt_ch_drp_rdy;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input I1;
  input DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [0:0]I14;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire I1;
  wire [0:0]I14;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire RST_DCLK_RESET;
  wire [15:0]di_reg;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [2:0]fsm;
  wire [0:0]gt_ch_drp_rdy;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [4:0]index;
  wire [1:0]load_cnt;
  wire mode;
  wire \n_0_addr_reg[0]_i_1__6 ;
  wire \n_0_addr_reg[1]_i_1__6 ;
  wire \n_0_addr_reg[2]_i_1__6 ;
  wire \n_0_addr_reg[3]_i_1__6 ;
  wire \n_0_addr_reg[4]_i_1__6 ;
  wire \n_0_addr_reg[4]_i_2__6 ;
  wire \n_0_addr_reg[5]_i_1__6 ;
  wire \n_0_addr_reg[6]_i_1__6 ;
  wire \n_0_addr_reg[7]_i_1__6 ;
  wire \n_0_addr_reg[7]_i_2__6 ;
  wire \n_0_addr_reg_reg[0] ;
  wire \n_0_addr_reg_reg[1] ;
  wire \n_0_addr_reg_reg[2] ;
  wire \n_0_addr_reg_reg[3] ;
  wire \n_0_addr_reg_reg[4] ;
  wire \n_0_addr_reg_reg[5] ;
  wire \n_0_addr_reg_reg[6] ;
  wire \n_0_addr_reg_reg[7] ;
  wire \n_0_di_reg[0]_i_2__6 ;
  wire \n_0_di_reg[0]_i_3__6 ;
  wire \n_0_di_reg[0]_i_4__6 ;
  wire \n_0_di_reg[0]_i_5__6 ;
  wire \n_0_di_reg[10]_i_2__6 ;
  wire \n_0_di_reg[11]_i_2__6 ;
  wire \n_0_di_reg[11]_i_3__6 ;
  wire \n_0_di_reg[11]_i_4__6 ;
  wire \n_0_di_reg[11]_i_5__6 ;
  wire \n_0_di_reg[11]_i_6__6 ;
  wire \n_0_di_reg[12]_i_2__6 ;
  wire \n_0_di_reg[12]_i_3__6 ;
  wire \n_0_di_reg[12]_i_4__6 ;
  wire \n_0_di_reg[13]_i_2__6 ;
  wire \n_0_di_reg[13]_i_3__6 ;
  wire \n_0_di_reg[13]_i_4__6 ;
  wire \n_0_di_reg[14]_i_2__6 ;
  wire \n_0_di_reg[14]_i_3__6 ;
  wire \n_0_di_reg[14]_i_4__6 ;
  wire \n_0_di_reg[15]_i_2__6 ;
  wire \n_0_di_reg[1]_i_2__6 ;
  wire \n_0_di_reg[1]_i_3__6 ;
  wire \n_0_di_reg[1]_i_4__6 ;
  wire \n_0_di_reg[1]_i_5__6 ;
  wire \n_0_di_reg[1]_i_6__6 ;
  wire \n_0_di_reg[2]_i_2__6 ;
  wire \n_0_di_reg[2]_i_3__6 ;
  wire \n_0_di_reg[2]_i_4__6 ;
  wire \n_0_di_reg[2]_i_5__6 ;
  wire \n_0_di_reg[3]_i_2__6 ;
  wire \n_0_di_reg[3]_i_3__6 ;
  wire \n_0_di_reg[4]_i_2__6 ;
  wire \n_0_di_reg[4]_i_3__6 ;
  wire \n_0_di_reg[4]_i_4__6 ;
  wire \n_0_di_reg[4]_i_5__6 ;
  wire \n_0_di_reg[4]_i_6__6 ;
  wire \n_0_di_reg[5]_i_2__6 ;
  wire \n_0_di_reg[5]_i_3__6 ;
  wire \n_0_di_reg[6]_i_2__6 ;
  wire \n_0_di_reg[6]_i_3__6 ;
  wire \n_0_di_reg[7]_i_2__6 ;
  wire \n_0_di_reg[7]_i_3__6 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_1__8;
  wire \n_0_fsm[0]_i_2__8 ;
  wire \n_0_fsm[0]_i_3__6 ;
  wire \n_0_fsm[0]_i_4__14 ;
  wire \n_0_index[0]_i_1__8 ;
  wire \n_0_index[1]_i_1__8 ;
  wire \n_0_index[2]_i_1__8 ;
  wire \n_0_index[3]_i_1__6 ;
  wire \n_0_index[4]_i_1__6 ;
  wire \n_0_index[4]_i_2__6 ;
  wire \n_0_index[4]_i_3__6 ;
  wire \n_0_index[4]_i_4__6 ;
  wire \n_0_load_cnt[0]_i_1__8 ;
  wire n_0_mode_i_1__8;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

LUT6 #(
    .INIT(64'h1471357514713564)) 
     \addr_reg[0]_i_1__6 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[0]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(\n_0_addr_reg[7]_i_2__6 ),
        .O(\n_0_addr_reg[0]_i_1__6 ));
LUT6 #(
    .INIT(64'h404050500F0F0500)) 
     \addr_reg[1]_i_1__6 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(mode),
        .I4(index[1]),
        .I5(index[2]),
        .O(\n_0_addr_reg[1]_i_1__6 ));
LUT6 #(
    .INIT(64'h051005105A055A00)) 
     \addr_reg[2]_i_1__6 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(mode),
        .I5(index[1]),
        .O(\n_0_addr_reg[2]_i_1__6 ));
LUT6 #(
    .INIT(64'h5767576753275326)) 
     \addr_reg[3]_i_1__6 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(\n_0_addr_reg[4]_i_2__6 ),
        .I5(index[0]),
        .O(\n_0_addr_reg[3]_i_1__6 ));
LUT6 #(
    .INIT(64'h00000000FCCFFF01)) 
     \addr_reg[4]_i_1__6 
       (.I0(\n_0_addr_reg[4]_i_2__6 ),
        .I1(index[0]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(index[4]),
        .O(\n_0_addr_reg[4]_i_1__6 ));
LUT2 #(
    .INIT(4'hB)) 
     \addr_reg[4]_i_2__6 
       (.I0(mode),
        .I1(x16x20_mode_reg2),
        .O(\n_0_addr_reg[4]_i_2__6 ));
LUT6 #(
    .INIT(64'h00001A1A0F0F0F0A)) 
     \addr_reg[5]_i_1__6 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(mode),
        .I4(index[1]),
        .I5(index[2]),
        .O(\n_0_addr_reg[5]_i_1__6 ));
LUT6 #(
    .INIT(64'h0000000011545554)) 
     \addr_reg[6]_i_1__6 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(mode),
        .I3(index[3]),
        .I4(index[0]),
        .I5(index[4]),
        .O(\n_0_addr_reg[6]_i_1__6 ));
LUT6 #(
    .INIT(64'h5422262254222633)) 
     \addr_reg[7]_i_1__6 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[0]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(\n_0_addr_reg[7]_i_2__6 ),
        .O(\n_0_addr_reg[7]_i_1__6 ));
LUT3 #(
    .INIT(8'hDC)) 
     \addr_reg[7]_i_2__6 
       (.I0(index[0]),
        .I1(mode),
        .I2(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_2__6 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[0]_i_1__6 ),
        .Q(\n_0_addr_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[1]_i_1__6 ),
        .Q(\n_0_addr_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[2]_i_1__6 ),
        .Q(\n_0_addr_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[3]_i_1__6 ),
        .Q(\n_0_addr_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[4]_i_1__6 ),
        .Q(\n_0_addr_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[5]_i_1__6 ),
        .Q(\n_0_addr_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[6]_i_1__6 ),
        .Q(\n_0_addr_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr_reg[7]_i_1__6 ),
        .Q(\n_0_addr_reg_reg[7] ),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
     \di_reg[0]_i_2__6 
       (.I0(\n_0_di_reg[0]_i_4__6 ),
        .I1(index[3]),
        .I2(do_reg2[0]),
        .I3(\n_0_di_reg[0]_i_5__6 ),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[0]_i_2__6 ));
LUT5 #(
    .INIT(32'h00003414)) 
     \di_reg[0]_i_3__6 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[0]),
        .I4(index[3]),
        .O(\n_0_di_reg[0]_i_3__6 ));
LUT6 #(
    .INIT(64'hF4CCF4CC04CCF4CC)) 
     \di_reg[0]_i_4__6 
       (.I0(index[2]),
        .I1(do_reg2[0]),
        .I2(index[0]),
        .I3(index[1]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[0]_i_4__6 ));
LUT4 #(
    .INIT(16'hEEFB)) 
     \di_reg[0]_i_5__6 
       (.I0(index[2]),
        .I1(index[0]),
        .I2(mode),
        .I3(index[1]),
        .O(\n_0_di_reg[0]_i_5__6 ));
LUT6 #(
    .INIT(64'h54444C4404444C44)) 
     \di_reg[10]_i_1__6 
       (.I0(index[4]),
        .I1(do_reg2[10]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(\n_0_di_reg[10]_i_2__6 ),
        .O(di_reg[10]));
LUT3 #(
    .INIT(8'h0D)) 
     \di_reg[10]_i_2__6 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[0]),
        .O(\n_0_di_reg[10]_i_2__6 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[11]_i_1__6 
       (.I0(\n_0_di_reg[11]_i_2__6 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[11]_i_3__6 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[11]_i_4__6 ),
        .O(di_reg[11]));
LUT6 #(
    .INIT(64'h0808080808380808)) 
     \di_reg[11]_i_2__6 
       (.I0(do_reg2[11]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[11]_i_2__6 ));
LUT6 #(
    .INIT(64'h0F0BFFFF000B0000)) 
     \di_reg[11]_i_3__6 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_3__6 ));
LUT6 #(
    .INIT(64'hFFBBFF8B0088008B)) 
     \di_reg[11]_i_4__6 
       (.I0(\n_0_di_reg[11]_i_5__6 ),
        .I1(index[2]),
        .I2(x16_reg2),
        .I3(\n_0_di_reg[11]_i_6__6 ),
        .I4(\n_0_addr_reg[4]_i_2__6 ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4__6 ));
LUT2 #(
    .INIT(4'hB)) 
     \di_reg[11]_i_5__6 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(\n_0_di_reg[11]_i_5__6 ));
LUT2 #(
    .INIT(4'hE)) 
     \di_reg[11]_i_6__6 
       (.I0(index[0]),
        .I1(index[1]),
        .O(\n_0_di_reg[11]_i_6__6 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[12]_i_1__6 
       (.I0(\n_0_di_reg[12]_i_2__6 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[12]_i_3__6 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[12]_i_4__6 ),
        .O(di_reg[12]));
LUT5 #(
    .INIT(32'h00003202)) 
     \di_reg[12]_i_2__6 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[12]),
        .I4(index[3]),
        .O(\n_0_di_reg[12]_i_2__6 ));
LUT6 #(
    .INIT(64'h2A2A2A2A2AEA2A2A)) 
     \di_reg[12]_i_3__6 
       (.I0(do_reg2[12]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[12]_i_3__6 ));
LUT6 #(
    .INIT(64'hF0F0F0F0F0DDF0F0)) 
     \di_reg[12]_i_4__6 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(do_reg2[12]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(index[1]),
        .O(\n_0_di_reg[12]_i_4__6 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[13]_i_1__6 
       (.I0(\n_0_di_reg[13]_i_2__6 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[13]_i_3__6 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[13]_i_4__6 ),
        .O(di_reg[13]));
LUT6 #(
    .INIT(64'h0808080838380838)) 
     \di_reg[13]_i_2__6 
       (.I0(do_reg2[13]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[13]_i_2__6 ));
LUT6 #(
    .INIT(64'h2A2A2A2A2AEA2A2A)) 
     \di_reg[13]_i_3__6 
       (.I0(do_reg2[13]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[13]_i_3__6 ));
LUT6 #(
    .INIT(64'hAA8AAA8AAABAAA8A)) 
     \di_reg[13]_i_4__6 
       (.I0(do_reg2[13]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[13]_i_4__6 ));
LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
     \di_reg[14]_i_1__6 
       (.I0(do_reg2[14]),
        .I1(\n_0_di_reg[14]_i_2__6 ),
        .I2(index[4]),
        .I3(\n_0_di_reg[14]_i_3__6 ),
        .I4(index[3]),
        .I5(\n_0_di_reg[14]_i_4__6 ),
        .O(di_reg[14]));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[14]_i_2__6 
       (.I0(index[2]),
        .I1(index[1]),
        .O(\n_0_di_reg[14]_i_2__6 ));
LUT6 #(
    .INIT(64'h04F7FBFF04A25100)) 
     \di_reg[14]_i_3__6 
       (.I0(index[0]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[1]),
        .I4(index[2]),
        .I5(do_reg2[14]),
        .O(\n_0_di_reg[14]_i_3__6 ));
LUT6 #(
    .INIT(64'hF0F000F044F0F0F0)) 
     \di_reg[14]_i_4__6 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[14]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(index[1]),
        .O(\n_0_di_reg[14]_i_4__6 ));
LUT6 #(
    .INIT(64'h54444C4404444C44)) 
     \di_reg[15]_i_1__6 
       (.I0(index[4]),
        .I1(do_reg2[15]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(\n_0_di_reg[15]_i_2__6 ),
        .O(di_reg[15]));
LUT3 #(
    .INIT(8'h0D)) 
     \di_reg[15]_i_2__6 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[0]),
        .O(\n_0_di_reg[15]_i_2__6 ));
LUT3 #(
    .INIT(8'hBA)) 
     \di_reg[1]_i_1__6 
       (.I0(\n_0_di_reg[1]_i_2__6 ),
        .I1(\n_0_di_reg[1]_i_3__6 ),
        .I2(\n_0_di_reg[1]_i_4__6 ),
        .O(di_reg[1]));
LUT6 #(
    .INIT(64'h0000200000222200)) 
     \di_reg[1]_i_2__6 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(do_reg2[1]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[1]_i_2__6 ));
LUT6 #(
    .INIT(64'hBBAABAAABBBBBBBB)) 
     \di_reg[1]_i_3__6 
       (.I0(index[4]),
        .I1(\n_0_di_reg[1]_i_5__6 ),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_3__6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFCCC5555)) 
     \di_reg[1]_i_4__6 
       (.I0(\n_0_di_reg[1]_i_6__6 ),
        .I1(do_reg2[1]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(index[2]),
        .I5(index[3]),
        .O(\n_0_di_reg[1]_i_4__6 ));
LUT5 #(
    .INIT(32'h5D555555)) 
     \di_reg[1]_i_5__6 
       (.I0(index[3]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[0]),
        .I4(index[1]),
        .O(\n_0_di_reg[1]_i_5__6 ));
LUT6 #(
    .INIT(64'h002F0F20F02FFF2F)) 
     \di_reg[1]_i_6__6 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(mode),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_6__6 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[2]_i_1__6 
       (.I0(\n_0_di_reg[2]_i_2__6 ),
        .I1(\n_0_di_reg[2]_i_3__6 ),
        .O(di_reg[2]));
LUT6 #(
    .INIT(64'h00400500FFFFFFFF)) 
     \di_reg[2]_i_2__6 
       (.I0(index[3]),
        .I1(do_reg2[2]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(index[4]),
        .O(\n_0_di_reg[2]_i_2__6 ));
LUT6 #(
    .INIT(64'h00000000FF470047)) 
     \di_reg[2]_i_3__6 
       (.I0(do_reg2[2]),
        .I1(index[2]),
        .I2(\n_0_di_reg[2]_i_4__6 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[2]_i_5__6 ),
        .I5(index[4]),
        .O(\n_0_di_reg[2]_i_3__6 ));
LUT6 #(
    .INIT(64'hFF200F20F02F0020)) 
     \di_reg[2]_i_4__6 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(do_reg2[2]),
        .I5(mode),
        .O(\n_0_di_reg[2]_i_4__6 ));
LUT6 #(
    .INIT(64'hF5D535D5F5D5F5D5)) 
     \di_reg[2]_i_5__6 
       (.I0(do_reg2[2]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[2]_i_5__6 ));
LUT6 #(
    .INIT(64'h33B830B800B830B8)) 
     \di_reg[3]_i_1__6 
       (.I0(\n_0_di_reg[3]_i_2__6 ),
        .I1(index[4]),
        .I2(do_reg2[3]),
        .I3(index[3]),
        .I4(index[1]),
        .I5(\n_0_di_reg[3]_i_3__6 ),
        .O(di_reg[3]));
LUT6 #(
    .INIT(64'h4022402240664022)) 
     \di_reg[3]_i_2__6 
       (.I0(index[1]),
        .I1(index[2]),
        .I2(do_reg2[3]),
        .I3(index[0]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[3]_i_2__6 ));
LUT5 #(
    .INIT(32'h40400F00)) 
     \di_reg[3]_i_3__6 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(do_reg2[3]),
        .I4(index[0]),
        .O(\n_0_di_reg[3]_i_3__6 ));
LUT6 #(
    .INIT(64'h080808083B3B3B38)) 
     \di_reg[4]_i_1__6 
       (.I0(\n_0_di_reg[4]_i_2__6 ),
        .I1(index[4]),
        .I2(index[3]),
        .I3(\n_0_di_reg[4]_i_3__6 ),
        .I4(\n_0_di_reg[4]_i_4__6 ),
        .I5(\n_0_di_reg[4]_i_5__6 ),
        .O(di_reg[4]));
LUT6 #(
    .INIT(64'h08080B0830303030)) 
     \di_reg[4]_i_2__6 
       (.I0(do_reg2[4]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[4]_i_2__6 ));
LUT5 #(
    .INIT(32'h00400000)) 
     \di_reg[4]_i_3__6 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .O(\n_0_di_reg[4]_i_3__6 ));
LUT6 #(
    .INIT(64'hB888B8B8B8B8B8B8)) 
     \di_reg[4]_i_4__6 
       (.I0(\n_0_di_reg[11]_i_5__6 ),
        .I1(\n_0_di_reg[5]_i_3__6 ),
        .I2(do_reg2[4]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[4]_i_4__6 ));
LUT6 #(
    .INIT(64'h4700CF00CF000F00)) 
     \di_reg[4]_i_5__6 
       (.I0(\n_0_di_reg[4]_i_6__6 ),
        .I1(index[1]),
        .I2(do_reg2[4]),
        .I3(index[3]),
        .I4(index[0]),
        .I5(index[2]),
        .O(\n_0_di_reg[4]_i_5__6 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[4]_i_6__6 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(\n_0_di_reg[4]_i_6__6 ));
LUT6 #(
    .INIT(64'h3030000088BB8888)) 
     \di_reg[5]_i_1__6 
       (.I0(\n_0_di_reg[5]_i_2__6 ),
        .I1(index[4]),
        .I2(\n_0_index[4]_i_4__6 ),
        .I3(\n_0_di_reg[5]_i_3__6 ),
        .I4(do_reg2[5]),
        .I5(index[3]),
        .O(di_reg[5]));
LUT6 #(
    .INIT(64'h0B0B080B33333033)) 
     \di_reg[5]_i_2__6 
       (.I0(do_reg2[5]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(index[0]),
        .O(\n_0_di_reg[5]_i_2__6 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \di_reg[5]_i_3__6 
       (.I0(mode),
        .I1(x16x20_mode_reg2),
        .I2(index[0]),
        .I3(index[1]),
        .I4(index[2]),
        .O(\n_0_di_reg[5]_i_3__6 ));
LUT6 #(
    .INIT(64'h6700000067FF0000)) 
     \di_reg[6]_i_2__6 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(index[3]),
        .I4(do_reg2[6]),
        .I5(\n_0_di_reg[5]_i_3__6 ),
        .O(\n_0_di_reg[6]_i_2__6 ));
LUT5 #(
    .INIT(32'h00002404)) 
     \di_reg[6]_i_3__6 
       (.I0(index[0]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(do_reg2[6]),
        .I4(index[3]),
        .O(\n_0_di_reg[6]_i_3__6 ));
LUT4 #(
    .INIT(16'h2F20)) 
     \di_reg[7]_i_1__6 
       (.I0(\n_0_di_reg[7]_i_2__6 ),
        .I1(index[3]),
        .I2(index[4]),
        .I3(\n_0_di_reg[7]_i_3__6 ),
        .O(di_reg[7]));
LUT6 #(
    .INIT(64'h0830083008330830)) 
     \di_reg[7]_i_2__6 
       (.I0(do_reg2[7]),
        .I1(index[2]),
        .I2(index[1]),
        .I3(index[0]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\n_0_di_reg[7]_i_2__6 ));
LUT5 #(
    .INIT(32'h7FFF0900)) 
     \di_reg[7]_i_3__6 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .I3(index[3]),
        .I4(do_reg2[7]),
        .O(\n_0_di_reg[7]_i_3__6 ));
LUT6 #(
    .INIT(64'h03373F3300040000)) 
     \di_reg[8]_i_1__6 
       (.I0(index[0]),
        .I1(index[4]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(do_reg2[8]),
        .O(di_reg[8]));
LUT6 #(
    .INIT(64'h03373F3300040000)) 
     \di_reg[9]_i_1__6 
       (.I0(index[0]),
        .I1(index[4]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(do_reg2[9]),
        .O(di_reg[9]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[0]),
        .Q(\n_0_di_reg_reg[0] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[0]_i_1__6 
       (.I0(\n_0_di_reg[0]_i_2__6 ),
        .I1(\n_0_di_reg[0]_i_3__6 ),
        .O(di_reg[0]),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[10]),
        .Q(\n_0_di_reg_reg[10] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[11]),
        .Q(\n_0_di_reg_reg[11] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[12]),
        .Q(\n_0_di_reg_reg[12] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[13]),
        .Q(\n_0_di_reg_reg[13] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[14]),
        .Q(\n_0_di_reg_reg[14] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[15]),
        .Q(\n_0_di_reg_reg[15] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[1]),
        .Q(\n_0_di_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[2]),
        .Q(\n_0_di_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[3]),
        .Q(\n_0_di_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[4]),
        .Q(\n_0_di_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[5]),
        .Q(\n_0_di_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[6]),
        .Q(\n_0_di_reg_reg[6] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[6]_i_1__6 
       (.I0(\n_0_di_reg[6]_i_2__6 ),
        .I1(\n_0_di_reg[6]_i_3__6 ),
        .O(di_reg[6]),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[7]),
        .Q(\n_0_di_reg_reg[7] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[8]),
        .Q(\n_0_di_reg_reg[8] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(di_reg[9]),
        .Q(\n_0_di_reg_reg[9] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0001)) 
     done_i_1__8
       (.I0(start_reg2),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(n_0_done_i_1__8));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_done_i_1__8),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0737FFFF07370000)) 
     \fsm[0]_i_1__6 
       (.I0(\n_0_fsm[0]_i_2__8 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(rdy_reg2),
        .I4(Q[2]),
        .I5(\n_0_fsm[0]_i_3__6 ),
        .O(fsm[0]));
LUT5 #(
    .INIT(32'h0000F4A4)) 
     \fsm[0]_i_2__8 
       (.I0(index[2]),
        .I1(x16x20_mode_reg2),
        .I2(index[0]),
        .I3(mode),
        .I4(\n_0_fsm[0]_i_4__14 ),
        .O(\n_0_fsm[0]_i_2__8 ));
LUT6 #(
    .INIT(64'h7477FFFF7477CCCC)) 
     \fsm[0]_i_3__6 
       (.I0(rdy_reg2),
        .I1(Q[1]),
        .I2(load_cnt[1]),
        .I3(load_cnt[0]),
        .I4(Q[0]),
        .I5(start_reg2),
        .O(\n_0_fsm[0]_i_3__6 ));
LUT4 #(
    .INIT(16'hFFF6)) 
     \fsm[0]_i_4__14 
       (.I0(index[2]),
        .I1(index[4]),
        .I2(index[1]),
        .I3(index[3]),
        .O(\n_0_fsm[0]_i_4__14 ));
LUT6 #(
    .INIT(64'h185018501D501850)) 
     \fsm[1]_i_1__6 
       (.I0(Q[2]),
        .I1(rdy_reg2),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(load_cnt[0]),
        .I5(load_cnt[1]),
        .O(fsm[1]));
LUT4 #(
    .INIT(16'h6222)) 
     \fsm[2]_i_1__6 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(rdy_reg2),
        .I3(Q[0]),
        .O(fsm[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(Q[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(Q[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(Q[2]),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair310" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gt_ch_drp_rdy[7]_INST_0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(gt_ch_drp_rdy));
(* SOFT_HLUTNM = "soft_lutpair311" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_15__6 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[15]));
(* SOFT_HLUTNM = "soft_lutpair316" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_16__6 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[14]));
(* SOFT_HLUTNM = "soft_lutpair319" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_17__6 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[13]));
(* SOFT_HLUTNM = "soft_lutpair320" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_18__6 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[12]));
(* SOFT_HLUTNM = "soft_lutpair320" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_19__6 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[11]));
(* SOFT_HLUTNM = "soft_lutpair319" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_20__6 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[10]));
(* SOFT_HLUTNM = "soft_lutpair318" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_21__6 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[9]));
(* SOFT_HLUTNM = "soft_lutpair318" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_22__6 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[8]));
(* SOFT_HLUTNM = "soft_lutpair317" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_23__6 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[7]));
(* SOFT_HLUTNM = "soft_lutpair317" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_24__6 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[6]));
(* SOFT_HLUTNM = "soft_lutpair316" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_25__6 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[5]));
(* SOFT_HLUTNM = "soft_lutpair315" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_26__6 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[4]));
(* SOFT_HLUTNM = "soft_lutpair307" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_27__6 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[3]));
(* SOFT_HLUTNM = "soft_lutpair310" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_28__6 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[2]));
(* SOFT_HLUTNM = "soft_lutpair309" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_29__6 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[1]));
(* SOFT_HLUTNM = "soft_lutpair308" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_30__6 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[0]));
(* SOFT_HLUTNM = "soft_lutpair308" *) 
   LUT4 #(
    .INIT(16'h003E)) 
     \gtx_channel.gtxe2_channel_i_i_3__6 
       (.I0(ext_ch_gt_drpen),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair307" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \gtx_channel.gtxe2_channel_i_i_48__6 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(DRPADDR[8]));
(* SOFT_HLUTNM = "soft_lutpair311" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_49__6 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\n_0_addr_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[7]));
(* SOFT_HLUTNM = "soft_lutpair309" *) 
   LUT4 #(
    .INIT(16'h0032)) 
     \gtx_channel.gtxe2_channel_i_i_4__6 
       (.I0(ext_ch_gt_drpwe),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair312" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_50__6 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\n_0_addr_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[6]));
(* SOFT_HLUTNM = "soft_lutpair312" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_51__6 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\n_0_addr_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[5]));
(* SOFT_HLUTNM = "soft_lutpair313" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_52__6 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\n_0_addr_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[4]));
(* SOFT_HLUTNM = "soft_lutpair313" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_53__6 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\n_0_addr_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[3]));
(* SOFT_HLUTNM = "soft_lutpair314" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_54__6 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\n_0_addr_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[2]));
(* SOFT_HLUTNM = "soft_lutpair314" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_55__6 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\n_0_addr_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[1]));
(* SOFT_HLUTNM = "soft_lutpair315" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_56__6 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\n_0_addr_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
LUT3 #(
    .INIT(8'h08)) 
     \index[0]_i_1__8 
       (.I0(\n_0_index[4]_i_3__6 ),
        .I1(Q[2]),
        .I2(index[0]),
        .O(\n_0_index[0]_i_1__8 ));
LUT4 #(
    .INIT(16'h2800)) 
     \index[1]_i_1__8 
       (.I0(\n_0_index[4]_i_3__6 ),
        .I1(index[0]),
        .I2(index[1]),
        .I3(Q[2]),
        .O(\n_0_index[1]_i_1__8 ));
LUT5 #(
    .INIT(32'h08808080)) 
     \index[2]_i_1__8 
       (.I0(\n_0_index[4]_i_3__6 ),
        .I1(Q[2]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .O(\n_0_index[2]_i_1__8 ));
LUT6 #(
    .INIT(64'h0880808080808080)) 
     \index[3]_i_1__6 
       (.I0(\n_0_index[4]_i_3__6 ),
        .I1(Q[2]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[0]),
        .O(\n_0_index[3]_i_1__6 ));
LUT3 #(
    .INIT(8'hC1)) 
     \index[4]_i_1__6 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\n_0_index[4]_i_1__6 ));
LUT6 #(
    .INIT(64'h8080088080808080)) 
     \index[4]_i_2__6 
       (.I0(\n_0_index[4]_i_3__6 ),
        .I1(Q[2]),
        .I2(index[4]),
        .I3(index[0]),
        .I4(\n_0_index[4]_i_4__6 ),
        .I5(index[3]),
        .O(\n_0_index[4]_i_2__6 ));
LUT6 #(
    .INIT(64'h4455445545444555)) 
     \index[4]_i_3__6 
       (.I0(Q[0]),
        .I1(\n_0_fsm[0]_i_4__14 ),
        .I2(mode),
        .I3(index[0]),
        .I4(x16x20_mode_reg2),
        .I5(index[2]),
        .O(\n_0_index[4]_i_3__6 ));
LUT2 #(
    .INIT(4'h7)) 
     \index[4]_i_4__6 
       (.I0(index[2]),
        .I1(index[1]),
        .O(\n_0_index[4]_i_4__6 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__6 ),
        .D(\n_0_index[0]_i_1__8 ),
        .Q(index[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__6 ),
        .D(\n_0_index[1]_i_1__8 ),
        .Q(index[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__6 ),
        .D(\n_0_index[2]_i_1__8 ),
        .Q(index[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__6 ),
        .D(\n_0_index[3]_i_1__6 ),
        .Q(index[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(I1),
        .CE(\n_0_index[4]_i_1__6 ),
        .D(\n_0_index[4]_i_2__6 ),
        .Q(index[4]),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0004)) 
     \load_cnt[0]_i_1__8 
       (.I0(load_cnt[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\n_0_load_cnt[0]_i_1__8 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_load_cnt[0]_i_1__8 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
LUT5 #(
    .INIT(32'hA2A2AA88)) 
     mode_i_1__8
       (.I0(mode),
        .I1(Q[1]),
        .I2(\n_0_index[4]_i_3__6 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(n_0_mode_i_1__8));
FDRE #(
    .INIT(1'b0)) 
     mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_mode_i_1__8),
        .Q(mode),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(I14),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_eq" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_eq
   (TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    USER_RXEQ_ADAPT_DONE,
    I1,
    p_0_in__0,
    CLK,
    rate_gen3);
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output USER_RXEQ_ADAPT_DONE;
  input I1;
  input p_0_in__0;
  input CLK;
  input [0:0]rate_gen3;

  wire CLK;
  wire I1;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_RXEQ_ADAPT_DONE;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_2 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_2 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3 ;
  wire \n_0_FSM_onehot_fsm_tx[7]_i_1 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[7] ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_1 ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_2 ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_3 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[2] ;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt_reg[0] ;
  wire \n_0_rxeq_cnt_reg[1] ;
  wire \n_0_rxeq_cnt_reg[2] ;
  wire \n_0_rxeq_fs[5]_i_1 ;
  wire \n_0_rxeq_lf[5]_i_1 ;
  wire n_0_rxeq_new_txcoeff_req_reg;
  wire \n_0_rxeq_preset[0]_i_1 ;
  wire \n_0_rxeq_preset[1]_i_1 ;
  wire \n_0_rxeq_preset[2]_i_1 ;
  wire \n_0_rxeq_preset[2]_i_2 ;
  wire n_0_rxeq_preset_valid_reg;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff_reg[10] ;
  wire \n_0_rxeq_txcoeff_reg[11] ;
  wire \n_0_rxeq_txcoeff_reg[12] ;
  wire \n_0_rxeq_txcoeff_reg[13] ;
  wire \n_0_rxeq_txcoeff_reg[14] ;
  wire \n_0_rxeq_txcoeff_reg[15] ;
  wire \n_0_rxeq_txcoeff_reg[16] ;
  wire \n_0_rxeq_txcoeff_reg[17] ;
  wire \n_0_rxeq_txcoeff_reg[6] ;
  wire \n_0_rxeq_txcoeff_reg[7] ;
  wire \n_0_rxeq_txcoeff_reg[8] ;
  wire \n_0_rxeq_txcoeff_reg[9] ;
  wire \n_0_rxeq_txpreset[3]_i_1 ;
  wire \n_0_txeq_preset[0]_i_1 ;
  wire \n_0_txeq_preset[10]_i_1 ;
  wire \n_0_txeq_preset[11]_i_1 ;
  wire \n_0_txeq_preset[12]_i_1 ;
  wire \n_0_txeq_preset[13]_i_1 ;
  wire \n_0_txeq_preset[14]_i_1 ;
  wire \n_0_txeq_preset[15]_i_1 ;
  wire \n_0_txeq_preset[16]_i_1 ;
  wire \n_0_txeq_preset[17]_i_1__6 ;
  wire \n_0_txeq_preset[17]_i_2 ;
  wire \n_0_txeq_preset[1]_i_1 ;
  wire \n_0_txeq_preset[2]_i_1 ;
  wire \n_0_txeq_preset[3]_i_1 ;
  wire \n_0_txeq_preset[7]_i_1 ;
  wire \n_0_txeq_preset[8]_i_1 ;
  wire \n_0_txeq_preset[9]_i_1 ;
  wire \n_0_txeq_preset_reg[0] ;
  wire \n_0_txeq_preset_reg[10] ;
  wire \n_0_txeq_preset_reg[11] ;
  wire \n_0_txeq_preset_reg[12] ;
  wire \n_0_txeq_preset_reg[13] ;
  wire \n_0_txeq_preset_reg[14] ;
  wire \n_0_txeq_preset_reg[15] ;
  wire \n_0_txeq_preset_reg[16] ;
  wire \n_0_txeq_preset_reg[17] ;
  wire \n_0_txeq_preset_reg[1] ;
  wire \n_0_txeq_preset_reg[2] ;
  wire \n_0_txeq_preset_reg[3] ;
  wire \n_0_txeq_preset_reg[4] ;
  wire \n_0_txeq_preset_reg[5] ;
  wire \n_0_txeq_preset_reg[6] ;
  wire \n_0_txeq_preset_reg[7] ;
  wire \n_0_txeq_preset_reg[8] ;
  wire \n_0_txeq_preset_reg[9] ;
  wire \n_0_txeq_txcoeff[0]_i_1 ;
  wire \n_0_txeq_txcoeff[0]_i_2 ;
  wire \n_0_txeq_txcoeff[10]_i_1 ;
  wire \n_0_txeq_txcoeff[10]_i_2 ;
  wire \n_0_txeq_txcoeff[10]_i_3 ;
  wire \n_0_txeq_txcoeff[11]_i_1 ;
  wire \n_0_txeq_txcoeff[11]_i_2 ;
  wire \n_0_txeq_txcoeff[11]_i_3 ;
  wire \n_0_txeq_txcoeff[12]_i_1 ;
  wire \n_0_txeq_txcoeff[12]_i_2 ;
  wire \n_0_txeq_txcoeff[12]_i_3 ;
  wire \n_0_txeq_txcoeff[13]_i_1 ;
  wire \n_0_txeq_txcoeff[13]_i_2 ;
  wire \n_0_txeq_txcoeff[13]_i_3 ;
  wire \n_0_txeq_txcoeff[14]_i_1 ;
  wire \n_0_txeq_txcoeff[14]_i_2 ;
  wire \n_0_txeq_txcoeff[14]_i_3 ;
  wire \n_0_txeq_txcoeff[15]_i_1 ;
  wire \n_0_txeq_txcoeff[15]_i_2 ;
  wire \n_0_txeq_txcoeff[15]_i_3 ;
  wire \n_0_txeq_txcoeff[16]_i_1 ;
  wire \n_0_txeq_txcoeff[16]_i_2 ;
  wire \n_0_txeq_txcoeff[16]_i_3 ;
  wire \n_0_txeq_txcoeff[17]_i_1 ;
  wire \n_0_txeq_txcoeff[17]_i_2 ;
  wire \n_0_txeq_txcoeff[17]_i_3 ;
  wire \n_0_txeq_txcoeff[18]_i_1 ;
  wire \n_0_txeq_txcoeff[18]_i_2 ;
  wire \n_0_txeq_txcoeff[18]_i_3 ;
  wire \n_0_txeq_txcoeff[18]_i_4 ;
  wire \n_0_txeq_txcoeff[1]_i_1 ;
  wire \n_0_txeq_txcoeff[1]_i_2 ;
  wire \n_0_txeq_txcoeff[1]_i_3 ;
  wire \n_0_txeq_txcoeff[2]_i_1 ;
  wire \n_0_txeq_txcoeff[2]_i_2 ;
  wire \n_0_txeq_txcoeff[2]_i_3 ;
  wire \n_0_txeq_txcoeff[3]_i_1 ;
  wire \n_0_txeq_txcoeff[3]_i_2 ;
  wire \n_0_txeq_txcoeff[3]_i_3 ;
  wire \n_0_txeq_txcoeff[4]_i_1 ;
  wire \n_0_txeq_txcoeff[4]_i_2 ;
  wire \n_0_txeq_txcoeff[4]_i_3 ;
  wire \n_0_txeq_txcoeff[5]_i_1 ;
  wire \n_0_txeq_txcoeff[5]_i_2 ;
  wire \n_0_txeq_txcoeff[5]_i_3 ;
  wire \n_0_txeq_txcoeff[6]_i_1 ;
  wire \n_0_txeq_txcoeff[6]_i_2 ;
  wire \n_0_txeq_txcoeff[6]_i_3 ;
  wire \n_0_txeq_txcoeff[7]_i_1 ;
  wire \n_0_txeq_txcoeff[7]_i_2 ;
  wire \n_0_txeq_txcoeff[7]_i_3 ;
  wire \n_0_txeq_txcoeff[8]_i_1 ;
  wire \n_0_txeq_txcoeff[8]_i_2 ;
  wire \n_0_txeq_txcoeff[8]_i_3 ;
  wire \n_0_txeq_txcoeff[9]_i_1 ;
  wire \n_0_txeq_txcoeff[9]_i_2 ;
  wire \n_0_txeq_txcoeff[9]_i_3 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire \n_0_txeq_txcoeff_reg[10] ;
  wire \n_0_txeq_txcoeff_reg[11] ;
  wire \n_0_txeq_txcoeff_reg[12] ;
  wire \n_0_txeq_txcoeff_reg[13] ;
  wire \n_0_txeq_txcoeff_reg[14] ;
  wire \n_0_txeq_txcoeff_reg[15] ;
  wire \n_0_txeq_txcoeff_reg[16] ;
  wire \n_0_txeq_txcoeff_reg[17] ;
  wire \n_0_txeq_txcoeff_reg[18] ;
  wire \n_0_txeq_txcoeff_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[2] ;
  wire \n_0_txeq_txcoeff_reg[3] ;
  wire \n_0_txeq_txcoeff_reg[4] ;
  wire \n_0_txeq_txcoeff_reg[5] ;
  wire \n_0_txeq_txcoeff_reg[6] ;
  wire \n_0_txeq_txcoeff_reg[7] ;
  wire \n_0_txeq_txcoeff_reg[8] ;
  wire \n_0_txeq_txcoeff_reg[9] ;
  wire n_1_rxeq_scan_i;
  wire n_3_rxeq_scan_i;
  wire n_4_rxeq_scan_i;
  wire p_0_in__0;
  wire [0:0]rate_gen3;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire [5:0]rxeq_fs;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [1:0]txeq_txcoeff_cnt;

LUT6 #(
    .INIT(64'h000F0008000F8888)) 
     \FSM_onehot_fsm_tx[1]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_tx[1]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I2(txeq_control_reg2[0]),
        .I3(txeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[1]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_2 ));
LUT5 #(
    .INIT(32'h20202F20)) 
     \FSM_onehot_fsm_tx[3]_i_1 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(txeq_preset_done),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1 ));
LUT6 #(
    .INIT(64'h45454545FF454545)) 
     \FSM_onehot_fsm_tx[4]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_tx[4]_i_2 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1 ));
LUT3 #(
    .INIT(8'hFB)) 
     \FSM_onehot_fsm_tx[4]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_2 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm_tx[5]_i_1 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1 ));
LUT6 #(
    .INIT(64'h00000000BABB1011)) 
     \FSM_onehot_fsm_tx[6]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I4(txeq_preset_done),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_3 ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[6]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
     \FSM_onehot_fsm_tx[6]_i_3 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(txeq_control_reg2[1]),
        .I3(txeq_control_reg2[0]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3 ));
LUT5 #(
    .INIT(32'h00000200)) 
     \FSM_onehot_fsm_tx[7]_i_1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[7]_i_1 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[7]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hBBBB0000BB8B333F)) 
     \FSM_sequential_fsm_rx[0]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx[0]_i_2 ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_1 ));
LUT4 #(
    .INIT(16'hFF7F)) 
     \FSM_sequential_fsm_rx[0]_i_2 
       (.I0(\n_0_rxeq_cnt_reg[2] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[1] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_2 ));
LUT6 #(
    .INIT(64'hFDFFFDFFFDFFFD00)) 
     \FSM_sequential_fsm_rx[1]_i_3 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I4(rxeq_control_reg2[0]),
        .I5(rxeq_control_reg2[1]),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_3 ));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_fsm_rx[0]_i_1 ),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rate_gen3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_30 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[17] ),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_31 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[16] ),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_32 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[15] ),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_33 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[14] ),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_34 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_35 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[4] ),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_36 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[3] ),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_37 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[2] ),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_38 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[1] ),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_39 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[0] ),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_40 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[12] ),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_41 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[11] ),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_42 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[10] ),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_43 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[9] ),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_44 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[8] ),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_45 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[7] ),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_46 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[6] ),
        .O(TXMAINCURSOR[0]));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_4_rxeq_scan_i),
        .Q(USER_RXEQ_ADAPT_DONE),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_3_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h045E0000)) 
     \rxeq_cnt[0]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_cnt_reg[0] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[0]));
LUT5 #(
    .INIT(32'h06600000)) 
     \rxeq_cnt[1]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[1]));
LUT6 #(
    .INIT(64'h0666600000000000)) 
     \rxeq_cnt[2]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_rxeq_cnt_reg[2] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[2]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\n_0_rxeq_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\n_0_rxeq_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\n_0_rxeq_cnt_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[0]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[1]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[2]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[3]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[4]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[4]));
LUT4 #(
    .INIT(16'hA045)) 
     \rxeq_fs[5]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_fs[5]_i_1 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[5]_i_2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(CLK),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(CLK),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(CLK),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(CLK),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(CLK),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(CLK),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[0]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[0]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[1]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[1]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[2]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[2]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[3]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[3]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[4]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[4]));
LUT6 #(
    .INIT(64'hFF008000000000FF)) 
     \rxeq_lf[5]_i_1 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_lf[5]_i_1 ));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[5]_i_2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(CLK),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(CLK),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(CLK),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(CLK),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(CLK),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(CLK),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req),
        .Q(n_0_rxeq_new_txcoeff_req_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[0]_i_1 
       (.I0(rxeq_preset_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2 ),
        .I5(rxeq_preset__0[0]),
        .O(\n_0_rxeq_preset[0]_i_1 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[1]_i_1 
       (.I0(rxeq_preset_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2 ),
        .I5(rxeq_preset__0[1]),
        .O(\n_0_rxeq_preset[1]_i_1 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[2]_i_1 
       (.I0(rxeq_preset_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2 ),
        .I5(rxeq_preset__0[2]),
        .O(\n_0_rxeq_preset[2]_i_1 ));
LUT5 #(
    .INIT(32'h88985555)) 
     \rxeq_preset[2]_i_2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_preset[2]_i_2 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[0]_i_1 ),
        .Q(rxeq_preset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[1]_i_1 ),
        .Q(rxeq_preset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[2]_i_1 ),
        .Q(rxeq_preset__0[2]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h04)) 
     rxeq_preset_valid_i_1
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_preset_valid));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(n_0_rxeq_preset_valid_reg),
        .R(p_0_in__0));
pcie_7x_0_core_top_pcie_7x_0_core_top_rxeq_scan_86 rxeq_scan_i
       (.CLK(CLK),
        .D({n_0_rxeq_scan_i,n_1_rxeq_scan_i}),
        .I1(n_0_rxeq_new_txcoeff_req_reg),
        .I10(rxeq_lf__0),
        .I2(n_0_rxeq_preset_valid_reg),
        .I3({\n_0_FSM_sequential_fsm_rx_reg[2] ,\n_0_FSM_sequential_fsm_rx_reg[1] ,\n_0_FSM_sequential_fsm_rx_reg[0] }),
        .I4(\n_0_FSM_sequential_fsm_rx[1]_i_3 ),
        .I5(n_0_rxeq_adapt_done_reg_reg),
        .I6(rxeq_preset__0),
        .I7(rxeq_txpreset__0),
        .I8({\n_0_rxeq_txcoeff_reg[17] ,\n_0_rxeq_txcoeff_reg[16] ,\n_0_rxeq_txcoeff_reg[15] ,\n_0_rxeq_txcoeff_reg[14] ,\n_0_rxeq_txcoeff_reg[13] ,\n_0_rxeq_txcoeff_reg[12] ,\n_0_rxeq_txcoeff_reg[11] ,\n_0_rxeq_txcoeff_reg[10] ,\n_0_rxeq_txcoeff_reg[9] ,\n_0_rxeq_txcoeff_reg[8] ,\n_0_rxeq_txcoeff_reg[7] ,\n_0_rxeq_txcoeff_reg[6] ,rxeq_txcoeff__0}),
        .I9(rxeq_fs__0),
        .O1(n_3_rxeq_scan_i),
        .O2(n_4_rxeq_scan_i),
        .Q({\n_0_rxeq_cnt_reg[2] ,\n_0_rxeq_cnt_reg[1] ,\n_0_rxeq_cnt_reg[0] }),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .out(rxeq_control_reg2),
        .p_0_in__0(p_0_in__0),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[0]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[6] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[10]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[16] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[10]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[11]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[11]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[12]_i_1 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[12]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[13]_i_1 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[13]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[14]_i_1 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[14]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[15]_i_1 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[15]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[16]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[16]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[17]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[17]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[1]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[7] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[2]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[8] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[3]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[9] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[4]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[10] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[4]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[5]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[11] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[5]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[6]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[12] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[6]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[7]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[13] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[7]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[8]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[14] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[8]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[9]_i_1 
       (.I0(\n_0_rxeq_txcoeff_reg[15] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[9]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(CLK),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(CLK),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[10]),
        .Q(\n_0_rxeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(CLK),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[11]),
        .Q(\n_0_rxeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(CLK),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[12]),
        .Q(\n_0_rxeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(CLK),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[13]),
        .Q(\n_0_rxeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(CLK),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[14]),
        .Q(\n_0_rxeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(CLK),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[15]),
        .Q(\n_0_rxeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(CLK),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[16]),
        .Q(\n_0_rxeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(CLK),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[17]),
        .Q(\n_0_rxeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(CLK),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(CLK),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(CLK),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(CLK),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(CLK),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(CLK),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[6]),
        .Q(\n_0_rxeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(CLK),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[7]),
        .Q(\n_0_rxeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(CLK),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[8]),
        .Q(\n_0_rxeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(CLK),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txcoeff[9]),
        .Q(\n_0_rxeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[0]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[1]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[2]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[2]));
LUT4 #(
    .INIT(16'hF045)) 
     \rxeq_txpreset[3]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_txpreset[3]_i_1 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[3]_i_2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[3]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(CLK),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(CLK),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(CLK),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(CLK),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h00001000)) 
     \txeq_preset[0]_i_1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[0]_i_1 ));
LUT5 #(
    .INIT(32'hAEABBABB)) 
     \txeq_preset[10]_i_1 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[10]_i_1 ));
LUT5 #(
    .INIT(32'hAEAABABB)) 
     \txeq_preset[11]_i_1 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[11]_i_1 ));
LUT5 #(
    .INIT(32'h00001574)) 
     \txeq_preset[12]_i_1 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[12]_i_1 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[13]_i_1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[13]_i_1 ));
LUT5 #(
    .INIT(32'h00000410)) 
     \txeq_preset[14]_i_1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(I1),
        .O(\n_0_txeq_preset[14]_i_1 ));
LUT4 #(
    .INIT(16'hAAAB)) 
     \txeq_preset[15]_i_1 
       (.I0(I1),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[15]_i_1 ));
LUT4 #(
    .INIT(16'h0014)) 
     \txeq_preset[16]_i_1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[16]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \txeq_preset[17]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(I1),
        .O(\n_0_txeq_preset[17]_i_1__6 ));
LUT5 #(
    .INIT(32'hAAEABABB)) 
     \txeq_preset[17]_i_2 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[17]_i_2 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[1]_i_1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[1]_i_1 ));
LUT4 #(
    .INIT(16'h00C8)) 
     \txeq_preset[2]_i_1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(I1),
        .O(\n_0_txeq_preset[2]_i_1 ));
LUT5 #(
    .INIT(32'h00003424)) 
     \txeq_preset[3]_i_1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[3]_i_1 ));
LUT5 #(
    .INIT(32'h00000408)) 
     \txeq_preset[7]_i_1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[7]_i_1 ));
LUT5 #(
    .INIT(32'hAAAEBBFB)) 
     \txeq_preset[8]_i_1 
       (.I0(I1),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[8]_i_1 ));
LUT5 #(
    .INIT(32'hAEAEBABB)) 
     \txeq_preset[9]_i_1 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .Q(txeq_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(CLK),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[0]_i_1 ),
        .Q(\n_0_txeq_preset_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(CLK),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[10]_i_1 ),
        .Q(\n_0_txeq_preset_reg[10] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(CLK),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[11]_i_1 ),
        .Q(\n_0_txeq_preset_reg[11] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(CLK),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[12]_i_1 ),
        .Q(\n_0_txeq_preset_reg[12] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(CLK),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[13]_i_1 ),
        .Q(\n_0_txeq_preset_reg[13] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(CLK),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[14]_i_1 ),
        .Q(\n_0_txeq_preset_reg[14] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(CLK),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[15]_i_1 ),
        .Q(\n_0_txeq_preset_reg[15] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(CLK),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[16]_i_1 ),
        .Q(\n_0_txeq_preset_reg[16] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(CLK),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[17]_i_2 ),
        .Q(\n_0_txeq_preset_reg[17] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(CLK),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[1]_i_1 ),
        .Q(\n_0_txeq_preset_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(CLK),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[2]_i_1 ),
        .Q(\n_0_txeq_preset_reg[2] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(CLK),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[3]_i_1 ),
        .Q(\n_0_txeq_preset_reg[3] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[4] 
       (.C(CLK),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[4] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[5] 
       (.C(CLK),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[5] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[6] 
       (.C(CLK),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[6] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(CLK),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[7]_i_1 ),
        .Q(\n_0_txeq_preset_reg[7] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(CLK),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[8]_i_1 ),
        .Q(\n_0_txeq_preset_reg[8] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(CLK),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[9]_i_1 ),
        .Q(\n_0_txeq_preset_reg[9] ),
        .R(1'b0));
LUT3 #(
    .INIT(8'hF8)) 
     \txeq_txcoeff[0]_i_1 
       (.I0(\n_0_txeq_preset_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_txcoeff[0]_i_2 ),
        .O(\n_0_txeq_txcoeff[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
     \txeq_txcoeff[0]_i_2 
       (.I0(\n_0_txeq_txcoeff_reg[7] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[0]_i_2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[10]_i_1 
       (.I0(\n_0_txeq_txcoeff[10]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[10] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[16] ),
        .O(\n_0_txeq_txcoeff[10]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[10]_i_2 
       (.I0(\n_0_txeq_txcoeff_reg[17] ),
        .I1(\n_0_txeq_txcoeff_reg[16] ),
        .I2(\n_0_txeq_txcoeff[10]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[9] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[10]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[10]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[10]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[11]_i_1 
       (.I0(\n_0_txeq_txcoeff[11]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[17] ),
        .O(\n_0_txeq_txcoeff[11]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[11]_i_2 
       (.I0(\n_0_txeq_txcoeff_reg[18] ),
        .I1(\n_0_txeq_txcoeff_reg[17] ),
        .I2(\n_0_txeq_txcoeff[11]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[10] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[11]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[11]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[11]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[12]_i_1 
       (.I0(\n_0_txeq_txcoeff[12]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[12] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[18] ),
        .O(\n_0_txeq_txcoeff[12]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[12]_i_2 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_txeq_txcoeff_reg[18] ),
        .I2(\n_0_txeq_txcoeff[12]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[11] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[12]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[12]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[12]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[13]_i_1 
       (.I0(\n_0_txeq_txcoeff[13]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[13] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[0]),
        .O(\n_0_txeq_txcoeff[13]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[13]_i_2 
       (.I0(txeq_deemph_reg2[1]),
        .I1(txeq_deemph_reg2[0]),
        .I2(\n_0_txeq_txcoeff[13]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[12] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[13]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[13]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[13]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[14]_i_1 
       (.I0(\n_0_txeq_txcoeff[14]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[14] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[1]),
        .O(\n_0_txeq_txcoeff[14]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[14]_i_2 
       (.I0(txeq_deemph_reg2[2]),
        .I1(txeq_deemph_reg2[1]),
        .I2(\n_0_txeq_txcoeff[14]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[14]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[14]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[14]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[15]_i_1 
       (.I0(\n_0_txeq_txcoeff[15]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[2]),
        .O(\n_0_txeq_txcoeff[15]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[15]_i_2 
       (.I0(txeq_deemph_reg2[3]),
        .I1(txeq_deemph_reg2[2]),
        .I2(\n_0_txeq_txcoeff[15]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[14] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[15]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[15]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[15]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[16]_i_1 
       (.I0(\n_0_txeq_txcoeff[16]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[16] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[3]),
        .O(\n_0_txeq_txcoeff[16]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[16]_i_2 
       (.I0(txeq_deemph_reg2[4]),
        .I1(txeq_deemph_reg2[3]),
        .I2(\n_0_txeq_txcoeff[16]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[15] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[16]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[16]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[16]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[17]_i_1 
       (.I0(\n_0_txeq_txcoeff[17]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[17] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[4]),
        .O(\n_0_txeq_txcoeff[17]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[17]_i_2 
       (.I0(txeq_deemph_reg2[5]),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_txeq_txcoeff[17]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[16] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[17]_i_2 ));
LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[17]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[17]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFF01FFFFFFFF)) 
     \txeq_txcoeff[18]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_txeq_txcoeff[18]_i_3 ),
        .I5(\n_0_FSM_onehot_fsm_tx[1]_i_2 ),
        .O(\n_0_txeq_txcoeff[18]_i_1 ));
LUT5 #(
    .INIT(32'hFFFF8A00)) 
     \txeq_txcoeff[18]_i_2 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff[18]_i_4 ),
        .O(\n_0_txeq_txcoeff[18]_i_2 ));
LUT3 #(
    .INIT(8'h40)) 
     \txeq_txcoeff[18]_i_3 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_3 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[18]_i_4 
       (.I0(\n_0_txeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_4 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[1]_i_1 
       (.I0(\n_0_txeq_txcoeff[1]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[7] ),
        .O(\n_0_txeq_txcoeff[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[1]_i_2 
       (.I0(\n_0_txeq_txcoeff_reg[8] ),
        .I1(\n_0_txeq_txcoeff_reg[7] ),
        .I2(\n_0_txeq_txcoeff[1]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[1]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[1]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[2]_i_1 
       (.I0(\n_0_txeq_txcoeff[2]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[8] ),
        .O(\n_0_txeq_txcoeff[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[2]_i_2 
       (.I0(\n_0_txeq_txcoeff_reg[9] ),
        .I1(\n_0_txeq_txcoeff_reg[8] ),
        .I2(\n_0_txeq_txcoeff[2]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[2]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[2]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[3]_i_1 
       (.I0(\n_0_txeq_txcoeff[3]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[9] ),
        .O(\n_0_txeq_txcoeff[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[3]_i_2 
       (.I0(\n_0_txeq_txcoeff_reg[10] ),
        .I1(\n_0_txeq_txcoeff_reg[9] ),
        .I2(\n_0_txeq_txcoeff[3]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[3]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[3]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[4]_i_1 
       (.I0(\n_0_txeq_txcoeff[4]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[10] ),
        .O(\n_0_txeq_txcoeff[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[4]_i_2 
       (.I0(\n_0_txeq_txcoeff_reg[11] ),
        .I1(\n_0_txeq_txcoeff_reg[10] ),
        .I2(\n_0_txeq_txcoeff[4]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[4]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[4]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[5]_i_1 
       (.I0(\n_0_txeq_txcoeff[5]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[11] ),
        .O(\n_0_txeq_txcoeff[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[5]_i_2 
       (.I0(\n_0_txeq_txcoeff_reg[12] ),
        .I1(\n_0_txeq_txcoeff_reg[11] ),
        .I2(\n_0_txeq_txcoeff[5]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[5]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[5]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[6]_i_1 
       (.I0(\n_0_txeq_txcoeff[6]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[12] ),
        .O(\n_0_txeq_txcoeff[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[6]_i_2 
       (.I0(\n_0_txeq_txcoeff_reg[13] ),
        .I1(\n_0_txeq_txcoeff_reg[12] ),
        .I2(\n_0_txeq_txcoeff[6]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[6]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[6]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[7]_i_1 
       (.I0(\n_0_txeq_txcoeff[7]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[7] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .O(\n_0_txeq_txcoeff[7]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[7]_i_2 
       (.I0(\n_0_txeq_txcoeff_reg[14] ),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .I2(\n_0_txeq_txcoeff[7]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[7]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[7]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[8]_i_1 
       (.I0(\n_0_txeq_txcoeff[8]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[8] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[14] ),
        .O(\n_0_txeq_txcoeff[8]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[8]_i_2 
       (.I0(\n_0_txeq_txcoeff_reg[15] ),
        .I1(\n_0_txeq_txcoeff_reg[14] ),
        .I2(\n_0_txeq_txcoeff[8]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[8]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[8]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[8]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[9]_i_1 
       (.I0(\n_0_txeq_txcoeff[9]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[9] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[15] ),
        .O(\n_0_txeq_txcoeff[9]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[9]_i_2 
       (.I0(\n_0_txeq_txcoeff_reg[16] ),
        .I1(\n_0_txeq_txcoeff_reg[15] ),
        .I2(\n_0_txeq_txcoeff[9]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[8] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[9]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[9]_i_3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[9]_i_3 ));
LUT5 #(
    .INIT(32'h4444F444)) 
     \txeq_txcoeff_cnt[0]_i_1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
LUT3 #(
    .INIT(8'h28)) 
     \txeq_txcoeff_cnt[1]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(txeq_txcoeff_cnt[1]));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(CLK),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[0]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(CLK),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[10]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(CLK),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[11]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(CLK),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[12]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(CLK),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[13]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(CLK),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[14]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(CLK),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[15]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(CLK),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[16]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(CLK),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[17]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(CLK),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[18]_i_2 ),
        .Q(\n_0_txeq_txcoeff_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(CLK),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[1]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(CLK),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[2]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(CLK),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[3]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(CLK),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[4]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(CLK),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[5]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(CLK),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[6]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(CLK),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[7]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(CLK),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[8]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(CLK),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[9]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_eq" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_eq_31
   (TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    USER_RXEQ_ADAPT_DONE,
    I1,
    p_0_in__0,
    I2,
    rate_gen3);
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output USER_RXEQ_ADAPT_DONE;
  input I1;
  input p_0_in__0;
  input I2;
  input [0:0]rate_gen3;

  wire I1;
  wire I2;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_RXEQ_ADAPT_DONE;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3__0 ;
  wire \n_0_FSM_onehot_fsm_tx[7]_i_1__0 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[7] ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_1__0 ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_2__0 ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_3__0 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[2] ;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt_reg[0] ;
  wire \n_0_rxeq_cnt_reg[1] ;
  wire \n_0_rxeq_cnt_reg[2] ;
  wire \n_0_rxeq_fs[5]_i_1__0 ;
  wire \n_0_rxeq_lf[5]_i_1__0 ;
  wire n_0_rxeq_new_txcoeff_req_reg;
  wire \n_0_rxeq_preset[0]_i_1__0 ;
  wire \n_0_rxeq_preset[1]_i_1__0 ;
  wire \n_0_rxeq_preset[2]_i_1__0 ;
  wire \n_0_rxeq_preset[2]_i_2__0 ;
  wire n_0_rxeq_preset_valid_reg;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff_reg[10] ;
  wire \n_0_rxeq_txcoeff_reg[11] ;
  wire \n_0_rxeq_txcoeff_reg[12] ;
  wire \n_0_rxeq_txcoeff_reg[13] ;
  wire \n_0_rxeq_txcoeff_reg[14] ;
  wire \n_0_rxeq_txcoeff_reg[15] ;
  wire \n_0_rxeq_txcoeff_reg[16] ;
  wire \n_0_rxeq_txcoeff_reg[17] ;
  wire \n_0_rxeq_txcoeff_reg[6] ;
  wire \n_0_rxeq_txcoeff_reg[7] ;
  wire \n_0_rxeq_txcoeff_reg[8] ;
  wire \n_0_rxeq_txcoeff_reg[9] ;
  wire \n_0_rxeq_txpreset[3]_i_1__0 ;
  wire \n_0_txeq_preset[0]_i_1__0 ;
  wire \n_0_txeq_preset[10]_i_1__0 ;
  wire \n_0_txeq_preset[11]_i_1__0 ;
  wire \n_0_txeq_preset[12]_i_1__0 ;
  wire \n_0_txeq_preset[13]_i_1__0 ;
  wire \n_0_txeq_preset[14]_i_1__0 ;
  wire \n_0_txeq_preset[15]_i_1__0 ;
  wire \n_0_txeq_preset[16]_i_1__0 ;
  wire \n_0_txeq_preset[17]_i_1__5 ;
  wire \n_0_txeq_preset[17]_i_2__0 ;
  wire \n_0_txeq_preset[1]_i_1__0 ;
  wire \n_0_txeq_preset[2]_i_1__0 ;
  wire \n_0_txeq_preset[3]_i_1__0 ;
  wire \n_0_txeq_preset[7]_i_1__0 ;
  wire \n_0_txeq_preset[8]_i_1__0 ;
  wire \n_0_txeq_preset[9]_i_1__0 ;
  wire \n_0_txeq_preset_reg[0] ;
  wire \n_0_txeq_preset_reg[10] ;
  wire \n_0_txeq_preset_reg[11] ;
  wire \n_0_txeq_preset_reg[12] ;
  wire \n_0_txeq_preset_reg[13] ;
  wire \n_0_txeq_preset_reg[14] ;
  wire \n_0_txeq_preset_reg[15] ;
  wire \n_0_txeq_preset_reg[16] ;
  wire \n_0_txeq_preset_reg[17] ;
  wire \n_0_txeq_preset_reg[1] ;
  wire \n_0_txeq_preset_reg[2] ;
  wire \n_0_txeq_preset_reg[3] ;
  wire \n_0_txeq_preset_reg[4] ;
  wire \n_0_txeq_preset_reg[5] ;
  wire \n_0_txeq_preset_reg[6] ;
  wire \n_0_txeq_preset_reg[7] ;
  wire \n_0_txeq_preset_reg[8] ;
  wire \n_0_txeq_preset_reg[9] ;
  wire \n_0_txeq_txcoeff[0]_i_1__0 ;
  wire \n_0_txeq_txcoeff[0]_i_2__0 ;
  wire \n_0_txeq_txcoeff[10]_i_1__0 ;
  wire \n_0_txeq_txcoeff[10]_i_2__0 ;
  wire \n_0_txeq_txcoeff[10]_i_3__0 ;
  wire \n_0_txeq_txcoeff[11]_i_1__0 ;
  wire \n_0_txeq_txcoeff[11]_i_2__0 ;
  wire \n_0_txeq_txcoeff[11]_i_3__0 ;
  wire \n_0_txeq_txcoeff[12]_i_1__0 ;
  wire \n_0_txeq_txcoeff[12]_i_2__0 ;
  wire \n_0_txeq_txcoeff[12]_i_3__0 ;
  wire \n_0_txeq_txcoeff[13]_i_1__0 ;
  wire \n_0_txeq_txcoeff[13]_i_2__0 ;
  wire \n_0_txeq_txcoeff[13]_i_3__0 ;
  wire \n_0_txeq_txcoeff[14]_i_1__0 ;
  wire \n_0_txeq_txcoeff[14]_i_2__0 ;
  wire \n_0_txeq_txcoeff[14]_i_3__0 ;
  wire \n_0_txeq_txcoeff[15]_i_1__0 ;
  wire \n_0_txeq_txcoeff[15]_i_2__0 ;
  wire \n_0_txeq_txcoeff[15]_i_3__0 ;
  wire \n_0_txeq_txcoeff[16]_i_1__0 ;
  wire \n_0_txeq_txcoeff[16]_i_2__0 ;
  wire \n_0_txeq_txcoeff[16]_i_3__0 ;
  wire \n_0_txeq_txcoeff[17]_i_1__0 ;
  wire \n_0_txeq_txcoeff[17]_i_2__0 ;
  wire \n_0_txeq_txcoeff[17]_i_3__0 ;
  wire \n_0_txeq_txcoeff[18]_i_1__0 ;
  wire \n_0_txeq_txcoeff[18]_i_2__0 ;
  wire \n_0_txeq_txcoeff[18]_i_3__0 ;
  wire \n_0_txeq_txcoeff[18]_i_4__0 ;
  wire \n_0_txeq_txcoeff[1]_i_1__0 ;
  wire \n_0_txeq_txcoeff[1]_i_2__0 ;
  wire \n_0_txeq_txcoeff[1]_i_3__0 ;
  wire \n_0_txeq_txcoeff[2]_i_1__0 ;
  wire \n_0_txeq_txcoeff[2]_i_2__0 ;
  wire \n_0_txeq_txcoeff[2]_i_3__0 ;
  wire \n_0_txeq_txcoeff[3]_i_1__0 ;
  wire \n_0_txeq_txcoeff[3]_i_2__0 ;
  wire \n_0_txeq_txcoeff[3]_i_3__0 ;
  wire \n_0_txeq_txcoeff[4]_i_1__0 ;
  wire \n_0_txeq_txcoeff[4]_i_2__0 ;
  wire \n_0_txeq_txcoeff[4]_i_3__0 ;
  wire \n_0_txeq_txcoeff[5]_i_1__0 ;
  wire \n_0_txeq_txcoeff[5]_i_2__0 ;
  wire \n_0_txeq_txcoeff[5]_i_3__0 ;
  wire \n_0_txeq_txcoeff[6]_i_1__0 ;
  wire \n_0_txeq_txcoeff[6]_i_2__0 ;
  wire \n_0_txeq_txcoeff[6]_i_3__0 ;
  wire \n_0_txeq_txcoeff[7]_i_1__0 ;
  wire \n_0_txeq_txcoeff[7]_i_2__0 ;
  wire \n_0_txeq_txcoeff[7]_i_3__0 ;
  wire \n_0_txeq_txcoeff[8]_i_1__0 ;
  wire \n_0_txeq_txcoeff[8]_i_2__0 ;
  wire \n_0_txeq_txcoeff[8]_i_3__0 ;
  wire \n_0_txeq_txcoeff[9]_i_1__0 ;
  wire \n_0_txeq_txcoeff[9]_i_2__0 ;
  wire \n_0_txeq_txcoeff[9]_i_3__0 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire \n_0_txeq_txcoeff_reg[10] ;
  wire \n_0_txeq_txcoeff_reg[11] ;
  wire \n_0_txeq_txcoeff_reg[12] ;
  wire \n_0_txeq_txcoeff_reg[13] ;
  wire \n_0_txeq_txcoeff_reg[14] ;
  wire \n_0_txeq_txcoeff_reg[15] ;
  wire \n_0_txeq_txcoeff_reg[16] ;
  wire \n_0_txeq_txcoeff_reg[17] ;
  wire \n_0_txeq_txcoeff_reg[18] ;
  wire \n_0_txeq_txcoeff_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[2] ;
  wire \n_0_txeq_txcoeff_reg[3] ;
  wire \n_0_txeq_txcoeff_reg[4] ;
  wire \n_0_txeq_txcoeff_reg[5] ;
  wire \n_0_txeq_txcoeff_reg[6] ;
  wire \n_0_txeq_txcoeff_reg[7] ;
  wire \n_0_txeq_txcoeff_reg[8] ;
  wire \n_0_txeq_txcoeff_reg[9] ;
  wire n_1_rxeq_scan_i;
  wire n_3_rxeq_scan_i;
  wire n_4_rxeq_scan_i;
  wire p_0_in__0;
  wire [0:0]rate_gen3;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire [5:0]rxeq_fs;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [1:0]txeq_txcoeff_cnt;

LUT6 #(
    .INIT(64'h000F0008000F8888)) 
     \FSM_onehot_fsm_tx[1]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_tx[1]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I2(txeq_control_reg2[0]),
        .I3(txeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1__0 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[1]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_2__0 ));
LUT5 #(
    .INIT(32'h20202F20)) 
     \FSM_onehot_fsm_tx[3]_i_1__0 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(txeq_preset_done),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1__0 ));
LUT6 #(
    .INIT(64'h45454545FF454545)) 
     \FSM_onehot_fsm_tx[4]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_tx[4]_i_2__0 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1__0 ));
LUT3 #(
    .INIT(8'hFB)) 
     \FSM_onehot_fsm_tx[4]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_2__0 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm_tx[5]_i_1__0 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1__0 ));
LUT6 #(
    .INIT(64'h00000000BABB1011)) 
     \FSM_onehot_fsm_tx[6]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I4(txeq_preset_done),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_3__0 ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1__0 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[6]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
     \FSM_onehot_fsm_tx[6]_i_3__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(txeq_control_reg2[1]),
        .I3(txeq_control_reg2[0]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3__0 ));
LUT5 #(
    .INIT(32'h00000200)) 
     \FSM_onehot_fsm_tx[7]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[7]_i_1__0 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[7]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hBBBB0000BB8B333F)) 
     \FSM_sequential_fsm_rx[0]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx[0]_i_2__0 ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_1__0 ));
LUT4 #(
    .INIT(16'hFF7F)) 
     \FSM_sequential_fsm_rx[0]_i_2__0 
       (.I0(\n_0_rxeq_cnt_reg[2] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[1] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_2__0 ));
LUT6 #(
    .INIT(64'hFDFFFDFFFDFFFD00)) 
     \FSM_sequential_fsm_rx[1]_i_3__0 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I4(rxeq_control_reg2[0]),
        .I5(rxeq_control_reg2[1]),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_3__0 ));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_fsm_rx[0]_i_1__0 ),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(n_0_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_gen3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_30__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[17] ),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_31__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[16] ),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_32__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[15] ),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_33__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[14] ),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_34__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_35__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[4] ),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_36__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[3] ),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_37__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[2] ),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_38__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[1] ),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_39__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[0] ),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_40__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[12] ),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_41__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[11] ),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_42__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[10] ),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_43__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[9] ),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_44__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[8] ),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_45__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[7] ),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_46__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[6] ),
        .O(TXMAINCURSOR[0]));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_4_rxeq_scan_i),
        .Q(USER_RXEQ_ADAPT_DONE),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_3_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h045E0000)) 
     \rxeq_cnt[0]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_cnt_reg[0] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[0]));
LUT5 #(
    .INIT(32'h06600000)) 
     \rxeq_cnt[1]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[1]));
LUT6 #(
    .INIT(64'h0666600000000000)) 
     \rxeq_cnt[2]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_rxeq_cnt_reg[2] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[2]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\n_0_rxeq_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\n_0_rxeq_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\n_0_rxeq_cnt_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[0]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[1]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[2]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[3]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[4]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[4]));
LUT4 #(
    .INIT(16'hA045)) 
     \rxeq_fs[5]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_fs[5]_i_1__0 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[5]_i_2__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[0]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[0]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[1]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[1]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[2]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[2]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[3]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[3]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[4]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[4]));
LUT6 #(
    .INIT(64'hFF008000000000FF)) 
     \rxeq_lf[5]_i_1__0 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_lf[5]_i_1__0 ));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[5]_i_2__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req),
        .Q(n_0_rxeq_new_txcoeff_req_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[0]_i_1__0 
       (.I0(rxeq_preset_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__0 ),
        .I5(rxeq_preset__0[0]),
        .O(\n_0_rxeq_preset[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[1]_i_1__0 
       (.I0(rxeq_preset_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__0 ),
        .I5(rxeq_preset__0[1]),
        .O(\n_0_rxeq_preset[1]_i_1__0 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[2]_i_1__0 
       (.I0(rxeq_preset_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__0 ),
        .I5(rxeq_preset__0[2]),
        .O(\n_0_rxeq_preset[2]_i_1__0 ));
LUT5 #(
    .INIT(32'h88985555)) 
     \rxeq_preset[2]_i_2__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_preset[2]_i_2__0 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[0]_i_1__0 ),
        .Q(rxeq_preset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[1]_i_1__0 ),
        .Q(rxeq_preset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[2]_i_1__0 ),
        .Q(rxeq_preset__0[2]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h04)) 
     rxeq_preset_valid_i_1__0
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_preset_valid));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(n_0_rxeq_preset_valid_reg),
        .R(p_0_in__0));
pcie_7x_0_core_top_pcie_7x_0_core_top_rxeq_scan_82 rxeq_scan_i
       (.D({n_0_rxeq_scan_i,n_1_rxeq_scan_i}),
        .I1(n_0_rxeq_new_txcoeff_req_reg),
        .I10(rxeq_fs__0),
        .I11(rxeq_lf__0),
        .I2(I2),
        .I3(n_0_rxeq_preset_valid_reg),
        .I4({\n_0_FSM_sequential_fsm_rx_reg[2] ,\n_0_FSM_sequential_fsm_rx_reg[1] ,\n_0_FSM_sequential_fsm_rx_reg[0] }),
        .I5(\n_0_FSM_sequential_fsm_rx[1]_i_3__0 ),
        .I6(n_0_rxeq_adapt_done_reg_reg),
        .I7(rxeq_preset__0),
        .I8(rxeq_txpreset__0),
        .I9({\n_0_rxeq_txcoeff_reg[17] ,\n_0_rxeq_txcoeff_reg[16] ,\n_0_rxeq_txcoeff_reg[15] ,\n_0_rxeq_txcoeff_reg[14] ,\n_0_rxeq_txcoeff_reg[13] ,\n_0_rxeq_txcoeff_reg[12] ,\n_0_rxeq_txcoeff_reg[11] ,\n_0_rxeq_txcoeff_reg[10] ,\n_0_rxeq_txcoeff_reg[9] ,\n_0_rxeq_txcoeff_reg[8] ,\n_0_rxeq_txcoeff_reg[7] ,\n_0_rxeq_txcoeff_reg[6] ,rxeq_txcoeff__0}),
        .O1(n_3_rxeq_scan_i),
        .O2(n_4_rxeq_scan_i),
        .Q({\n_0_rxeq_cnt_reg[2] ,\n_0_rxeq_cnt_reg[1] ,\n_0_rxeq_cnt_reg[0] }),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .out(rxeq_control_reg2),
        .p_0_in__0(p_0_in__0),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[0]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[6] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[10]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[16] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[10]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[11]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[11]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[12]_i_1__0 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[12]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[13]_i_1__0 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[13]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[14]_i_1__0 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[14]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[15]_i_1__0 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[15]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[16]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[16]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[17]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[17]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[1]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[7] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[2]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[8] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[3]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[9] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[4]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[10] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[4]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[5]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[11] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[5]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[6]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[12] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[6]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[7]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[13] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[7]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[8]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[14] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[8]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[9]_i_1__0 
       (.I0(\n_0_rxeq_txcoeff_reg[15] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[9]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[10]),
        .Q(\n_0_rxeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[11]),
        .Q(\n_0_rxeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[12]),
        .Q(\n_0_rxeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[13]),
        .Q(\n_0_rxeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[14]),
        .Q(\n_0_rxeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[15]),
        .Q(\n_0_rxeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[16]),
        .Q(\n_0_rxeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[17]),
        .Q(\n_0_rxeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[6]),
        .Q(\n_0_rxeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[7]),
        .Q(\n_0_rxeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[8]),
        .Q(\n_0_rxeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txcoeff[9]),
        .Q(\n_0_rxeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[0]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[1]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[2]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[2]));
LUT4 #(
    .INIT(16'hF045)) 
     \rxeq_txpreset[3]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_txpreset[3]_i_1__0 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[3]_i_2__0 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[3]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h00001000)) 
     \txeq_preset[0]_i_1__0 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[0]_i_1__0 ));
LUT5 #(
    .INIT(32'hAEABBABB)) 
     \txeq_preset[10]_i_1__0 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[10]_i_1__0 ));
LUT5 #(
    .INIT(32'hAEAABABB)) 
     \txeq_preset[11]_i_1__0 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[11]_i_1__0 ));
LUT5 #(
    .INIT(32'h00001574)) 
     \txeq_preset[12]_i_1__0 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[12]_i_1__0 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[13]_i_1__0 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[13]_i_1__0 ));
LUT5 #(
    .INIT(32'h00000410)) 
     \txeq_preset[14]_i_1__0 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(I1),
        .O(\n_0_txeq_preset[14]_i_1__0 ));
LUT4 #(
    .INIT(16'hAAAB)) 
     \txeq_preset[15]_i_1__0 
       (.I0(I1),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[15]_i_1__0 ));
LUT4 #(
    .INIT(16'h0014)) 
     \txeq_preset[16]_i_1__0 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[16]_i_1__0 ));
LUT2 #(
    .INIT(4'hE)) 
     \txeq_preset[17]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(I1),
        .O(\n_0_txeq_preset[17]_i_1__5 ));
LUT5 #(
    .INIT(32'hAAEABABB)) 
     \txeq_preset[17]_i_2__0 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[17]_i_2__0 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[1]_i_1__0 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[1]_i_1__0 ));
LUT4 #(
    .INIT(16'h00C8)) 
     \txeq_preset[2]_i_1__0 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(I1),
        .O(\n_0_txeq_preset[2]_i_1__0 ));
LUT5 #(
    .INIT(32'h00003424)) 
     \txeq_preset[3]_i_1__0 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[3]_i_1__0 ));
LUT5 #(
    .INIT(32'h00000408)) 
     \txeq_preset[7]_i_1__0 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[7]_i_1__0 ));
LUT5 #(
    .INIT(32'hAAAEBBFB)) 
     \txeq_preset[8]_i_1__0 
       (.I0(I1),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[8]_i_1__0 ));
LUT5 #(
    .INIT(32'hAEAEBABB)) 
     \txeq_preset[9]_i_1__0 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[9]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .Q(txeq_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[0]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[10]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[10] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[11]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[11] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[12]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[12] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[13]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[13] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[14]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[14] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[15]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[15] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[16]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[16] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[17]_i_2__0 ),
        .Q(\n_0_txeq_preset_reg[17] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[1]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[2]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[2] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[3]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[3] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[4] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[4] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[5] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[5] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[6] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[6] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[7]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[7] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[8]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[8] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[9]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[9] ),
        .R(1'b0));
LUT3 #(
    .INIT(8'hF8)) 
     \txeq_txcoeff[0]_i_1__0 
       (.I0(\n_0_txeq_preset_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_txcoeff[0]_i_2__0 ),
        .O(\n_0_txeq_txcoeff[0]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
     \txeq_txcoeff[0]_i_2__0 
       (.I0(\n_0_txeq_txcoeff_reg[7] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[0]_i_2__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[10]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[10]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[10] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[16] ),
        .O(\n_0_txeq_txcoeff[10]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[10]_i_2__0 
       (.I0(\n_0_txeq_txcoeff_reg[17] ),
        .I1(\n_0_txeq_txcoeff_reg[16] ),
        .I2(\n_0_txeq_txcoeff[10]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[9] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[10]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[10]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[10]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[11]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[11]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[17] ),
        .O(\n_0_txeq_txcoeff[11]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[11]_i_2__0 
       (.I0(\n_0_txeq_txcoeff_reg[18] ),
        .I1(\n_0_txeq_txcoeff_reg[17] ),
        .I2(\n_0_txeq_txcoeff[11]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[10] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[11]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[11]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[11]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[12]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[12]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[12] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[18] ),
        .O(\n_0_txeq_txcoeff[12]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[12]_i_2__0 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_txeq_txcoeff_reg[18] ),
        .I2(\n_0_txeq_txcoeff[12]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[11] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[12]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[12]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[12]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[13]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[13]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[13] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[0]),
        .O(\n_0_txeq_txcoeff[13]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[13]_i_2__0 
       (.I0(txeq_deemph_reg2[1]),
        .I1(txeq_deemph_reg2[0]),
        .I2(\n_0_txeq_txcoeff[13]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[12] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[13]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[13]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[13]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[14]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[14]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[14] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[1]),
        .O(\n_0_txeq_txcoeff[14]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[14]_i_2__0 
       (.I0(txeq_deemph_reg2[2]),
        .I1(txeq_deemph_reg2[1]),
        .I2(\n_0_txeq_txcoeff[14]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[14]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[14]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[14]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[15]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[15]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[2]),
        .O(\n_0_txeq_txcoeff[15]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[15]_i_2__0 
       (.I0(txeq_deemph_reg2[3]),
        .I1(txeq_deemph_reg2[2]),
        .I2(\n_0_txeq_txcoeff[15]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[14] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[15]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[15]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[15]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[16]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[16]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[16] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[3]),
        .O(\n_0_txeq_txcoeff[16]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[16]_i_2__0 
       (.I0(txeq_deemph_reg2[4]),
        .I1(txeq_deemph_reg2[3]),
        .I2(\n_0_txeq_txcoeff[16]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[15] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[16]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[16]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[16]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[17]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[17]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[17] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[4]),
        .O(\n_0_txeq_txcoeff[17]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[17]_i_2__0 
       (.I0(txeq_deemph_reg2[5]),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_txeq_txcoeff[17]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[16] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[17]_i_2__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[17]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[17]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFFFFF01FFFFFFFF)) 
     \txeq_txcoeff[18]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_txeq_txcoeff[18]_i_3__0 ),
        .I5(\n_0_FSM_onehot_fsm_tx[1]_i_2__0 ),
        .O(\n_0_txeq_txcoeff[18]_i_1__0 ));
LUT5 #(
    .INIT(32'hFFFF8A00)) 
     \txeq_txcoeff[18]_i_2__0 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .O(\n_0_txeq_txcoeff[18]_i_2__0 ));
LUT3 #(
    .INIT(8'h40)) 
     \txeq_txcoeff[18]_i_3__0 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_3__0 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[18]_i_4__0 
       (.I0(\n_0_txeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_4__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[1]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[1]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[7] ),
        .O(\n_0_txeq_txcoeff[1]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[1]_i_2__0 
       (.I0(\n_0_txeq_txcoeff_reg[8] ),
        .I1(\n_0_txeq_txcoeff_reg[7] ),
        .I2(\n_0_txeq_txcoeff[1]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[1]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[1]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[1]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[2]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[2]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[8] ),
        .O(\n_0_txeq_txcoeff[2]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[2]_i_2__0 
       (.I0(\n_0_txeq_txcoeff_reg[9] ),
        .I1(\n_0_txeq_txcoeff_reg[8] ),
        .I2(\n_0_txeq_txcoeff[2]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[2]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[2]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[2]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[3]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[3]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[9] ),
        .O(\n_0_txeq_txcoeff[3]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[3]_i_2__0 
       (.I0(\n_0_txeq_txcoeff_reg[10] ),
        .I1(\n_0_txeq_txcoeff_reg[9] ),
        .I2(\n_0_txeq_txcoeff[3]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[3]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[3]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[3]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[4]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[4]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[10] ),
        .O(\n_0_txeq_txcoeff[4]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[4]_i_2__0 
       (.I0(\n_0_txeq_txcoeff_reg[11] ),
        .I1(\n_0_txeq_txcoeff_reg[10] ),
        .I2(\n_0_txeq_txcoeff[4]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[4]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[4]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[4]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[5]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[5]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[11] ),
        .O(\n_0_txeq_txcoeff[5]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[5]_i_2__0 
       (.I0(\n_0_txeq_txcoeff_reg[12] ),
        .I1(\n_0_txeq_txcoeff_reg[11] ),
        .I2(\n_0_txeq_txcoeff[5]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[5]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[5]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[5]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[6]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[6]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[12] ),
        .O(\n_0_txeq_txcoeff[6]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[6]_i_2__0 
       (.I0(\n_0_txeq_txcoeff_reg[13] ),
        .I1(\n_0_txeq_txcoeff_reg[12] ),
        .I2(\n_0_txeq_txcoeff[6]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[6]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[6]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[6]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[7]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[7]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[7] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .O(\n_0_txeq_txcoeff[7]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[7]_i_2__0 
       (.I0(\n_0_txeq_txcoeff_reg[14] ),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .I2(\n_0_txeq_txcoeff[7]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[7]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[7]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[7]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[8]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[8]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[8] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[14] ),
        .O(\n_0_txeq_txcoeff[8]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[8]_i_2__0 
       (.I0(\n_0_txeq_txcoeff_reg[15] ),
        .I1(\n_0_txeq_txcoeff_reg[14] ),
        .I2(\n_0_txeq_txcoeff[8]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[8]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[8]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[8]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[9]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[9]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[9] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[15] ),
        .O(\n_0_txeq_txcoeff[9]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[9]_i_2__0 
       (.I0(\n_0_txeq_txcoeff_reg[16] ),
        .I1(\n_0_txeq_txcoeff_reg[15] ),
        .I2(\n_0_txeq_txcoeff[9]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[8] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[9]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[9]_i_3__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[9]_i_3__0 ));
LUT5 #(
    .INIT(32'h4444F444)) 
     \txeq_txcoeff_cnt[0]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
LUT3 #(
    .INIT(8'h28)) 
     \txeq_txcoeff_cnt[1]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(txeq_txcoeff_cnt[1]));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[0]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[10]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[11]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[12]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[13]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[14]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[15]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[16]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[17]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[18]_i_2__0 ),
        .Q(\n_0_txeq_txcoeff_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[1]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[2]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[3]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[4]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[5]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[6]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[7]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[8]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[9]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_eq" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_eq_37
   (TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    USER_RXEQ_ADAPT_DONE,
    I1,
    p_0_in__0,
    I2,
    rate_gen3);
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output USER_RXEQ_ADAPT_DONE;
  input I1;
  input p_0_in__0;
  input I2;
  input [0:0]rate_gen3;

  wire I1;
  wire I2;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_RXEQ_ADAPT_DONE;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3__1 ;
  wire \n_0_FSM_onehot_fsm_tx[7]_i_1__1 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[7] ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_1__1 ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_2__1 ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_3__1 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[2] ;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt_reg[0] ;
  wire \n_0_rxeq_cnt_reg[1] ;
  wire \n_0_rxeq_cnt_reg[2] ;
  wire \n_0_rxeq_fs[5]_i_1__1 ;
  wire \n_0_rxeq_lf[5]_i_1__1 ;
  wire n_0_rxeq_new_txcoeff_req_reg;
  wire \n_0_rxeq_preset[0]_i_1__1 ;
  wire \n_0_rxeq_preset[1]_i_1__1 ;
  wire \n_0_rxeq_preset[2]_i_1__1 ;
  wire \n_0_rxeq_preset[2]_i_2__1 ;
  wire n_0_rxeq_preset_valid_reg;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff_reg[10] ;
  wire \n_0_rxeq_txcoeff_reg[11] ;
  wire \n_0_rxeq_txcoeff_reg[12] ;
  wire \n_0_rxeq_txcoeff_reg[13] ;
  wire \n_0_rxeq_txcoeff_reg[14] ;
  wire \n_0_rxeq_txcoeff_reg[15] ;
  wire \n_0_rxeq_txcoeff_reg[16] ;
  wire \n_0_rxeq_txcoeff_reg[17] ;
  wire \n_0_rxeq_txcoeff_reg[6] ;
  wire \n_0_rxeq_txcoeff_reg[7] ;
  wire \n_0_rxeq_txcoeff_reg[8] ;
  wire \n_0_rxeq_txcoeff_reg[9] ;
  wire \n_0_rxeq_txpreset[3]_i_1__1 ;
  wire \n_0_txeq_preset[0]_i_1__1 ;
  wire \n_0_txeq_preset[10]_i_1__1 ;
  wire \n_0_txeq_preset[11]_i_1__1 ;
  wire \n_0_txeq_preset[12]_i_1__1 ;
  wire \n_0_txeq_preset[13]_i_1__1 ;
  wire \n_0_txeq_preset[14]_i_1__1 ;
  wire \n_0_txeq_preset[15]_i_1__1 ;
  wire \n_0_txeq_preset[16]_i_1__1 ;
  wire \n_0_txeq_preset[17]_i_1__4 ;
  wire \n_0_txeq_preset[17]_i_2__1 ;
  wire \n_0_txeq_preset[1]_i_1__1 ;
  wire \n_0_txeq_preset[2]_i_1__1 ;
  wire \n_0_txeq_preset[3]_i_1__1 ;
  wire \n_0_txeq_preset[7]_i_1__1 ;
  wire \n_0_txeq_preset[8]_i_1__1 ;
  wire \n_0_txeq_preset[9]_i_1__1 ;
  wire \n_0_txeq_preset_reg[0] ;
  wire \n_0_txeq_preset_reg[10] ;
  wire \n_0_txeq_preset_reg[11] ;
  wire \n_0_txeq_preset_reg[12] ;
  wire \n_0_txeq_preset_reg[13] ;
  wire \n_0_txeq_preset_reg[14] ;
  wire \n_0_txeq_preset_reg[15] ;
  wire \n_0_txeq_preset_reg[16] ;
  wire \n_0_txeq_preset_reg[17] ;
  wire \n_0_txeq_preset_reg[1] ;
  wire \n_0_txeq_preset_reg[2] ;
  wire \n_0_txeq_preset_reg[3] ;
  wire \n_0_txeq_preset_reg[4] ;
  wire \n_0_txeq_preset_reg[5] ;
  wire \n_0_txeq_preset_reg[6] ;
  wire \n_0_txeq_preset_reg[7] ;
  wire \n_0_txeq_preset_reg[8] ;
  wire \n_0_txeq_preset_reg[9] ;
  wire \n_0_txeq_txcoeff[0]_i_1__1 ;
  wire \n_0_txeq_txcoeff[0]_i_2__1 ;
  wire \n_0_txeq_txcoeff[10]_i_1__1 ;
  wire \n_0_txeq_txcoeff[10]_i_2__1 ;
  wire \n_0_txeq_txcoeff[10]_i_3__1 ;
  wire \n_0_txeq_txcoeff[11]_i_1__1 ;
  wire \n_0_txeq_txcoeff[11]_i_2__1 ;
  wire \n_0_txeq_txcoeff[11]_i_3__1 ;
  wire \n_0_txeq_txcoeff[12]_i_1__1 ;
  wire \n_0_txeq_txcoeff[12]_i_2__1 ;
  wire \n_0_txeq_txcoeff[12]_i_3__1 ;
  wire \n_0_txeq_txcoeff[13]_i_1__1 ;
  wire \n_0_txeq_txcoeff[13]_i_2__1 ;
  wire \n_0_txeq_txcoeff[13]_i_3__1 ;
  wire \n_0_txeq_txcoeff[14]_i_1__1 ;
  wire \n_0_txeq_txcoeff[14]_i_2__1 ;
  wire \n_0_txeq_txcoeff[14]_i_3__1 ;
  wire \n_0_txeq_txcoeff[15]_i_1__1 ;
  wire \n_0_txeq_txcoeff[15]_i_2__1 ;
  wire \n_0_txeq_txcoeff[15]_i_3__1 ;
  wire \n_0_txeq_txcoeff[16]_i_1__1 ;
  wire \n_0_txeq_txcoeff[16]_i_2__1 ;
  wire \n_0_txeq_txcoeff[16]_i_3__1 ;
  wire \n_0_txeq_txcoeff[17]_i_1__1 ;
  wire \n_0_txeq_txcoeff[17]_i_2__1 ;
  wire \n_0_txeq_txcoeff[17]_i_3__1 ;
  wire \n_0_txeq_txcoeff[18]_i_1__1 ;
  wire \n_0_txeq_txcoeff[18]_i_2__1 ;
  wire \n_0_txeq_txcoeff[18]_i_3__1 ;
  wire \n_0_txeq_txcoeff[18]_i_4__1 ;
  wire \n_0_txeq_txcoeff[1]_i_1__1 ;
  wire \n_0_txeq_txcoeff[1]_i_2__1 ;
  wire \n_0_txeq_txcoeff[1]_i_3__1 ;
  wire \n_0_txeq_txcoeff[2]_i_1__1 ;
  wire \n_0_txeq_txcoeff[2]_i_2__1 ;
  wire \n_0_txeq_txcoeff[2]_i_3__1 ;
  wire \n_0_txeq_txcoeff[3]_i_1__1 ;
  wire \n_0_txeq_txcoeff[3]_i_2__1 ;
  wire \n_0_txeq_txcoeff[3]_i_3__1 ;
  wire \n_0_txeq_txcoeff[4]_i_1__1 ;
  wire \n_0_txeq_txcoeff[4]_i_2__1 ;
  wire \n_0_txeq_txcoeff[4]_i_3__1 ;
  wire \n_0_txeq_txcoeff[5]_i_1__1 ;
  wire \n_0_txeq_txcoeff[5]_i_2__1 ;
  wire \n_0_txeq_txcoeff[5]_i_3__1 ;
  wire \n_0_txeq_txcoeff[6]_i_1__1 ;
  wire \n_0_txeq_txcoeff[6]_i_2__1 ;
  wire \n_0_txeq_txcoeff[6]_i_3__1 ;
  wire \n_0_txeq_txcoeff[7]_i_1__1 ;
  wire \n_0_txeq_txcoeff[7]_i_2__1 ;
  wire \n_0_txeq_txcoeff[7]_i_3__1 ;
  wire \n_0_txeq_txcoeff[8]_i_1__1 ;
  wire \n_0_txeq_txcoeff[8]_i_2__1 ;
  wire \n_0_txeq_txcoeff[8]_i_3__1 ;
  wire \n_0_txeq_txcoeff[9]_i_1__1 ;
  wire \n_0_txeq_txcoeff[9]_i_2__1 ;
  wire \n_0_txeq_txcoeff[9]_i_3__1 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire \n_0_txeq_txcoeff_reg[10] ;
  wire \n_0_txeq_txcoeff_reg[11] ;
  wire \n_0_txeq_txcoeff_reg[12] ;
  wire \n_0_txeq_txcoeff_reg[13] ;
  wire \n_0_txeq_txcoeff_reg[14] ;
  wire \n_0_txeq_txcoeff_reg[15] ;
  wire \n_0_txeq_txcoeff_reg[16] ;
  wire \n_0_txeq_txcoeff_reg[17] ;
  wire \n_0_txeq_txcoeff_reg[18] ;
  wire \n_0_txeq_txcoeff_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[2] ;
  wire \n_0_txeq_txcoeff_reg[3] ;
  wire \n_0_txeq_txcoeff_reg[4] ;
  wire \n_0_txeq_txcoeff_reg[5] ;
  wire \n_0_txeq_txcoeff_reg[6] ;
  wire \n_0_txeq_txcoeff_reg[7] ;
  wire \n_0_txeq_txcoeff_reg[8] ;
  wire \n_0_txeq_txcoeff_reg[9] ;
  wire n_1_rxeq_scan_i;
  wire n_3_rxeq_scan_i;
  wire n_4_rxeq_scan_i;
  wire p_0_in__0;
  wire [0:0]rate_gen3;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire [5:0]rxeq_fs;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [1:0]txeq_txcoeff_cnt;

LUT6 #(
    .INIT(64'h000F0008000F8888)) 
     \FSM_onehot_fsm_tx[1]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_tx[1]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I2(txeq_control_reg2[0]),
        .I3(txeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1__1 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[1]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_2__1 ));
LUT5 #(
    .INIT(32'h20202F20)) 
     \FSM_onehot_fsm_tx[3]_i_1__1 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(txeq_preset_done),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1__1 ));
LUT6 #(
    .INIT(64'h45454545FF454545)) 
     \FSM_onehot_fsm_tx[4]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_tx[4]_i_2__1 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1__1 ));
LUT3 #(
    .INIT(8'hFB)) 
     \FSM_onehot_fsm_tx[4]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_2__1 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm_tx[5]_i_1__1 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1__1 ));
LUT6 #(
    .INIT(64'h00000000BABB1011)) 
     \FSM_onehot_fsm_tx[6]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I4(txeq_preset_done),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_3__1 ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1__1 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[6]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
     \FSM_onehot_fsm_tx[6]_i_3__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(txeq_control_reg2[1]),
        .I3(txeq_control_reg2[0]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3__1 ));
LUT5 #(
    .INIT(32'h00000200)) 
     \FSM_onehot_fsm_tx[7]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[7]_i_1__1 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[7]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hBBBB0000BB8B333F)) 
     \FSM_sequential_fsm_rx[0]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx[0]_i_2__1 ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_1__1 ));
LUT4 #(
    .INIT(16'hFF7F)) 
     \FSM_sequential_fsm_rx[0]_i_2__1 
       (.I0(\n_0_rxeq_cnt_reg[2] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[1] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_2__1 ));
LUT6 #(
    .INIT(64'hFDFFFDFFFDFFFD00)) 
     \FSM_sequential_fsm_rx[1]_i_3__1 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I4(rxeq_control_reg2[0]),
        .I5(rxeq_control_reg2[1]),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_3__1 ));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_fsm_rx[0]_i_1__1 ),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(n_0_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_gen3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_31__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[17] ),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_32__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[16] ),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_33__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[15] ),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_34__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[14] ),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_35__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_36__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[4] ),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_37__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[3] ),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_38__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[2] ),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_39__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[1] ),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_40__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[0] ),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_41__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[12] ),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_42__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[11] ),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_43__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[10] ),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_44__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[9] ),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_45__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[8] ),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_46__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[7] ),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_47 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[6] ),
        .O(TXMAINCURSOR[0]));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_4_rxeq_scan_i),
        .Q(USER_RXEQ_ADAPT_DONE),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_3_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h045E0000)) 
     \rxeq_cnt[0]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_cnt_reg[0] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[0]));
LUT5 #(
    .INIT(32'h06600000)) 
     \rxeq_cnt[1]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[1]));
LUT6 #(
    .INIT(64'h0666600000000000)) 
     \rxeq_cnt[2]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_rxeq_cnt_reg[2] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[2]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\n_0_rxeq_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\n_0_rxeq_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\n_0_rxeq_cnt_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[0]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[1]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[2]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[3]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[4]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[4]));
LUT4 #(
    .INIT(16'hA045)) 
     \rxeq_fs[5]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_fs[5]_i_1__1 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[5]_i_2__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[0]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[0]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[1]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[1]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[2]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[2]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[3]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[3]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[4]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[4]));
LUT6 #(
    .INIT(64'hFF008000000000FF)) 
     \rxeq_lf[5]_i_1__1 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_lf[5]_i_1__1 ));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[5]_i_2__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req),
        .Q(n_0_rxeq_new_txcoeff_req_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[0]_i_1__1 
       (.I0(rxeq_preset_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__1 ),
        .I5(rxeq_preset__0[0]),
        .O(\n_0_rxeq_preset[0]_i_1__1 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[1]_i_1__1 
       (.I0(rxeq_preset_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__1 ),
        .I5(rxeq_preset__0[1]),
        .O(\n_0_rxeq_preset[1]_i_1__1 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[2]_i_1__1 
       (.I0(rxeq_preset_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__1 ),
        .I5(rxeq_preset__0[2]),
        .O(\n_0_rxeq_preset[2]_i_1__1 ));
LUT5 #(
    .INIT(32'h88985555)) 
     \rxeq_preset[2]_i_2__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_preset[2]_i_2__1 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[0]_i_1__1 ),
        .Q(rxeq_preset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[1]_i_1__1 ),
        .Q(rxeq_preset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[2]_i_1__1 ),
        .Q(rxeq_preset__0[2]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h04)) 
     rxeq_preset_valid_i_1__1
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_preset_valid));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(n_0_rxeq_preset_valid_reg),
        .R(p_0_in__0));
pcie_7x_0_core_top_pcie_7x_0_core_top_rxeq_scan_80 rxeq_scan_i
       (.D({n_0_rxeq_scan_i,n_1_rxeq_scan_i}),
        .I1(n_0_rxeq_new_txcoeff_req_reg),
        .I10(rxeq_fs__0),
        .I11(rxeq_lf__0),
        .I2(I2),
        .I3(n_0_rxeq_preset_valid_reg),
        .I4({\n_0_FSM_sequential_fsm_rx_reg[2] ,\n_0_FSM_sequential_fsm_rx_reg[1] ,\n_0_FSM_sequential_fsm_rx_reg[0] }),
        .I5(\n_0_FSM_sequential_fsm_rx[1]_i_3__1 ),
        .I6(n_0_rxeq_adapt_done_reg_reg),
        .I7(rxeq_preset__0),
        .I8(rxeq_txpreset__0),
        .I9({\n_0_rxeq_txcoeff_reg[17] ,\n_0_rxeq_txcoeff_reg[16] ,\n_0_rxeq_txcoeff_reg[15] ,\n_0_rxeq_txcoeff_reg[14] ,\n_0_rxeq_txcoeff_reg[13] ,\n_0_rxeq_txcoeff_reg[12] ,\n_0_rxeq_txcoeff_reg[11] ,\n_0_rxeq_txcoeff_reg[10] ,\n_0_rxeq_txcoeff_reg[9] ,\n_0_rxeq_txcoeff_reg[8] ,\n_0_rxeq_txcoeff_reg[7] ,\n_0_rxeq_txcoeff_reg[6] ,rxeq_txcoeff__0}),
        .O1(n_3_rxeq_scan_i),
        .O2(n_4_rxeq_scan_i),
        .Q({\n_0_rxeq_cnt_reg[2] ,\n_0_rxeq_cnt_reg[1] ,\n_0_rxeq_cnt_reg[0] }),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .out(rxeq_control_reg2),
        .p_0_in__0(p_0_in__0),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[0]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[6] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[10]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[16] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[10]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[11]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[11]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[12]_i_1__1 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[12]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[13]_i_1__1 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[13]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[14]_i_1__1 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[14]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[15]_i_1__1 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[15]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[16]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[16]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[17]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[17]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[1]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[7] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[2]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[8] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[3]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[9] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[4]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[10] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[4]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[5]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[11] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[5]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[6]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[12] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[6]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[7]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[13] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[7]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[8]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[14] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[8]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[9]_i_1__1 
       (.I0(\n_0_rxeq_txcoeff_reg[15] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[9]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[10]),
        .Q(\n_0_rxeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[11]),
        .Q(\n_0_rxeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[12]),
        .Q(\n_0_rxeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[13]),
        .Q(\n_0_rxeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[14]),
        .Q(\n_0_rxeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[15]),
        .Q(\n_0_rxeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[16]),
        .Q(\n_0_rxeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[17]),
        .Q(\n_0_rxeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[6]),
        .Q(\n_0_rxeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[7]),
        .Q(\n_0_rxeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[8]),
        .Q(\n_0_rxeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txcoeff[9]),
        .Q(\n_0_rxeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[0]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[1]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[2]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[2]));
LUT4 #(
    .INIT(16'hF045)) 
     \rxeq_txpreset[3]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_txpreset[3]_i_1__1 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[3]_i_2__1 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[3]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h00001000)) 
     \txeq_preset[0]_i_1__1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[0]_i_1__1 ));
LUT5 #(
    .INIT(32'hAEABBABB)) 
     \txeq_preset[10]_i_1__1 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[10]_i_1__1 ));
LUT5 #(
    .INIT(32'hAEAABABB)) 
     \txeq_preset[11]_i_1__1 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[11]_i_1__1 ));
LUT5 #(
    .INIT(32'h00001574)) 
     \txeq_preset[12]_i_1__1 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[12]_i_1__1 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[13]_i_1__1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[13]_i_1__1 ));
LUT5 #(
    .INIT(32'h00000410)) 
     \txeq_preset[14]_i_1__1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(I1),
        .O(\n_0_txeq_preset[14]_i_1__1 ));
LUT4 #(
    .INIT(16'hAAAB)) 
     \txeq_preset[15]_i_1__1 
       (.I0(I1),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[15]_i_1__1 ));
LUT4 #(
    .INIT(16'h0014)) 
     \txeq_preset[16]_i_1__1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[16]_i_1__1 ));
LUT2 #(
    .INIT(4'hE)) 
     \txeq_preset[17]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(I1),
        .O(\n_0_txeq_preset[17]_i_1__4 ));
LUT5 #(
    .INIT(32'hAAEABABB)) 
     \txeq_preset[17]_i_2__1 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[17]_i_2__1 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[1]_i_1__1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[1]_i_1__1 ));
LUT4 #(
    .INIT(16'h00C8)) 
     \txeq_preset[2]_i_1__1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(I1),
        .O(\n_0_txeq_preset[2]_i_1__1 ));
LUT5 #(
    .INIT(32'h00003424)) 
     \txeq_preset[3]_i_1__1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[3]_i_1__1 ));
LUT5 #(
    .INIT(32'h00000408)) 
     \txeq_preset[7]_i_1__1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[7]_i_1__1 ));
LUT5 #(
    .INIT(32'hAAAEBBFB)) 
     \txeq_preset[8]_i_1__1 
       (.I0(I1),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[8]_i_1__1 ));
LUT5 #(
    .INIT(32'hAEAEBABB)) 
     \txeq_preset[9]_i_1__1 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[9]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .Q(txeq_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[0]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[10]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[10] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[11]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[11] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[12]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[12] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[13]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[13] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[14]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[14] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[15]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[15] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[16]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[16] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[17]_i_2__1 ),
        .Q(\n_0_txeq_preset_reg[17] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[1]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[2]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[2] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[3]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[3] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[4] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[4] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[5] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[5] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[6] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[6] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[7]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[7] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[8]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[8] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[9]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[9] ),
        .R(1'b0));
LUT3 #(
    .INIT(8'hF8)) 
     \txeq_txcoeff[0]_i_1__1 
       (.I0(\n_0_txeq_preset_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_txcoeff[0]_i_2__1 ),
        .O(\n_0_txeq_txcoeff[0]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
     \txeq_txcoeff[0]_i_2__1 
       (.I0(\n_0_txeq_txcoeff_reg[7] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[0]_i_2__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[10]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[10]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[10] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[16] ),
        .O(\n_0_txeq_txcoeff[10]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[10]_i_2__1 
       (.I0(\n_0_txeq_txcoeff_reg[17] ),
        .I1(\n_0_txeq_txcoeff_reg[16] ),
        .I2(\n_0_txeq_txcoeff[10]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[9] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[10]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[10]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[10]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[11]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[11]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[17] ),
        .O(\n_0_txeq_txcoeff[11]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[11]_i_2__1 
       (.I0(\n_0_txeq_txcoeff_reg[18] ),
        .I1(\n_0_txeq_txcoeff_reg[17] ),
        .I2(\n_0_txeq_txcoeff[11]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[10] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[11]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[11]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[11]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[12]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[12]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[12] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[18] ),
        .O(\n_0_txeq_txcoeff[12]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[12]_i_2__1 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_txeq_txcoeff_reg[18] ),
        .I2(\n_0_txeq_txcoeff[12]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[11] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[12]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[12]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[12]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[13]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[13]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[13] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[0]),
        .O(\n_0_txeq_txcoeff[13]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[13]_i_2__1 
       (.I0(txeq_deemph_reg2[1]),
        .I1(txeq_deemph_reg2[0]),
        .I2(\n_0_txeq_txcoeff[13]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[12] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[13]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[13]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[13]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[14]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[14]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[14] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[1]),
        .O(\n_0_txeq_txcoeff[14]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[14]_i_2__1 
       (.I0(txeq_deemph_reg2[2]),
        .I1(txeq_deemph_reg2[1]),
        .I2(\n_0_txeq_txcoeff[14]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[14]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[14]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[14]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[15]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[15]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[2]),
        .O(\n_0_txeq_txcoeff[15]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[15]_i_2__1 
       (.I0(txeq_deemph_reg2[3]),
        .I1(txeq_deemph_reg2[2]),
        .I2(\n_0_txeq_txcoeff[15]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[14] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[15]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[15]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[15]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[16]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[16]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[16] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[3]),
        .O(\n_0_txeq_txcoeff[16]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[16]_i_2__1 
       (.I0(txeq_deemph_reg2[4]),
        .I1(txeq_deemph_reg2[3]),
        .I2(\n_0_txeq_txcoeff[16]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[15] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[16]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[16]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[16]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[17]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[17]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[17] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[4]),
        .O(\n_0_txeq_txcoeff[17]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[17]_i_2__1 
       (.I0(txeq_deemph_reg2[5]),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_txeq_txcoeff[17]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[16] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[17]_i_2__1 ));
LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[17]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[17]_i_3__1 ));
LUT6 #(
    .INIT(64'hFFFFFF01FFFFFFFF)) 
     \txeq_txcoeff[18]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_txeq_txcoeff[18]_i_3__1 ),
        .I5(\n_0_FSM_onehot_fsm_tx[1]_i_2__1 ),
        .O(\n_0_txeq_txcoeff[18]_i_1__1 ));
LUT5 #(
    .INIT(32'hFFFF8A00)) 
     \txeq_txcoeff[18]_i_2__1 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .O(\n_0_txeq_txcoeff[18]_i_2__1 ));
LUT3 #(
    .INIT(8'h40)) 
     \txeq_txcoeff[18]_i_3__1 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_3__1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[18]_i_4__1 
       (.I0(\n_0_txeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_4__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[1]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[1]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[7] ),
        .O(\n_0_txeq_txcoeff[1]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[1]_i_2__1 
       (.I0(\n_0_txeq_txcoeff_reg[8] ),
        .I1(\n_0_txeq_txcoeff_reg[7] ),
        .I2(\n_0_txeq_txcoeff[1]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[1]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[1]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[1]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[2]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[2]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[8] ),
        .O(\n_0_txeq_txcoeff[2]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[2]_i_2__1 
       (.I0(\n_0_txeq_txcoeff_reg[9] ),
        .I1(\n_0_txeq_txcoeff_reg[8] ),
        .I2(\n_0_txeq_txcoeff[2]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[2]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[2]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[2]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[3]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[3]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[9] ),
        .O(\n_0_txeq_txcoeff[3]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[3]_i_2__1 
       (.I0(\n_0_txeq_txcoeff_reg[10] ),
        .I1(\n_0_txeq_txcoeff_reg[9] ),
        .I2(\n_0_txeq_txcoeff[3]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[3]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[3]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[3]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[4]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[4]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[10] ),
        .O(\n_0_txeq_txcoeff[4]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[4]_i_2__1 
       (.I0(\n_0_txeq_txcoeff_reg[11] ),
        .I1(\n_0_txeq_txcoeff_reg[10] ),
        .I2(\n_0_txeq_txcoeff[4]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[4]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[4]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[4]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[5]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[5]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[11] ),
        .O(\n_0_txeq_txcoeff[5]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[5]_i_2__1 
       (.I0(\n_0_txeq_txcoeff_reg[12] ),
        .I1(\n_0_txeq_txcoeff_reg[11] ),
        .I2(\n_0_txeq_txcoeff[5]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[5]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[5]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[5]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[6]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[6]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[12] ),
        .O(\n_0_txeq_txcoeff[6]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[6]_i_2__1 
       (.I0(\n_0_txeq_txcoeff_reg[13] ),
        .I1(\n_0_txeq_txcoeff_reg[12] ),
        .I2(\n_0_txeq_txcoeff[6]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[6]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[6]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[6]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[7]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[7]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[7] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .O(\n_0_txeq_txcoeff[7]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[7]_i_2__1 
       (.I0(\n_0_txeq_txcoeff_reg[14] ),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .I2(\n_0_txeq_txcoeff[7]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[7]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[7]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[7]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[8]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[8]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[8] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[14] ),
        .O(\n_0_txeq_txcoeff[8]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[8]_i_2__1 
       (.I0(\n_0_txeq_txcoeff_reg[15] ),
        .I1(\n_0_txeq_txcoeff_reg[14] ),
        .I2(\n_0_txeq_txcoeff[8]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[8]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[8]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[8]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[9]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[9]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[9] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[15] ),
        .O(\n_0_txeq_txcoeff[9]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[9]_i_2__1 
       (.I0(\n_0_txeq_txcoeff_reg[16] ),
        .I1(\n_0_txeq_txcoeff_reg[15] ),
        .I2(\n_0_txeq_txcoeff[9]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[8] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[9]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[9]_i_3__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[9]_i_3__1 ));
LUT5 #(
    .INIT(32'h4444F444)) 
     \txeq_txcoeff_cnt[0]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
LUT3 #(
    .INIT(8'h28)) 
     \txeq_txcoeff_cnt[1]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(txeq_txcoeff_cnt[1]));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[0]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[10]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[11]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[12]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[13]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[14]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[15]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[16]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[17]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[18]_i_2__1 ),
        .Q(\n_0_txeq_txcoeff_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[1]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[2]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[3]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[4]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[5]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[6]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[7]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[8]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[9]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_eq" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_eq_43
   (TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    USER_RXEQ_ADAPT_DONE,
    I1,
    p_0_in__0,
    I2,
    rate_gen3);
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output USER_RXEQ_ADAPT_DONE;
  input I1;
  input p_0_in__0;
  input I2;
  input [0:0]rate_gen3;

  wire I1;
  wire I2;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_RXEQ_ADAPT_DONE;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3__2 ;
  wire \n_0_FSM_onehot_fsm_tx[7]_i_1__2 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[7] ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_1__2 ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_2__2 ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_3__2 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[2] ;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt_reg[0] ;
  wire \n_0_rxeq_cnt_reg[1] ;
  wire \n_0_rxeq_cnt_reg[2] ;
  wire \n_0_rxeq_fs[5]_i_1__2 ;
  wire \n_0_rxeq_lf[5]_i_1__2 ;
  wire n_0_rxeq_new_txcoeff_req_reg;
  wire \n_0_rxeq_preset[0]_i_1__2 ;
  wire \n_0_rxeq_preset[1]_i_1__2 ;
  wire \n_0_rxeq_preset[2]_i_1__2 ;
  wire \n_0_rxeq_preset[2]_i_2__2 ;
  wire n_0_rxeq_preset_valid_reg;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff_reg[10] ;
  wire \n_0_rxeq_txcoeff_reg[11] ;
  wire \n_0_rxeq_txcoeff_reg[12] ;
  wire \n_0_rxeq_txcoeff_reg[13] ;
  wire \n_0_rxeq_txcoeff_reg[14] ;
  wire \n_0_rxeq_txcoeff_reg[15] ;
  wire \n_0_rxeq_txcoeff_reg[16] ;
  wire \n_0_rxeq_txcoeff_reg[17] ;
  wire \n_0_rxeq_txcoeff_reg[6] ;
  wire \n_0_rxeq_txcoeff_reg[7] ;
  wire \n_0_rxeq_txcoeff_reg[8] ;
  wire \n_0_rxeq_txcoeff_reg[9] ;
  wire \n_0_rxeq_txpreset[3]_i_1__2 ;
  wire \n_0_txeq_preset[0]_i_1__2 ;
  wire \n_0_txeq_preset[10]_i_1__2 ;
  wire \n_0_txeq_preset[11]_i_1__2 ;
  wire \n_0_txeq_preset[12]_i_1__2 ;
  wire \n_0_txeq_preset[13]_i_1__2 ;
  wire \n_0_txeq_preset[14]_i_1__2 ;
  wire \n_0_txeq_preset[15]_i_1__2 ;
  wire \n_0_txeq_preset[16]_i_1__2 ;
  wire \n_0_txeq_preset[17]_i_1__3 ;
  wire \n_0_txeq_preset[17]_i_2__2 ;
  wire \n_0_txeq_preset[1]_i_1__2 ;
  wire \n_0_txeq_preset[2]_i_1__2 ;
  wire \n_0_txeq_preset[3]_i_1__2 ;
  wire \n_0_txeq_preset[7]_i_1__2 ;
  wire \n_0_txeq_preset[8]_i_1__2 ;
  wire \n_0_txeq_preset[9]_i_1__2 ;
  wire \n_0_txeq_preset_reg[0] ;
  wire \n_0_txeq_preset_reg[10] ;
  wire \n_0_txeq_preset_reg[11] ;
  wire \n_0_txeq_preset_reg[12] ;
  wire \n_0_txeq_preset_reg[13] ;
  wire \n_0_txeq_preset_reg[14] ;
  wire \n_0_txeq_preset_reg[15] ;
  wire \n_0_txeq_preset_reg[16] ;
  wire \n_0_txeq_preset_reg[17] ;
  wire \n_0_txeq_preset_reg[1] ;
  wire \n_0_txeq_preset_reg[2] ;
  wire \n_0_txeq_preset_reg[3] ;
  wire \n_0_txeq_preset_reg[4] ;
  wire \n_0_txeq_preset_reg[5] ;
  wire \n_0_txeq_preset_reg[6] ;
  wire \n_0_txeq_preset_reg[7] ;
  wire \n_0_txeq_preset_reg[8] ;
  wire \n_0_txeq_preset_reg[9] ;
  wire \n_0_txeq_txcoeff[0]_i_1__2 ;
  wire \n_0_txeq_txcoeff[0]_i_2__2 ;
  wire \n_0_txeq_txcoeff[10]_i_1__2 ;
  wire \n_0_txeq_txcoeff[10]_i_2__2 ;
  wire \n_0_txeq_txcoeff[10]_i_3__2 ;
  wire \n_0_txeq_txcoeff[11]_i_1__2 ;
  wire \n_0_txeq_txcoeff[11]_i_2__2 ;
  wire \n_0_txeq_txcoeff[11]_i_3__2 ;
  wire \n_0_txeq_txcoeff[12]_i_1__2 ;
  wire \n_0_txeq_txcoeff[12]_i_2__2 ;
  wire \n_0_txeq_txcoeff[12]_i_3__2 ;
  wire \n_0_txeq_txcoeff[13]_i_1__2 ;
  wire \n_0_txeq_txcoeff[13]_i_2__2 ;
  wire \n_0_txeq_txcoeff[13]_i_3__2 ;
  wire \n_0_txeq_txcoeff[14]_i_1__2 ;
  wire \n_0_txeq_txcoeff[14]_i_2__2 ;
  wire \n_0_txeq_txcoeff[14]_i_3__2 ;
  wire \n_0_txeq_txcoeff[15]_i_1__2 ;
  wire \n_0_txeq_txcoeff[15]_i_2__2 ;
  wire \n_0_txeq_txcoeff[15]_i_3__2 ;
  wire \n_0_txeq_txcoeff[16]_i_1__2 ;
  wire \n_0_txeq_txcoeff[16]_i_2__2 ;
  wire \n_0_txeq_txcoeff[16]_i_3__2 ;
  wire \n_0_txeq_txcoeff[17]_i_1__2 ;
  wire \n_0_txeq_txcoeff[17]_i_2__2 ;
  wire \n_0_txeq_txcoeff[17]_i_3__2 ;
  wire \n_0_txeq_txcoeff[18]_i_1__2 ;
  wire \n_0_txeq_txcoeff[18]_i_2__2 ;
  wire \n_0_txeq_txcoeff[18]_i_3__2 ;
  wire \n_0_txeq_txcoeff[18]_i_4__2 ;
  wire \n_0_txeq_txcoeff[1]_i_1__2 ;
  wire \n_0_txeq_txcoeff[1]_i_2__2 ;
  wire \n_0_txeq_txcoeff[1]_i_3__2 ;
  wire \n_0_txeq_txcoeff[2]_i_1__2 ;
  wire \n_0_txeq_txcoeff[2]_i_2__2 ;
  wire \n_0_txeq_txcoeff[2]_i_3__2 ;
  wire \n_0_txeq_txcoeff[3]_i_1__2 ;
  wire \n_0_txeq_txcoeff[3]_i_2__2 ;
  wire \n_0_txeq_txcoeff[3]_i_3__2 ;
  wire \n_0_txeq_txcoeff[4]_i_1__2 ;
  wire \n_0_txeq_txcoeff[4]_i_2__2 ;
  wire \n_0_txeq_txcoeff[4]_i_3__2 ;
  wire \n_0_txeq_txcoeff[5]_i_1__2 ;
  wire \n_0_txeq_txcoeff[5]_i_2__2 ;
  wire \n_0_txeq_txcoeff[5]_i_3__2 ;
  wire \n_0_txeq_txcoeff[6]_i_1__2 ;
  wire \n_0_txeq_txcoeff[6]_i_2__2 ;
  wire \n_0_txeq_txcoeff[6]_i_3__2 ;
  wire \n_0_txeq_txcoeff[7]_i_1__2 ;
  wire \n_0_txeq_txcoeff[7]_i_2__2 ;
  wire \n_0_txeq_txcoeff[7]_i_3__2 ;
  wire \n_0_txeq_txcoeff[8]_i_1__2 ;
  wire \n_0_txeq_txcoeff[8]_i_2__2 ;
  wire \n_0_txeq_txcoeff[8]_i_3__2 ;
  wire \n_0_txeq_txcoeff[9]_i_1__2 ;
  wire \n_0_txeq_txcoeff[9]_i_2__2 ;
  wire \n_0_txeq_txcoeff[9]_i_3__2 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire \n_0_txeq_txcoeff_reg[10] ;
  wire \n_0_txeq_txcoeff_reg[11] ;
  wire \n_0_txeq_txcoeff_reg[12] ;
  wire \n_0_txeq_txcoeff_reg[13] ;
  wire \n_0_txeq_txcoeff_reg[14] ;
  wire \n_0_txeq_txcoeff_reg[15] ;
  wire \n_0_txeq_txcoeff_reg[16] ;
  wire \n_0_txeq_txcoeff_reg[17] ;
  wire \n_0_txeq_txcoeff_reg[18] ;
  wire \n_0_txeq_txcoeff_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[2] ;
  wire \n_0_txeq_txcoeff_reg[3] ;
  wire \n_0_txeq_txcoeff_reg[4] ;
  wire \n_0_txeq_txcoeff_reg[5] ;
  wire \n_0_txeq_txcoeff_reg[6] ;
  wire \n_0_txeq_txcoeff_reg[7] ;
  wire \n_0_txeq_txcoeff_reg[8] ;
  wire \n_0_txeq_txcoeff_reg[9] ;
  wire n_1_rxeq_scan_i;
  wire n_3_rxeq_scan_i;
  wire n_4_rxeq_scan_i;
  wire p_0_in__0;
  wire [0:0]rate_gen3;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire [5:0]rxeq_fs;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [1:0]txeq_txcoeff_cnt;

LUT6 #(
    .INIT(64'h000F0008000F8888)) 
     \FSM_onehot_fsm_tx[1]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_tx[1]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I2(txeq_control_reg2[0]),
        .I3(txeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1__2 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[1]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_2__2 ));
LUT5 #(
    .INIT(32'h20202F20)) 
     \FSM_onehot_fsm_tx[3]_i_1__2 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(txeq_preset_done),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1__2 ));
LUT6 #(
    .INIT(64'h45454545FF454545)) 
     \FSM_onehot_fsm_tx[4]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_tx[4]_i_2__2 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1__2 ));
LUT3 #(
    .INIT(8'hFB)) 
     \FSM_onehot_fsm_tx[4]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_2__2 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm_tx[5]_i_1__2 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1__2 ));
LUT6 #(
    .INIT(64'h00000000BABB1011)) 
     \FSM_onehot_fsm_tx[6]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I4(txeq_preset_done),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_3__2 ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1__2 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[6]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
     \FSM_onehot_fsm_tx[6]_i_3__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(txeq_control_reg2[1]),
        .I3(txeq_control_reg2[0]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3__2 ));
LUT5 #(
    .INIT(32'h00000200)) 
     \FSM_onehot_fsm_tx[7]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[7]_i_1__2 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[7]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hBBBB0000BB8B333F)) 
     \FSM_sequential_fsm_rx[0]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx[0]_i_2__2 ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_1__2 ));
LUT4 #(
    .INIT(16'hFF7F)) 
     \FSM_sequential_fsm_rx[0]_i_2__2 
       (.I0(\n_0_rxeq_cnt_reg[2] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[1] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_2__2 ));
LUT6 #(
    .INIT(64'hFDFFFDFFFDFFFD00)) 
     \FSM_sequential_fsm_rx[1]_i_3__2 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I4(rxeq_control_reg2[0]),
        .I5(rxeq_control_reg2[1]),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_3__2 ));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_fsm_rx[0]_i_1__2 ),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(n_0_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_gen3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_31__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[17] ),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_32__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[16] ),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_33__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[15] ),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_34__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[14] ),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_35__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_36__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[4] ),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_37__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[3] ),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_38__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[2] ),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_39__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[1] ),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_40__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[0] ),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_41__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[12] ),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_42__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[11] ),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_43__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[10] ),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_44__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[9] ),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_45__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[8] ),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_46__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[7] ),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_47__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[6] ),
        .O(TXMAINCURSOR[0]));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_4_rxeq_scan_i),
        .Q(USER_RXEQ_ADAPT_DONE),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_3_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h045E0000)) 
     \rxeq_cnt[0]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_cnt_reg[0] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[0]));
LUT5 #(
    .INIT(32'h06600000)) 
     \rxeq_cnt[1]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[1]));
LUT6 #(
    .INIT(64'h0666600000000000)) 
     \rxeq_cnt[2]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_rxeq_cnt_reg[2] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[2]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\n_0_rxeq_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\n_0_rxeq_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\n_0_rxeq_cnt_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[0]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[1]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[2]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[3]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[4]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[4]));
LUT4 #(
    .INIT(16'hA045)) 
     \rxeq_fs[5]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_fs[5]_i_1__2 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[5]_i_2__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[0]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[0]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[1]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[1]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[2]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[2]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[3]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[3]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[4]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[4]));
LUT6 #(
    .INIT(64'hFF008000000000FF)) 
     \rxeq_lf[5]_i_1__2 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_lf[5]_i_1__2 ));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[5]_i_2__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req),
        .Q(n_0_rxeq_new_txcoeff_req_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[0]_i_1__2 
       (.I0(rxeq_preset_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__2 ),
        .I5(rxeq_preset__0[0]),
        .O(\n_0_rxeq_preset[0]_i_1__2 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[1]_i_1__2 
       (.I0(rxeq_preset_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__2 ),
        .I5(rxeq_preset__0[1]),
        .O(\n_0_rxeq_preset[1]_i_1__2 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[2]_i_1__2 
       (.I0(rxeq_preset_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__2 ),
        .I5(rxeq_preset__0[2]),
        .O(\n_0_rxeq_preset[2]_i_1__2 ));
LUT5 #(
    .INIT(32'h88985555)) 
     \rxeq_preset[2]_i_2__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_preset[2]_i_2__2 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[0]_i_1__2 ),
        .Q(rxeq_preset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[1]_i_1__2 ),
        .Q(rxeq_preset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[2]_i_1__2 ),
        .Q(rxeq_preset__0[2]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h04)) 
     rxeq_preset_valid_i_1__2
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_preset_valid));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(n_0_rxeq_preset_valid_reg),
        .R(p_0_in__0));
pcie_7x_0_core_top_pcie_7x_0_core_top_rxeq_scan_78 rxeq_scan_i
       (.D({n_0_rxeq_scan_i,n_1_rxeq_scan_i}),
        .I1(n_0_rxeq_new_txcoeff_req_reg),
        .I10(rxeq_fs__0),
        .I11(rxeq_lf__0),
        .I2(I2),
        .I3(n_0_rxeq_preset_valid_reg),
        .I4({\n_0_FSM_sequential_fsm_rx_reg[2] ,\n_0_FSM_sequential_fsm_rx_reg[1] ,\n_0_FSM_sequential_fsm_rx_reg[0] }),
        .I5(\n_0_FSM_sequential_fsm_rx[1]_i_3__2 ),
        .I6(n_0_rxeq_adapt_done_reg_reg),
        .I7(rxeq_preset__0),
        .I8(rxeq_txpreset__0),
        .I9({\n_0_rxeq_txcoeff_reg[17] ,\n_0_rxeq_txcoeff_reg[16] ,\n_0_rxeq_txcoeff_reg[15] ,\n_0_rxeq_txcoeff_reg[14] ,\n_0_rxeq_txcoeff_reg[13] ,\n_0_rxeq_txcoeff_reg[12] ,\n_0_rxeq_txcoeff_reg[11] ,\n_0_rxeq_txcoeff_reg[10] ,\n_0_rxeq_txcoeff_reg[9] ,\n_0_rxeq_txcoeff_reg[8] ,\n_0_rxeq_txcoeff_reg[7] ,\n_0_rxeq_txcoeff_reg[6] ,rxeq_txcoeff__0}),
        .O1(n_3_rxeq_scan_i),
        .O2(n_4_rxeq_scan_i),
        .Q({\n_0_rxeq_cnt_reg[2] ,\n_0_rxeq_cnt_reg[1] ,\n_0_rxeq_cnt_reg[0] }),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .out(rxeq_control_reg2),
        .p_0_in__0(p_0_in__0),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[0]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[6] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[10]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[16] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[10]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[11]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[11]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[12]_i_1__2 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[12]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[13]_i_1__2 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[13]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[14]_i_1__2 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[14]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[15]_i_1__2 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[15]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[16]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[16]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[17]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[17]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[1]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[7] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[2]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[8] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[3]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[9] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[4]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[10] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[4]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[5]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[11] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[5]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[6]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[12] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[6]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[7]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[13] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[7]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[8]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[14] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[8]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[9]_i_1__2 
       (.I0(\n_0_rxeq_txcoeff_reg[15] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[9]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[10]),
        .Q(\n_0_rxeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[11]),
        .Q(\n_0_rxeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[12]),
        .Q(\n_0_rxeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[13]),
        .Q(\n_0_rxeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[14]),
        .Q(\n_0_rxeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[15]),
        .Q(\n_0_rxeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[16]),
        .Q(\n_0_rxeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[17]),
        .Q(\n_0_rxeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[6]),
        .Q(\n_0_rxeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[7]),
        .Q(\n_0_rxeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[8]),
        .Q(\n_0_rxeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txcoeff[9]),
        .Q(\n_0_rxeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[0]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[1]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[2]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[2]));
LUT4 #(
    .INIT(16'hF045)) 
     \rxeq_txpreset[3]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_txpreset[3]_i_1__2 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[3]_i_2__2 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[3]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h00001000)) 
     \txeq_preset[0]_i_1__2 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[0]_i_1__2 ));
LUT5 #(
    .INIT(32'hAEABBABB)) 
     \txeq_preset[10]_i_1__2 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[10]_i_1__2 ));
LUT5 #(
    .INIT(32'hAEAABABB)) 
     \txeq_preset[11]_i_1__2 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[11]_i_1__2 ));
LUT5 #(
    .INIT(32'h00001574)) 
     \txeq_preset[12]_i_1__2 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[12]_i_1__2 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[13]_i_1__2 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[13]_i_1__2 ));
LUT5 #(
    .INIT(32'h00000410)) 
     \txeq_preset[14]_i_1__2 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(I1),
        .O(\n_0_txeq_preset[14]_i_1__2 ));
LUT4 #(
    .INIT(16'hAAAB)) 
     \txeq_preset[15]_i_1__2 
       (.I0(I1),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[15]_i_1__2 ));
LUT4 #(
    .INIT(16'h0014)) 
     \txeq_preset[16]_i_1__2 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[16]_i_1__2 ));
LUT2 #(
    .INIT(4'hE)) 
     \txeq_preset[17]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(I1),
        .O(\n_0_txeq_preset[17]_i_1__3 ));
LUT5 #(
    .INIT(32'hAAEABABB)) 
     \txeq_preset[17]_i_2__2 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[17]_i_2__2 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[1]_i_1__2 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[1]_i_1__2 ));
LUT4 #(
    .INIT(16'h00C8)) 
     \txeq_preset[2]_i_1__2 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(I1),
        .O(\n_0_txeq_preset[2]_i_1__2 ));
LUT5 #(
    .INIT(32'h00003424)) 
     \txeq_preset[3]_i_1__2 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[3]_i_1__2 ));
LUT5 #(
    .INIT(32'h00000408)) 
     \txeq_preset[7]_i_1__2 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[7]_i_1__2 ));
LUT5 #(
    .INIT(32'hAAAEBBFB)) 
     \txeq_preset[8]_i_1__2 
       (.I0(I1),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[8]_i_1__2 ));
LUT5 #(
    .INIT(32'hAEAEBABB)) 
     \txeq_preset[9]_i_1__2 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[9]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .Q(txeq_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[0]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[10]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[10] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[11]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[11] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[12]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[12] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[13]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[13] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[14]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[14] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[15]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[15] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[16]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[16] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[17]_i_2__2 ),
        .Q(\n_0_txeq_preset_reg[17] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[1]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[2]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[2] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[3]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[3] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[4] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[4] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[5] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[5] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[6] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[6] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[7]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[7] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[8]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[8] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[9]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[9] ),
        .R(1'b0));
LUT3 #(
    .INIT(8'hF8)) 
     \txeq_txcoeff[0]_i_1__2 
       (.I0(\n_0_txeq_preset_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_txcoeff[0]_i_2__2 ),
        .O(\n_0_txeq_txcoeff[0]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
     \txeq_txcoeff[0]_i_2__2 
       (.I0(\n_0_txeq_txcoeff_reg[7] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[0]_i_2__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[10]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[10]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[10] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[16] ),
        .O(\n_0_txeq_txcoeff[10]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[10]_i_2__2 
       (.I0(\n_0_txeq_txcoeff_reg[17] ),
        .I1(\n_0_txeq_txcoeff_reg[16] ),
        .I2(\n_0_txeq_txcoeff[10]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[9] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[10]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[10]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[10]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[11]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[11]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[17] ),
        .O(\n_0_txeq_txcoeff[11]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[11]_i_2__2 
       (.I0(\n_0_txeq_txcoeff_reg[18] ),
        .I1(\n_0_txeq_txcoeff_reg[17] ),
        .I2(\n_0_txeq_txcoeff[11]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[10] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[11]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[11]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[11]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[12]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[12]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[12] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[18] ),
        .O(\n_0_txeq_txcoeff[12]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[12]_i_2__2 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_txeq_txcoeff_reg[18] ),
        .I2(\n_0_txeq_txcoeff[12]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[11] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[12]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[12]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[12]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[13]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[13]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[13] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[0]),
        .O(\n_0_txeq_txcoeff[13]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[13]_i_2__2 
       (.I0(txeq_deemph_reg2[1]),
        .I1(txeq_deemph_reg2[0]),
        .I2(\n_0_txeq_txcoeff[13]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[12] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[13]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[13]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[13]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[14]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[14]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[14] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[1]),
        .O(\n_0_txeq_txcoeff[14]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[14]_i_2__2 
       (.I0(txeq_deemph_reg2[2]),
        .I1(txeq_deemph_reg2[1]),
        .I2(\n_0_txeq_txcoeff[14]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[14]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[14]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[14]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[15]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[15]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[2]),
        .O(\n_0_txeq_txcoeff[15]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[15]_i_2__2 
       (.I0(txeq_deemph_reg2[3]),
        .I1(txeq_deemph_reg2[2]),
        .I2(\n_0_txeq_txcoeff[15]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[14] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[15]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[15]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[15]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[16]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[16]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[16] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[3]),
        .O(\n_0_txeq_txcoeff[16]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[16]_i_2__2 
       (.I0(txeq_deemph_reg2[4]),
        .I1(txeq_deemph_reg2[3]),
        .I2(\n_0_txeq_txcoeff[16]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[15] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[16]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[16]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[16]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[17]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[17]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[17] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[4]),
        .O(\n_0_txeq_txcoeff[17]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[17]_i_2__2 
       (.I0(txeq_deemph_reg2[5]),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_txeq_txcoeff[17]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[16] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[17]_i_2__2 ));
LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[17]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[17]_i_3__2 ));
LUT6 #(
    .INIT(64'hFFFFFF01FFFFFFFF)) 
     \txeq_txcoeff[18]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_txeq_txcoeff[18]_i_3__2 ),
        .I5(\n_0_FSM_onehot_fsm_tx[1]_i_2__2 ),
        .O(\n_0_txeq_txcoeff[18]_i_1__2 ));
LUT5 #(
    .INIT(32'hFFFF8A00)) 
     \txeq_txcoeff[18]_i_2__2 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .O(\n_0_txeq_txcoeff[18]_i_2__2 ));
LUT3 #(
    .INIT(8'h40)) 
     \txeq_txcoeff[18]_i_3__2 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_3__2 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[18]_i_4__2 
       (.I0(\n_0_txeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_4__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[1]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[1]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[7] ),
        .O(\n_0_txeq_txcoeff[1]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[1]_i_2__2 
       (.I0(\n_0_txeq_txcoeff_reg[8] ),
        .I1(\n_0_txeq_txcoeff_reg[7] ),
        .I2(\n_0_txeq_txcoeff[1]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[1]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[1]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[1]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[2]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[2]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[8] ),
        .O(\n_0_txeq_txcoeff[2]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[2]_i_2__2 
       (.I0(\n_0_txeq_txcoeff_reg[9] ),
        .I1(\n_0_txeq_txcoeff_reg[8] ),
        .I2(\n_0_txeq_txcoeff[2]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[2]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[2]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[2]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[3]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[3]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[9] ),
        .O(\n_0_txeq_txcoeff[3]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[3]_i_2__2 
       (.I0(\n_0_txeq_txcoeff_reg[10] ),
        .I1(\n_0_txeq_txcoeff_reg[9] ),
        .I2(\n_0_txeq_txcoeff[3]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[3]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[3]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[3]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[4]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[4]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[10] ),
        .O(\n_0_txeq_txcoeff[4]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[4]_i_2__2 
       (.I0(\n_0_txeq_txcoeff_reg[11] ),
        .I1(\n_0_txeq_txcoeff_reg[10] ),
        .I2(\n_0_txeq_txcoeff[4]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[4]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[4]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[4]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[5]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[5]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[11] ),
        .O(\n_0_txeq_txcoeff[5]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[5]_i_2__2 
       (.I0(\n_0_txeq_txcoeff_reg[12] ),
        .I1(\n_0_txeq_txcoeff_reg[11] ),
        .I2(\n_0_txeq_txcoeff[5]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[5]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[5]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[5]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[6]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[6]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[12] ),
        .O(\n_0_txeq_txcoeff[6]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[6]_i_2__2 
       (.I0(\n_0_txeq_txcoeff_reg[13] ),
        .I1(\n_0_txeq_txcoeff_reg[12] ),
        .I2(\n_0_txeq_txcoeff[6]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[6]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[6]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[6]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[7]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[7]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[7] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .O(\n_0_txeq_txcoeff[7]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[7]_i_2__2 
       (.I0(\n_0_txeq_txcoeff_reg[14] ),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .I2(\n_0_txeq_txcoeff[7]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[7]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[7]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[7]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[8]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[8]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[8] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[14] ),
        .O(\n_0_txeq_txcoeff[8]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[8]_i_2__2 
       (.I0(\n_0_txeq_txcoeff_reg[15] ),
        .I1(\n_0_txeq_txcoeff_reg[14] ),
        .I2(\n_0_txeq_txcoeff[8]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[8]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[8]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[8]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[9]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[9]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[9] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[15] ),
        .O(\n_0_txeq_txcoeff[9]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[9]_i_2__2 
       (.I0(\n_0_txeq_txcoeff_reg[16] ),
        .I1(\n_0_txeq_txcoeff_reg[15] ),
        .I2(\n_0_txeq_txcoeff[9]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[8] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[9]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[9]_i_3__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[9]_i_3__2 ));
LUT5 #(
    .INIT(32'h4444F444)) 
     \txeq_txcoeff_cnt[0]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
LUT3 #(
    .INIT(8'h28)) 
     \txeq_txcoeff_cnt[1]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(txeq_txcoeff_cnt[1]));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[0]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[10]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[11]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[12]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[13]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[14]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[15]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[16]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[17]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[18]_i_2__2 ),
        .Q(\n_0_txeq_txcoeff_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[1]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[2]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[3]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[4]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[5]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[6]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[7]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[8]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[9]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_eq" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_eq_49
   (TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    USER_RXEQ_ADAPT_DONE,
    I1,
    p_0_in__0,
    I2,
    rate_gen3);
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output USER_RXEQ_ADAPT_DONE;
  input I1;
  input p_0_in__0;
  input I2;
  input [0:0]rate_gen3;

  wire I1;
  wire I2;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_RXEQ_ADAPT_DONE;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_2__3 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_2__3 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2__3 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3__3 ;
  wire \n_0_FSM_onehot_fsm_tx[7]_i_1__3 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[7] ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_1__3 ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_2__3 ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_3__3 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[2] ;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt_reg[0] ;
  wire \n_0_rxeq_cnt_reg[1] ;
  wire \n_0_rxeq_cnt_reg[2] ;
  wire \n_0_rxeq_fs[5]_i_1__3 ;
  wire \n_0_rxeq_lf[5]_i_1__3 ;
  wire n_0_rxeq_new_txcoeff_req_reg;
  wire \n_0_rxeq_preset[0]_i_1__3 ;
  wire \n_0_rxeq_preset[1]_i_1__3 ;
  wire \n_0_rxeq_preset[2]_i_1__3 ;
  wire \n_0_rxeq_preset[2]_i_2__3 ;
  wire n_0_rxeq_preset_valid_reg;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff_reg[10] ;
  wire \n_0_rxeq_txcoeff_reg[11] ;
  wire \n_0_rxeq_txcoeff_reg[12] ;
  wire \n_0_rxeq_txcoeff_reg[13] ;
  wire \n_0_rxeq_txcoeff_reg[14] ;
  wire \n_0_rxeq_txcoeff_reg[15] ;
  wire \n_0_rxeq_txcoeff_reg[16] ;
  wire \n_0_rxeq_txcoeff_reg[17] ;
  wire \n_0_rxeq_txcoeff_reg[6] ;
  wire \n_0_rxeq_txcoeff_reg[7] ;
  wire \n_0_rxeq_txcoeff_reg[8] ;
  wire \n_0_rxeq_txcoeff_reg[9] ;
  wire \n_0_rxeq_txpreset[3]_i_1__3 ;
  wire \n_0_txeq_preset[0]_i_1__3 ;
  wire \n_0_txeq_preset[10]_i_1__3 ;
  wire \n_0_txeq_preset[11]_i_1__3 ;
  wire \n_0_txeq_preset[12]_i_1__3 ;
  wire \n_0_txeq_preset[13]_i_1__3 ;
  wire \n_0_txeq_preset[14]_i_1__3 ;
  wire \n_0_txeq_preset[15]_i_1__3 ;
  wire \n_0_txeq_preset[16]_i_1__3 ;
  wire \n_0_txeq_preset[17]_i_1__2 ;
  wire \n_0_txeq_preset[17]_i_2__3 ;
  wire \n_0_txeq_preset[1]_i_1__3 ;
  wire \n_0_txeq_preset[2]_i_1__3 ;
  wire \n_0_txeq_preset[3]_i_1__3 ;
  wire \n_0_txeq_preset[7]_i_1__3 ;
  wire \n_0_txeq_preset[8]_i_1__3 ;
  wire \n_0_txeq_preset[9]_i_1__3 ;
  wire \n_0_txeq_preset_reg[0] ;
  wire \n_0_txeq_preset_reg[10] ;
  wire \n_0_txeq_preset_reg[11] ;
  wire \n_0_txeq_preset_reg[12] ;
  wire \n_0_txeq_preset_reg[13] ;
  wire \n_0_txeq_preset_reg[14] ;
  wire \n_0_txeq_preset_reg[15] ;
  wire \n_0_txeq_preset_reg[16] ;
  wire \n_0_txeq_preset_reg[17] ;
  wire \n_0_txeq_preset_reg[1] ;
  wire \n_0_txeq_preset_reg[2] ;
  wire \n_0_txeq_preset_reg[3] ;
  wire \n_0_txeq_preset_reg[4] ;
  wire \n_0_txeq_preset_reg[5] ;
  wire \n_0_txeq_preset_reg[6] ;
  wire \n_0_txeq_preset_reg[7] ;
  wire \n_0_txeq_preset_reg[8] ;
  wire \n_0_txeq_preset_reg[9] ;
  wire \n_0_txeq_txcoeff[0]_i_1__3 ;
  wire \n_0_txeq_txcoeff[0]_i_2__3 ;
  wire \n_0_txeq_txcoeff[10]_i_1__3 ;
  wire \n_0_txeq_txcoeff[10]_i_2__3 ;
  wire \n_0_txeq_txcoeff[10]_i_3__3 ;
  wire \n_0_txeq_txcoeff[11]_i_1__3 ;
  wire \n_0_txeq_txcoeff[11]_i_2__3 ;
  wire \n_0_txeq_txcoeff[11]_i_3__3 ;
  wire \n_0_txeq_txcoeff[12]_i_1__3 ;
  wire \n_0_txeq_txcoeff[12]_i_2__3 ;
  wire \n_0_txeq_txcoeff[12]_i_3__3 ;
  wire \n_0_txeq_txcoeff[13]_i_1__3 ;
  wire \n_0_txeq_txcoeff[13]_i_2__3 ;
  wire \n_0_txeq_txcoeff[13]_i_3__3 ;
  wire \n_0_txeq_txcoeff[14]_i_1__3 ;
  wire \n_0_txeq_txcoeff[14]_i_2__3 ;
  wire \n_0_txeq_txcoeff[14]_i_3__3 ;
  wire \n_0_txeq_txcoeff[15]_i_1__3 ;
  wire \n_0_txeq_txcoeff[15]_i_2__3 ;
  wire \n_0_txeq_txcoeff[15]_i_3__3 ;
  wire \n_0_txeq_txcoeff[16]_i_1__3 ;
  wire \n_0_txeq_txcoeff[16]_i_2__3 ;
  wire \n_0_txeq_txcoeff[16]_i_3__3 ;
  wire \n_0_txeq_txcoeff[17]_i_1__3 ;
  wire \n_0_txeq_txcoeff[17]_i_2__3 ;
  wire \n_0_txeq_txcoeff[17]_i_3__3 ;
  wire \n_0_txeq_txcoeff[18]_i_1__3 ;
  wire \n_0_txeq_txcoeff[18]_i_2__3 ;
  wire \n_0_txeq_txcoeff[18]_i_3__3 ;
  wire \n_0_txeq_txcoeff[18]_i_4__3 ;
  wire \n_0_txeq_txcoeff[1]_i_1__3 ;
  wire \n_0_txeq_txcoeff[1]_i_2__3 ;
  wire \n_0_txeq_txcoeff[1]_i_3__3 ;
  wire \n_0_txeq_txcoeff[2]_i_1__3 ;
  wire \n_0_txeq_txcoeff[2]_i_2__3 ;
  wire \n_0_txeq_txcoeff[2]_i_3__3 ;
  wire \n_0_txeq_txcoeff[3]_i_1__3 ;
  wire \n_0_txeq_txcoeff[3]_i_2__3 ;
  wire \n_0_txeq_txcoeff[3]_i_3__3 ;
  wire \n_0_txeq_txcoeff[4]_i_1__3 ;
  wire \n_0_txeq_txcoeff[4]_i_2__3 ;
  wire \n_0_txeq_txcoeff[4]_i_3__3 ;
  wire \n_0_txeq_txcoeff[5]_i_1__3 ;
  wire \n_0_txeq_txcoeff[5]_i_2__3 ;
  wire \n_0_txeq_txcoeff[5]_i_3__3 ;
  wire \n_0_txeq_txcoeff[6]_i_1__3 ;
  wire \n_0_txeq_txcoeff[6]_i_2__3 ;
  wire \n_0_txeq_txcoeff[6]_i_3__3 ;
  wire \n_0_txeq_txcoeff[7]_i_1__3 ;
  wire \n_0_txeq_txcoeff[7]_i_2__3 ;
  wire \n_0_txeq_txcoeff[7]_i_3__3 ;
  wire \n_0_txeq_txcoeff[8]_i_1__3 ;
  wire \n_0_txeq_txcoeff[8]_i_2__3 ;
  wire \n_0_txeq_txcoeff[8]_i_3__3 ;
  wire \n_0_txeq_txcoeff[9]_i_1__3 ;
  wire \n_0_txeq_txcoeff[9]_i_2__3 ;
  wire \n_0_txeq_txcoeff[9]_i_3__3 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire \n_0_txeq_txcoeff_reg[10] ;
  wire \n_0_txeq_txcoeff_reg[11] ;
  wire \n_0_txeq_txcoeff_reg[12] ;
  wire \n_0_txeq_txcoeff_reg[13] ;
  wire \n_0_txeq_txcoeff_reg[14] ;
  wire \n_0_txeq_txcoeff_reg[15] ;
  wire \n_0_txeq_txcoeff_reg[16] ;
  wire \n_0_txeq_txcoeff_reg[17] ;
  wire \n_0_txeq_txcoeff_reg[18] ;
  wire \n_0_txeq_txcoeff_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[2] ;
  wire \n_0_txeq_txcoeff_reg[3] ;
  wire \n_0_txeq_txcoeff_reg[4] ;
  wire \n_0_txeq_txcoeff_reg[5] ;
  wire \n_0_txeq_txcoeff_reg[6] ;
  wire \n_0_txeq_txcoeff_reg[7] ;
  wire \n_0_txeq_txcoeff_reg[8] ;
  wire \n_0_txeq_txcoeff_reg[9] ;
  wire n_1_rxeq_scan_i;
  wire n_3_rxeq_scan_i;
  wire n_4_rxeq_scan_i;
  wire p_0_in__0;
  wire [0:0]rate_gen3;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire [5:0]rxeq_fs;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [1:0]txeq_txcoeff_cnt;

LUT6 #(
    .INIT(64'h000F0008000F8888)) 
     \FSM_onehot_fsm_tx[1]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_tx[1]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__3 ),
        .I2(txeq_control_reg2[0]),
        .I3(txeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1__3 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[1]_i_2__3 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_2__3 ));
LUT5 #(
    .INIT(32'h20202F20)) 
     \FSM_onehot_fsm_tx[3]_i_1__3 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(txeq_preset_done),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1__3 ));
LUT6 #(
    .INIT(64'h45454545FF454545)) 
     \FSM_onehot_fsm_tx[4]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_tx[4]_i_2__3 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1__3 ));
LUT3 #(
    .INIT(8'hFB)) 
     \FSM_onehot_fsm_tx[4]_i_2__3 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_2__3 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm_tx[5]_i_1__3 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1__3 ));
LUT6 #(
    .INIT(64'h00000000BABB1011)) 
     \FSM_onehot_fsm_tx[6]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_2__3 ),
        .I4(txeq_preset_done),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_3__3 ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1__3 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[6]_i_2__3 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2__3 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
     \FSM_onehot_fsm_tx[6]_i_3__3 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(txeq_control_reg2[1]),
        .I3(txeq_control_reg2[0]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3__3 ));
LUT5 #(
    .INIT(32'h00000200)) 
     \FSM_onehot_fsm_tx[7]_i_1__3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[7]_i_1__3 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[7]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hBBBB0000BB8B333F)) 
     \FSM_sequential_fsm_rx[0]_i_1__3 
       (.I0(\n_0_FSM_sequential_fsm_rx[0]_i_2__3 ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_1__3 ));
LUT4 #(
    .INIT(16'hFF7F)) 
     \FSM_sequential_fsm_rx[0]_i_2__3 
       (.I0(\n_0_rxeq_cnt_reg[2] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[1] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_2__3 ));
LUT6 #(
    .INIT(64'hFDFFFDFFFDFFFD00)) 
     \FSM_sequential_fsm_rx[1]_i_3__3 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I4(rxeq_control_reg2[0]),
        .I5(rxeq_control_reg2[1]),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_3__3 ));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_fsm_rx[0]_i_1__3 ),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(n_0_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_gen3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_30__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[17] ),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_31__3 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[16] ),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_32__3 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[15] ),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_33__3 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[14] ),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_34__3 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_35__3 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[4] ),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_36__3 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[3] ),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_37__3 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[2] ),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_38__3 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[1] ),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_39__3 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[0] ),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_40__3 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[12] ),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_41__3 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[11] ),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_42__3 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[10] ),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_43__3 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[9] ),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_44__3 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[8] ),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_45__3 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[7] ),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_46__3 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[6] ),
        .O(TXMAINCURSOR[0]));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_4_rxeq_scan_i),
        .Q(USER_RXEQ_ADAPT_DONE),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_3_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h045E0000)) 
     \rxeq_cnt[0]_i_1__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_cnt_reg[0] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[0]));
LUT5 #(
    .INIT(32'h06600000)) 
     \rxeq_cnt[1]_i_1__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[1]));
LUT6 #(
    .INIT(64'h0666600000000000)) 
     \rxeq_cnt[2]_i_1__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_rxeq_cnt_reg[2] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[2]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\n_0_rxeq_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\n_0_rxeq_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\n_0_rxeq_cnt_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[0]_i_1__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[1]_i_1__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[2]_i_1__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[3]_i_1__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[4]_i_1__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[4]));
LUT4 #(
    .INIT(16'hA045)) 
     \rxeq_fs[5]_i_1__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_fs[5]_i_1__3 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[5]_i_2__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__3 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__3 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__3 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__3 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__3 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__3 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[0]_i_1__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[0]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[1]_i_1__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[1]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[2]_i_1__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[2]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[3]_i_1__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[3]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[4]_i_1__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[4]));
LUT6 #(
    .INIT(64'hFF008000000000FF)) 
     \rxeq_lf[5]_i_1__3 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_lf[5]_i_1__3 ));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[5]_i_2__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__3 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__3 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__3 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__3 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__3 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__3 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req),
        .Q(n_0_rxeq_new_txcoeff_req_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[0]_i_1__3 
       (.I0(rxeq_preset_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__3 ),
        .I5(rxeq_preset__0[0]),
        .O(\n_0_rxeq_preset[0]_i_1__3 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[1]_i_1__3 
       (.I0(rxeq_preset_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__3 ),
        .I5(rxeq_preset__0[1]),
        .O(\n_0_rxeq_preset[1]_i_1__3 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[2]_i_1__3 
       (.I0(rxeq_preset_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__3 ),
        .I5(rxeq_preset__0[2]),
        .O(\n_0_rxeq_preset[2]_i_1__3 ));
LUT5 #(
    .INIT(32'h88985555)) 
     \rxeq_preset[2]_i_2__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_preset[2]_i_2__3 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[0]_i_1__3 ),
        .Q(rxeq_preset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[1]_i_1__3 ),
        .Q(rxeq_preset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[2]_i_1__3 ),
        .Q(rxeq_preset__0[2]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h04)) 
     rxeq_preset_valid_i_1__3
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_preset_valid));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(n_0_rxeq_preset_valid_reg),
        .R(p_0_in__0));
pcie_7x_0_core_top_pcie_7x_0_core_top_rxeq_scan_76 rxeq_scan_i
       (.D({n_0_rxeq_scan_i,n_1_rxeq_scan_i}),
        .I1(n_0_rxeq_new_txcoeff_req_reg),
        .I10(rxeq_fs__0),
        .I11(rxeq_lf__0),
        .I2(I2),
        .I3(n_0_rxeq_preset_valid_reg),
        .I4({\n_0_FSM_sequential_fsm_rx_reg[2] ,\n_0_FSM_sequential_fsm_rx_reg[1] ,\n_0_FSM_sequential_fsm_rx_reg[0] }),
        .I5(\n_0_FSM_sequential_fsm_rx[1]_i_3__3 ),
        .I6(n_0_rxeq_adapt_done_reg_reg),
        .I7(rxeq_preset__0),
        .I8(rxeq_txpreset__0),
        .I9({\n_0_rxeq_txcoeff_reg[17] ,\n_0_rxeq_txcoeff_reg[16] ,\n_0_rxeq_txcoeff_reg[15] ,\n_0_rxeq_txcoeff_reg[14] ,\n_0_rxeq_txcoeff_reg[13] ,\n_0_rxeq_txcoeff_reg[12] ,\n_0_rxeq_txcoeff_reg[11] ,\n_0_rxeq_txcoeff_reg[10] ,\n_0_rxeq_txcoeff_reg[9] ,\n_0_rxeq_txcoeff_reg[8] ,\n_0_rxeq_txcoeff_reg[7] ,\n_0_rxeq_txcoeff_reg[6] ,rxeq_txcoeff__0}),
        .O1(n_3_rxeq_scan_i),
        .O2(n_4_rxeq_scan_i),
        .Q({\n_0_rxeq_cnt_reg[2] ,\n_0_rxeq_cnt_reg[1] ,\n_0_rxeq_cnt_reg[0] }),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .out(rxeq_control_reg2),
        .p_0_in__0(p_0_in__0),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[0]_i_1__3 
       (.I0(\n_0_rxeq_txcoeff_reg[6] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[10]_i_1__3 
       (.I0(\n_0_rxeq_txcoeff_reg[16] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[10]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[11]_i_1__3 
       (.I0(\n_0_rxeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[11]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[12]_i_1__3 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[12]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[13]_i_1__3 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[13]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[14]_i_1__3 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[14]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[15]_i_1__3 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[15]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[16]_i_1__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[16]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[17]_i_1__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[17]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[1]_i_1__3 
       (.I0(\n_0_rxeq_txcoeff_reg[7] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[2]_i_1__3 
       (.I0(\n_0_rxeq_txcoeff_reg[8] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[3]_i_1__3 
       (.I0(\n_0_rxeq_txcoeff_reg[9] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[4]_i_1__3 
       (.I0(\n_0_rxeq_txcoeff_reg[10] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[4]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[5]_i_1__3 
       (.I0(\n_0_rxeq_txcoeff_reg[11] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[5]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[6]_i_1__3 
       (.I0(\n_0_rxeq_txcoeff_reg[12] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[6]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[7]_i_1__3 
       (.I0(\n_0_rxeq_txcoeff_reg[13] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[7]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[8]_i_1__3 
       (.I0(\n_0_rxeq_txcoeff_reg[14] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[8]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[9]_i_1__3 
       (.I0(\n_0_rxeq_txcoeff_reg[15] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[9]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(rxeq_txcoeff[10]),
        .Q(\n_0_rxeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(rxeq_txcoeff[11]),
        .Q(\n_0_rxeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(rxeq_txcoeff[12]),
        .Q(\n_0_rxeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(rxeq_txcoeff[13]),
        .Q(\n_0_rxeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(rxeq_txcoeff[14]),
        .Q(\n_0_rxeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(rxeq_txcoeff[15]),
        .Q(\n_0_rxeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(rxeq_txcoeff[16]),
        .Q(\n_0_rxeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(rxeq_txcoeff[17]),
        .Q(\n_0_rxeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(rxeq_txcoeff[6]),
        .Q(\n_0_rxeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(rxeq_txcoeff[7]),
        .Q(\n_0_rxeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(rxeq_txcoeff[8]),
        .Q(\n_0_rxeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(rxeq_txcoeff[9]),
        .Q(\n_0_rxeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[0]_i_1__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[1]_i_1__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[2]_i_1__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[2]));
LUT4 #(
    .INIT(16'hF045)) 
     \rxeq_txpreset[3]_i_1__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_txpreset[3]_i_1__3 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[3]_i_2__3 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[3]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h00001000)) 
     \txeq_preset[0]_i_1__3 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[0]_i_1__3 ));
LUT5 #(
    .INIT(32'hAEABBABB)) 
     \txeq_preset[10]_i_1__3 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[10]_i_1__3 ));
LUT5 #(
    .INIT(32'hAEAABABB)) 
     \txeq_preset[11]_i_1__3 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[11]_i_1__3 ));
LUT5 #(
    .INIT(32'h00001574)) 
     \txeq_preset[12]_i_1__3 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[12]_i_1__3 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[13]_i_1__3 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[13]_i_1__3 ));
LUT5 #(
    .INIT(32'h00000410)) 
     \txeq_preset[14]_i_1__3 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(I1),
        .O(\n_0_txeq_preset[14]_i_1__3 ));
LUT4 #(
    .INIT(16'hAAAB)) 
     \txeq_preset[15]_i_1__3 
       (.I0(I1),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[15]_i_1__3 ));
LUT4 #(
    .INIT(16'h0014)) 
     \txeq_preset[16]_i_1__3 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[16]_i_1__3 ));
LUT2 #(
    .INIT(4'hE)) 
     \txeq_preset[17]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(I1),
        .O(\n_0_txeq_preset[17]_i_1__2 ));
LUT5 #(
    .INIT(32'hAAEABABB)) 
     \txeq_preset[17]_i_2__3 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[17]_i_2__3 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[1]_i_1__3 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[1]_i_1__3 ));
LUT4 #(
    .INIT(16'h00C8)) 
     \txeq_preset[2]_i_1__3 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(I1),
        .O(\n_0_txeq_preset[2]_i_1__3 ));
LUT5 #(
    .INIT(32'h00003424)) 
     \txeq_preset[3]_i_1__3 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[3]_i_1__3 ));
LUT5 #(
    .INIT(32'h00000408)) 
     \txeq_preset[7]_i_1__3 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[7]_i_1__3 ));
LUT5 #(
    .INIT(32'hAAAEBBFB)) 
     \txeq_preset[8]_i_1__3 
       (.I0(I1),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[8]_i_1__3 ));
LUT5 #(
    .INIT(32'hAEAEBABB)) 
     \txeq_preset[9]_i_1__3 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[9]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .Q(txeq_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[0]_i_1__3 ),
        .Q(\n_0_txeq_preset_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[10]_i_1__3 ),
        .Q(\n_0_txeq_preset_reg[10] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[11]_i_1__3 ),
        .Q(\n_0_txeq_preset_reg[11] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[12]_i_1__3 ),
        .Q(\n_0_txeq_preset_reg[12] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[13]_i_1__3 ),
        .Q(\n_0_txeq_preset_reg[13] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[14]_i_1__3 ),
        .Q(\n_0_txeq_preset_reg[14] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[15]_i_1__3 ),
        .Q(\n_0_txeq_preset_reg[15] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[16]_i_1__3 ),
        .Q(\n_0_txeq_preset_reg[16] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[17]_i_2__3 ),
        .Q(\n_0_txeq_preset_reg[17] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[1]_i_1__3 ),
        .Q(\n_0_txeq_preset_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[2]_i_1__3 ),
        .Q(\n_0_txeq_preset_reg[2] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[3]_i_1__3 ),
        .Q(\n_0_txeq_preset_reg[3] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[4] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[4] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[5] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[5] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[6] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[6] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[7]_i_1__3 ),
        .Q(\n_0_txeq_preset_reg[7] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[8]_i_1__3 ),
        .Q(\n_0_txeq_preset_reg[8] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[9]_i_1__3 ),
        .Q(\n_0_txeq_preset_reg[9] ),
        .R(1'b0));
LUT3 #(
    .INIT(8'hF8)) 
     \txeq_txcoeff[0]_i_1__3 
       (.I0(\n_0_txeq_preset_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_txcoeff[0]_i_2__3 ),
        .O(\n_0_txeq_txcoeff[0]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
     \txeq_txcoeff[0]_i_2__3 
       (.I0(\n_0_txeq_txcoeff_reg[7] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[0]_i_2__3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[10]_i_1__3 
       (.I0(\n_0_txeq_txcoeff[10]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[10] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[16] ),
        .O(\n_0_txeq_txcoeff[10]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[10]_i_2__3 
       (.I0(\n_0_txeq_txcoeff_reg[17] ),
        .I1(\n_0_txeq_txcoeff_reg[16] ),
        .I2(\n_0_txeq_txcoeff[10]_i_3__3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[9] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[10]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[10]_i_3__3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[10]_i_3__3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[11]_i_1__3 
       (.I0(\n_0_txeq_txcoeff[11]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[17] ),
        .O(\n_0_txeq_txcoeff[11]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[11]_i_2__3 
       (.I0(\n_0_txeq_txcoeff_reg[18] ),
        .I1(\n_0_txeq_txcoeff_reg[17] ),
        .I2(\n_0_txeq_txcoeff[11]_i_3__3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[10] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[11]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[11]_i_3__3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[11]_i_3__3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[12]_i_1__3 
       (.I0(\n_0_txeq_txcoeff[12]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[12] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[18] ),
        .O(\n_0_txeq_txcoeff[12]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[12]_i_2__3 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_txeq_txcoeff_reg[18] ),
        .I2(\n_0_txeq_txcoeff[12]_i_3__3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[11] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[12]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[12]_i_3__3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[12]_i_3__3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[13]_i_1__3 
       (.I0(\n_0_txeq_txcoeff[13]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[13] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[0]),
        .O(\n_0_txeq_txcoeff[13]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[13]_i_2__3 
       (.I0(txeq_deemph_reg2[1]),
        .I1(txeq_deemph_reg2[0]),
        .I2(\n_0_txeq_txcoeff[13]_i_3__3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[12] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[13]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[13]_i_3__3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[13]_i_3__3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[14]_i_1__3 
       (.I0(\n_0_txeq_txcoeff[14]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[14] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[1]),
        .O(\n_0_txeq_txcoeff[14]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[14]_i_2__3 
       (.I0(txeq_deemph_reg2[2]),
        .I1(txeq_deemph_reg2[1]),
        .I2(\n_0_txeq_txcoeff[14]_i_3__3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[14]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[14]_i_3__3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[14]_i_3__3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[15]_i_1__3 
       (.I0(\n_0_txeq_txcoeff[15]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[2]),
        .O(\n_0_txeq_txcoeff[15]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[15]_i_2__3 
       (.I0(txeq_deemph_reg2[3]),
        .I1(txeq_deemph_reg2[2]),
        .I2(\n_0_txeq_txcoeff[15]_i_3__3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[14] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[15]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[15]_i_3__3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[15]_i_3__3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[16]_i_1__3 
       (.I0(\n_0_txeq_txcoeff[16]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[16] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[3]),
        .O(\n_0_txeq_txcoeff[16]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[16]_i_2__3 
       (.I0(txeq_deemph_reg2[4]),
        .I1(txeq_deemph_reg2[3]),
        .I2(\n_0_txeq_txcoeff[16]_i_3__3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[15] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[16]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[16]_i_3__3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[16]_i_3__3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[17]_i_1__3 
       (.I0(\n_0_txeq_txcoeff[17]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[17] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[4]),
        .O(\n_0_txeq_txcoeff[17]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[17]_i_2__3 
       (.I0(txeq_deemph_reg2[5]),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_txeq_txcoeff[17]_i_3__3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[16] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[17]_i_2__3 ));
LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[17]_i_3__3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[17]_i_3__3 ));
LUT6 #(
    .INIT(64'hFFFFFF01FFFFFFFF)) 
     \txeq_txcoeff[18]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_txeq_txcoeff[18]_i_3__3 ),
        .I5(\n_0_FSM_onehot_fsm_tx[1]_i_2__3 ),
        .O(\n_0_txeq_txcoeff[18]_i_1__3 ));
LUT5 #(
    .INIT(32'hFFFF8A00)) 
     \txeq_txcoeff[18]_i_2__3 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .O(\n_0_txeq_txcoeff[18]_i_2__3 ));
LUT3 #(
    .INIT(8'h40)) 
     \txeq_txcoeff[18]_i_3__3 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_3__3 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[18]_i_4__3 
       (.I0(\n_0_txeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_4__3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[1]_i_1__3 
       (.I0(\n_0_txeq_txcoeff[1]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[7] ),
        .O(\n_0_txeq_txcoeff[1]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[1]_i_2__3 
       (.I0(\n_0_txeq_txcoeff_reg[8] ),
        .I1(\n_0_txeq_txcoeff_reg[7] ),
        .I2(\n_0_txeq_txcoeff[1]_i_3__3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[1]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[1]_i_3__3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[1]_i_3__3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[2]_i_1__3 
       (.I0(\n_0_txeq_txcoeff[2]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[8] ),
        .O(\n_0_txeq_txcoeff[2]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[2]_i_2__3 
       (.I0(\n_0_txeq_txcoeff_reg[9] ),
        .I1(\n_0_txeq_txcoeff_reg[8] ),
        .I2(\n_0_txeq_txcoeff[2]_i_3__3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[2]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[2]_i_3__3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[2]_i_3__3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[3]_i_1__3 
       (.I0(\n_0_txeq_txcoeff[3]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[9] ),
        .O(\n_0_txeq_txcoeff[3]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[3]_i_2__3 
       (.I0(\n_0_txeq_txcoeff_reg[10] ),
        .I1(\n_0_txeq_txcoeff_reg[9] ),
        .I2(\n_0_txeq_txcoeff[3]_i_3__3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[3]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[3]_i_3__3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[3]_i_3__3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[4]_i_1__3 
       (.I0(\n_0_txeq_txcoeff[4]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[10] ),
        .O(\n_0_txeq_txcoeff[4]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[4]_i_2__3 
       (.I0(\n_0_txeq_txcoeff_reg[11] ),
        .I1(\n_0_txeq_txcoeff_reg[10] ),
        .I2(\n_0_txeq_txcoeff[4]_i_3__3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[4]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[4]_i_3__3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[4]_i_3__3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[5]_i_1__3 
       (.I0(\n_0_txeq_txcoeff[5]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[11] ),
        .O(\n_0_txeq_txcoeff[5]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[5]_i_2__3 
       (.I0(\n_0_txeq_txcoeff_reg[12] ),
        .I1(\n_0_txeq_txcoeff_reg[11] ),
        .I2(\n_0_txeq_txcoeff[5]_i_3__3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[5]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[5]_i_3__3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[5]_i_3__3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[6]_i_1__3 
       (.I0(\n_0_txeq_txcoeff[6]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[12] ),
        .O(\n_0_txeq_txcoeff[6]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[6]_i_2__3 
       (.I0(\n_0_txeq_txcoeff_reg[13] ),
        .I1(\n_0_txeq_txcoeff_reg[12] ),
        .I2(\n_0_txeq_txcoeff[6]_i_3__3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[6]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[6]_i_3__3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[6]_i_3__3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[7]_i_1__3 
       (.I0(\n_0_txeq_txcoeff[7]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[7] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .O(\n_0_txeq_txcoeff[7]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[7]_i_2__3 
       (.I0(\n_0_txeq_txcoeff_reg[14] ),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .I2(\n_0_txeq_txcoeff[7]_i_3__3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[7]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[7]_i_3__3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[7]_i_3__3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[8]_i_1__3 
       (.I0(\n_0_txeq_txcoeff[8]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[8] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[14] ),
        .O(\n_0_txeq_txcoeff[8]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[8]_i_2__3 
       (.I0(\n_0_txeq_txcoeff_reg[15] ),
        .I1(\n_0_txeq_txcoeff_reg[14] ),
        .I2(\n_0_txeq_txcoeff[8]_i_3__3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[8]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[8]_i_3__3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[8]_i_3__3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[9]_i_1__3 
       (.I0(\n_0_txeq_txcoeff[9]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[9] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[15] ),
        .O(\n_0_txeq_txcoeff[9]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[9]_i_2__3 
       (.I0(\n_0_txeq_txcoeff_reg[16] ),
        .I1(\n_0_txeq_txcoeff_reg[15] ),
        .I2(\n_0_txeq_txcoeff[9]_i_3__3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[8] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[9]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[9]_i_3__3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[9]_i_3__3 ));
LUT5 #(
    .INIT(32'h4444F444)) 
     \txeq_txcoeff_cnt[0]_i_1__3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
LUT3 #(
    .INIT(8'h28)) 
     \txeq_txcoeff_cnt[1]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(txeq_txcoeff_cnt[1]));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[0]_i_1__3 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[10]_i_1__3 ),
        .Q(\n_0_txeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[11]_i_1__3 ),
        .Q(\n_0_txeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[12]_i_1__3 ),
        .Q(\n_0_txeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[13]_i_1__3 ),
        .Q(\n_0_txeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[14]_i_1__3 ),
        .Q(\n_0_txeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[15]_i_1__3 ),
        .Q(\n_0_txeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[16]_i_1__3 ),
        .Q(\n_0_txeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[17]_i_1__3 ),
        .Q(\n_0_txeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[18]_i_2__3 ),
        .Q(\n_0_txeq_txcoeff_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[1]_i_1__3 ),
        .Q(\n_0_txeq_txcoeff_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[2]_i_1__3 ),
        .Q(\n_0_txeq_txcoeff_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[3]_i_1__3 ),
        .Q(\n_0_txeq_txcoeff_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[4]_i_1__3 ),
        .Q(\n_0_txeq_txcoeff_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[5]_i_1__3 ),
        .Q(\n_0_txeq_txcoeff_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[6]_i_1__3 ),
        .Q(\n_0_txeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[7]_i_1__3 ),
        .Q(\n_0_txeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[8]_i_1__3 ),
        .Q(\n_0_txeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[9]_i_1__3 ),
        .Q(\n_0_txeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_eq" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_eq_56
   (TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    USER_RXEQ_ADAPT_DONE,
    I1,
    p_0_in__0,
    I2,
    rate_gen3);
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output USER_RXEQ_ADAPT_DONE;
  input I1;
  input p_0_in__0;
  input I2;
  input [0:0]rate_gen3;

  wire I1;
  wire I2;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_RXEQ_ADAPT_DONE;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_2__4 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_2__4 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2__4 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3__4 ;
  wire \n_0_FSM_onehot_fsm_tx[7]_i_1__4 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[7] ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_1__4 ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_2__4 ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_3__4 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[2] ;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt_reg[0] ;
  wire \n_0_rxeq_cnt_reg[1] ;
  wire \n_0_rxeq_cnt_reg[2] ;
  wire \n_0_rxeq_fs[5]_i_1__4 ;
  wire \n_0_rxeq_lf[5]_i_1__4 ;
  wire n_0_rxeq_new_txcoeff_req_reg;
  wire \n_0_rxeq_preset[0]_i_1__4 ;
  wire \n_0_rxeq_preset[1]_i_1__4 ;
  wire \n_0_rxeq_preset[2]_i_1__4 ;
  wire \n_0_rxeq_preset[2]_i_2__4 ;
  wire n_0_rxeq_preset_valid_reg;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff_reg[10] ;
  wire \n_0_rxeq_txcoeff_reg[11] ;
  wire \n_0_rxeq_txcoeff_reg[12] ;
  wire \n_0_rxeq_txcoeff_reg[13] ;
  wire \n_0_rxeq_txcoeff_reg[14] ;
  wire \n_0_rxeq_txcoeff_reg[15] ;
  wire \n_0_rxeq_txcoeff_reg[16] ;
  wire \n_0_rxeq_txcoeff_reg[17] ;
  wire \n_0_rxeq_txcoeff_reg[6] ;
  wire \n_0_rxeq_txcoeff_reg[7] ;
  wire \n_0_rxeq_txcoeff_reg[8] ;
  wire \n_0_rxeq_txcoeff_reg[9] ;
  wire \n_0_rxeq_txpreset[3]_i_1__4 ;
  wire \n_0_txeq_preset[0]_i_1__4 ;
  wire \n_0_txeq_preset[10]_i_1__4 ;
  wire \n_0_txeq_preset[11]_i_1__4 ;
  wire \n_0_txeq_preset[12]_i_1__4 ;
  wire \n_0_txeq_preset[13]_i_1__4 ;
  wire \n_0_txeq_preset[14]_i_1__4 ;
  wire \n_0_txeq_preset[15]_i_1__4 ;
  wire \n_0_txeq_preset[16]_i_1__4 ;
  wire \n_0_txeq_preset[17]_i_1__1 ;
  wire \n_0_txeq_preset[17]_i_2__4 ;
  wire \n_0_txeq_preset[1]_i_1__4 ;
  wire \n_0_txeq_preset[2]_i_1__4 ;
  wire \n_0_txeq_preset[3]_i_1__4 ;
  wire \n_0_txeq_preset[7]_i_1__4 ;
  wire \n_0_txeq_preset[8]_i_1__4 ;
  wire \n_0_txeq_preset[9]_i_1__4 ;
  wire \n_0_txeq_preset_reg[0] ;
  wire \n_0_txeq_preset_reg[10] ;
  wire \n_0_txeq_preset_reg[11] ;
  wire \n_0_txeq_preset_reg[12] ;
  wire \n_0_txeq_preset_reg[13] ;
  wire \n_0_txeq_preset_reg[14] ;
  wire \n_0_txeq_preset_reg[15] ;
  wire \n_0_txeq_preset_reg[16] ;
  wire \n_0_txeq_preset_reg[17] ;
  wire \n_0_txeq_preset_reg[1] ;
  wire \n_0_txeq_preset_reg[2] ;
  wire \n_0_txeq_preset_reg[3] ;
  wire \n_0_txeq_preset_reg[4] ;
  wire \n_0_txeq_preset_reg[5] ;
  wire \n_0_txeq_preset_reg[6] ;
  wire \n_0_txeq_preset_reg[7] ;
  wire \n_0_txeq_preset_reg[8] ;
  wire \n_0_txeq_preset_reg[9] ;
  wire \n_0_txeq_txcoeff[0]_i_1__4 ;
  wire \n_0_txeq_txcoeff[0]_i_2__4 ;
  wire \n_0_txeq_txcoeff[10]_i_1__4 ;
  wire \n_0_txeq_txcoeff[10]_i_2__4 ;
  wire \n_0_txeq_txcoeff[10]_i_3__4 ;
  wire \n_0_txeq_txcoeff[11]_i_1__4 ;
  wire \n_0_txeq_txcoeff[11]_i_2__4 ;
  wire \n_0_txeq_txcoeff[11]_i_3__4 ;
  wire \n_0_txeq_txcoeff[12]_i_1__4 ;
  wire \n_0_txeq_txcoeff[12]_i_2__4 ;
  wire \n_0_txeq_txcoeff[12]_i_3__4 ;
  wire \n_0_txeq_txcoeff[13]_i_1__4 ;
  wire \n_0_txeq_txcoeff[13]_i_2__4 ;
  wire \n_0_txeq_txcoeff[13]_i_3__4 ;
  wire \n_0_txeq_txcoeff[14]_i_1__4 ;
  wire \n_0_txeq_txcoeff[14]_i_2__4 ;
  wire \n_0_txeq_txcoeff[14]_i_3__4 ;
  wire \n_0_txeq_txcoeff[15]_i_1__4 ;
  wire \n_0_txeq_txcoeff[15]_i_2__4 ;
  wire \n_0_txeq_txcoeff[15]_i_3__4 ;
  wire \n_0_txeq_txcoeff[16]_i_1__4 ;
  wire \n_0_txeq_txcoeff[16]_i_2__4 ;
  wire \n_0_txeq_txcoeff[16]_i_3__4 ;
  wire \n_0_txeq_txcoeff[17]_i_1__4 ;
  wire \n_0_txeq_txcoeff[17]_i_2__4 ;
  wire \n_0_txeq_txcoeff[17]_i_3__4 ;
  wire \n_0_txeq_txcoeff[18]_i_1__4 ;
  wire \n_0_txeq_txcoeff[18]_i_2__4 ;
  wire \n_0_txeq_txcoeff[18]_i_3__4 ;
  wire \n_0_txeq_txcoeff[18]_i_4__4 ;
  wire \n_0_txeq_txcoeff[1]_i_1__4 ;
  wire \n_0_txeq_txcoeff[1]_i_2__4 ;
  wire \n_0_txeq_txcoeff[1]_i_3__4 ;
  wire \n_0_txeq_txcoeff[2]_i_1__4 ;
  wire \n_0_txeq_txcoeff[2]_i_2__4 ;
  wire \n_0_txeq_txcoeff[2]_i_3__4 ;
  wire \n_0_txeq_txcoeff[3]_i_1__4 ;
  wire \n_0_txeq_txcoeff[3]_i_2__4 ;
  wire \n_0_txeq_txcoeff[3]_i_3__4 ;
  wire \n_0_txeq_txcoeff[4]_i_1__4 ;
  wire \n_0_txeq_txcoeff[4]_i_2__4 ;
  wire \n_0_txeq_txcoeff[4]_i_3__4 ;
  wire \n_0_txeq_txcoeff[5]_i_1__4 ;
  wire \n_0_txeq_txcoeff[5]_i_2__4 ;
  wire \n_0_txeq_txcoeff[5]_i_3__4 ;
  wire \n_0_txeq_txcoeff[6]_i_1__4 ;
  wire \n_0_txeq_txcoeff[6]_i_2__4 ;
  wire \n_0_txeq_txcoeff[6]_i_3__4 ;
  wire \n_0_txeq_txcoeff[7]_i_1__4 ;
  wire \n_0_txeq_txcoeff[7]_i_2__4 ;
  wire \n_0_txeq_txcoeff[7]_i_3__4 ;
  wire \n_0_txeq_txcoeff[8]_i_1__4 ;
  wire \n_0_txeq_txcoeff[8]_i_2__4 ;
  wire \n_0_txeq_txcoeff[8]_i_3__4 ;
  wire \n_0_txeq_txcoeff[9]_i_1__4 ;
  wire \n_0_txeq_txcoeff[9]_i_2__4 ;
  wire \n_0_txeq_txcoeff[9]_i_3__4 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire \n_0_txeq_txcoeff_reg[10] ;
  wire \n_0_txeq_txcoeff_reg[11] ;
  wire \n_0_txeq_txcoeff_reg[12] ;
  wire \n_0_txeq_txcoeff_reg[13] ;
  wire \n_0_txeq_txcoeff_reg[14] ;
  wire \n_0_txeq_txcoeff_reg[15] ;
  wire \n_0_txeq_txcoeff_reg[16] ;
  wire \n_0_txeq_txcoeff_reg[17] ;
  wire \n_0_txeq_txcoeff_reg[18] ;
  wire \n_0_txeq_txcoeff_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[2] ;
  wire \n_0_txeq_txcoeff_reg[3] ;
  wire \n_0_txeq_txcoeff_reg[4] ;
  wire \n_0_txeq_txcoeff_reg[5] ;
  wire \n_0_txeq_txcoeff_reg[6] ;
  wire \n_0_txeq_txcoeff_reg[7] ;
  wire \n_0_txeq_txcoeff_reg[8] ;
  wire \n_0_txeq_txcoeff_reg[9] ;
  wire n_1_rxeq_scan_i;
  wire n_3_rxeq_scan_i;
  wire n_4_rxeq_scan_i;
  wire p_0_in__0;
  wire [0:0]rate_gen3;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire [5:0]rxeq_fs;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [1:0]txeq_txcoeff_cnt;

LUT6 #(
    .INIT(64'h000F0008000F8888)) 
     \FSM_onehot_fsm_tx[1]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_tx[1]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__4 ),
        .I2(txeq_control_reg2[0]),
        .I3(txeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1__4 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[1]_i_2__4 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_2__4 ));
LUT5 #(
    .INIT(32'h20202F20)) 
     \FSM_onehot_fsm_tx[3]_i_1__4 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(txeq_preset_done),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1__4 ));
LUT6 #(
    .INIT(64'h45454545FF454545)) 
     \FSM_onehot_fsm_tx[4]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_tx[4]_i_2__4 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1__4 ));
LUT3 #(
    .INIT(8'hFB)) 
     \FSM_onehot_fsm_tx[4]_i_2__4 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_2__4 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm_tx[5]_i_1__4 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1__4 ));
LUT6 #(
    .INIT(64'h00000000BABB1011)) 
     \FSM_onehot_fsm_tx[6]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_2__4 ),
        .I4(txeq_preset_done),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_3__4 ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1__4 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[6]_i_2__4 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2__4 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
     \FSM_onehot_fsm_tx[6]_i_3__4 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(txeq_control_reg2[1]),
        .I3(txeq_control_reg2[0]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3__4 ));
LUT5 #(
    .INIT(32'h00000200)) 
     \FSM_onehot_fsm_tx[7]_i_1__4 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[7]_i_1__4 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[7]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hBBBB0000BB8B333F)) 
     \FSM_sequential_fsm_rx[0]_i_1__4 
       (.I0(\n_0_FSM_sequential_fsm_rx[0]_i_2__4 ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_1__4 ));
LUT4 #(
    .INIT(16'hFF7F)) 
     \FSM_sequential_fsm_rx[0]_i_2__4 
       (.I0(\n_0_rxeq_cnt_reg[2] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[1] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_2__4 ));
LUT6 #(
    .INIT(64'hFDFFFDFFFDFFFD00)) 
     \FSM_sequential_fsm_rx[1]_i_3__4 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I4(rxeq_control_reg2[0]),
        .I5(rxeq_control_reg2[1]),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_3__4 ));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_fsm_rx[0]_i_1__4 ),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(n_0_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_gen3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_30__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[17] ),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_31__4 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[16] ),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_32__4 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[15] ),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_33__4 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[14] ),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_34__4 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_35__4 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[4] ),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_36__4 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[3] ),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_37__4 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[2] ),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_38__4 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[1] ),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_39__4 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[0] ),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_40__4 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[12] ),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_41__4 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[11] ),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_42__4 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[10] ),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_43__4 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[9] ),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_44__4 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[8] ),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_45__4 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[7] ),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_46__4 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[6] ),
        .O(TXMAINCURSOR[0]));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_4_rxeq_scan_i),
        .Q(USER_RXEQ_ADAPT_DONE),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_3_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h045E0000)) 
     \rxeq_cnt[0]_i_1__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_cnt_reg[0] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[0]));
LUT5 #(
    .INIT(32'h06600000)) 
     \rxeq_cnt[1]_i_1__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[1]));
LUT6 #(
    .INIT(64'h0666600000000000)) 
     \rxeq_cnt[2]_i_1__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_rxeq_cnt_reg[2] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[2]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\n_0_rxeq_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\n_0_rxeq_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\n_0_rxeq_cnt_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[0]_i_1__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[1]_i_1__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[2]_i_1__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[3]_i_1__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[4]_i_1__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[4]));
LUT4 #(
    .INIT(16'hA045)) 
     \rxeq_fs[5]_i_1__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_fs[5]_i_1__4 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[5]_i_2__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__4 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__4 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__4 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__4 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__4 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__4 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[0]_i_1__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[0]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[1]_i_1__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[1]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[2]_i_1__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[2]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[3]_i_1__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[3]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[4]_i_1__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[4]));
LUT6 #(
    .INIT(64'hFF008000000000FF)) 
     \rxeq_lf[5]_i_1__4 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_lf[5]_i_1__4 ));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[5]_i_2__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__4 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__4 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__4 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__4 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__4 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__4 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req),
        .Q(n_0_rxeq_new_txcoeff_req_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[0]_i_1__4 
       (.I0(rxeq_preset_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__4 ),
        .I5(rxeq_preset__0[0]),
        .O(\n_0_rxeq_preset[0]_i_1__4 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[1]_i_1__4 
       (.I0(rxeq_preset_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__4 ),
        .I5(rxeq_preset__0[1]),
        .O(\n_0_rxeq_preset[1]_i_1__4 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[2]_i_1__4 
       (.I0(rxeq_preset_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__4 ),
        .I5(rxeq_preset__0[2]),
        .O(\n_0_rxeq_preset[2]_i_1__4 ));
LUT5 #(
    .INIT(32'h88985555)) 
     \rxeq_preset[2]_i_2__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_preset[2]_i_2__4 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[0]_i_1__4 ),
        .Q(rxeq_preset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[1]_i_1__4 ),
        .Q(rxeq_preset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[2]_i_1__4 ),
        .Q(rxeq_preset__0[2]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h04)) 
     rxeq_preset_valid_i_1__4
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_preset_valid));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(n_0_rxeq_preset_valid_reg),
        .R(p_0_in__0));
pcie_7x_0_core_top_pcie_7x_0_core_top_rxeq_scan_74 rxeq_scan_i
       (.D({n_0_rxeq_scan_i,n_1_rxeq_scan_i}),
        .I1(n_0_rxeq_new_txcoeff_req_reg),
        .I10(rxeq_fs__0),
        .I11(rxeq_lf__0),
        .I2(I2),
        .I3(n_0_rxeq_preset_valid_reg),
        .I4({\n_0_FSM_sequential_fsm_rx_reg[2] ,\n_0_FSM_sequential_fsm_rx_reg[1] ,\n_0_FSM_sequential_fsm_rx_reg[0] }),
        .I5(\n_0_FSM_sequential_fsm_rx[1]_i_3__4 ),
        .I6(n_0_rxeq_adapt_done_reg_reg),
        .I7(rxeq_preset__0),
        .I8(rxeq_txpreset__0),
        .I9({\n_0_rxeq_txcoeff_reg[17] ,\n_0_rxeq_txcoeff_reg[16] ,\n_0_rxeq_txcoeff_reg[15] ,\n_0_rxeq_txcoeff_reg[14] ,\n_0_rxeq_txcoeff_reg[13] ,\n_0_rxeq_txcoeff_reg[12] ,\n_0_rxeq_txcoeff_reg[11] ,\n_0_rxeq_txcoeff_reg[10] ,\n_0_rxeq_txcoeff_reg[9] ,\n_0_rxeq_txcoeff_reg[8] ,\n_0_rxeq_txcoeff_reg[7] ,\n_0_rxeq_txcoeff_reg[6] ,rxeq_txcoeff__0}),
        .O1(n_3_rxeq_scan_i),
        .O2(n_4_rxeq_scan_i),
        .Q({\n_0_rxeq_cnt_reg[2] ,\n_0_rxeq_cnt_reg[1] ,\n_0_rxeq_cnt_reg[0] }),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .out(rxeq_control_reg2),
        .p_0_in__0(p_0_in__0),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[0]_i_1__4 
       (.I0(\n_0_rxeq_txcoeff_reg[6] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[10]_i_1__4 
       (.I0(\n_0_rxeq_txcoeff_reg[16] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[10]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[11]_i_1__4 
       (.I0(\n_0_rxeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[11]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[12]_i_1__4 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[12]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[13]_i_1__4 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[13]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[14]_i_1__4 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[14]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[15]_i_1__4 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[15]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[16]_i_1__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[16]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[17]_i_1__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[17]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[1]_i_1__4 
       (.I0(\n_0_rxeq_txcoeff_reg[7] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[2]_i_1__4 
       (.I0(\n_0_rxeq_txcoeff_reg[8] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[3]_i_1__4 
       (.I0(\n_0_rxeq_txcoeff_reg[9] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[4]_i_1__4 
       (.I0(\n_0_rxeq_txcoeff_reg[10] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[4]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[5]_i_1__4 
       (.I0(\n_0_rxeq_txcoeff_reg[11] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[5]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[6]_i_1__4 
       (.I0(\n_0_rxeq_txcoeff_reg[12] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[6]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[7]_i_1__4 
       (.I0(\n_0_rxeq_txcoeff_reg[13] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[7]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[8]_i_1__4 
       (.I0(\n_0_rxeq_txcoeff_reg[14] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[8]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[9]_i_1__4 
       (.I0(\n_0_rxeq_txcoeff_reg[15] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[9]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(rxeq_txcoeff[10]),
        .Q(\n_0_rxeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(rxeq_txcoeff[11]),
        .Q(\n_0_rxeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(rxeq_txcoeff[12]),
        .Q(\n_0_rxeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(rxeq_txcoeff[13]),
        .Q(\n_0_rxeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(rxeq_txcoeff[14]),
        .Q(\n_0_rxeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(rxeq_txcoeff[15]),
        .Q(\n_0_rxeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(rxeq_txcoeff[16]),
        .Q(\n_0_rxeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(rxeq_txcoeff[17]),
        .Q(\n_0_rxeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(rxeq_txcoeff[6]),
        .Q(\n_0_rxeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(rxeq_txcoeff[7]),
        .Q(\n_0_rxeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(rxeq_txcoeff[8]),
        .Q(\n_0_rxeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(rxeq_txcoeff[9]),
        .Q(\n_0_rxeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[0]_i_1__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[1]_i_1__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[2]_i_1__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[2]));
LUT4 #(
    .INIT(16'hF045)) 
     \rxeq_txpreset[3]_i_1__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_txpreset[3]_i_1__4 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[3]_i_2__4 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[3]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h00001000)) 
     \txeq_preset[0]_i_1__4 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[0]_i_1__4 ));
LUT5 #(
    .INIT(32'hAEABBABB)) 
     \txeq_preset[10]_i_1__4 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[10]_i_1__4 ));
LUT5 #(
    .INIT(32'hAEAABABB)) 
     \txeq_preset[11]_i_1__4 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[11]_i_1__4 ));
LUT5 #(
    .INIT(32'h00001574)) 
     \txeq_preset[12]_i_1__4 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[12]_i_1__4 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[13]_i_1__4 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[13]_i_1__4 ));
LUT5 #(
    .INIT(32'h00000410)) 
     \txeq_preset[14]_i_1__4 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(I1),
        .O(\n_0_txeq_preset[14]_i_1__4 ));
LUT4 #(
    .INIT(16'hAAAB)) 
     \txeq_preset[15]_i_1__4 
       (.I0(I1),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[15]_i_1__4 ));
LUT4 #(
    .INIT(16'h0014)) 
     \txeq_preset[16]_i_1__4 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[16]_i_1__4 ));
LUT2 #(
    .INIT(4'hE)) 
     \txeq_preset[17]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(I1),
        .O(\n_0_txeq_preset[17]_i_1__1 ));
LUT5 #(
    .INIT(32'hAAEABABB)) 
     \txeq_preset[17]_i_2__4 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[17]_i_2__4 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[1]_i_1__4 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[1]_i_1__4 ));
LUT4 #(
    .INIT(16'h00C8)) 
     \txeq_preset[2]_i_1__4 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(I1),
        .O(\n_0_txeq_preset[2]_i_1__4 ));
LUT5 #(
    .INIT(32'h00003424)) 
     \txeq_preset[3]_i_1__4 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[3]_i_1__4 ));
LUT5 #(
    .INIT(32'h00000408)) 
     \txeq_preset[7]_i_1__4 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[7]_i_1__4 ));
LUT5 #(
    .INIT(32'hAAAEBBFB)) 
     \txeq_preset[8]_i_1__4 
       (.I0(I1),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[8]_i_1__4 ));
LUT5 #(
    .INIT(32'hAEAEBABB)) 
     \txeq_preset[9]_i_1__4 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[9]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .Q(txeq_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[0]_i_1__4 ),
        .Q(\n_0_txeq_preset_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[10]_i_1__4 ),
        .Q(\n_0_txeq_preset_reg[10] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[11]_i_1__4 ),
        .Q(\n_0_txeq_preset_reg[11] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[12]_i_1__4 ),
        .Q(\n_0_txeq_preset_reg[12] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[13]_i_1__4 ),
        .Q(\n_0_txeq_preset_reg[13] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[14]_i_1__4 ),
        .Q(\n_0_txeq_preset_reg[14] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[15]_i_1__4 ),
        .Q(\n_0_txeq_preset_reg[15] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[16]_i_1__4 ),
        .Q(\n_0_txeq_preset_reg[16] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[17]_i_2__4 ),
        .Q(\n_0_txeq_preset_reg[17] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[1]_i_1__4 ),
        .Q(\n_0_txeq_preset_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[2]_i_1__4 ),
        .Q(\n_0_txeq_preset_reg[2] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[3]_i_1__4 ),
        .Q(\n_0_txeq_preset_reg[3] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[4] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[4] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[5] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[5] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[6] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[6] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[7]_i_1__4 ),
        .Q(\n_0_txeq_preset_reg[7] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[8]_i_1__4 ),
        .Q(\n_0_txeq_preset_reg[8] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[9]_i_1__4 ),
        .Q(\n_0_txeq_preset_reg[9] ),
        .R(1'b0));
LUT3 #(
    .INIT(8'hF8)) 
     \txeq_txcoeff[0]_i_1__4 
       (.I0(\n_0_txeq_preset_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_txcoeff[0]_i_2__4 ),
        .O(\n_0_txeq_txcoeff[0]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
     \txeq_txcoeff[0]_i_2__4 
       (.I0(\n_0_txeq_txcoeff_reg[7] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[0]_i_2__4 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[10]_i_1__4 
       (.I0(\n_0_txeq_txcoeff[10]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[10] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[16] ),
        .O(\n_0_txeq_txcoeff[10]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[10]_i_2__4 
       (.I0(\n_0_txeq_txcoeff_reg[17] ),
        .I1(\n_0_txeq_txcoeff_reg[16] ),
        .I2(\n_0_txeq_txcoeff[10]_i_3__4 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[9] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[10]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[10]_i_3__4 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[10]_i_3__4 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[11]_i_1__4 
       (.I0(\n_0_txeq_txcoeff[11]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[17] ),
        .O(\n_0_txeq_txcoeff[11]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[11]_i_2__4 
       (.I0(\n_0_txeq_txcoeff_reg[18] ),
        .I1(\n_0_txeq_txcoeff_reg[17] ),
        .I2(\n_0_txeq_txcoeff[11]_i_3__4 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[10] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[11]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[11]_i_3__4 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[11]_i_3__4 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[12]_i_1__4 
       (.I0(\n_0_txeq_txcoeff[12]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[12] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[18] ),
        .O(\n_0_txeq_txcoeff[12]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[12]_i_2__4 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_txeq_txcoeff_reg[18] ),
        .I2(\n_0_txeq_txcoeff[12]_i_3__4 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[11] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[12]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[12]_i_3__4 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[12]_i_3__4 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[13]_i_1__4 
       (.I0(\n_0_txeq_txcoeff[13]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[13] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[0]),
        .O(\n_0_txeq_txcoeff[13]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[13]_i_2__4 
       (.I0(txeq_deemph_reg2[1]),
        .I1(txeq_deemph_reg2[0]),
        .I2(\n_0_txeq_txcoeff[13]_i_3__4 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[12] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[13]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[13]_i_3__4 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[13]_i_3__4 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[14]_i_1__4 
       (.I0(\n_0_txeq_txcoeff[14]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[14] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[1]),
        .O(\n_0_txeq_txcoeff[14]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[14]_i_2__4 
       (.I0(txeq_deemph_reg2[2]),
        .I1(txeq_deemph_reg2[1]),
        .I2(\n_0_txeq_txcoeff[14]_i_3__4 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[14]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[14]_i_3__4 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[14]_i_3__4 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[15]_i_1__4 
       (.I0(\n_0_txeq_txcoeff[15]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[2]),
        .O(\n_0_txeq_txcoeff[15]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[15]_i_2__4 
       (.I0(txeq_deemph_reg2[3]),
        .I1(txeq_deemph_reg2[2]),
        .I2(\n_0_txeq_txcoeff[15]_i_3__4 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[14] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[15]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[15]_i_3__4 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[15]_i_3__4 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[16]_i_1__4 
       (.I0(\n_0_txeq_txcoeff[16]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[16] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[3]),
        .O(\n_0_txeq_txcoeff[16]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[16]_i_2__4 
       (.I0(txeq_deemph_reg2[4]),
        .I1(txeq_deemph_reg2[3]),
        .I2(\n_0_txeq_txcoeff[16]_i_3__4 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[15] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[16]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[16]_i_3__4 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[16]_i_3__4 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[17]_i_1__4 
       (.I0(\n_0_txeq_txcoeff[17]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[17] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[4]),
        .O(\n_0_txeq_txcoeff[17]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[17]_i_2__4 
       (.I0(txeq_deemph_reg2[5]),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_txeq_txcoeff[17]_i_3__4 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[16] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[17]_i_2__4 ));
LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[17]_i_3__4 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[17]_i_3__4 ));
LUT6 #(
    .INIT(64'hFFFFFF01FFFFFFFF)) 
     \txeq_txcoeff[18]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_txeq_txcoeff[18]_i_3__4 ),
        .I5(\n_0_FSM_onehot_fsm_tx[1]_i_2__4 ),
        .O(\n_0_txeq_txcoeff[18]_i_1__4 ));
LUT5 #(
    .INIT(32'hFFFF8A00)) 
     \txeq_txcoeff[18]_i_2__4 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .O(\n_0_txeq_txcoeff[18]_i_2__4 ));
LUT3 #(
    .INIT(8'h40)) 
     \txeq_txcoeff[18]_i_3__4 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_3__4 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[18]_i_4__4 
       (.I0(\n_0_txeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_4__4 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[1]_i_1__4 
       (.I0(\n_0_txeq_txcoeff[1]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[7] ),
        .O(\n_0_txeq_txcoeff[1]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[1]_i_2__4 
       (.I0(\n_0_txeq_txcoeff_reg[8] ),
        .I1(\n_0_txeq_txcoeff_reg[7] ),
        .I2(\n_0_txeq_txcoeff[1]_i_3__4 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[1]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[1]_i_3__4 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[1]_i_3__4 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[2]_i_1__4 
       (.I0(\n_0_txeq_txcoeff[2]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[8] ),
        .O(\n_0_txeq_txcoeff[2]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[2]_i_2__4 
       (.I0(\n_0_txeq_txcoeff_reg[9] ),
        .I1(\n_0_txeq_txcoeff_reg[8] ),
        .I2(\n_0_txeq_txcoeff[2]_i_3__4 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[2]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[2]_i_3__4 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[2]_i_3__4 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[3]_i_1__4 
       (.I0(\n_0_txeq_txcoeff[3]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[9] ),
        .O(\n_0_txeq_txcoeff[3]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[3]_i_2__4 
       (.I0(\n_0_txeq_txcoeff_reg[10] ),
        .I1(\n_0_txeq_txcoeff_reg[9] ),
        .I2(\n_0_txeq_txcoeff[3]_i_3__4 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[3]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[3]_i_3__4 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[3]_i_3__4 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[4]_i_1__4 
       (.I0(\n_0_txeq_txcoeff[4]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[10] ),
        .O(\n_0_txeq_txcoeff[4]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[4]_i_2__4 
       (.I0(\n_0_txeq_txcoeff_reg[11] ),
        .I1(\n_0_txeq_txcoeff_reg[10] ),
        .I2(\n_0_txeq_txcoeff[4]_i_3__4 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[4]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[4]_i_3__4 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[4]_i_3__4 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[5]_i_1__4 
       (.I0(\n_0_txeq_txcoeff[5]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[11] ),
        .O(\n_0_txeq_txcoeff[5]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[5]_i_2__4 
       (.I0(\n_0_txeq_txcoeff_reg[12] ),
        .I1(\n_0_txeq_txcoeff_reg[11] ),
        .I2(\n_0_txeq_txcoeff[5]_i_3__4 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[5]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[5]_i_3__4 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[5]_i_3__4 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[6]_i_1__4 
       (.I0(\n_0_txeq_txcoeff[6]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[12] ),
        .O(\n_0_txeq_txcoeff[6]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[6]_i_2__4 
       (.I0(\n_0_txeq_txcoeff_reg[13] ),
        .I1(\n_0_txeq_txcoeff_reg[12] ),
        .I2(\n_0_txeq_txcoeff[6]_i_3__4 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[6]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[6]_i_3__4 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[6]_i_3__4 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[7]_i_1__4 
       (.I0(\n_0_txeq_txcoeff[7]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[7] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .O(\n_0_txeq_txcoeff[7]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[7]_i_2__4 
       (.I0(\n_0_txeq_txcoeff_reg[14] ),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .I2(\n_0_txeq_txcoeff[7]_i_3__4 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[7]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[7]_i_3__4 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[7]_i_3__4 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[8]_i_1__4 
       (.I0(\n_0_txeq_txcoeff[8]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[8] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[14] ),
        .O(\n_0_txeq_txcoeff[8]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[8]_i_2__4 
       (.I0(\n_0_txeq_txcoeff_reg[15] ),
        .I1(\n_0_txeq_txcoeff_reg[14] ),
        .I2(\n_0_txeq_txcoeff[8]_i_3__4 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[8]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[8]_i_3__4 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[8]_i_3__4 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[9]_i_1__4 
       (.I0(\n_0_txeq_txcoeff[9]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[9] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[15] ),
        .O(\n_0_txeq_txcoeff[9]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[9]_i_2__4 
       (.I0(\n_0_txeq_txcoeff_reg[16] ),
        .I1(\n_0_txeq_txcoeff_reg[15] ),
        .I2(\n_0_txeq_txcoeff[9]_i_3__4 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[8] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[9]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[9]_i_3__4 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[9]_i_3__4 ));
LUT5 #(
    .INIT(32'h4444F444)) 
     \txeq_txcoeff_cnt[0]_i_1__4 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
LUT3 #(
    .INIT(8'h28)) 
     \txeq_txcoeff_cnt[1]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(txeq_txcoeff_cnt[1]));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[0]_i_1__4 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[10]_i_1__4 ),
        .Q(\n_0_txeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[11]_i_1__4 ),
        .Q(\n_0_txeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[12]_i_1__4 ),
        .Q(\n_0_txeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[13]_i_1__4 ),
        .Q(\n_0_txeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[14]_i_1__4 ),
        .Q(\n_0_txeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[15]_i_1__4 ),
        .Q(\n_0_txeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[16]_i_1__4 ),
        .Q(\n_0_txeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[17]_i_1__4 ),
        .Q(\n_0_txeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[18]_i_2__4 ),
        .Q(\n_0_txeq_txcoeff_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[1]_i_1__4 ),
        .Q(\n_0_txeq_txcoeff_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[2]_i_1__4 ),
        .Q(\n_0_txeq_txcoeff_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[3]_i_1__4 ),
        .Q(\n_0_txeq_txcoeff_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[4]_i_1__4 ),
        .Q(\n_0_txeq_txcoeff_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[5]_i_1__4 ),
        .Q(\n_0_txeq_txcoeff_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[6]_i_1__4 ),
        .Q(\n_0_txeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[7]_i_1__4 ),
        .Q(\n_0_txeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[8]_i_1__4 ),
        .Q(\n_0_txeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[9]_i_1__4 ),
        .Q(\n_0_txeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_eq" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_eq_62
   (TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    USER_RXEQ_ADAPT_DONE,
    I1,
    p_0_in__0,
    I2,
    rate_gen3);
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output USER_RXEQ_ADAPT_DONE;
  input I1;
  input p_0_in__0;
  input I2;
  input [0:0]rate_gen3;

  wire I1;
  wire I2;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_RXEQ_ADAPT_DONE;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1__5 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_2__5 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1__5 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1__5 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_2__5 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1__5 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1__5 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2__5 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3__5 ;
  wire \n_0_FSM_onehot_fsm_tx[7]_i_1__5 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[7] ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_1__5 ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_2__5 ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_3__5 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[2] ;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt_reg[0] ;
  wire \n_0_rxeq_cnt_reg[1] ;
  wire \n_0_rxeq_cnt_reg[2] ;
  wire \n_0_rxeq_fs[5]_i_1__5 ;
  wire \n_0_rxeq_lf[5]_i_1__5 ;
  wire n_0_rxeq_new_txcoeff_req_reg;
  wire \n_0_rxeq_preset[0]_i_1__5 ;
  wire \n_0_rxeq_preset[1]_i_1__5 ;
  wire \n_0_rxeq_preset[2]_i_1__5 ;
  wire \n_0_rxeq_preset[2]_i_2__5 ;
  wire n_0_rxeq_preset_valid_reg;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff_reg[10] ;
  wire \n_0_rxeq_txcoeff_reg[11] ;
  wire \n_0_rxeq_txcoeff_reg[12] ;
  wire \n_0_rxeq_txcoeff_reg[13] ;
  wire \n_0_rxeq_txcoeff_reg[14] ;
  wire \n_0_rxeq_txcoeff_reg[15] ;
  wire \n_0_rxeq_txcoeff_reg[16] ;
  wire \n_0_rxeq_txcoeff_reg[17] ;
  wire \n_0_rxeq_txcoeff_reg[6] ;
  wire \n_0_rxeq_txcoeff_reg[7] ;
  wire \n_0_rxeq_txcoeff_reg[8] ;
  wire \n_0_rxeq_txcoeff_reg[9] ;
  wire \n_0_rxeq_txpreset[3]_i_1__5 ;
  wire \n_0_txeq_preset[0]_i_1__5 ;
  wire \n_0_txeq_preset[10]_i_1__5 ;
  wire \n_0_txeq_preset[11]_i_1__5 ;
  wire \n_0_txeq_preset[12]_i_1__5 ;
  wire \n_0_txeq_preset[13]_i_1__5 ;
  wire \n_0_txeq_preset[14]_i_1__5 ;
  wire \n_0_txeq_preset[15]_i_1__5 ;
  wire \n_0_txeq_preset[16]_i_1__5 ;
  wire \n_0_txeq_preset[17]_i_1__0 ;
  wire \n_0_txeq_preset[17]_i_2__5 ;
  wire \n_0_txeq_preset[1]_i_1__5 ;
  wire \n_0_txeq_preset[2]_i_1__5 ;
  wire \n_0_txeq_preset[3]_i_1__5 ;
  wire \n_0_txeq_preset[7]_i_1__5 ;
  wire \n_0_txeq_preset[8]_i_1__5 ;
  wire \n_0_txeq_preset[9]_i_1__5 ;
  wire \n_0_txeq_preset_reg[0] ;
  wire \n_0_txeq_preset_reg[10] ;
  wire \n_0_txeq_preset_reg[11] ;
  wire \n_0_txeq_preset_reg[12] ;
  wire \n_0_txeq_preset_reg[13] ;
  wire \n_0_txeq_preset_reg[14] ;
  wire \n_0_txeq_preset_reg[15] ;
  wire \n_0_txeq_preset_reg[16] ;
  wire \n_0_txeq_preset_reg[17] ;
  wire \n_0_txeq_preset_reg[1] ;
  wire \n_0_txeq_preset_reg[2] ;
  wire \n_0_txeq_preset_reg[3] ;
  wire \n_0_txeq_preset_reg[4] ;
  wire \n_0_txeq_preset_reg[5] ;
  wire \n_0_txeq_preset_reg[6] ;
  wire \n_0_txeq_preset_reg[7] ;
  wire \n_0_txeq_preset_reg[8] ;
  wire \n_0_txeq_preset_reg[9] ;
  wire \n_0_txeq_txcoeff[0]_i_1__5 ;
  wire \n_0_txeq_txcoeff[0]_i_2__5 ;
  wire \n_0_txeq_txcoeff[10]_i_1__5 ;
  wire \n_0_txeq_txcoeff[10]_i_2__5 ;
  wire \n_0_txeq_txcoeff[10]_i_3__5 ;
  wire \n_0_txeq_txcoeff[11]_i_1__5 ;
  wire \n_0_txeq_txcoeff[11]_i_2__5 ;
  wire \n_0_txeq_txcoeff[11]_i_3__5 ;
  wire \n_0_txeq_txcoeff[12]_i_1__5 ;
  wire \n_0_txeq_txcoeff[12]_i_2__5 ;
  wire \n_0_txeq_txcoeff[12]_i_3__5 ;
  wire \n_0_txeq_txcoeff[13]_i_1__5 ;
  wire \n_0_txeq_txcoeff[13]_i_2__5 ;
  wire \n_0_txeq_txcoeff[13]_i_3__5 ;
  wire \n_0_txeq_txcoeff[14]_i_1__5 ;
  wire \n_0_txeq_txcoeff[14]_i_2__5 ;
  wire \n_0_txeq_txcoeff[14]_i_3__5 ;
  wire \n_0_txeq_txcoeff[15]_i_1__5 ;
  wire \n_0_txeq_txcoeff[15]_i_2__5 ;
  wire \n_0_txeq_txcoeff[15]_i_3__5 ;
  wire \n_0_txeq_txcoeff[16]_i_1__5 ;
  wire \n_0_txeq_txcoeff[16]_i_2__5 ;
  wire \n_0_txeq_txcoeff[16]_i_3__5 ;
  wire \n_0_txeq_txcoeff[17]_i_1__5 ;
  wire \n_0_txeq_txcoeff[17]_i_2__5 ;
  wire \n_0_txeq_txcoeff[17]_i_3__5 ;
  wire \n_0_txeq_txcoeff[18]_i_1__5 ;
  wire \n_0_txeq_txcoeff[18]_i_2__5 ;
  wire \n_0_txeq_txcoeff[18]_i_3__5 ;
  wire \n_0_txeq_txcoeff[18]_i_4__5 ;
  wire \n_0_txeq_txcoeff[1]_i_1__5 ;
  wire \n_0_txeq_txcoeff[1]_i_2__5 ;
  wire \n_0_txeq_txcoeff[1]_i_3__5 ;
  wire \n_0_txeq_txcoeff[2]_i_1__5 ;
  wire \n_0_txeq_txcoeff[2]_i_2__5 ;
  wire \n_0_txeq_txcoeff[2]_i_3__5 ;
  wire \n_0_txeq_txcoeff[3]_i_1__5 ;
  wire \n_0_txeq_txcoeff[3]_i_2__5 ;
  wire \n_0_txeq_txcoeff[3]_i_3__5 ;
  wire \n_0_txeq_txcoeff[4]_i_1__5 ;
  wire \n_0_txeq_txcoeff[4]_i_2__5 ;
  wire \n_0_txeq_txcoeff[4]_i_3__5 ;
  wire \n_0_txeq_txcoeff[5]_i_1__5 ;
  wire \n_0_txeq_txcoeff[5]_i_2__5 ;
  wire \n_0_txeq_txcoeff[5]_i_3__5 ;
  wire \n_0_txeq_txcoeff[6]_i_1__5 ;
  wire \n_0_txeq_txcoeff[6]_i_2__5 ;
  wire \n_0_txeq_txcoeff[6]_i_3__5 ;
  wire \n_0_txeq_txcoeff[7]_i_1__5 ;
  wire \n_0_txeq_txcoeff[7]_i_2__5 ;
  wire \n_0_txeq_txcoeff[7]_i_3__5 ;
  wire \n_0_txeq_txcoeff[8]_i_1__5 ;
  wire \n_0_txeq_txcoeff[8]_i_2__5 ;
  wire \n_0_txeq_txcoeff[8]_i_3__5 ;
  wire \n_0_txeq_txcoeff[9]_i_1__5 ;
  wire \n_0_txeq_txcoeff[9]_i_2__5 ;
  wire \n_0_txeq_txcoeff[9]_i_3__5 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire \n_0_txeq_txcoeff_reg[10] ;
  wire \n_0_txeq_txcoeff_reg[11] ;
  wire \n_0_txeq_txcoeff_reg[12] ;
  wire \n_0_txeq_txcoeff_reg[13] ;
  wire \n_0_txeq_txcoeff_reg[14] ;
  wire \n_0_txeq_txcoeff_reg[15] ;
  wire \n_0_txeq_txcoeff_reg[16] ;
  wire \n_0_txeq_txcoeff_reg[17] ;
  wire \n_0_txeq_txcoeff_reg[18] ;
  wire \n_0_txeq_txcoeff_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[2] ;
  wire \n_0_txeq_txcoeff_reg[3] ;
  wire \n_0_txeq_txcoeff_reg[4] ;
  wire \n_0_txeq_txcoeff_reg[5] ;
  wire \n_0_txeq_txcoeff_reg[6] ;
  wire \n_0_txeq_txcoeff_reg[7] ;
  wire \n_0_txeq_txcoeff_reg[8] ;
  wire \n_0_txeq_txcoeff_reg[9] ;
  wire n_1_rxeq_scan_i;
  wire n_3_rxeq_scan_i;
  wire n_4_rxeq_scan_i;
  wire p_0_in__0;
  wire [0:0]rate_gen3;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire [5:0]rxeq_fs;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [1:0]txeq_txcoeff_cnt;

LUT6 #(
    .INIT(64'h000F0008000F8888)) 
     \FSM_onehot_fsm_tx[1]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_tx[1]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__5 ),
        .I2(txeq_control_reg2[0]),
        .I3(txeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1__5 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[1]_i_2__5 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_2__5 ));
LUT5 #(
    .INIT(32'h20202F20)) 
     \FSM_onehot_fsm_tx[3]_i_1__5 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(txeq_preset_done),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1__5 ));
LUT6 #(
    .INIT(64'h45454545FF454545)) 
     \FSM_onehot_fsm_tx[4]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_tx[4]_i_2__5 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1__5 ));
LUT3 #(
    .INIT(8'hFB)) 
     \FSM_onehot_fsm_tx[4]_i_2__5 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_2__5 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm_tx[5]_i_1__5 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1__5 ));
LUT6 #(
    .INIT(64'h00000000BABB1011)) 
     \FSM_onehot_fsm_tx[6]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_2__5 ),
        .I4(txeq_preset_done),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_3__5 ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1__5 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[6]_i_2__5 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2__5 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
     \FSM_onehot_fsm_tx[6]_i_3__5 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(txeq_control_reg2[1]),
        .I3(txeq_control_reg2[0]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3__5 ));
LUT5 #(
    .INIT(32'h00000200)) 
     \FSM_onehot_fsm_tx[7]_i_1__5 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[7]_i_1__5 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1__5 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1__5 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1__5 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1__5 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1__5 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[7]_i_1__5 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hBBBB0000BB8B333F)) 
     \FSM_sequential_fsm_rx[0]_i_1__5 
       (.I0(\n_0_FSM_sequential_fsm_rx[0]_i_2__5 ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_1__5 ));
LUT4 #(
    .INIT(16'hFF7F)) 
     \FSM_sequential_fsm_rx[0]_i_2__5 
       (.I0(\n_0_rxeq_cnt_reg[2] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[1] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_2__5 ));
LUT6 #(
    .INIT(64'hFDFFFDFFFDFFFD00)) 
     \FSM_sequential_fsm_rx[1]_i_3__5 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I4(rxeq_control_reg2[0]),
        .I5(rxeq_control_reg2[1]),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_3__5 ));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_fsm_rx[0]_i_1__5 ),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(n_0_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_gen3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_31__5 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[17] ),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_32__5 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[16] ),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_33__5 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[15] ),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_34__5 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[14] ),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_35__5 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_36__5 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[4] ),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_37__5 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[3] ),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_38__5 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[2] ),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_39__5 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[1] ),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_40__5 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[0] ),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_41__5 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[12] ),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_42__5 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[11] ),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_43__5 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[10] ),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_44__5 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[9] ),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_45__5 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[8] ),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_46__5 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[7] ),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_47__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[6] ),
        .O(TXMAINCURSOR[0]));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_4_rxeq_scan_i),
        .Q(USER_RXEQ_ADAPT_DONE),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_3_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h045E0000)) 
     \rxeq_cnt[0]_i_1__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_cnt_reg[0] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[0]));
LUT5 #(
    .INIT(32'h06600000)) 
     \rxeq_cnt[1]_i_1__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[1]));
LUT6 #(
    .INIT(64'h0666600000000000)) 
     \rxeq_cnt[2]_i_1__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_rxeq_cnt_reg[2] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[2]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\n_0_rxeq_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\n_0_rxeq_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\n_0_rxeq_cnt_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[0]_i_1__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[1]_i_1__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[2]_i_1__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[3]_i_1__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[4]_i_1__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[4]));
LUT4 #(
    .INIT(16'hA045)) 
     \rxeq_fs[5]_i_1__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_fs[5]_i_1__5 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[5]_i_2__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__5 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__5 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__5 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__5 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__5 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__5 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[0]_i_1__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[0]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[1]_i_1__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[1]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[2]_i_1__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[2]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[3]_i_1__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[3]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[4]_i_1__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[4]));
LUT6 #(
    .INIT(64'hFF008000000000FF)) 
     \rxeq_lf[5]_i_1__5 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_lf[5]_i_1__5 ));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[5]_i_2__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__5 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__5 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__5 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__5 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__5 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__5 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req),
        .Q(n_0_rxeq_new_txcoeff_req_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[0]_i_1__5 
       (.I0(rxeq_preset_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__5 ),
        .I5(rxeq_preset__0[0]),
        .O(\n_0_rxeq_preset[0]_i_1__5 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[1]_i_1__5 
       (.I0(rxeq_preset_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__5 ),
        .I5(rxeq_preset__0[1]),
        .O(\n_0_rxeq_preset[1]_i_1__5 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[2]_i_1__5 
       (.I0(rxeq_preset_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__5 ),
        .I5(rxeq_preset__0[2]),
        .O(\n_0_rxeq_preset[2]_i_1__5 ));
LUT5 #(
    .INIT(32'h88985555)) 
     \rxeq_preset[2]_i_2__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_preset[2]_i_2__5 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[0]_i_1__5 ),
        .Q(rxeq_preset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[1]_i_1__5 ),
        .Q(rxeq_preset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[2]_i_1__5 ),
        .Q(rxeq_preset__0[2]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h04)) 
     rxeq_preset_valid_i_1__5
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_preset_valid));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(n_0_rxeq_preset_valid_reg),
        .R(p_0_in__0));
pcie_7x_0_core_top_pcie_7x_0_core_top_rxeq_scan_72 rxeq_scan_i
       (.D({n_0_rxeq_scan_i,n_1_rxeq_scan_i}),
        .I1(n_0_rxeq_new_txcoeff_req_reg),
        .I10(rxeq_fs__0),
        .I11(rxeq_lf__0),
        .I2(I2),
        .I3(n_0_rxeq_preset_valid_reg),
        .I4({\n_0_FSM_sequential_fsm_rx_reg[2] ,\n_0_FSM_sequential_fsm_rx_reg[1] ,\n_0_FSM_sequential_fsm_rx_reg[0] }),
        .I5(\n_0_FSM_sequential_fsm_rx[1]_i_3__5 ),
        .I6(n_0_rxeq_adapt_done_reg_reg),
        .I7(rxeq_preset__0),
        .I8(rxeq_txpreset__0),
        .I9({\n_0_rxeq_txcoeff_reg[17] ,\n_0_rxeq_txcoeff_reg[16] ,\n_0_rxeq_txcoeff_reg[15] ,\n_0_rxeq_txcoeff_reg[14] ,\n_0_rxeq_txcoeff_reg[13] ,\n_0_rxeq_txcoeff_reg[12] ,\n_0_rxeq_txcoeff_reg[11] ,\n_0_rxeq_txcoeff_reg[10] ,\n_0_rxeq_txcoeff_reg[9] ,\n_0_rxeq_txcoeff_reg[8] ,\n_0_rxeq_txcoeff_reg[7] ,\n_0_rxeq_txcoeff_reg[6] ,rxeq_txcoeff__0}),
        .O1(n_3_rxeq_scan_i),
        .O2(n_4_rxeq_scan_i),
        .Q({\n_0_rxeq_cnt_reg[2] ,\n_0_rxeq_cnt_reg[1] ,\n_0_rxeq_cnt_reg[0] }),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .out(rxeq_control_reg2),
        .p_0_in__0(p_0_in__0),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[0]_i_1__5 
       (.I0(\n_0_rxeq_txcoeff_reg[6] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[10]_i_1__5 
       (.I0(\n_0_rxeq_txcoeff_reg[16] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[10]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[11]_i_1__5 
       (.I0(\n_0_rxeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[11]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[12]_i_1__5 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[12]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[13]_i_1__5 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[13]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[14]_i_1__5 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[14]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[15]_i_1__5 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[15]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[16]_i_1__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[16]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[17]_i_1__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[17]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[1]_i_1__5 
       (.I0(\n_0_rxeq_txcoeff_reg[7] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[2]_i_1__5 
       (.I0(\n_0_rxeq_txcoeff_reg[8] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[3]_i_1__5 
       (.I0(\n_0_rxeq_txcoeff_reg[9] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[4]_i_1__5 
       (.I0(\n_0_rxeq_txcoeff_reg[10] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[4]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[5]_i_1__5 
       (.I0(\n_0_rxeq_txcoeff_reg[11] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[5]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[6]_i_1__5 
       (.I0(\n_0_rxeq_txcoeff_reg[12] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[6]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[7]_i_1__5 
       (.I0(\n_0_rxeq_txcoeff_reg[13] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[7]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[8]_i_1__5 
       (.I0(\n_0_rxeq_txcoeff_reg[14] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[8]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[9]_i_1__5 
       (.I0(\n_0_rxeq_txcoeff_reg[15] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[9]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(rxeq_txcoeff[10]),
        .Q(\n_0_rxeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(rxeq_txcoeff[11]),
        .Q(\n_0_rxeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(rxeq_txcoeff[12]),
        .Q(\n_0_rxeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(rxeq_txcoeff[13]),
        .Q(\n_0_rxeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(rxeq_txcoeff[14]),
        .Q(\n_0_rxeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(rxeq_txcoeff[15]),
        .Q(\n_0_rxeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(rxeq_txcoeff[16]),
        .Q(\n_0_rxeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(rxeq_txcoeff[17]),
        .Q(\n_0_rxeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(rxeq_txcoeff[6]),
        .Q(\n_0_rxeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(rxeq_txcoeff[7]),
        .Q(\n_0_rxeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(rxeq_txcoeff[8]),
        .Q(\n_0_rxeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(rxeq_txcoeff[9]),
        .Q(\n_0_rxeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[0]_i_1__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[1]_i_1__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[2]_i_1__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[2]));
LUT4 #(
    .INIT(16'hF045)) 
     \rxeq_txpreset[3]_i_1__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_txpreset[3]_i_1__5 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[3]_i_2__5 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[3]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h00001000)) 
     \txeq_preset[0]_i_1__5 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[0]_i_1__5 ));
LUT5 #(
    .INIT(32'hAEABBABB)) 
     \txeq_preset[10]_i_1__5 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[10]_i_1__5 ));
LUT5 #(
    .INIT(32'hAEAABABB)) 
     \txeq_preset[11]_i_1__5 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[11]_i_1__5 ));
LUT5 #(
    .INIT(32'h00001574)) 
     \txeq_preset[12]_i_1__5 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[12]_i_1__5 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[13]_i_1__5 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[13]_i_1__5 ));
LUT5 #(
    .INIT(32'h00000410)) 
     \txeq_preset[14]_i_1__5 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(I1),
        .O(\n_0_txeq_preset[14]_i_1__5 ));
LUT4 #(
    .INIT(16'hAAAB)) 
     \txeq_preset[15]_i_1__5 
       (.I0(I1),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[15]_i_1__5 ));
LUT4 #(
    .INIT(16'h0014)) 
     \txeq_preset[16]_i_1__5 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[16]_i_1__5 ));
LUT2 #(
    .INIT(4'hE)) 
     \txeq_preset[17]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(I1),
        .O(\n_0_txeq_preset[17]_i_1__0 ));
LUT5 #(
    .INIT(32'hAAEABABB)) 
     \txeq_preset[17]_i_2__5 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[17]_i_2__5 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[1]_i_1__5 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[1]_i_1__5 ));
LUT4 #(
    .INIT(16'h00C8)) 
     \txeq_preset[2]_i_1__5 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(I1),
        .O(\n_0_txeq_preset[2]_i_1__5 ));
LUT5 #(
    .INIT(32'h00003424)) 
     \txeq_preset[3]_i_1__5 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[3]_i_1__5 ));
LUT5 #(
    .INIT(32'h00000408)) 
     \txeq_preset[7]_i_1__5 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[7]_i_1__5 ));
LUT5 #(
    .INIT(32'hAAAEBBFB)) 
     \txeq_preset[8]_i_1__5 
       (.I0(I1),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[8]_i_1__5 ));
LUT5 #(
    .INIT(32'hAEAEBABB)) 
     \txeq_preset[9]_i_1__5 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[9]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .Q(txeq_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[0]_i_1__5 ),
        .Q(\n_0_txeq_preset_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[10]_i_1__5 ),
        .Q(\n_0_txeq_preset_reg[10] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[11]_i_1__5 ),
        .Q(\n_0_txeq_preset_reg[11] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[12]_i_1__5 ),
        .Q(\n_0_txeq_preset_reg[12] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[13]_i_1__5 ),
        .Q(\n_0_txeq_preset_reg[13] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[14]_i_1__5 ),
        .Q(\n_0_txeq_preset_reg[14] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[15]_i_1__5 ),
        .Q(\n_0_txeq_preset_reg[15] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[16]_i_1__5 ),
        .Q(\n_0_txeq_preset_reg[16] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[17]_i_2__5 ),
        .Q(\n_0_txeq_preset_reg[17] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[1]_i_1__5 ),
        .Q(\n_0_txeq_preset_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[2]_i_1__5 ),
        .Q(\n_0_txeq_preset_reg[2] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[3]_i_1__5 ),
        .Q(\n_0_txeq_preset_reg[3] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[4] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[4] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[5] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[5] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[6] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[6] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[7]_i_1__5 ),
        .Q(\n_0_txeq_preset_reg[7] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[8]_i_1__5 ),
        .Q(\n_0_txeq_preset_reg[8] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[9]_i_1__5 ),
        .Q(\n_0_txeq_preset_reg[9] ),
        .R(1'b0));
LUT3 #(
    .INIT(8'hF8)) 
     \txeq_txcoeff[0]_i_1__5 
       (.I0(\n_0_txeq_preset_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_txcoeff[0]_i_2__5 ),
        .O(\n_0_txeq_txcoeff[0]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
     \txeq_txcoeff[0]_i_2__5 
       (.I0(\n_0_txeq_txcoeff_reg[7] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[0]_i_2__5 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[10]_i_1__5 
       (.I0(\n_0_txeq_txcoeff[10]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[10] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[16] ),
        .O(\n_0_txeq_txcoeff[10]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[10]_i_2__5 
       (.I0(\n_0_txeq_txcoeff_reg[17] ),
        .I1(\n_0_txeq_txcoeff_reg[16] ),
        .I2(\n_0_txeq_txcoeff[10]_i_3__5 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[9] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[10]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair289" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[10]_i_3__5 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[10]_i_3__5 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[11]_i_1__5 
       (.I0(\n_0_txeq_txcoeff[11]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[17] ),
        .O(\n_0_txeq_txcoeff[11]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[11]_i_2__5 
       (.I0(\n_0_txeq_txcoeff_reg[18] ),
        .I1(\n_0_txeq_txcoeff_reg[17] ),
        .I2(\n_0_txeq_txcoeff[11]_i_3__5 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[10] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[11]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair290" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[11]_i_3__5 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[11]_i_3__5 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[12]_i_1__5 
       (.I0(\n_0_txeq_txcoeff[12]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[12] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[18] ),
        .O(\n_0_txeq_txcoeff[12]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[12]_i_2__5 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_txeq_txcoeff_reg[18] ),
        .I2(\n_0_txeq_txcoeff[12]_i_3__5 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[11] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[12]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair290" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[12]_i_3__5 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[12]_i_3__5 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[13]_i_1__5 
       (.I0(\n_0_txeq_txcoeff[13]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[13] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[0]),
        .O(\n_0_txeq_txcoeff[13]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[13]_i_2__5 
       (.I0(txeq_deemph_reg2[1]),
        .I1(txeq_deemph_reg2[0]),
        .I2(\n_0_txeq_txcoeff[13]_i_3__5 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[12] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[13]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair291" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[13]_i_3__5 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[13]_i_3__5 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[14]_i_1__5 
       (.I0(\n_0_txeq_txcoeff[14]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[14] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[1]),
        .O(\n_0_txeq_txcoeff[14]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[14]_i_2__5 
       (.I0(txeq_deemph_reg2[2]),
        .I1(txeq_deemph_reg2[1]),
        .I2(\n_0_txeq_txcoeff[14]_i_3__5 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[14]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair291" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[14]_i_3__5 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[14]_i_3__5 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[15]_i_1__5 
       (.I0(\n_0_txeq_txcoeff[15]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[2]),
        .O(\n_0_txeq_txcoeff[15]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[15]_i_2__5 
       (.I0(txeq_deemph_reg2[3]),
        .I1(txeq_deemph_reg2[2]),
        .I2(\n_0_txeq_txcoeff[15]_i_3__5 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[14] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[15]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair292" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[15]_i_3__5 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[15]_i_3__5 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[16]_i_1__5 
       (.I0(\n_0_txeq_txcoeff[16]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[16] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[3]),
        .O(\n_0_txeq_txcoeff[16]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[16]_i_2__5 
       (.I0(txeq_deemph_reg2[4]),
        .I1(txeq_deemph_reg2[3]),
        .I2(\n_0_txeq_txcoeff[16]_i_3__5 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[15] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[16]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair292" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[16]_i_3__5 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[16]_i_3__5 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[17]_i_1__5 
       (.I0(\n_0_txeq_txcoeff[17]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[17] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[4]),
        .O(\n_0_txeq_txcoeff[17]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[17]_i_2__5 
       (.I0(txeq_deemph_reg2[5]),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_txeq_txcoeff[17]_i_3__5 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[16] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[17]_i_2__5 ));
LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[17]_i_3__5 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[17]_i_3__5 ));
LUT6 #(
    .INIT(64'hFFFFFF01FFFFFFFF)) 
     \txeq_txcoeff[18]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_txeq_txcoeff[18]_i_3__5 ),
        .I5(\n_0_FSM_onehot_fsm_tx[1]_i_2__5 ),
        .O(\n_0_txeq_txcoeff[18]_i_1__5 ));
LUT5 #(
    .INIT(32'hFFFF8A00)) 
     \txeq_txcoeff[18]_i_2__5 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .O(\n_0_txeq_txcoeff[18]_i_2__5 ));
LUT3 #(
    .INIT(8'h40)) 
     \txeq_txcoeff[18]_i_3__5 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_3__5 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[18]_i_4__5 
       (.I0(\n_0_txeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_4__5 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[1]_i_1__5 
       (.I0(\n_0_txeq_txcoeff[1]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[7] ),
        .O(\n_0_txeq_txcoeff[1]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[1]_i_2__5 
       (.I0(\n_0_txeq_txcoeff_reg[8] ),
        .I1(\n_0_txeq_txcoeff_reg[7] ),
        .I2(\n_0_txeq_txcoeff[1]_i_3__5 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[1]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair285" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[1]_i_3__5 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[1]_i_3__5 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[2]_i_1__5 
       (.I0(\n_0_txeq_txcoeff[2]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[8] ),
        .O(\n_0_txeq_txcoeff[2]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[2]_i_2__5 
       (.I0(\n_0_txeq_txcoeff_reg[9] ),
        .I1(\n_0_txeq_txcoeff_reg[8] ),
        .I2(\n_0_txeq_txcoeff[2]_i_3__5 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[2]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair285" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[2]_i_3__5 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[2]_i_3__5 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[3]_i_1__5 
       (.I0(\n_0_txeq_txcoeff[3]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[9] ),
        .O(\n_0_txeq_txcoeff[3]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[3]_i_2__5 
       (.I0(\n_0_txeq_txcoeff_reg[10] ),
        .I1(\n_0_txeq_txcoeff_reg[9] ),
        .I2(\n_0_txeq_txcoeff[3]_i_3__5 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[3]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair286" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[3]_i_3__5 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[3]_i_3__5 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[4]_i_1__5 
       (.I0(\n_0_txeq_txcoeff[4]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[10] ),
        .O(\n_0_txeq_txcoeff[4]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[4]_i_2__5 
       (.I0(\n_0_txeq_txcoeff_reg[11] ),
        .I1(\n_0_txeq_txcoeff_reg[10] ),
        .I2(\n_0_txeq_txcoeff[4]_i_3__5 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[4]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair286" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[4]_i_3__5 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[4]_i_3__5 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[5]_i_1__5 
       (.I0(\n_0_txeq_txcoeff[5]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[11] ),
        .O(\n_0_txeq_txcoeff[5]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[5]_i_2__5 
       (.I0(\n_0_txeq_txcoeff_reg[12] ),
        .I1(\n_0_txeq_txcoeff_reg[11] ),
        .I2(\n_0_txeq_txcoeff[5]_i_3__5 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[5]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair287" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[5]_i_3__5 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[5]_i_3__5 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[6]_i_1__5 
       (.I0(\n_0_txeq_txcoeff[6]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[12] ),
        .O(\n_0_txeq_txcoeff[6]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[6]_i_2__5 
       (.I0(\n_0_txeq_txcoeff_reg[13] ),
        .I1(\n_0_txeq_txcoeff_reg[12] ),
        .I2(\n_0_txeq_txcoeff[6]_i_3__5 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[6]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair287" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[6]_i_3__5 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[6]_i_3__5 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[7]_i_1__5 
       (.I0(\n_0_txeq_txcoeff[7]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[7] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .O(\n_0_txeq_txcoeff[7]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[7]_i_2__5 
       (.I0(\n_0_txeq_txcoeff_reg[14] ),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .I2(\n_0_txeq_txcoeff[7]_i_3__5 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[7]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair288" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[7]_i_3__5 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[7]_i_3__5 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[8]_i_1__5 
       (.I0(\n_0_txeq_txcoeff[8]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[8] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[14] ),
        .O(\n_0_txeq_txcoeff[8]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[8]_i_2__5 
       (.I0(\n_0_txeq_txcoeff_reg[15] ),
        .I1(\n_0_txeq_txcoeff_reg[14] ),
        .I2(\n_0_txeq_txcoeff[8]_i_3__5 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[8]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair288" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[8]_i_3__5 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[8]_i_3__5 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[9]_i_1__5 
       (.I0(\n_0_txeq_txcoeff[9]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[9] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[15] ),
        .O(\n_0_txeq_txcoeff[9]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[9]_i_2__5 
       (.I0(\n_0_txeq_txcoeff_reg[16] ),
        .I1(\n_0_txeq_txcoeff_reg[15] ),
        .I2(\n_0_txeq_txcoeff[9]_i_3__5 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[8] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[9]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair289" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[9]_i_3__5 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[9]_i_3__5 ));
LUT5 #(
    .INIT(32'h4444F444)) 
     \txeq_txcoeff_cnt[0]_i_1__5 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
LUT3 #(
    .INIT(8'h28)) 
     \txeq_txcoeff_cnt[1]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(txeq_txcoeff_cnt[1]));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[0]_i_1__5 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[10]_i_1__5 ),
        .Q(\n_0_txeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[11]_i_1__5 ),
        .Q(\n_0_txeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[12]_i_1__5 ),
        .Q(\n_0_txeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[13]_i_1__5 ),
        .Q(\n_0_txeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[14]_i_1__5 ),
        .Q(\n_0_txeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[15]_i_1__5 ),
        .Q(\n_0_txeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[16]_i_1__5 ),
        .Q(\n_0_txeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[17]_i_1__5 ),
        .Q(\n_0_txeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[18]_i_2__5 ),
        .Q(\n_0_txeq_txcoeff_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[1]_i_1__5 ),
        .Q(\n_0_txeq_txcoeff_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[2]_i_1__5 ),
        .Q(\n_0_txeq_txcoeff_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[3]_i_1__5 ),
        .Q(\n_0_txeq_txcoeff_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[4]_i_1__5 ),
        .Q(\n_0_txeq_txcoeff_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[5]_i_1__5 ),
        .Q(\n_0_txeq_txcoeff_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[6]_i_1__5 ),
        .Q(\n_0_txeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[7]_i_1__5 ),
        .Q(\n_0_txeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[8]_i_1__5 ),
        .Q(\n_0_txeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[9]_i_1__5 ),
        .Q(\n_0_txeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_eq" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_eq_68
   (TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    USER_RXEQ_ADAPT_DONE,
    I1,
    p_0_in__0,
    I2,
    I3);
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output USER_RXEQ_ADAPT_DONE;
  input I1;
  input p_0_in__0;
  input I2;
  input [0:0]I3;

  wire I1;
  wire I2;
  wire [0:0]I3;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_RXEQ_ADAPT_DONE;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1__6 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_2__6 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1__6 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1__6 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_2__6 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1__6 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1__6 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2__6 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3__6 ;
  wire \n_0_FSM_onehot_fsm_tx[7]_i_1__6 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_tx_reg[7] ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_1__6 ;
  wire \n_0_FSM_sequential_fsm_rx[0]_i_2__6 ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_3__6 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_fsm_rx_reg[2] ;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt_reg[0] ;
  wire \n_0_rxeq_cnt_reg[1] ;
  wire \n_0_rxeq_cnt_reg[2] ;
  wire \n_0_rxeq_fs[5]_i_1__6 ;
  wire \n_0_rxeq_lf[5]_i_1__6 ;
  wire n_0_rxeq_new_txcoeff_req_reg;
  wire \n_0_rxeq_preset[0]_i_1__6 ;
  wire \n_0_rxeq_preset[1]_i_1__6 ;
  wire \n_0_rxeq_preset[2]_i_1__6 ;
  wire \n_0_rxeq_preset[2]_i_2__6 ;
  wire n_0_rxeq_preset_valid_reg;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff_reg[10] ;
  wire \n_0_rxeq_txcoeff_reg[11] ;
  wire \n_0_rxeq_txcoeff_reg[12] ;
  wire \n_0_rxeq_txcoeff_reg[13] ;
  wire \n_0_rxeq_txcoeff_reg[14] ;
  wire \n_0_rxeq_txcoeff_reg[15] ;
  wire \n_0_rxeq_txcoeff_reg[16] ;
  wire \n_0_rxeq_txcoeff_reg[17] ;
  wire \n_0_rxeq_txcoeff_reg[6] ;
  wire \n_0_rxeq_txcoeff_reg[7] ;
  wire \n_0_rxeq_txcoeff_reg[8] ;
  wire \n_0_rxeq_txcoeff_reg[9] ;
  wire \n_0_rxeq_txpreset[3]_i_1__6 ;
  wire \n_0_txeq_preset[0]_i_1__6 ;
  wire \n_0_txeq_preset[10]_i_1__6 ;
  wire \n_0_txeq_preset[11]_i_1__6 ;
  wire \n_0_txeq_preset[12]_i_1__6 ;
  wire \n_0_txeq_preset[13]_i_1__6 ;
  wire \n_0_txeq_preset[14]_i_1__6 ;
  wire \n_0_txeq_preset[15]_i_1__6 ;
  wire \n_0_txeq_preset[16]_i_1__6 ;
  wire \n_0_txeq_preset[17]_i_1 ;
  wire \n_0_txeq_preset[17]_i_2__6 ;
  wire \n_0_txeq_preset[1]_i_1__6 ;
  wire \n_0_txeq_preset[2]_i_1__6 ;
  wire \n_0_txeq_preset[3]_i_1__6 ;
  wire \n_0_txeq_preset[7]_i_1__6 ;
  wire \n_0_txeq_preset[8]_i_1__6 ;
  wire \n_0_txeq_preset[9]_i_1__6 ;
  wire \n_0_txeq_preset_reg[0] ;
  wire \n_0_txeq_preset_reg[10] ;
  wire \n_0_txeq_preset_reg[11] ;
  wire \n_0_txeq_preset_reg[12] ;
  wire \n_0_txeq_preset_reg[13] ;
  wire \n_0_txeq_preset_reg[14] ;
  wire \n_0_txeq_preset_reg[15] ;
  wire \n_0_txeq_preset_reg[16] ;
  wire \n_0_txeq_preset_reg[17] ;
  wire \n_0_txeq_preset_reg[1] ;
  wire \n_0_txeq_preset_reg[2] ;
  wire \n_0_txeq_preset_reg[3] ;
  wire \n_0_txeq_preset_reg[4] ;
  wire \n_0_txeq_preset_reg[5] ;
  wire \n_0_txeq_preset_reg[6] ;
  wire \n_0_txeq_preset_reg[7] ;
  wire \n_0_txeq_preset_reg[8] ;
  wire \n_0_txeq_preset_reg[9] ;
  wire \n_0_txeq_txcoeff[0]_i_1__6 ;
  wire \n_0_txeq_txcoeff[0]_i_2__6 ;
  wire \n_0_txeq_txcoeff[10]_i_1__6 ;
  wire \n_0_txeq_txcoeff[10]_i_2__6 ;
  wire \n_0_txeq_txcoeff[10]_i_3__6 ;
  wire \n_0_txeq_txcoeff[11]_i_1__6 ;
  wire \n_0_txeq_txcoeff[11]_i_2__6 ;
  wire \n_0_txeq_txcoeff[11]_i_3__6 ;
  wire \n_0_txeq_txcoeff[12]_i_1__6 ;
  wire \n_0_txeq_txcoeff[12]_i_2__6 ;
  wire \n_0_txeq_txcoeff[12]_i_3__6 ;
  wire \n_0_txeq_txcoeff[13]_i_1__6 ;
  wire \n_0_txeq_txcoeff[13]_i_2__6 ;
  wire \n_0_txeq_txcoeff[13]_i_3__6 ;
  wire \n_0_txeq_txcoeff[14]_i_1__6 ;
  wire \n_0_txeq_txcoeff[14]_i_2__6 ;
  wire \n_0_txeq_txcoeff[14]_i_3__6 ;
  wire \n_0_txeq_txcoeff[15]_i_1__6 ;
  wire \n_0_txeq_txcoeff[15]_i_2__6 ;
  wire \n_0_txeq_txcoeff[15]_i_3__6 ;
  wire \n_0_txeq_txcoeff[16]_i_1__6 ;
  wire \n_0_txeq_txcoeff[16]_i_2__6 ;
  wire \n_0_txeq_txcoeff[16]_i_3__6 ;
  wire \n_0_txeq_txcoeff[17]_i_1__6 ;
  wire \n_0_txeq_txcoeff[17]_i_2__6 ;
  wire \n_0_txeq_txcoeff[17]_i_3__6 ;
  wire \n_0_txeq_txcoeff[18]_i_1__6 ;
  wire \n_0_txeq_txcoeff[18]_i_2__6 ;
  wire \n_0_txeq_txcoeff[18]_i_3__6 ;
  wire \n_0_txeq_txcoeff[18]_i_4__6 ;
  wire \n_0_txeq_txcoeff[1]_i_1__6 ;
  wire \n_0_txeq_txcoeff[1]_i_2__6 ;
  wire \n_0_txeq_txcoeff[1]_i_3__6 ;
  wire \n_0_txeq_txcoeff[2]_i_1__6 ;
  wire \n_0_txeq_txcoeff[2]_i_2__6 ;
  wire \n_0_txeq_txcoeff[2]_i_3__6 ;
  wire \n_0_txeq_txcoeff[3]_i_1__6 ;
  wire \n_0_txeq_txcoeff[3]_i_2__6 ;
  wire \n_0_txeq_txcoeff[3]_i_3__6 ;
  wire \n_0_txeq_txcoeff[4]_i_1__6 ;
  wire \n_0_txeq_txcoeff[4]_i_2__6 ;
  wire \n_0_txeq_txcoeff[4]_i_3__6 ;
  wire \n_0_txeq_txcoeff[5]_i_1__6 ;
  wire \n_0_txeq_txcoeff[5]_i_2__6 ;
  wire \n_0_txeq_txcoeff[5]_i_3__6 ;
  wire \n_0_txeq_txcoeff[6]_i_1__6 ;
  wire \n_0_txeq_txcoeff[6]_i_2__6 ;
  wire \n_0_txeq_txcoeff[6]_i_3__6 ;
  wire \n_0_txeq_txcoeff[7]_i_1__6 ;
  wire \n_0_txeq_txcoeff[7]_i_2__6 ;
  wire \n_0_txeq_txcoeff[7]_i_3__6 ;
  wire \n_0_txeq_txcoeff[8]_i_1__6 ;
  wire \n_0_txeq_txcoeff[8]_i_2__6 ;
  wire \n_0_txeq_txcoeff[8]_i_3__6 ;
  wire \n_0_txeq_txcoeff[9]_i_1__6 ;
  wire \n_0_txeq_txcoeff[9]_i_2__6 ;
  wire \n_0_txeq_txcoeff[9]_i_3__6 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire \n_0_txeq_txcoeff_reg[10] ;
  wire \n_0_txeq_txcoeff_reg[11] ;
  wire \n_0_txeq_txcoeff_reg[12] ;
  wire \n_0_txeq_txcoeff_reg[13] ;
  wire \n_0_txeq_txcoeff_reg[14] ;
  wire \n_0_txeq_txcoeff_reg[15] ;
  wire \n_0_txeq_txcoeff_reg[16] ;
  wire \n_0_txeq_txcoeff_reg[17] ;
  wire \n_0_txeq_txcoeff_reg[18] ;
  wire \n_0_txeq_txcoeff_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[2] ;
  wire \n_0_txeq_txcoeff_reg[3] ;
  wire \n_0_txeq_txcoeff_reg[4] ;
  wire \n_0_txeq_txcoeff_reg[5] ;
  wire \n_0_txeq_txcoeff_reg[6] ;
  wire \n_0_txeq_txcoeff_reg[7] ;
  wire \n_0_txeq_txcoeff_reg[8] ;
  wire \n_0_txeq_txcoeff_reg[9] ;
  wire n_1_rxeq_scan_i;
  wire n_3_rxeq_scan_i;
  wire n_4_rxeq_scan_i;
  wire p_0_in__0;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire [5:0]rxeq_fs;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [1:0]txeq_txcoeff_cnt;

LUT6 #(
    .INIT(64'h000F0008000F8888)) 
     \FSM_onehot_fsm_tx[1]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_tx[1]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__6 ),
        .I2(txeq_control_reg2[0]),
        .I3(txeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1__6 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[1]_i_2__6 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_2__6 ));
LUT5 #(
    .INIT(32'h20202F20)) 
     \FSM_onehot_fsm_tx[3]_i_1__6 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(txeq_preset_done),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1__6 ));
LUT6 #(
    .INIT(64'h45454545FF454545)) 
     \FSM_onehot_fsm_tx[4]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_tx[4]_i_2__6 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1__6 ));
LUT3 #(
    .INIT(8'hFB)) 
     \FSM_onehot_fsm_tx[4]_i_2__6 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_2__6 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm_tx[5]_i_1__6 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1__6 ));
LUT6 #(
    .INIT(64'h00000000BABB1011)) 
     \FSM_onehot_fsm_tx[6]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_2__6 ),
        .I4(txeq_preset_done),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_3__6 ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1__6 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[6]_i_2__6 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2__6 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
     \FSM_onehot_fsm_tx[6]_i_3__6 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(txeq_control_reg2[1]),
        .I3(txeq_control_reg2[0]),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3__6 ));
LUT5 #(
    .INIT(32'h00000200)) 
     \FSM_onehot_fsm_tx[7]_i_1__6 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[7]_i_1__6 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1__6 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1__6 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1__6 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1__6 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1__6 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[7]_i_1__6 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hBBBB0000BB8B333F)) 
     \FSM_sequential_fsm_rx[0]_i_1__6 
       (.I0(\n_0_FSM_sequential_fsm_rx[0]_i_2__6 ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_1__6 ));
LUT4 #(
    .INIT(16'hFF7F)) 
     \FSM_sequential_fsm_rx[0]_i_2__6 
       (.I0(\n_0_rxeq_cnt_reg[2] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[1] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_FSM_sequential_fsm_rx[0]_i_2__6 ));
LUT6 #(
    .INIT(64'hFDFFFDFFFDFFFD00)) 
     \FSM_sequential_fsm_rx[1]_i_3__6 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I4(rxeq_control_reg2[0]),
        .I5(rxeq_control_reg2[1]),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_3__6 ));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_fsm_rx[0]_i_1__6 ),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_fsm_rx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(n_0_rxeq_scan_i),
        .Q(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_31__6 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[17] ),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_32__6 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[16] ),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_33__6 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[15] ),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_34__6 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[14] ),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_35__6 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_36__6 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[4] ),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_37__6 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[3] ),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_38__6 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[2] ),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_39__6 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[1] ),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_40__6 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[0] ),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_41__6 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[12] ),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_42__6 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[11] ),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_43__6 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[10] ),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_44__6 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[9] ),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_45__6 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[8] ),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_46__6 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[7] ),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_47__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[6] ),
        .O(TXMAINCURSOR[0]));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_4_rxeq_scan_i),
        .Q(USER_RXEQ_ADAPT_DONE),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_3_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h045E0000)) 
     \rxeq_cnt[0]_i_1__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_cnt_reg[0] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[0]));
LUT5 #(
    .INIT(32'h06600000)) 
     \rxeq_cnt[1]_i_1__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[1]));
LUT6 #(
    .INIT(64'h0666600000000000)) 
     \rxeq_cnt[2]_i_1__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[1] ),
        .I4(\n_0_rxeq_cnt_reg[2] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(rxeq_cnt[2]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\n_0_rxeq_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\n_0_rxeq_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\n_0_rxeq_cnt_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[0]_i_1__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[1]_i_1__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[2]_i_1__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[3]_i_1__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[4]_i_1__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[4]));
LUT4 #(
    .INIT(16'hA045)) 
     \rxeq_fs[5]_i_1__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_fs[5]_i_1__6 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_fs[5]_i_2__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_fs[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__6 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__6 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__6 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__6 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__6 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_fs[5]_i_1__6 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[0]_i_1__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[0]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[1]_i_1__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[1]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[2]_i_1__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[2]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[3]_i_1__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[3]));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[4]_i_1__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[4]));
LUT6 #(
    .INIT(64'hFF008000000000FF)) 
     \rxeq_lf[5]_i_1__6 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I5(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_lf[5]_i_1__6 ));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_lf[5]_i_2__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_lf[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__6 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__6 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__6 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__6 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__6 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_lf[5]_i_1__6 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req),
        .Q(n_0_rxeq_new_txcoeff_req_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[0]_i_1__6 
       (.I0(rxeq_preset_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__6 ),
        .I5(rxeq_preset__0[0]),
        .O(\n_0_rxeq_preset[0]_i_1__6 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[1]_i_1__6 
       (.I0(rxeq_preset_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__6 ),
        .I5(rxeq_preset__0[1]),
        .O(\n_0_rxeq_preset[1]_i_1__6 ));
LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
     \rxeq_preset[2]_i_1__6 
       (.I0(rxeq_preset_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I4(\n_0_rxeq_preset[2]_i_2__6 ),
        .I5(rxeq_preset__0[2]),
        .O(\n_0_rxeq_preset[2]_i_1__6 ));
LUT5 #(
    .INIT(32'h88985555)) 
     \rxeq_preset[2]_i_2__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_preset[2]_i_2__6 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[0]_i_1__6 ),
        .Q(rxeq_preset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[1]_i_1__6 ),
        .Q(rxeq_preset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[2]_i_1__6 ),
        .Q(rxeq_preset__0[2]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h04)) 
     rxeq_preset_valid_i_1__6
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_preset_valid));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(n_0_rxeq_preset_valid_reg),
        .R(p_0_in__0));
pcie_7x_0_core_top_pcie_7x_0_core_top_rxeq_scan rxeq_scan_i
       (.D({n_0_rxeq_scan_i,n_1_rxeq_scan_i}),
        .I1(n_0_rxeq_new_txcoeff_req_reg),
        .I10(rxeq_fs__0),
        .I11(rxeq_lf__0),
        .I2(I2),
        .I3(n_0_rxeq_preset_valid_reg),
        .I4({\n_0_FSM_sequential_fsm_rx_reg[2] ,\n_0_FSM_sequential_fsm_rx_reg[1] ,\n_0_FSM_sequential_fsm_rx_reg[0] }),
        .I5(\n_0_FSM_sequential_fsm_rx[1]_i_3__6 ),
        .I6(n_0_rxeq_adapt_done_reg_reg),
        .I7(rxeq_preset__0),
        .I8(rxeq_txpreset__0),
        .I9({\n_0_rxeq_txcoeff_reg[17] ,\n_0_rxeq_txcoeff_reg[16] ,\n_0_rxeq_txcoeff_reg[15] ,\n_0_rxeq_txcoeff_reg[14] ,\n_0_rxeq_txcoeff_reg[13] ,\n_0_rxeq_txcoeff_reg[12] ,\n_0_rxeq_txcoeff_reg[11] ,\n_0_rxeq_txcoeff_reg[10] ,\n_0_rxeq_txcoeff_reg[9] ,\n_0_rxeq_txcoeff_reg[8] ,\n_0_rxeq_txcoeff_reg[7] ,\n_0_rxeq_txcoeff_reg[6] ,rxeq_txcoeff__0}),
        .O1(n_3_rxeq_scan_i),
        .O2(n_4_rxeq_scan_i),
        .Q({\n_0_rxeq_cnt_reg[2] ,\n_0_rxeq_cnt_reg[1] ,\n_0_rxeq_cnt_reg[0] }),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .out(rxeq_control_reg2),
        .p_0_in__0(p_0_in__0),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[0]_i_1__6 
       (.I0(\n_0_rxeq_txcoeff_reg[6] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[10]_i_1__6 
       (.I0(\n_0_rxeq_txcoeff_reg[16] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[10]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[11]_i_1__6 
       (.I0(\n_0_rxeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[11]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[12]_i_1__6 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[12]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[13]_i_1__6 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[13]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[14]_i_1__6 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[14]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[15]_i_1__6 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[15]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[16]_i_1__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[16]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[17]_i_1__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(txeq_deemph_reg2[5]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[17]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[1]_i_1__6 
       (.I0(\n_0_rxeq_txcoeff_reg[7] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[2]_i_1__6 
       (.I0(\n_0_rxeq_txcoeff_reg[8] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[2]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[3]_i_1__6 
       (.I0(\n_0_rxeq_txcoeff_reg[9] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[3]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[4]_i_1__6 
       (.I0(\n_0_rxeq_txcoeff_reg[10] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[4]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[5]_i_1__6 
       (.I0(\n_0_rxeq_txcoeff_reg[11] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[5]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[6]_i_1__6 
       (.I0(\n_0_rxeq_txcoeff_reg[12] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[6]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[7]_i_1__6 
       (.I0(\n_0_rxeq_txcoeff_reg[13] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[7]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[8]_i_1__6 
       (.I0(\n_0_rxeq_txcoeff_reg[14] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[8]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txcoeff[9]_i_1__6 
       (.I0(\n_0_rxeq_txcoeff_reg[15] ),
        .I1(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txcoeff[9]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(rxeq_txcoeff[10]),
        .Q(\n_0_rxeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(rxeq_txcoeff[11]),
        .Q(\n_0_rxeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(rxeq_txcoeff[12]),
        .Q(\n_0_rxeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(rxeq_txcoeff[13]),
        .Q(\n_0_rxeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(rxeq_txcoeff[14]),
        .Q(\n_0_rxeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(rxeq_txcoeff[15]),
        .Q(\n_0_rxeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(rxeq_txcoeff[16]),
        .Q(\n_0_rxeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(rxeq_txcoeff[17]),
        .Q(\n_0_rxeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(rxeq_txcoeff[6]),
        .Q(\n_0_rxeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(rxeq_txcoeff[7]),
        .Q(\n_0_rxeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(rxeq_txcoeff[8]),
        .Q(\n_0_rxeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(rxeq_txcoeff[9]),
        .Q(\n_0_rxeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[0]_i_1__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[0]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[0]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[1]_i_1__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[1]));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[2]_i_1__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[2]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[2]));
LUT4 #(
    .INIT(16'hF045)) 
     \rxeq_txpreset[3]_i_1__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I3(\n_0_FSM_sequential_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_txpreset[3]_i_1__6 ));
LUT3 #(
    .INIT(8'h08)) 
     \rxeq_txpreset[3]_i_2__6 
       (.I0(\n_0_FSM_sequential_fsm_rx_reg[0] ),
        .I1(rxeq_txpreset_reg2[3]),
        .I2(\n_0_FSM_sequential_fsm_rx_reg[2] ),
        .O(rxeq_txpreset[3]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(I2),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h00001000)) 
     \txeq_preset[0]_i_1__6 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[0]_i_1__6 ));
LUT5 #(
    .INIT(32'hAEABBABB)) 
     \txeq_preset[10]_i_1__6 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[10]_i_1__6 ));
LUT5 #(
    .INIT(32'hAEAABABB)) 
     \txeq_preset[11]_i_1__6 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[11]_i_1__6 ));
LUT5 #(
    .INIT(32'h00001574)) 
     \txeq_preset[12]_i_1__6 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[12]_i_1__6 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[13]_i_1__6 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[13]_i_1__6 ));
LUT5 #(
    .INIT(32'h00000410)) 
     \txeq_preset[14]_i_1__6 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(I1),
        .O(\n_0_txeq_preset[14]_i_1__6 ));
LUT4 #(
    .INIT(16'hAAAB)) 
     \txeq_preset[15]_i_1__6 
       (.I0(I1),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[15]_i_1__6 ));
LUT4 #(
    .INIT(16'h0014)) 
     \txeq_preset[16]_i_1__6 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[16]_i_1__6 ));
LUT2 #(
    .INIT(4'hE)) 
     \txeq_preset[17]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(I1),
        .O(\n_0_txeq_preset[17]_i_1 ));
LUT5 #(
    .INIT(32'hAAEABABB)) 
     \txeq_preset[17]_i_2__6 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[17]_i_2__6 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[1]_i_1__6 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[1]_i_1__6 ));
LUT4 #(
    .INIT(16'h00C8)) 
     \txeq_preset[2]_i_1__6 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(I1),
        .O(\n_0_txeq_preset[2]_i_1__6 ));
LUT5 #(
    .INIT(32'h00003424)) 
     \txeq_preset[3]_i_1__6 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[3]_i_1__6 ));
LUT5 #(
    .INIT(32'h00000408)) 
     \txeq_preset[7]_i_1__6 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[2]),
        .I4(I1),
        .O(\n_0_txeq_preset[7]_i_1__6 ));
LUT5 #(
    .INIT(32'hAAAEBBFB)) 
     \txeq_preset[8]_i_1__6 
       (.I0(I1),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[8]_i_1__6 ));
LUT5 #(
    .INIT(32'hAEAEBABB)) 
     \txeq_preset[9]_i_1__6 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[9]_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .Q(txeq_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[0]_i_1__6 ),
        .Q(\n_0_txeq_preset_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[10]_i_1__6 ),
        .Q(\n_0_txeq_preset_reg[10] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[11]_i_1__6 ),
        .Q(\n_0_txeq_preset_reg[11] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[12]_i_1__6 ),
        .Q(\n_0_txeq_preset_reg[12] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[13]_i_1__6 ),
        .Q(\n_0_txeq_preset_reg[13] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[14]_i_1__6 ),
        .Q(\n_0_txeq_preset_reg[14] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[15]_i_1__6 ),
        .Q(\n_0_txeq_preset_reg[15] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[16]_i_1__6 ),
        .Q(\n_0_txeq_preset_reg[16] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[17]_i_2__6 ),
        .Q(\n_0_txeq_preset_reg[17] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[1]_i_1__6 ),
        .Q(\n_0_txeq_preset_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[2]_i_1__6 ),
        .Q(\n_0_txeq_preset_reg[2] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[3]_i_1__6 ),
        .Q(\n_0_txeq_preset_reg[3] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[4] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[4] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[5] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[5] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[6] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(1'b0),
        .Q(\n_0_txeq_preset_reg[6] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[7]_i_1__6 ),
        .Q(\n_0_txeq_preset_reg[7] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[8]_i_1__6 ),
        .Q(\n_0_txeq_preset_reg[8] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(I2),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[9]_i_1__6 ),
        .Q(\n_0_txeq_preset_reg[9] ),
        .R(1'b0));
LUT3 #(
    .INIT(8'hF8)) 
     \txeq_txcoeff[0]_i_1__6 
       (.I0(\n_0_txeq_preset_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_txcoeff[0]_i_2__6 ),
        .O(\n_0_txeq_txcoeff[0]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
     \txeq_txcoeff[0]_i_2__6 
       (.I0(\n_0_txeq_txcoeff_reg[7] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[0]_i_2__6 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[10]_i_1__6 
       (.I0(\n_0_txeq_txcoeff[10]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[10] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[16] ),
        .O(\n_0_txeq_txcoeff[10]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[10]_i_2__6 
       (.I0(\n_0_txeq_txcoeff_reg[17] ),
        .I1(\n_0_txeq_txcoeff_reg[16] ),
        .I2(\n_0_txeq_txcoeff[10]_i_3__6 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[9] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[10]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair326" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[10]_i_3__6 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[10]_i_3__6 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[11]_i_1__6 
       (.I0(\n_0_txeq_txcoeff[11]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[17] ),
        .O(\n_0_txeq_txcoeff[11]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[11]_i_2__6 
       (.I0(\n_0_txeq_txcoeff_reg[18] ),
        .I1(\n_0_txeq_txcoeff_reg[17] ),
        .I2(\n_0_txeq_txcoeff[11]_i_3__6 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[10] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[11]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair327" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[11]_i_3__6 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[11]_i_3__6 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[12]_i_1__6 
       (.I0(\n_0_txeq_txcoeff[12]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[12] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[18] ),
        .O(\n_0_txeq_txcoeff[12]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[12]_i_2__6 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_txeq_txcoeff_reg[18] ),
        .I2(\n_0_txeq_txcoeff[12]_i_3__6 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[11] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[12]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair327" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[12]_i_3__6 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[12]_i_3__6 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[13]_i_1__6 
       (.I0(\n_0_txeq_txcoeff[13]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[13] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[0]),
        .O(\n_0_txeq_txcoeff[13]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[13]_i_2__6 
       (.I0(txeq_deemph_reg2[1]),
        .I1(txeq_deemph_reg2[0]),
        .I2(\n_0_txeq_txcoeff[13]_i_3__6 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[12] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[13]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair328" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[13]_i_3__6 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[13]_i_3__6 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[14]_i_1__6 
       (.I0(\n_0_txeq_txcoeff[14]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[14] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[1]),
        .O(\n_0_txeq_txcoeff[14]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[14]_i_2__6 
       (.I0(txeq_deemph_reg2[2]),
        .I1(txeq_deemph_reg2[1]),
        .I2(\n_0_txeq_txcoeff[14]_i_3__6 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[14]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair328" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[14]_i_3__6 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[14]_i_3__6 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[15]_i_1__6 
       (.I0(\n_0_txeq_txcoeff[15]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[2]),
        .O(\n_0_txeq_txcoeff[15]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[15]_i_2__6 
       (.I0(txeq_deemph_reg2[3]),
        .I1(txeq_deemph_reg2[2]),
        .I2(\n_0_txeq_txcoeff[15]_i_3__6 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[14] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[15]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair329" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[15]_i_3__6 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[15]_i_3__6 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[16]_i_1__6 
       (.I0(\n_0_txeq_txcoeff[16]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[16] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[3]),
        .O(\n_0_txeq_txcoeff[16]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[16]_i_2__6 
       (.I0(txeq_deemph_reg2[4]),
        .I1(txeq_deemph_reg2[3]),
        .I2(\n_0_txeq_txcoeff[16]_i_3__6 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[15] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[16]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair329" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[16]_i_3__6 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[16]_i_3__6 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[17]_i_1__6 
       (.I0(\n_0_txeq_txcoeff[17]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[17] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(txeq_deemph_reg2[4]),
        .O(\n_0_txeq_txcoeff[17]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[17]_i_2__6 
       (.I0(txeq_deemph_reg2[5]),
        .I1(txeq_deemph_reg2[4]),
        .I2(\n_0_txeq_txcoeff[17]_i_3__6 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[16] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[17]_i_2__6 ));
LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[17]_i_3__6 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[17]_i_3__6 ));
LUT6 #(
    .INIT(64'hFFFFFF01FFFFFFFF)) 
     \txeq_txcoeff[18]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_txeq_txcoeff[18]_i_3__6 ),
        .I5(\n_0_FSM_onehot_fsm_tx[1]_i_2__6 ),
        .O(\n_0_txeq_txcoeff[18]_i_1__6 ));
LUT5 #(
    .INIT(32'hFFFF8A00)) 
     \txeq_txcoeff[18]_i_2__6 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .O(\n_0_txeq_txcoeff[18]_i_2__6 ));
LUT3 #(
    .INIT(8'h40)) 
     \txeq_txcoeff[18]_i_3__6 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_3__6 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[18]_i_4__6 
       (.I0(\n_0_txeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_4__6 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[1]_i_1__6 
       (.I0(\n_0_txeq_txcoeff[1]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[7] ),
        .O(\n_0_txeq_txcoeff[1]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[1]_i_2__6 
       (.I0(\n_0_txeq_txcoeff_reg[8] ),
        .I1(\n_0_txeq_txcoeff_reg[7] ),
        .I2(\n_0_txeq_txcoeff[1]_i_3__6 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[1]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair322" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[1]_i_3__6 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[1]_i_3__6 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[2]_i_1__6 
       (.I0(\n_0_txeq_txcoeff[2]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[8] ),
        .O(\n_0_txeq_txcoeff[2]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[2]_i_2__6 
       (.I0(\n_0_txeq_txcoeff_reg[9] ),
        .I1(\n_0_txeq_txcoeff_reg[8] ),
        .I2(\n_0_txeq_txcoeff[2]_i_3__6 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[2]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair322" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[2]_i_3__6 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[2]_i_3__6 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[3]_i_1__6 
       (.I0(\n_0_txeq_txcoeff[3]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[9] ),
        .O(\n_0_txeq_txcoeff[3]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[3]_i_2__6 
       (.I0(\n_0_txeq_txcoeff_reg[10] ),
        .I1(\n_0_txeq_txcoeff_reg[9] ),
        .I2(\n_0_txeq_txcoeff[3]_i_3__6 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[3]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair323" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[3]_i_3__6 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[3]_i_3__6 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[4]_i_1__6 
       (.I0(\n_0_txeq_txcoeff[4]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[10] ),
        .O(\n_0_txeq_txcoeff[4]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[4]_i_2__6 
       (.I0(\n_0_txeq_txcoeff_reg[11] ),
        .I1(\n_0_txeq_txcoeff_reg[10] ),
        .I2(\n_0_txeq_txcoeff[4]_i_3__6 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[4]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair323" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[4]_i_3__6 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[4]_i_3__6 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[5]_i_1__6 
       (.I0(\n_0_txeq_txcoeff[5]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[11] ),
        .O(\n_0_txeq_txcoeff[5]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[5]_i_2__6 
       (.I0(\n_0_txeq_txcoeff_reg[12] ),
        .I1(\n_0_txeq_txcoeff_reg[11] ),
        .I2(\n_0_txeq_txcoeff[5]_i_3__6 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[5]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair324" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[5]_i_3__6 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[5]_i_3__6 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[6]_i_1__6 
       (.I0(\n_0_txeq_txcoeff[6]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[12] ),
        .O(\n_0_txeq_txcoeff[6]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[6]_i_2__6 
       (.I0(\n_0_txeq_txcoeff_reg[13] ),
        .I1(\n_0_txeq_txcoeff_reg[12] ),
        .I2(\n_0_txeq_txcoeff[6]_i_3__6 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[6]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair324" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[6]_i_3__6 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[6]_i_3__6 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[7]_i_1__6 
       (.I0(\n_0_txeq_txcoeff[7]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[7] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[13] ),
        .O(\n_0_txeq_txcoeff[7]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[7]_i_2__6 
       (.I0(\n_0_txeq_txcoeff_reg[14] ),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .I2(\n_0_txeq_txcoeff[7]_i_3__6 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[7]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair325" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[7]_i_3__6 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[7]_i_3__6 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[8]_i_1__6 
       (.I0(\n_0_txeq_txcoeff[8]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[8] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[14] ),
        .O(\n_0_txeq_txcoeff[8]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[8]_i_2__6 
       (.I0(\n_0_txeq_txcoeff_reg[15] ),
        .I1(\n_0_txeq_txcoeff_reg[14] ),
        .I2(\n_0_txeq_txcoeff[8]_i_3__6 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[8]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair325" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[8]_i_3__6 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[8]_i_3__6 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \txeq_txcoeff[9]_i_1__6 
       (.I0(\n_0_txeq_txcoeff[9]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_preset_reg[9] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff_reg[15] ),
        .O(\n_0_txeq_txcoeff[9]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
     \txeq_txcoeff[9]_i_2__6 
       (.I0(\n_0_txeq_txcoeff_reg[16] ),
        .I1(\n_0_txeq_txcoeff_reg[15] ),
        .I2(\n_0_txeq_txcoeff[9]_i_3__6 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_txeq_txcoeff_reg[8] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[9]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair326" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[9]_i_3__6 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[9]_i_3__6 ));
LUT5 #(
    .INIT(32'h4444F444)) 
     \txeq_txcoeff_cnt[0]_i_1__6 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
LUT3 #(
    .INIT(8'h28)) 
     \txeq_txcoeff_cnt[1]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(txeq_txcoeff_cnt[1]));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[0]_i_1__6 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[10]_i_1__6 ),
        .Q(\n_0_txeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[11]_i_1__6 ),
        .Q(\n_0_txeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[12]_i_1__6 ),
        .Q(\n_0_txeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[13]_i_1__6 ),
        .Q(\n_0_txeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[14]_i_1__6 ),
        .Q(\n_0_txeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[15]_i_1__6 ),
        .Q(\n_0_txeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[16]_i_1__6 ),
        .Q(\n_0_txeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[17]_i_1__6 ),
        .Q(\n_0_txeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[18]_i_2__6 ),
        .Q(\n_0_txeq_txcoeff_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[1]_i_1__6 ),
        .Q(\n_0_txeq_txcoeff_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[2]_i_1__6 ),
        .Q(\n_0_txeq_txcoeff_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[3]_i_1__6 ),
        .Q(\n_0_txeq_txcoeff_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[4]_i_1__6 ),
        .Q(\n_0_txeq_txcoeff_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[5]_i_1__6 ),
        .Q(\n_0_txeq_txcoeff_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[6]_i_1__6 ),
        .Q(\n_0_txeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[7]_i_1__6 ),
        .Q(\n_0_txeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[8]_i_1__6 ),
        .Q(\n_0_txeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(I2),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[9]_i_1__6 ),
        .Q(\n_0_txeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_rate" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_rate
   (RATE_FSM,
    SYNC_TXSYNC_START,
    DRP_X16X20_MODE0,
    DRP_X160,
    DRP_START0,
    O1,
    rate_gen3,
    O2,
    RST_RATE_IDLE,
    USER_RESETOVRD_START,
    SYNC_RXSYNC_START,
    USER_RATE_DONE,
    RXSYSCLKSEL,
    RXRATE,
    USER_PCLK_SEL,
    GT_TXPMARESET0,
    QRST_QPLLRESET_IN,
    p_0_in2_in,
    QRST_QPLLPD_IN,
    p_0_in3_in,
    USER_RATE_RXSYNC,
    p_0_in7_in,
    p_1_in8_in,
    out1,
    RST_DRP_X16X20_MODE,
    RST_DRP_X16,
    RST_DRP_START,
    p_0_in__0,
    CLK,
    I1,
    RATE_PHYSTATUS,
    RATE_RXRATEDONE,
    RATE_TXRATEDONE,
    I14,
    RATE_CPLLLOCK,
    RATE_QPLLLOCK,
    RATE_DRP_DONE,
    RATE_MMCM_LOCK,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_RESETOVRD_DONE,
    RATE_TXSYNC_DONE,
    SYNC_RXSYNC_DONE,
    I2);
  output [4:0]RATE_FSM;
  output SYNC_TXSYNC_START;
  output DRP_X16X20_MODE0;
  output DRP_X160;
  output DRP_START0;
  output O1;
  output [0:0]rate_gen3;
  output O2;
  output [0:0]RST_RATE_IDLE;
  output USER_RESETOVRD_START;
  output SYNC_RXSYNC_START;
  output USER_RATE_DONE;
  output [1:0]RXSYSCLKSEL;
  output [2:0]RXRATE;
  output USER_PCLK_SEL;
  output GT_TXPMARESET0;
  output [0:0]QRST_QPLLRESET_IN;
  output p_0_in2_in;
  output [0:0]QRST_QPLLPD_IN;
  output p_0_in3_in;
  output USER_RATE_RXSYNC;
  input p_0_in7_in;
  input p_1_in8_in;
  input [1:0]out1;
  input RST_DRP_X16X20_MODE;
  input RST_DRP_X16;
  input RST_DRP_START;
  input p_0_in__0;
  input CLK;
  input I1;
  input RATE_PHYSTATUS;
  input RATE_RXRATEDONE;
  input RATE_TXRATEDONE;
  input [0:0]I14;
  input RATE_CPLLLOCK;
  input RATE_QPLLLOCK;
  input RATE_DRP_DONE;
  input RATE_MMCM_LOCK;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_RESETOVRD_DONE;
  input RATE_TXSYNC_DONE;
  input SYNC_RXSYNC_DONE;
  input I2;

  wire CLK;
  wire DRP_START0;
  wire DRP_X160;
  wire DRP_X16X20_MODE0;
  wire GT_TXPMARESET0;
  wire I1;
  wire [0:0]I14;
  wire I2;
  wire O1;
  wire O2;
  wire [0:0]QRST_QPLLPD_IN;
  wire [0:0]QRST_QPLLRESET_IN;
  wire RATE_CPLLLOCK;
  wire RATE_DRP_DONE;
  wire [4:0]RATE_FSM;
  wire RATE_MMCM_LOCK;
  wire RATE_PHYSTATUS;
  wire RATE_QPLLLOCK;
  wire RATE_RESETOVRD_DONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire RST_DRP_START;
  wire RST_DRP_X16;
  wire RST_DRP_X16X20_MODE;
  wire [0:0]RST_RATE_IDLE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXSYNC_DONE;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_PCLK_SEL;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire drp_start;
  wire drp_x16;
  wire drp_x16x20_mode;
  wire fsm1;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1;
  wire n_0_cpllpd_i_2;
  wire n_0_cpllreset_i_1__0;
  wire n_0_cpllreset_i_2;
  wire \n_0_fsm[0]_i_11 ;
  wire \n_0_fsm[0]_i_12 ;
  wire \n_0_fsm[0]_i_13 ;
  wire \n_0_fsm[0]_i_4 ;
  wire \n_0_fsm[0]_i_5 ;
  wire \n_0_fsm[0]_i_6 ;
  wire \n_0_fsm[0]_i_7 ;
  wire \n_0_fsm[0]_i_8 ;
  wire \n_0_fsm[0]_i_9 ;
  wire \n_0_fsm[1]_i_4 ;
  wire \n_0_fsm[1]_i_5 ;
  wire \n_0_fsm[1]_i_6 ;
  wire \n_0_fsm[1]_i_7 ;
  wire \n_0_fsm[1]_i_8 ;
  wire \n_0_fsm[1]_i_9 ;
  wire \n_0_fsm[2]_i_2 ;
  wire \n_0_fsm[2]_i_3 ;
  wire \n_0_fsm[2]_i_4 ;
  wire \n_0_fsm[2]_i_5 ;
  wire \n_0_fsm[3]_i_2 ;
  wire \n_0_fsm[3]_i_3 ;
  wire \n_0_fsm[3]_i_4 ;
  wire \n_0_fsm[3]_i_5 ;
  wire \n_0_fsm[3]_i_6 ;
  wire \n_0_fsm[3]_i_7 ;
  wire \n_0_fsm[4]_i_1 ;
  wire \n_0_fsm[4]_i_2 ;
  wire \n_0_fsm_reg[0]_i_1 ;
  wire \n_0_fsm_reg[0]_i_2 ;
  wire \n_0_fsm_reg[0]_i_3 ;
  wire \n_0_fsm_reg[1]_i_1 ;
  wire \n_0_fsm_reg[1]_i_2 ;
  wire \n_0_fsm_reg[1]_i_3 ;
  wire \n_0_fsm_reg[2]_i_1 ;
  wire \n_0_fsm_reg[3]_i_1 ;
  wire n_0_gen3_exit_i_1;
  wire n_0_gen3_exit_i_2;
  wire n_0_gen3_exit_i_3;
  wire n_0_gen3_exit_reg;
  wire n_0_gen3_i_1;
  wire n_0_gen3_i_2;
  wire n_0_gen3_i_3;
  wire n_0_gen3_i_4;
  wire n_0_pclk_sel_i_1__0;
  wire n_0_pclk_sel_i_2;
  wire n_0_phystatus_i_1;
  wire n_0_phystatus_reg;
  wire n_0_qpllpd_i_1__0;
  wire n_0_qpllreset_i_1__0;
  wire \n_0_rate_out[0]_i_1 ;
  wire \n_0_rate_out[1]_i_1 ;
  wire \n_0_rate_out[2]_i_1 ;
  wire \n_0_rate_out[2]_i_2 ;
  wire n_0_ratedone_i_1;
  wire n_0_ratedone_reg;
  wire n_0_rxratedone_i_1;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1 ;
  wire \n_0_sysclksel[1]_i_1 ;
  wire \n_0_sysclksel[1]_i_2 ;
  wire n_0_txpmareset_i_1;
  wire n_0_txpmareset_i_2;
  wire n_0_txratedone_i_1;
  wire n_0_txratedone_i_2;
  wire n_0_txratedone_i_3;
  wire n_0_txratedone_reg;
  wire [1:0]out1;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire p_0_in4_in;
  wire p_0_in5_in;
  wire p_0_in6_in;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire p_1_in8_in;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire [0:0]rate_gen3;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire ratedone0;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg__0;
  wire txpmareset0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(RATE_CPLLLOCK),
        .Q(cplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
     cpllpd_i_1
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllpd_i_2),
        .I5(p_0_in3_in),
        .O(n_0_cpllpd_i_1));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT5 #(
    .INIT(32'h80410000)) 
     cpllpd_i_2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_cpllpd_i_2));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cpllpd_i_1),
        .Q(p_0_in3_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
     cpllreset_i_1__0
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllreset_i_2),
        .I5(p_0_in2_in),
        .O(n_0_cpllreset_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT5 #(
    .INIT(32'h80000140)) 
     cpllreset_i_2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_cpllreset_i_2));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cpllreset_i_1__0),
        .Q(p_0_in2_in),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h18040002)) 
     drp_start_i_1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(drp_start));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(drp_start),
        .Q(p_0_in4_in),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h0800001A)) 
     drp_x16_i_1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(drp_x16));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(CLK),
        .CE(1'b1),
        .D(drp_x16),
        .Q(p_0_in5_in),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h08004232)) 
     drp_x16x20_mode_i_1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(drp_x16x20_mode));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(CLK),
        .CE(1'b1),
        .D(drp_x16x20_mode),
        .Q(p_0_in6_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF2F2F2)) 
     \fsm[0]_i_10 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(n_0_gen3_exit_reg),
        .I3(p_1_in8_in),
        .I4(p_0_in7_in),
        .I5(n_0_ratedone_reg),
        .O(fsm1));
LUT6 #(
    .INIT(64'h8BBBBBBBBBBBBBBB)) 
     \fsm[0]_i_11 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(txdata_wait_cnt_reg__0[3]),
        .I4(txdata_wait_cnt_reg__0[1]),
        .I5(txdata_wait_cnt_reg__0[0]),
        .O(\n_0_fsm[0]_i_11 ));
LUT5 #(
    .INIT(32'hFF080808)) 
     \fsm[0]_i_12 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .I2(phystatus_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .O(\n_0_fsm[0]_i_12 ));
LUT4 #(
    .INIT(16'h6FF6)) 
     \fsm[0]_i_13 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg1[0]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[0]_i_13 ));
LUT6 #(
    .INIT(64'h8CBCFFFF8CBC0000)) 
     \fsm[0]_i_4 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[0]_i_8 ),
        .O(\n_0_fsm[0]_i_4 ));
LUT6 #(
    .INIT(64'h03F33B3B03F30808)) 
     \fsm[0]_i_5 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(txsync_done_reg2),
        .I4(RATE_FSM[4]),
        .I5(\n_0_fsm[0]_i_9 ),
        .O(\n_0_fsm[0]_i_5 ));
LUT6 #(
    .INIT(64'h0F3377000F3344FF)) 
     \fsm[0]_i_6 
       (.I0(fsm1),
        .I1(RATE_FSM[0]),
        .I2(resetovrd_done_reg2),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_6 ));
LUT6 #(
    .INIT(64'h0000A0A0CFCFCFC0)) 
     \fsm[0]_i_7 
       (.I0(rxsync_done_reg2),
        .I1(\n_0_fsm[0]_i_11 ),
        .I2(RATE_FSM[0]),
        .I3(\n_0_fsm[0]_i_12 ),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[0]_i_7 ));
LUT5 #(
    .INIT(32'h5FCF5FC0)) 
     \fsm[0]_i_8 
       (.I0(rxpmaresetdone_reg2),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(\n_0_fsm[0]_i_13 ),
        .O(\n_0_fsm[0]_i_8 ));
LUT6 #(
    .INIT(64'h8000800080FF8000)) 
     \fsm[0]_i_9 
       (.I0(pll_lock),
        .I1(rst_idle_reg2),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(mmcm_lock_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_9 ));
LUT6 #(
    .INIT(64'hCACFFFFF0F0F0000)) 
     \fsm[1]_i_4 
       (.I0(\n_0_fsm[1]_i_8 ),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[4]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_4 ));
LUT6 #(
    .INIT(64'h5F0F5F00F030F030)) 
     \fsm[1]_i_5 
       (.I0(txsync_done_reg2),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[3]_i_4 ),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_5 ));
LUT5 #(
    .INIT(32'h44FF3000)) 
     \fsm[1]_i_6 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_6 ));
LUT5 #(
    .INIT(32'h030C8888)) 
     \fsm[1]_i_7 
       (.I0(\n_0_fsm[1]_i_9 ),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(\n_0_fsm[1]_i_7 ));
LUT3 #(
    .INIT(8'h4F)) 
     \fsm[1]_i_8 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rst_idle_reg2),
        .O(\n_0_fsm[1]_i_8 ));
LUT6 #(
    .INIT(64'hB888888888888888)) 
     \fsm[1]_i_9 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(txdata_wait_cnt_reg__0[3]),
        .I4(txdata_wait_cnt_reg__0[1]),
        .I5(txdata_wait_cnt_reg__0[0]),
        .O(\n_0_fsm[1]_i_9 ));
LUT6 #(
    .INIT(64'hA200FFFFA2000000)) 
     \fsm[2]_i_2 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[4]),
        .I2(txsync_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(\n_0_fsm[2]_i_4 ),
        .O(\n_0_fsm[2]_i_2 ));
LUT6 #(
    .INIT(64'hBB8B888BBBBBBBBB)) 
     \fsm[2]_i_3 
       (.I0(\n_0_fsm[3]_i_6 ),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[2]_i_5 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_3 ));
LUT6 #(
    .INIT(64'h7C4CFFFF7C4C0000)) 
     \fsm[2]_i_4 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_5 ),
        .O(\n_0_fsm[2]_i_4 ));
LUT6 #(
    .INIT(64'h00000010FFFF0010)) 
     \fsm[2]_i_5 
       (.I0(n_0_gen3_i_2),
        .I1(n_0_gen3_exit_reg),
        .I2(I1),
        .I3(n_0_ratedone_reg),
        .I4(RATE_FSM[1]),
        .I5(resetovrd_done_reg2),
        .O(\n_0_fsm[2]_i_5 ));
LUT4 #(
    .INIT(16'hBA8A)) 
     \fsm[2]_i_6 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
LUT6 #(
    .INIT(64'hFF00FF00EFFFEF00)) 
     \fsm[3]_i_2 
       (.I0(RATE_FSM[4]),
        .I1(\n_0_fsm[3]_i_4 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(\n_0_fsm[3]_i_5 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[3]_i_2 ));
LUT6 #(
    .INIT(64'hBBB888B888888888)) 
     \fsm[3]_i_3 
       (.I0(\n_0_fsm[3]_i_6 ),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[3]_i_7 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[3]_i_3 ));
LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
     \fsm[3]_i_4 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[3]_i_4 ));
LUT6 #(
    .INIT(64'h0101100100001100)) 
     \fsm[3]_i_5 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[1]),
        .I2(rate_in_reg1[1]),
        .I3(rate_in_reg1[0]),
        .I4(rate_in_reg2[1]),
        .I5(rate_in_reg2[0]),
        .O(\n_0_fsm[3]_i_5 ));
LUT5 #(
    .INIT(32'h0388CCFF)) 
     \fsm[3]_i_6 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
     \fsm[3]_i_7 
       (.I0(n_0_gen3_i_2),
        .I1(n_0_gen3_exit_reg),
        .I2(I1),
        .I3(n_0_ratedone_reg),
        .I4(RATE_FSM[1]),
        .I5(resetovrd_done_reg2),
        .O(\n_0_fsm[3]_i_7 ));
LUT3 #(
    .INIT(8'hB8)) 
     \fsm[4]_i_1 
       (.I0(\n_0_fsm[4]_i_2 ),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[4]),
        .O(\n_0_fsm[4]_i_1 ));
LUT6 #(
    .INIT(64'h03CCFFFF77000000)) 
     \fsm[4]_i_2 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[4]_i_2 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_fsm_reg[0]_i_1 ),
        .Q(RATE_FSM[0]),
        .S(p_0_in__0));
MUXF8 \fsm_reg[0]_i_1 
       (.I0(\n_0_fsm_reg[0]_i_2 ),
        .I1(\n_0_fsm_reg[0]_i_3 ),
        .O(\n_0_fsm_reg[0]_i_1 ),
        .S(RATE_FSM[2]));
MUXF7 \fsm_reg[0]_i_2 
       (.I0(\n_0_fsm[0]_i_4 ),
        .I1(\n_0_fsm[0]_i_5 ),
        .O(\n_0_fsm_reg[0]_i_2 ),
        .S(RATE_FSM[3]));
MUXF7 \fsm_reg[0]_i_3 
       (.I0(\n_0_fsm[0]_i_6 ),
        .I1(\n_0_fsm[0]_i_7 ),
        .O(\n_0_fsm_reg[0]_i_3 ),
        .S(RATE_FSM[3]));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_fsm_reg[1]_i_1 ),
        .Q(RATE_FSM[1]),
        .S(p_0_in__0));
MUXF8 \fsm_reg[1]_i_1 
       (.I0(\n_0_fsm_reg[1]_i_2 ),
        .I1(\n_0_fsm_reg[1]_i_3 ),
        .O(\n_0_fsm_reg[1]_i_1 ),
        .S(RATE_FSM[2]));
MUXF7 \fsm_reg[1]_i_2 
       (.I0(\n_0_fsm[1]_i_4 ),
        .I1(\n_0_fsm[1]_i_5 ),
        .O(\n_0_fsm_reg[1]_i_2 ),
        .S(RATE_FSM[3]));
MUXF7 \fsm_reg[1]_i_3 
       (.I0(\n_0_fsm[1]_i_6 ),
        .I1(\n_0_fsm[1]_i_7 ),
        .O(\n_0_fsm_reg[1]_i_3 ),
        .S(RATE_FSM[3]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_fsm_reg[2]_i_1 ),
        .Q(RATE_FSM[2]),
        .R(p_0_in__0));
MUXF7 \fsm_reg[2]_i_1 
       (.I0(\n_0_fsm[2]_i_2 ),
        .I1(\n_0_fsm[2]_i_3 ),
        .O(\n_0_fsm_reg[2]_i_1 ),
        .S(RATE_FSM[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_fsm_reg[3]_i_1 ),
        .Q(RATE_FSM[3]),
        .R(p_0_in__0));
MUXF7 \fsm_reg[3]_i_1 
       (.I0(\n_0_fsm[3]_i_2 ),
        .I1(\n_0_fsm[3]_i_3 ),
        .O(\n_0_fsm_reg[3]_i_1 ),
        .S(RATE_FSM[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_fsm[4]_i_1 ),
        .Q(RATE_FSM[4]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h04FF0400)) 
     gen3_exit_i_1
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(RATE_FSM[4]),
        .I3(n_0_gen3_exit_i_2),
        .I4(n_0_gen3_exit_reg),
        .O(n_0_gen3_exit_i_1));
LUT6 #(
    .INIT(64'h80008000000F0000)) 
     gen3_exit_i_2
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(n_0_gen3_exit_i_3),
        .I5(RATE_FSM[3]),
        .O(n_0_gen3_exit_i_2));
LUT6 #(
    .INIT(64'h0000000014555514)) 
     gen3_exit_i_3
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg1[1]),
        .I5(RATE_FSM[4]),
        .O(n_0_gen3_exit_i_3));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_gen3_exit_i_1),
        .Q(n_0_gen3_exit_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2F222FFF20222000)) 
     gen3_i_1
       (.I0(n_0_gen3_i_2),
        .I1(RATE_FSM[4]),
        .I2(n_0_gen3_i_3),
        .I3(RATE_FSM[2]),
        .I4(n_0_gen3_i_4),
        .I5(rate_gen3),
        .O(n_0_gen3_i_1));
LUT2 #(
    .INIT(4'h2)) 
     gen3_i_2
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .O(n_0_gen3_i_2));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     gen3_i_3
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .O(n_0_gen3_i_3));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     gen3_i_4
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .O(n_0_gen3_i_4));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_gen3_i_1),
        .Q(rate_gen3),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_6__6 
       (.I0(rate_gen3),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_7 
       (.I0(rate_gen3),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(RATE_MMCM_LOCK),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h06FF0600)) 
     pclk_sel_i_1__0
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(n_0_pclk_sel_i_2),
        .I4(USER_PCLK_SEL),
        .O(n_0_pclk_sel_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT5 #(
    .INIT(32'h80000840)) 
     pclk_sel_i_2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(n_0_pclk_sel_i_2));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_pclk_sel_i_1__0),
        .Q(USER_PCLK_SEL),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     phystatus_i_1
       (.I0(n_0_txratedone_i_2),
        .I1(I2),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3),
        .I4(phystatus_reg2),
        .I5(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_phystatus_i_1),
        .Q(n_0_phystatus_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllpd_i_1__0
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllpd_i_2),
        .I5(QRST_QPLLPD_IN),
        .O(n_0_qpllpd_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_qpllpd_i_1__0),
        .Q(QRST_QPLLPD_IN),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllreset_i_1__0
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllreset_i_2),
        .I5(QRST_QPLLRESET_IN),
        .O(n_0_qpllreset_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_qpllreset_i_1__0),
        .Q(QRST_QPLLRESET_IN),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT5 #(
    .INIT(32'h00200000)) 
     rate_done_reg1_i_1
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(USER_RATE_DONE));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \rate_idle_reg1[0]_i_1 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(RST_RATE_IDLE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I14),
        .Q(rate_in_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_in_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0700FFFF07000000)) 
     \rate_out[0]_i_1 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(\n_0_rate_out[2]_i_2 ),
        .I5(RXRATE[0]),
        .O(\n_0_rate_out[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[1]_i_1 
       (.I0(\n_0_rate_out[2]_i_2 ),
        .I1(RXRATE[1]),
        .O(\n_0_rate_out[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[2]_i_1 
       (.I0(\n_0_rate_out[2]_i_2 ),
        .I1(RXRATE[2]),
        .O(\n_0_rate_out[2]_i_1 ));
LUT6 #(
    .INIT(64'hA005004000000000)) 
     \rate_out[2]_i_2 
       (.I0(RATE_FSM[2]),
        .I1(txpmareset0),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[0]),
        .O(\n_0_rate_out[2]_i_2 ));
LUT3 #(
    .INIT(8'hF4)) 
     \rate_out[2]_i_3 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(n_0_gen3_exit_reg),
        .O(txpmareset0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rate_out[0]_i_1 ),
        .Q(RXRATE[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rate_out[1]_i_1 ),
        .Q(RXRATE[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rate_out[2]_i_1 ),
        .Q(RXRATE[2]),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT5 #(
    .INIT(32'h28000000)) 
     rate_rxsync_reg1_i_1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(USER_RATE_RXSYNC));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     ratedone_i_1
       (.I0(n_0_txratedone_i_2),
        .I1(I2),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3),
        .I4(ratedone0),
        .I5(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1));
LUT3 #(
    .INIT(8'h80)) 
     ratedone_i_2
       (.I0(n_0_phystatus_reg),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_txratedone_reg),
        .O(ratedone0));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_ratedone_i_1),
        .Q(n_0_ratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(RATE_RESETOVRD_DONE),
        .Q(resetovrd_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT5 #(
    .INIT(32'h00400000)) 
     resetovrd_start_reg1_i_1
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(USER_RESETOVRD_START));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(out1[1]),
        .Q(rst_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     rxratedone_i_1
       (.I0(n_0_txratedone_i_2),
        .I1(I2),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3),
        .I4(rxratedone_reg2),
        .I5(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_rxratedone_i_1),
        .Q(n_0_rxratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(SYNC_RXSYNC_DONE),
        .Q(rxsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT5 #(
    .INIT(32'h20000000)) 
     rxsync_start_reg1_i_1
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(SYNC_RXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     start_reg1_i_1__0
       (.I0(p_0_in4_in),
        .I1(RST_DRP_START),
        .O(DRP_START0));
LUT5 #(
    .INIT(32'h04FF0400)) 
     \sysclksel[0]_i_1 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(RATE_FSM[4]),
        .I3(\n_0_sysclksel[1]_i_2 ),
        .I4(RXSYSCLKSEL[0]),
        .O(\n_0_sysclksel[0]_i_1 ));
LUT2 #(
    .INIT(4'h4)) 
     \sysclksel[1]_i_1 
       (.I0(\n_0_sysclksel[1]_i_2 ),
        .I1(RXSYSCLKSEL[1]),
        .O(\n_0_sysclksel[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT5 #(
    .INIT(32'h80080000)) 
     \sysclksel[1]_i_2 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[2]),
        .O(\n_0_sysclksel[1]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_sysclksel[0]_i_1 ),
        .Q(RXSYSCLKSEL[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_sysclksel[1]_i_1 ),
        .Q(RXSYSCLKSEL[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h8088008800880088)) 
     \txdata_wait_cnt[0]_i_1 
       (.I0(RATE_FSM[2]),
        .I1(n_0_gen3_i_4),
        .I2(txdata_wait_cnt_reg__0[1]),
        .I3(txdata_wait_cnt_reg__0[0]),
        .I4(txdata_wait_cnt_reg__0[2]),
        .I5(txdata_wait_cnt_reg__0[3]),
        .O(p_0_in__0_0[0]));
LUT6 #(
    .INIT(64'h8880088008800880)) 
     \txdata_wait_cnt[1]_i_1 
       (.I0(RATE_FSM[2]),
        .I1(n_0_gen3_i_4),
        .I2(txdata_wait_cnt_reg__0[1]),
        .I3(txdata_wait_cnt_reg__0[0]),
        .I4(txdata_wait_cnt_reg__0[2]),
        .I5(txdata_wait_cnt_reg__0[3]),
        .O(p_0_in__0_0[1]));
LUT6 #(
    .INIT(64'h8888800008888000)) 
     \txdata_wait_cnt[2]_i_1 
       (.I0(RATE_FSM[2]),
        .I1(n_0_gen3_i_4),
        .I2(txdata_wait_cnt_reg__0[1]),
        .I3(txdata_wait_cnt_reg__0[0]),
        .I4(txdata_wait_cnt_reg__0[2]),
        .I5(txdata_wait_cnt_reg__0[3]),
        .O(p_0_in__0_0[2]));
LUT6 #(
    .INIT(64'h8888888880000000)) 
     \txdata_wait_cnt[3]_i_1 
       (.I0(RATE_FSM[2]),
        .I1(n_0_gen3_i_4),
        .I2(txdata_wait_cnt_reg__0[1]),
        .I3(txdata_wait_cnt_reg__0[0]),
        .I4(txdata_wait_cnt_reg__0[2]),
        .I5(txdata_wait_cnt_reg__0[3]),
        .O(p_0_in__0_0[3]));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(txdata_wait_cnt_reg__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(txdata_wait_cnt_reg__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(txdata_wait_cnt_reg__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(txdata_wait_cnt_reg__0[3]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
     txpmareset_i_1
       (.I0(n_0_gen3_exit_reg),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[3]),
        .I4(n_0_txpmareset_i_2),
        .I5(GT_TXPMARESET0),
        .O(n_0_txpmareset_i_1));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT5 #(
    .INIT(32'h80400020)) 
     txpmareset_i_2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(n_0_txpmareset_i_2));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_txpmareset_i_1),
        .Q(GT_TXPMARESET0),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     txratedone_i_1
       (.I0(n_0_txratedone_i_2),
        .I1(I2),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3),
        .I4(txratedone_reg2),
        .I5(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     txratedone_i_2
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .O(n_0_txratedone_i_2));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT4 #(
    .INIT(16'hFFDF)) 
     txratedone_i_3
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .O(n_0_txratedone_i_3));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_txratedone_i_1),
        .Q(n_0_txratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
     txsync_start_reg1_i_1
       (.I0(out1[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[3]),
        .O(SYNC_TXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1
       (.I0(p_0_in5_in),
        .I1(RST_DRP_X16),
        .O(DRP_X160));
LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1
       (.I0(p_0_in6_in),
        .I1(RST_DRP_X16X20_MODE),
        .O(DRP_X16X20_MODE0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_rate" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_rate_32
   (RATE_FSM,
    SYNC_TXSYNC_START,
    DRP_X16X20_MODE0106_out,
    DRP_X160104_out,
    DRP_START0102_out,
    O1,
    rate_gen3,
    O2,
    RST_RATE_IDLE,
    USER_RESETOVRD_START,
    SYNC_RXSYNC_START,
    USER_RATE_DONE,
    RXSYSCLKSEL,
    RXRATE,
    USER_PCLK_SEL,
    GT_TXPMARESET092_out,
    QRST_QPLLRESET_IN,
    p_0_in93_in,
    QRST_QPLLPD_IN,
    p_0_in95_in,
    USER_RATE_RXSYNC,
    p_0_in7_in,
    p_1_in8_in,
    out1,
    RST_DRP_X16X20_MODE,
    RST_DRP_X16,
    RST_DRP_START,
    p_0_in__0,
    I1,
    I2,
    RATE_PHYSTATUS,
    RATE_RXRATEDONE,
    RATE_TXRATEDONE,
    I14,
    RATE_CPLLLOCK,
    RATE_QPLLLOCK,
    RATE_DRP_DONE,
    RATE_MMCM_LOCK,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_RESETOVRD_DONE,
    RATE_TXSYNC_DONE,
    SYNC_RXSYNC_DONE,
    I3);
  output [4:0]RATE_FSM;
  output SYNC_TXSYNC_START;
  output DRP_X16X20_MODE0106_out;
  output DRP_X160104_out;
  output DRP_START0102_out;
  output O1;
  output [0:0]rate_gen3;
  output O2;
  output [0:0]RST_RATE_IDLE;
  output USER_RESETOVRD_START;
  output SYNC_RXSYNC_START;
  output USER_RATE_DONE;
  output [1:0]RXSYSCLKSEL;
  output [2:0]RXRATE;
  output USER_PCLK_SEL;
  output GT_TXPMARESET092_out;
  output [0:0]QRST_QPLLRESET_IN;
  output p_0_in93_in;
  output [0:0]QRST_QPLLPD_IN;
  output p_0_in95_in;
  output USER_RATE_RXSYNC;
  input p_0_in7_in;
  input p_1_in8_in;
  input [1:0]out1;
  input RST_DRP_X16X20_MODE;
  input RST_DRP_X16;
  input RST_DRP_START;
  input p_0_in__0;
  input I1;
  input I2;
  input RATE_PHYSTATUS;
  input RATE_RXRATEDONE;
  input RATE_TXRATEDONE;
  input [0:0]I14;
  input RATE_CPLLLOCK;
  input RATE_QPLLLOCK;
  input RATE_DRP_DONE;
  input RATE_MMCM_LOCK;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_RESETOVRD_DONE;
  input RATE_TXSYNC_DONE;
  input SYNC_RXSYNC_DONE;
  input I3;

  wire DRP_START0102_out;
  wire DRP_X160104_out;
  wire DRP_X16X20_MODE0106_out;
  wire GT_TXPMARESET092_out;
  wire I1;
  wire [0:0]I14;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire [0:0]QRST_QPLLPD_IN;
  wire [0:0]QRST_QPLLRESET_IN;
  wire RATE_CPLLLOCK;
  wire RATE_DRP_DONE;
  wire [4:0]RATE_FSM;
  wire RATE_MMCM_LOCK;
  wire RATE_PHYSTATUS;
  wire RATE_QPLLLOCK;
  wire RATE_RESETOVRD_DONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire RST_DRP_START;
  wire RST_DRP_X16;
  wire RST_DRP_X16X20_MODE;
  wire [0:0]RST_RATE_IDLE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXSYNC_DONE;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_PCLK_SEL;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire drp_start;
  wire drp_x16;
  wire drp_x16x20_mode;
  wire fsm1;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1__0;
  wire n_0_cpllpd_i_2__0;
  wire n_0_cpllreset_i_1__1;
  wire n_0_cpllreset_i_2__0;
  wire \n_0_fsm[0]_i_11__0 ;
  wire \n_0_fsm[0]_i_12__0 ;
  wire \n_0_fsm[0]_i_13__0 ;
  wire \n_0_fsm[0]_i_4__0 ;
  wire \n_0_fsm[0]_i_5__0 ;
  wire \n_0_fsm[0]_i_6__0 ;
  wire \n_0_fsm[0]_i_7__0 ;
  wire \n_0_fsm[0]_i_8__0 ;
  wire \n_0_fsm[0]_i_9__0 ;
  wire \n_0_fsm[1]_i_4__0 ;
  wire \n_0_fsm[1]_i_5__0 ;
  wire \n_0_fsm[1]_i_6__0 ;
  wire \n_0_fsm[1]_i_7__0 ;
  wire \n_0_fsm[1]_i_8__0 ;
  wire \n_0_fsm[1]_i_9__0 ;
  wire \n_0_fsm[2]_i_2__0 ;
  wire \n_0_fsm[2]_i_3__0 ;
  wire \n_0_fsm[2]_i_4__0 ;
  wire \n_0_fsm[2]_i_5__0 ;
  wire \n_0_fsm[3]_i_2__0 ;
  wire \n_0_fsm[3]_i_3__0 ;
  wire \n_0_fsm[3]_i_4__0 ;
  wire \n_0_fsm[3]_i_5__0 ;
  wire \n_0_fsm[3]_i_6__0 ;
  wire \n_0_fsm[3]_i_7__0 ;
  wire \n_0_fsm[4]_i_1__0 ;
  wire \n_0_fsm[4]_i_2__0 ;
  wire \n_0_fsm_reg[0]_i_1__0 ;
  wire \n_0_fsm_reg[0]_i_2__0 ;
  wire \n_0_fsm_reg[0]_i_3__0 ;
  wire \n_0_fsm_reg[1]_i_1__0 ;
  wire \n_0_fsm_reg[1]_i_2__0 ;
  wire \n_0_fsm_reg[1]_i_3__0 ;
  wire \n_0_fsm_reg[2]_i_1__0 ;
  wire \n_0_fsm_reg[3]_i_1__0 ;
  wire n_0_gen3_exit_i_1__0;
  wire n_0_gen3_exit_i_2__0;
  wire n_0_gen3_exit_i_3__0;
  wire n_0_gen3_exit_reg;
  wire n_0_gen3_i_1__0;
  wire n_0_gen3_i_2__0;
  wire n_0_gen3_i_3__0;
  wire n_0_pclk_sel_i_1__1;
  wire n_0_pclk_sel_i_2__0;
  wire n_0_phystatus_i_1__0;
  wire n_0_phystatus_reg;
  wire n_0_qpllpd_i_1__1;
  wire n_0_qpllreset_i_1__1;
  wire \n_0_rate_out[0]_i_1__0 ;
  wire \n_0_rate_out[1]_i_1__0 ;
  wire \n_0_rate_out[2]_i_1__0 ;
  wire \n_0_rate_out[2]_i_2__0 ;
  wire n_0_ratedone_i_1__0;
  wire n_0_ratedone_reg;
  wire n_0_rxratedone_i_1__0;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1__0 ;
  wire \n_0_sysclksel[1]_i_1__0 ;
  wire \n_0_sysclksel[1]_i_2__0 ;
  wire \n_0_txdata_wait_cnt[3]_i_2 ;
  wire n_0_txpmareset_i_1__0;
  wire n_0_txpmareset_i_2__0;
  wire n_0_txratedone_i_1__0;
  wire n_0_txratedone_i_2__0;
  wire n_0_txratedone_i_3__0;
  wire n_0_txratedone_reg;
  wire [1:0]out1;
  wire p_0_in101_in;
  wire p_0_in103_in;
  wire p_0_in105_in;
  wire p_0_in7_in;
  wire p_0_in93_in;
  wire p_0_in95_in;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire p_1_in8_in;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire [0:0]rate_gen3;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire ratedone0;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg;
  wire txpmareset0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_CPLLLOCK),
        .Q(cplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
     cpllpd_i_1__0
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllpd_i_2__0),
        .I5(p_0_in95_in),
        .O(n_0_cpllpd_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT5 #(
    .INIT(32'h80410000)) 
     cpllpd_i_2__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_cpllpd_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllpd_i_1__0),
        .Q(p_0_in95_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
     cpllreset_i_1__1
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllreset_i_2__0),
        .I5(p_0_in93_in),
        .O(n_0_cpllreset_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT5 #(
    .INIT(32'h80000140)) 
     cpllreset_i_2__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_cpllreset_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllreset_i_1__1),
        .Q(p_0_in93_in),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h18040002)) 
     drp_start_i_1__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(drp_start));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_start),
        .Q(p_0_in101_in),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h0800001A)) 
     drp_x16_i_1__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(drp_x16));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_x16),
        .Q(p_0_in103_in),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h08004232)) 
     drp_x16x20_mode_i_1__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(drp_x16x20_mode));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_x16x20_mode),
        .Q(p_0_in105_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF2F2F2)) 
     \fsm[0]_i_10__0 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(n_0_gen3_exit_reg),
        .I3(p_1_in8_in),
        .I4(p_0_in7_in),
        .I5(n_0_ratedone_reg),
        .O(fsm1));
LUT6 #(
    .INIT(64'h8BBBBBBBBBBBBBBB)) 
     \fsm[0]_i_11__0 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(txdata_wait_cnt_reg[2]),
        .I3(txdata_wait_cnt_reg[3]),
        .I4(txdata_wait_cnt_reg[1]),
        .I5(txdata_wait_cnt_reg[0]),
        .O(\n_0_fsm[0]_i_11__0 ));
LUT5 #(
    .INIT(32'hFF080808)) 
     \fsm[0]_i_12__0 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .I2(phystatus_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .O(\n_0_fsm[0]_i_12__0 ));
LUT4 #(
    .INIT(16'h6FF6)) 
     \fsm[0]_i_13__0 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg1[0]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[0]_i_13__0 ));
LUT6 #(
    .INIT(64'h8CBCFFFF8CBC0000)) 
     \fsm[0]_i_4__0 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[0]_i_8__0 ),
        .O(\n_0_fsm[0]_i_4__0 ));
LUT6 #(
    .INIT(64'h03F33B3B03F30808)) 
     \fsm[0]_i_5__0 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(txsync_done_reg2),
        .I4(RATE_FSM[4]),
        .I5(\n_0_fsm[0]_i_9__0 ),
        .O(\n_0_fsm[0]_i_5__0 ));
LUT6 #(
    .INIT(64'h0F3377000F3344FF)) 
     \fsm[0]_i_6__0 
       (.I0(fsm1),
        .I1(RATE_FSM[0]),
        .I2(resetovrd_done_reg2),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_6__0 ));
LUT6 #(
    .INIT(64'h0000A0A0CFCFCFC0)) 
     \fsm[0]_i_7__0 
       (.I0(rxsync_done_reg2),
        .I1(\n_0_fsm[0]_i_11__0 ),
        .I2(RATE_FSM[0]),
        .I3(\n_0_fsm[0]_i_12__0 ),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[0]_i_7__0 ));
LUT5 #(
    .INIT(32'h5FCF5FC0)) 
     \fsm[0]_i_8__0 
       (.I0(rxpmaresetdone_reg2),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(\n_0_fsm[0]_i_13__0 ),
        .O(\n_0_fsm[0]_i_8__0 ));
LUT6 #(
    .INIT(64'h8000800080FF8000)) 
     \fsm[0]_i_9__0 
       (.I0(pll_lock),
        .I1(rst_idle_reg2),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(mmcm_lock_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_9__0 ));
LUT6 #(
    .INIT(64'hCACFFFFF0F0F0000)) 
     \fsm[1]_i_4__0 
       (.I0(\n_0_fsm[1]_i_8__0 ),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[4]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_4__0 ));
LUT6 #(
    .INIT(64'h5F0F5F00F030F030)) 
     \fsm[1]_i_5__0 
       (.I0(txsync_done_reg2),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[3]_i_4__0 ),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_5__0 ));
LUT5 #(
    .INIT(32'h44FF3000)) 
     \fsm[1]_i_6__0 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_6__0 ));
LUT5 #(
    .INIT(32'h030C8888)) 
     \fsm[1]_i_7__0 
       (.I0(\n_0_fsm[1]_i_9__0 ),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(\n_0_fsm[1]_i_7__0 ));
LUT3 #(
    .INIT(8'h4F)) 
     \fsm[1]_i_8__0 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rst_idle_reg2),
        .O(\n_0_fsm[1]_i_8__0 ));
LUT6 #(
    .INIT(64'hB888888888888888)) 
     \fsm[1]_i_9__0 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(txdata_wait_cnt_reg[2]),
        .I3(txdata_wait_cnt_reg[3]),
        .I4(txdata_wait_cnt_reg[1]),
        .I5(txdata_wait_cnt_reg[0]),
        .O(\n_0_fsm[1]_i_9__0 ));
LUT6 #(
    .INIT(64'hA200FFFFA2000000)) 
     \fsm[2]_i_2__0 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[4]),
        .I2(txsync_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(\n_0_fsm[2]_i_4__0 ),
        .O(\n_0_fsm[2]_i_2__0 ));
LUT6 #(
    .INIT(64'hBB8B888BBBBBBBBB)) 
     \fsm[2]_i_3__0 
       (.I0(\n_0_fsm[3]_i_6__0 ),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[2]_i_5__0 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_3__0 ));
LUT6 #(
    .INIT(64'h7C4CFFFF7C4C0000)) 
     \fsm[2]_i_4__0 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_5__0 ),
        .O(\n_0_fsm[2]_i_4__0 ));
LUT6 #(
    .INIT(64'h00000010FFFF0010)) 
     \fsm[2]_i_5__0 
       (.I0(n_0_gen3_i_2__0),
        .I1(n_0_gen3_exit_reg),
        .I2(I2),
        .I3(n_0_ratedone_reg),
        .I4(RATE_FSM[1]),
        .I5(resetovrd_done_reg2),
        .O(\n_0_fsm[2]_i_5__0 ));
LUT4 #(
    .INIT(16'hBA8A)) 
     \fsm[2]_i_6__0 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
LUT6 #(
    .INIT(64'hFF00FF00EFFFEF00)) 
     \fsm[3]_i_2__0 
       (.I0(RATE_FSM[4]),
        .I1(\n_0_fsm[3]_i_4__0 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(\n_0_fsm[3]_i_5__0 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[3]_i_2__0 ));
LUT6 #(
    .INIT(64'hBBB888B888888888)) 
     \fsm[3]_i_3__0 
       (.I0(\n_0_fsm[3]_i_6__0 ),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[3]_i_7__0 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[3]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
     \fsm[3]_i_4__0 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[3]_i_4__0 ));
LUT6 #(
    .INIT(64'h0101100100001100)) 
     \fsm[3]_i_5__0 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[1]),
        .I2(rate_in_reg1[1]),
        .I3(rate_in_reg1[0]),
        .I4(rate_in_reg2[1]),
        .I5(rate_in_reg2[0]),
        .O(\n_0_fsm[3]_i_5__0 ));
LUT5 #(
    .INIT(32'h0388CCFF)) 
     \fsm[3]_i_6__0 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_6__0 ));
LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
     \fsm[3]_i_7__0 
       (.I0(n_0_gen3_i_2__0),
        .I1(n_0_gen3_exit_reg),
        .I2(I2),
        .I3(n_0_ratedone_reg),
        .I4(RATE_FSM[1]),
        .I5(resetovrd_done_reg2),
        .O(\n_0_fsm[3]_i_7__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \fsm[4]_i_1__0 
       (.I0(\n_0_fsm[4]_i_2__0 ),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[4]),
        .O(\n_0_fsm[4]_i_1__0 ));
LUT6 #(
    .INIT(64'h03CCFFFF77000000)) 
     \fsm[4]_i_2__0 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[4]_i_2__0 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[0]_i_1__0 ),
        .Q(RATE_FSM[0]),
        .S(p_0_in__0));
MUXF8 \fsm_reg[0]_i_1__0 
       (.I0(\n_0_fsm_reg[0]_i_2__0 ),
        .I1(\n_0_fsm_reg[0]_i_3__0 ),
        .O(\n_0_fsm_reg[0]_i_1__0 ),
        .S(RATE_FSM[2]));
MUXF7 \fsm_reg[0]_i_2__0 
       (.I0(\n_0_fsm[0]_i_4__0 ),
        .I1(\n_0_fsm[0]_i_5__0 ),
        .O(\n_0_fsm_reg[0]_i_2__0 ),
        .S(RATE_FSM[3]));
MUXF7 \fsm_reg[0]_i_3__0 
       (.I0(\n_0_fsm[0]_i_6__0 ),
        .I1(\n_0_fsm[0]_i_7__0 ),
        .O(\n_0_fsm_reg[0]_i_3__0 ),
        .S(RATE_FSM[3]));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[1]_i_1__0 ),
        .Q(RATE_FSM[1]),
        .S(p_0_in__0));
MUXF8 \fsm_reg[1]_i_1__0 
       (.I0(\n_0_fsm_reg[1]_i_2__0 ),
        .I1(\n_0_fsm_reg[1]_i_3__0 ),
        .O(\n_0_fsm_reg[1]_i_1__0 ),
        .S(RATE_FSM[2]));
MUXF7 \fsm_reg[1]_i_2__0 
       (.I0(\n_0_fsm[1]_i_4__0 ),
        .I1(\n_0_fsm[1]_i_5__0 ),
        .O(\n_0_fsm_reg[1]_i_2__0 ),
        .S(RATE_FSM[3]));
MUXF7 \fsm_reg[1]_i_3__0 
       (.I0(\n_0_fsm[1]_i_6__0 ),
        .I1(\n_0_fsm[1]_i_7__0 ),
        .O(\n_0_fsm_reg[1]_i_3__0 ),
        .S(RATE_FSM[3]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[2]_i_1__0 ),
        .Q(RATE_FSM[2]),
        .R(p_0_in__0));
MUXF7 \fsm_reg[2]_i_1__0 
       (.I0(\n_0_fsm[2]_i_2__0 ),
        .I1(\n_0_fsm[2]_i_3__0 ),
        .O(\n_0_fsm_reg[2]_i_1__0 ),
        .S(RATE_FSM[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[3]_i_1__0 ),
        .Q(RATE_FSM[3]),
        .R(p_0_in__0));
MUXF7 \fsm_reg[3]_i_1__0 
       (.I0(\n_0_fsm[3]_i_2__0 ),
        .I1(\n_0_fsm[3]_i_3__0 ),
        .O(\n_0_fsm_reg[3]_i_1__0 ),
        .S(RATE_FSM[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm[4]_i_1__0 ),
        .Q(RATE_FSM[4]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h04FF0400)) 
     gen3_exit_i_1__0
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(RATE_FSM[4]),
        .I3(n_0_gen3_exit_i_2__0),
        .I4(n_0_gen3_exit_reg),
        .O(n_0_gen3_exit_i_1__0));
LUT6 #(
    .INIT(64'h80008000000F0000)) 
     gen3_exit_i_2__0
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(n_0_gen3_exit_i_3__0),
        .I5(RATE_FSM[3]),
        .O(n_0_gen3_exit_i_2__0));
LUT6 #(
    .INIT(64'h0000000014555514)) 
     gen3_exit_i_3__0
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg1[1]),
        .I5(RATE_FSM[4]),
        .O(n_0_gen3_exit_i_3__0));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_gen3_exit_i_1__0),
        .Q(n_0_gen3_exit_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2F222FFF20222000)) 
     gen3_i_1__0
       (.I0(n_0_gen3_i_2__0),
        .I1(RATE_FSM[4]),
        .I2(n_0_gen3_i_3__0),
        .I3(RATE_FSM[2]),
        .I4(\n_0_txdata_wait_cnt[3]_i_2 ),
        .I5(rate_gen3),
        .O(n_0_gen3_i_1__0));
LUT2 #(
    .INIT(4'h2)) 
     gen3_i_2__0
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .O(n_0_gen3_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     gen3_i_3__0
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .O(n_0_gen3_i_3__0));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_gen3_i_1__0),
        .Q(rate_gen3),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_6__5 
       (.I0(rate_gen3),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_7__0 
       (.I0(rate_gen3),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_MMCM_LOCK),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h06FF0600)) 
     pclk_sel_i_1__1
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(n_0_pclk_sel_i_2__0),
        .I4(USER_PCLK_SEL),
        .O(n_0_pclk_sel_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT5 #(
    .INIT(32'h80000840)) 
     pclk_sel_i_2__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(n_0_pclk_sel_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_pclk_sel_i_1__1),
        .Q(USER_PCLK_SEL),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     phystatus_i_1__0
       (.I0(n_0_txratedone_i_2__0),
        .I1(I3),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__0),
        .I4(phystatus_reg2),
        .I5(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_phystatus_i_1__0),
        .Q(n_0_phystatus_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllpd_i_1__1
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllpd_i_2__0),
        .I5(QRST_QPLLPD_IN),
        .O(n_0_qpllpd_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_qpllpd_i_1__1),
        .Q(QRST_QPLLPD_IN),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllreset_i_1__1
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllreset_i_2__0),
        .I5(QRST_QPLLRESET_IN),
        .O(n_0_qpllreset_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_qpllreset_i_1__1),
        .Q(QRST_QPLLRESET_IN),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT5 #(
    .INIT(32'h00200000)) 
     rate_done_reg1_i_1__0
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(USER_RATE_DONE));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \rate_idle_reg1[1]_i_1 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(RST_RATE_IDLE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(I14),
        .Q(rate_in_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_in_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0700FFFF07000000)) 
     \rate_out[0]_i_1__0 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(\n_0_rate_out[2]_i_2__0 ),
        .I5(RXRATE[0]),
        .O(\n_0_rate_out[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[1]_i_1__0 
       (.I0(\n_0_rate_out[2]_i_2__0 ),
        .I1(RXRATE[1]),
        .O(\n_0_rate_out[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[2]_i_1__0 
       (.I0(\n_0_rate_out[2]_i_2__0 ),
        .I1(RXRATE[2]),
        .O(\n_0_rate_out[2]_i_1__0 ));
LUT6 #(
    .INIT(64'hA005004000000000)) 
     \rate_out[2]_i_2__0 
       (.I0(RATE_FSM[2]),
        .I1(txpmareset0),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[0]),
        .O(\n_0_rate_out[2]_i_2__0 ));
LUT3 #(
    .INIT(8'hF4)) 
     \rate_out[2]_i_3__0 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(n_0_gen3_exit_reg),
        .O(txpmareset0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[0]_i_1__0 ),
        .Q(RXRATE[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[1]_i_1__0 ),
        .Q(RXRATE[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[2]_i_1__0 ),
        .Q(RXRATE[2]),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT5 #(
    .INIT(32'h28000000)) 
     rate_rxsync_reg1_i_1__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(USER_RATE_RXSYNC));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     ratedone_i_1__0
       (.I0(n_0_txratedone_i_2__0),
        .I1(I3),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__0),
        .I4(ratedone0),
        .I5(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1__0));
LUT3 #(
    .INIT(8'h80)) 
     ratedone_i_2__0
       (.I0(n_0_phystatus_reg),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_txratedone_reg),
        .O(ratedone0));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_ratedone_i_1__0),
        .Q(n_0_ratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_RESETOVRD_DONE),
        .Q(resetovrd_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT5 #(
    .INIT(32'h00400000)) 
     resetovrd_start_reg1_i_1__0
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(USER_RESETOVRD_START));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(out1[1]),
        .Q(rst_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     rxratedone_i_1__0
       (.I0(n_0_txratedone_i_2__0),
        .I1(I3),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__0),
        .I4(rxratedone_reg2),
        .I5(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_rxratedone_i_1__0),
        .Q(n_0_rxratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXSYNC_DONE),
        .Q(rxsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT5 #(
    .INIT(32'h20000000)) 
     rxsync_start_reg1_i_1__0
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(SYNC_RXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     start_reg1_i_1__1
       (.I0(p_0_in101_in),
        .I1(RST_DRP_START),
        .O(DRP_START0102_out));
LUT5 #(
    .INIT(32'h04FF0400)) 
     \sysclksel[0]_i_1__0 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(RATE_FSM[4]),
        .I3(\n_0_sysclksel[1]_i_2__0 ),
        .I4(RXSYSCLKSEL[0]),
        .O(\n_0_sysclksel[0]_i_1__0 ));
LUT2 #(
    .INIT(4'h4)) 
     \sysclksel[1]_i_1__0 
       (.I0(\n_0_sysclksel[1]_i_2__0 ),
        .I1(RXSYSCLKSEL[1]),
        .O(\n_0_sysclksel[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT5 #(
    .INIT(32'h80080000)) 
     \sysclksel[1]_i_2__0 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[2]),
        .O(\n_0_sysclksel[1]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_sysclksel[0]_i_1__0 ),
        .Q(RXSYSCLKSEL[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_sysclksel[1]_i_1__0 ),
        .Q(RXSYSCLKSEL[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h8088008800880088)) 
     \txdata_wait_cnt[0]_i_1__0 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[0]));
LUT6 #(
    .INIT(64'h8880088008800880)) 
     \txdata_wait_cnt[1]_i_1__0 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[1]));
LUT6 #(
    .INIT(64'h8888800008888000)) 
     \txdata_wait_cnt[2]_i_1__0 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[2]));
LUT6 #(
    .INIT(64'h8888888880000000)) 
     \txdata_wait_cnt[3]_i_1__0 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[3]));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \txdata_wait_cnt[3]_i_2 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .O(\n_0_txdata_wait_cnt[3]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(txdata_wait_cnt_reg[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(txdata_wait_cnt_reg[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(txdata_wait_cnt_reg[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(txdata_wait_cnt_reg[3]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
     txpmareset_i_1__0
       (.I0(n_0_gen3_exit_reg),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[3]),
        .I4(n_0_txpmareset_i_2__0),
        .I5(GT_TXPMARESET092_out),
        .O(n_0_txpmareset_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT5 #(
    .INIT(32'h80400020)) 
     txpmareset_i_2__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(n_0_txpmareset_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_txpmareset_i_1__0),
        .Q(GT_TXPMARESET092_out),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     txratedone_i_1__0
       (.I0(n_0_txratedone_i_2__0),
        .I1(I3),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__0),
        .I4(txratedone_reg2),
        .I5(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     txratedone_i_2__0
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .O(n_0_txratedone_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT4 #(
    .INIT(16'hFFDF)) 
     txratedone_i_3__0
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .O(n_0_txratedone_i_3__0));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_txratedone_i_1__0),
        .Q(n_0_txratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
     txsync_start_reg1_i_1__0
       (.I0(out1[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[3]),
        .O(SYNC_TXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1__0
       (.I0(p_0_in103_in),
        .I1(RST_DRP_X16),
        .O(DRP_X160104_out));
LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1__0
       (.I0(p_0_in105_in),
        .I1(RST_DRP_X16X20_MODE),
        .O(DRP_X16X20_MODE0106_out));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_rate" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_rate_38
   (RATE_FSM,
    SYNC_TXSYNC_START,
    DRP_X16X20_MODE0114_out,
    DRP_X160112_out,
    DRP_START0110_out,
    O1,
    rate_gen3,
    O2,
    RST_RATE_IDLE,
    USER_RESETOVRD_START,
    SYNC_RXSYNC_START,
    USER_RATE_DONE,
    RXSYSCLKSEL,
    RXRATE,
    USER_PCLK_SEL,
    GT_TXPMARESET0120_out,
    QRST_QPLLRESET_IN,
    p_0_in121_in,
    QRST_QPLLPD_IN,
    p_0_in123_in,
    USER_RATE_RXSYNC,
    p_0_in7_in,
    p_1_in8_in,
    out1,
    RST_DRP_X16X20_MODE,
    RST_DRP_X16,
    RST_DRP_START,
    p_0_in__0,
    I1,
    user_active_lane,
    RATE_PHYSTATUS,
    RATE_RXRATEDONE,
    RATE_TXRATEDONE,
    I14,
    RATE_CPLLLOCK,
    RATE_QPLLLOCK,
    RATE_DRP_DONE,
    I2,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_RESETOVRD_DONE,
    RATE_TXSYNC_DONE,
    SYNC_RXSYNC_DONE,
    I3);
  output [4:0]RATE_FSM;
  output SYNC_TXSYNC_START;
  output DRP_X16X20_MODE0114_out;
  output DRP_X160112_out;
  output DRP_START0110_out;
  output O1;
  output [0:0]rate_gen3;
  output O2;
  output [0:0]RST_RATE_IDLE;
  output USER_RESETOVRD_START;
  output SYNC_RXSYNC_START;
  output USER_RATE_DONE;
  output [1:0]RXSYSCLKSEL;
  output [2:0]RXRATE;
  output USER_PCLK_SEL;
  output GT_TXPMARESET0120_out;
  output [0:0]QRST_QPLLRESET_IN;
  output p_0_in121_in;
  output [0:0]QRST_QPLLPD_IN;
  output p_0_in123_in;
  output USER_RATE_RXSYNC;
  input p_0_in7_in;
  input p_1_in8_in;
  input [1:0]out1;
  input RST_DRP_X16X20_MODE;
  input RST_DRP_X16;
  input RST_DRP_START;
  input p_0_in__0;
  input I1;
  input [0:0]user_active_lane;
  input RATE_PHYSTATUS;
  input RATE_RXRATEDONE;
  input RATE_TXRATEDONE;
  input [0:0]I14;
  input RATE_CPLLLOCK;
  input RATE_QPLLLOCK;
  input RATE_DRP_DONE;
  input I2;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_RESETOVRD_DONE;
  input RATE_TXSYNC_DONE;
  input SYNC_RXSYNC_DONE;
  input I3;

  wire DRP_START0110_out;
  wire DRP_X160112_out;
  wire DRP_X16X20_MODE0114_out;
  wire GT_TXPMARESET0120_out;
  wire I1;
  wire [0:0]I14;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire [0:0]QRST_QPLLPD_IN;
  wire [0:0]QRST_QPLLRESET_IN;
  wire RATE_CPLLLOCK;
  wire RATE_DRP_DONE;
  wire [4:0]RATE_FSM;
  wire RATE_PHYSTATUS;
  wire RATE_QPLLLOCK;
  wire RATE_RESETOVRD_DONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire RST_DRP_START;
  wire RST_DRP_X16;
  wire RST_DRP_X16X20_MODE;
  wire [0:0]RST_RATE_IDLE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXSYNC_DONE;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_PCLK_SEL;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire drp_start;
  wire drp_x16;
  wire drp_x16x20_mode;
  wire fsm1;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1__1;
  wire n_0_cpllpd_i_2__1;
  wire n_0_cpllreset_i_1__2;
  wire n_0_cpllreset_i_2__1;
  wire \n_0_fsm[0]_i_11__1 ;
  wire \n_0_fsm[0]_i_12__1 ;
  wire \n_0_fsm[0]_i_13__1 ;
  wire \n_0_fsm[0]_i_4__1 ;
  wire \n_0_fsm[0]_i_5__1 ;
  wire \n_0_fsm[0]_i_6__1 ;
  wire \n_0_fsm[0]_i_7__1 ;
  wire \n_0_fsm[0]_i_8__1 ;
  wire \n_0_fsm[0]_i_9__1 ;
  wire \n_0_fsm[1]_i_4__1 ;
  wire \n_0_fsm[1]_i_5__1 ;
  wire \n_0_fsm[1]_i_6__1 ;
  wire \n_0_fsm[1]_i_7__1 ;
  wire \n_0_fsm[1]_i_8__1 ;
  wire \n_0_fsm[1]_i_9__1 ;
  wire \n_0_fsm[2]_i_2__1 ;
  wire \n_0_fsm[2]_i_3__1 ;
  wire \n_0_fsm[2]_i_4__1 ;
  wire \n_0_fsm[2]_i_5__1 ;
  wire \n_0_fsm[3]_i_2__1 ;
  wire \n_0_fsm[3]_i_3__1 ;
  wire \n_0_fsm[3]_i_4__1 ;
  wire \n_0_fsm[3]_i_5__1 ;
  wire \n_0_fsm[3]_i_6__1 ;
  wire \n_0_fsm[3]_i_7__1 ;
  wire \n_0_fsm[4]_i_1__1 ;
  wire \n_0_fsm[4]_i_2__1 ;
  wire \n_0_fsm_reg[0]_i_1__1 ;
  wire \n_0_fsm_reg[0]_i_2__1 ;
  wire \n_0_fsm_reg[0]_i_3__1 ;
  wire \n_0_fsm_reg[1]_i_1__1 ;
  wire \n_0_fsm_reg[1]_i_2__1 ;
  wire \n_0_fsm_reg[1]_i_3__1 ;
  wire \n_0_fsm_reg[2]_i_1__1 ;
  wire \n_0_fsm_reg[3]_i_1__1 ;
  wire n_0_gen3_exit_i_1__1;
  wire n_0_gen3_exit_i_2__1;
  wire n_0_gen3_exit_i_3__1;
  wire n_0_gen3_exit_reg;
  wire n_0_gen3_i_1__1;
  wire n_0_gen3_i_2__1;
  wire n_0_gen3_i_3__1;
  wire n_0_pclk_sel_i_1__2;
  wire n_0_pclk_sel_i_2__1;
  wire n_0_phystatus_i_1__1;
  wire n_0_phystatus_reg;
  wire n_0_qpllpd_i_1__2;
  wire n_0_qpllreset_i_1__2;
  wire \n_0_rate_out[0]_i_1__1 ;
  wire \n_0_rate_out[1]_i_1__1 ;
  wire \n_0_rate_out[2]_i_1__1 ;
  wire \n_0_rate_out[2]_i_2__1 ;
  wire n_0_ratedone_i_1__1;
  wire n_0_ratedone_reg;
  wire n_0_rxratedone_i_1__1;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1__1 ;
  wire \n_0_sysclksel[1]_i_1__1 ;
  wire \n_0_sysclksel[1]_i_2__1 ;
  wire \n_0_txdata_wait_cnt[3]_i_2__0 ;
  wire n_0_txpmareset_i_1__1;
  wire n_0_txpmareset_i_2__1;
  wire n_0_txratedone_i_1__1;
  wire n_0_txratedone_i_2__1;
  wire n_0_txratedone_i_3__1;
  wire n_0_txratedone_reg;
  wire [1:0]out1;
  wire p_0_in109_in;
  wire p_0_in111_in;
  wire p_0_in113_in;
  wire p_0_in121_in;
  wire p_0_in123_in;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire p_1_in8_in;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire [0:0]rate_gen3;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire ratedone0;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg;
  wire txpmareset0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;
  wire [0:0]user_active_lane;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_CPLLLOCK),
        .Q(cplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
     cpllpd_i_1__1
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllpd_i_2__1),
        .I5(p_0_in123_in),
        .O(n_0_cpllpd_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT5 #(
    .INIT(32'h80410000)) 
     cpllpd_i_2__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_cpllpd_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllpd_i_1__1),
        .Q(p_0_in123_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
     cpllreset_i_1__2
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllreset_i_2__1),
        .I5(p_0_in121_in),
        .O(n_0_cpllreset_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT5 #(
    .INIT(32'h80000140)) 
     cpllreset_i_2__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_cpllreset_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllreset_i_1__2),
        .Q(p_0_in121_in),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h18040002)) 
     drp_start_i_1__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(drp_start));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_start),
        .Q(p_0_in109_in),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h0800001A)) 
     drp_x16_i_1__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(drp_x16));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_x16),
        .Q(p_0_in111_in),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h08004232)) 
     drp_x16x20_mode_i_1__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(drp_x16x20_mode));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_x16x20_mode),
        .Q(p_0_in113_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF2F2F2)) 
     \fsm[0]_i_10__1 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(n_0_gen3_exit_reg),
        .I3(p_1_in8_in),
        .I4(p_0_in7_in),
        .I5(n_0_ratedone_reg),
        .O(fsm1));
LUT6 #(
    .INIT(64'h8BBBBBBBBBBBBBBB)) 
     \fsm[0]_i_11__1 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(txdata_wait_cnt_reg[2]),
        .I3(txdata_wait_cnt_reg[3]),
        .I4(txdata_wait_cnt_reg[1]),
        .I5(txdata_wait_cnt_reg[0]),
        .O(\n_0_fsm[0]_i_11__1 ));
LUT5 #(
    .INIT(32'hFF080808)) 
     \fsm[0]_i_12__1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .I2(phystatus_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .O(\n_0_fsm[0]_i_12__1 ));
LUT4 #(
    .INIT(16'h6FF6)) 
     \fsm[0]_i_13__1 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg1[0]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[0]_i_13__1 ));
LUT6 #(
    .INIT(64'h8CBCFFFF8CBC0000)) 
     \fsm[0]_i_4__1 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[0]_i_8__1 ),
        .O(\n_0_fsm[0]_i_4__1 ));
LUT6 #(
    .INIT(64'h03F33B3B03F30808)) 
     \fsm[0]_i_5__1 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(txsync_done_reg2),
        .I4(RATE_FSM[4]),
        .I5(\n_0_fsm[0]_i_9__1 ),
        .O(\n_0_fsm[0]_i_5__1 ));
LUT6 #(
    .INIT(64'h0F3377000F3344FF)) 
     \fsm[0]_i_6__1 
       (.I0(fsm1),
        .I1(RATE_FSM[0]),
        .I2(resetovrd_done_reg2),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_6__1 ));
LUT6 #(
    .INIT(64'h0000A0A0CFCFCFC0)) 
     \fsm[0]_i_7__1 
       (.I0(rxsync_done_reg2),
        .I1(\n_0_fsm[0]_i_11__1 ),
        .I2(RATE_FSM[0]),
        .I3(\n_0_fsm[0]_i_12__1 ),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[0]_i_7__1 ));
LUT5 #(
    .INIT(32'h5FCF5FC0)) 
     \fsm[0]_i_8__1 
       (.I0(rxpmaresetdone_reg2),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(\n_0_fsm[0]_i_13__1 ),
        .O(\n_0_fsm[0]_i_8__1 ));
LUT6 #(
    .INIT(64'h8000800080FF8000)) 
     \fsm[0]_i_9__1 
       (.I0(pll_lock),
        .I1(rst_idle_reg2),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(mmcm_lock_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_9__1 ));
LUT6 #(
    .INIT(64'hCACFFFFF0F0F0000)) 
     \fsm[1]_i_4__1 
       (.I0(\n_0_fsm[1]_i_8__1 ),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[4]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_4__1 ));
LUT6 #(
    .INIT(64'h5F0F5F00F030F030)) 
     \fsm[1]_i_5__1 
       (.I0(txsync_done_reg2),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[3]_i_4__1 ),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_5__1 ));
LUT5 #(
    .INIT(32'h44FF3000)) 
     \fsm[1]_i_6__1 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_6__1 ));
LUT5 #(
    .INIT(32'h030C8888)) 
     \fsm[1]_i_7__1 
       (.I0(\n_0_fsm[1]_i_9__1 ),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(\n_0_fsm[1]_i_7__1 ));
LUT3 #(
    .INIT(8'h4F)) 
     \fsm[1]_i_8__1 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rst_idle_reg2),
        .O(\n_0_fsm[1]_i_8__1 ));
LUT6 #(
    .INIT(64'hB888888888888888)) 
     \fsm[1]_i_9__1 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(txdata_wait_cnt_reg[2]),
        .I3(txdata_wait_cnt_reg[3]),
        .I4(txdata_wait_cnt_reg[1]),
        .I5(txdata_wait_cnt_reg[0]),
        .O(\n_0_fsm[1]_i_9__1 ));
LUT6 #(
    .INIT(64'hA200FFFFA2000000)) 
     \fsm[2]_i_2__1 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[4]),
        .I2(txsync_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(\n_0_fsm[2]_i_4__1 ),
        .O(\n_0_fsm[2]_i_2__1 ));
LUT6 #(
    .INIT(64'hBB8B888BBBBBBBBB)) 
     \fsm[2]_i_3__1 
       (.I0(\n_0_fsm[3]_i_6__1 ),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[2]_i_5__1 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_3__1 ));
LUT6 #(
    .INIT(64'h7C4CFFFF7C4C0000)) 
     \fsm[2]_i_4__1 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_5__1 ),
        .O(\n_0_fsm[2]_i_4__1 ));
LUT6 #(
    .INIT(64'h00000010FFFF0010)) 
     \fsm[2]_i_5__1 
       (.I0(n_0_gen3_i_2__1),
        .I1(n_0_gen3_exit_reg),
        .I2(user_active_lane),
        .I3(n_0_ratedone_reg),
        .I4(RATE_FSM[1]),
        .I5(resetovrd_done_reg2),
        .O(\n_0_fsm[2]_i_5__1 ));
LUT4 #(
    .INIT(16'hBA8A)) 
     \fsm[2]_i_6__1 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
LUT6 #(
    .INIT(64'hFF00FF00EFFFEF00)) 
     \fsm[3]_i_2__1 
       (.I0(RATE_FSM[4]),
        .I1(\n_0_fsm[3]_i_4__1 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(\n_0_fsm[3]_i_5__1 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[3]_i_2__1 ));
LUT6 #(
    .INIT(64'hBBB888B888888888)) 
     \fsm[3]_i_3__1 
       (.I0(\n_0_fsm[3]_i_6__1 ),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[3]_i_7__1 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[3]_i_3__1 ));
LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
     \fsm[3]_i_4__1 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[3]_i_4__1 ));
LUT6 #(
    .INIT(64'h0101100100001100)) 
     \fsm[3]_i_5__1 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[1]),
        .I2(rate_in_reg1[1]),
        .I3(rate_in_reg1[0]),
        .I4(rate_in_reg2[1]),
        .I5(rate_in_reg2[0]),
        .O(\n_0_fsm[3]_i_5__1 ));
LUT5 #(
    .INIT(32'h0388CCFF)) 
     \fsm[3]_i_6__1 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_6__1 ));
LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
     \fsm[3]_i_7__1 
       (.I0(n_0_gen3_i_2__1),
        .I1(n_0_gen3_exit_reg),
        .I2(user_active_lane),
        .I3(n_0_ratedone_reg),
        .I4(RATE_FSM[1]),
        .I5(resetovrd_done_reg2),
        .O(\n_0_fsm[3]_i_7__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \fsm[4]_i_1__1 
       (.I0(\n_0_fsm[4]_i_2__1 ),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[4]),
        .O(\n_0_fsm[4]_i_1__1 ));
LUT6 #(
    .INIT(64'h03CCFFFF77000000)) 
     \fsm[4]_i_2__1 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[4]_i_2__1 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[0]_i_1__1 ),
        .Q(RATE_FSM[0]),
        .S(p_0_in__0));
MUXF8 \fsm_reg[0]_i_1__1 
       (.I0(\n_0_fsm_reg[0]_i_2__1 ),
        .I1(\n_0_fsm_reg[0]_i_3__1 ),
        .O(\n_0_fsm_reg[0]_i_1__1 ),
        .S(RATE_FSM[2]));
MUXF7 \fsm_reg[0]_i_2__1 
       (.I0(\n_0_fsm[0]_i_4__1 ),
        .I1(\n_0_fsm[0]_i_5__1 ),
        .O(\n_0_fsm_reg[0]_i_2__1 ),
        .S(RATE_FSM[3]));
MUXF7 \fsm_reg[0]_i_3__1 
       (.I0(\n_0_fsm[0]_i_6__1 ),
        .I1(\n_0_fsm[0]_i_7__1 ),
        .O(\n_0_fsm_reg[0]_i_3__1 ),
        .S(RATE_FSM[3]));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[1]_i_1__1 ),
        .Q(RATE_FSM[1]),
        .S(p_0_in__0));
MUXF8 \fsm_reg[1]_i_1__1 
       (.I0(\n_0_fsm_reg[1]_i_2__1 ),
        .I1(\n_0_fsm_reg[1]_i_3__1 ),
        .O(\n_0_fsm_reg[1]_i_1__1 ),
        .S(RATE_FSM[2]));
MUXF7 \fsm_reg[1]_i_2__1 
       (.I0(\n_0_fsm[1]_i_4__1 ),
        .I1(\n_0_fsm[1]_i_5__1 ),
        .O(\n_0_fsm_reg[1]_i_2__1 ),
        .S(RATE_FSM[3]));
MUXF7 \fsm_reg[1]_i_3__1 
       (.I0(\n_0_fsm[1]_i_6__1 ),
        .I1(\n_0_fsm[1]_i_7__1 ),
        .O(\n_0_fsm_reg[1]_i_3__1 ),
        .S(RATE_FSM[3]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[2]_i_1__1 ),
        .Q(RATE_FSM[2]),
        .R(p_0_in__0));
MUXF7 \fsm_reg[2]_i_1__1 
       (.I0(\n_0_fsm[2]_i_2__1 ),
        .I1(\n_0_fsm[2]_i_3__1 ),
        .O(\n_0_fsm_reg[2]_i_1__1 ),
        .S(RATE_FSM[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[3]_i_1__1 ),
        .Q(RATE_FSM[3]),
        .R(p_0_in__0));
MUXF7 \fsm_reg[3]_i_1__1 
       (.I0(\n_0_fsm[3]_i_2__1 ),
        .I1(\n_0_fsm[3]_i_3__1 ),
        .O(\n_0_fsm_reg[3]_i_1__1 ),
        .S(RATE_FSM[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm[4]_i_1__1 ),
        .Q(RATE_FSM[4]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h04FF0400)) 
     gen3_exit_i_1__1
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(RATE_FSM[4]),
        .I3(n_0_gen3_exit_i_2__1),
        .I4(n_0_gen3_exit_reg),
        .O(n_0_gen3_exit_i_1__1));
LUT6 #(
    .INIT(64'h80008000000F0000)) 
     gen3_exit_i_2__1
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(n_0_gen3_exit_i_3__1),
        .I5(RATE_FSM[3]),
        .O(n_0_gen3_exit_i_2__1));
LUT6 #(
    .INIT(64'h0000000014555514)) 
     gen3_exit_i_3__1
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg1[1]),
        .I5(RATE_FSM[4]),
        .O(n_0_gen3_exit_i_3__1));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_gen3_exit_i_1__1),
        .Q(n_0_gen3_exit_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2F222FFF20222000)) 
     gen3_i_1__1
       (.I0(n_0_gen3_i_2__1),
        .I1(RATE_FSM[4]),
        .I2(n_0_gen3_i_3__1),
        .I3(RATE_FSM[2]),
        .I4(\n_0_txdata_wait_cnt[3]_i_2__0 ),
        .I5(rate_gen3),
        .O(n_0_gen3_i_1__1));
LUT2 #(
    .INIT(4'h2)) 
     gen3_i_2__1
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .O(n_0_gen3_i_2__1));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     gen3_i_3__1
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .O(n_0_gen3_i_3__1));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_gen3_i_1__1),
        .Q(rate_gen3),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_6__4 
       (.I0(rate_gen3),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_7__1 
       (.I0(rate_gen3),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I2),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h06FF0600)) 
     pclk_sel_i_1__2
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(n_0_pclk_sel_i_2__1),
        .I4(USER_PCLK_SEL),
        .O(n_0_pclk_sel_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT5 #(
    .INIT(32'h80000840)) 
     pclk_sel_i_2__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(n_0_pclk_sel_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_pclk_sel_i_1__2),
        .Q(USER_PCLK_SEL),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     phystatus_i_1__1
       (.I0(n_0_txratedone_i_2__1),
        .I1(I3),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__1),
        .I4(phystatus_reg2),
        .I5(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_phystatus_i_1__1),
        .Q(n_0_phystatus_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllpd_i_1__2
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllpd_i_2__1),
        .I5(QRST_QPLLPD_IN),
        .O(n_0_qpllpd_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_qpllpd_i_1__2),
        .Q(QRST_QPLLPD_IN),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllreset_i_1__2
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllreset_i_2__1),
        .I5(QRST_QPLLRESET_IN),
        .O(n_0_qpllreset_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_qpllreset_i_1__2),
        .Q(QRST_QPLLRESET_IN),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT5 #(
    .INIT(32'h00200000)) 
     rate_done_reg1_i_1__1
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(USER_RATE_DONE));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \rate_idle_reg1[2]_i_1 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(RST_RATE_IDLE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(I14),
        .Q(rate_in_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_in_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0700FFFF07000000)) 
     \rate_out[0]_i_1__1 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(\n_0_rate_out[2]_i_2__1 ),
        .I5(RXRATE[0]),
        .O(\n_0_rate_out[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[1]_i_1__1 
       (.I0(\n_0_rate_out[2]_i_2__1 ),
        .I1(RXRATE[1]),
        .O(\n_0_rate_out[1]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[2]_i_1__1 
       (.I0(\n_0_rate_out[2]_i_2__1 ),
        .I1(RXRATE[2]),
        .O(\n_0_rate_out[2]_i_1__1 ));
LUT6 #(
    .INIT(64'hA005004000000000)) 
     \rate_out[2]_i_2__1 
       (.I0(RATE_FSM[2]),
        .I1(txpmareset0),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[0]),
        .O(\n_0_rate_out[2]_i_2__1 ));
LUT3 #(
    .INIT(8'hF4)) 
     \rate_out[2]_i_3__1 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(n_0_gen3_exit_reg),
        .O(txpmareset0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[0]_i_1__1 ),
        .Q(RXRATE[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[1]_i_1__1 ),
        .Q(RXRATE[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[2]_i_1__1 ),
        .Q(RXRATE[2]),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT5 #(
    .INIT(32'h28000000)) 
     rate_rxsync_reg1_i_1__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(USER_RATE_RXSYNC));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     ratedone_i_1__1
       (.I0(n_0_txratedone_i_2__1),
        .I1(I3),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__1),
        .I4(ratedone0),
        .I5(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1__1));
LUT3 #(
    .INIT(8'h80)) 
     ratedone_i_2__1
       (.I0(n_0_phystatus_reg),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_txratedone_reg),
        .O(ratedone0));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_ratedone_i_1__1),
        .Q(n_0_ratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_RESETOVRD_DONE),
        .Q(resetovrd_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT5 #(
    .INIT(32'h00400000)) 
     resetovrd_start_reg1_i_1__1
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(USER_RESETOVRD_START));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(out1[1]),
        .Q(rst_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     rxratedone_i_1__1
       (.I0(n_0_txratedone_i_2__1),
        .I1(I3),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__1),
        .I4(rxratedone_reg2),
        .I5(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_rxratedone_i_1__1),
        .Q(n_0_rxratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXSYNC_DONE),
        .Q(rxsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT5 #(
    .INIT(32'h20000000)) 
     rxsync_start_reg1_i_1__1
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(SYNC_RXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     start_reg1_i_1__2
       (.I0(p_0_in109_in),
        .I1(RST_DRP_START),
        .O(DRP_START0110_out));
LUT5 #(
    .INIT(32'h04FF0400)) 
     \sysclksel[0]_i_1__1 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(RATE_FSM[4]),
        .I3(\n_0_sysclksel[1]_i_2__1 ),
        .I4(RXSYSCLKSEL[0]),
        .O(\n_0_sysclksel[0]_i_1__1 ));
LUT2 #(
    .INIT(4'h4)) 
     \sysclksel[1]_i_1__1 
       (.I0(\n_0_sysclksel[1]_i_2__1 ),
        .I1(RXSYSCLKSEL[1]),
        .O(\n_0_sysclksel[1]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT5 #(
    .INIT(32'h80080000)) 
     \sysclksel[1]_i_2__1 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[2]),
        .O(\n_0_sysclksel[1]_i_2__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_sysclksel[0]_i_1__1 ),
        .Q(RXSYSCLKSEL[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_sysclksel[1]_i_1__1 ),
        .Q(RXSYSCLKSEL[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h8088008800880088)) 
     \txdata_wait_cnt[0]_i_1__1 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__0 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[0]));
LUT6 #(
    .INIT(64'h8880088008800880)) 
     \txdata_wait_cnt[1]_i_1__1 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__0 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[1]));
LUT6 #(
    .INIT(64'h8888800008888000)) 
     \txdata_wait_cnt[2]_i_1__1 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__0 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[2]));
LUT6 #(
    .INIT(64'h8888888880000000)) 
     \txdata_wait_cnt[3]_i_1__1 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__0 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[3]));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \txdata_wait_cnt[3]_i_2__0 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .O(\n_0_txdata_wait_cnt[3]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(txdata_wait_cnt_reg[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(txdata_wait_cnt_reg[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(txdata_wait_cnt_reg[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(txdata_wait_cnt_reg[3]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
     txpmareset_i_1__1
       (.I0(n_0_gen3_exit_reg),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[3]),
        .I4(n_0_txpmareset_i_2__1),
        .I5(GT_TXPMARESET0120_out),
        .O(n_0_txpmareset_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT5 #(
    .INIT(32'h80400020)) 
     txpmareset_i_2__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(n_0_txpmareset_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_txpmareset_i_1__1),
        .Q(GT_TXPMARESET0120_out),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     txratedone_i_1__1
       (.I0(n_0_txratedone_i_2__1),
        .I1(I3),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__1),
        .I4(txratedone_reg2),
        .I5(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     txratedone_i_2__1
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .O(n_0_txratedone_i_2__1));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT4 #(
    .INIT(16'hFFDF)) 
     txratedone_i_3__1
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .O(n_0_txratedone_i_3__1));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_txratedone_i_1__1),
        .Q(n_0_txratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
     txsync_start_reg1_i_1__1
       (.I0(out1[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[3]),
        .O(SYNC_TXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1__1
       (.I0(p_0_in111_in),
        .I1(RST_DRP_X16),
        .O(DRP_X160112_out));
LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1__1
       (.I0(p_0_in113_in),
        .I1(RST_DRP_X16X20_MODE),
        .O(DRP_X16X20_MODE0114_out));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_rate" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_rate_44
   (RATE_FSM,
    SYNC_TXSYNC_START,
    DRP_X16X20_MODE086_out,
    DRP_X16084_out,
    DRP_START082_out,
    O1,
    rate_gen3,
    O2,
    RST_RATE_IDLE,
    USER_RESETOVRD_START,
    SYNC_RXSYNC_START,
    USER_RATE_DONE,
    RXSYSCLKSEL,
    RXRATE,
    USER_PCLK_SEL,
    GT_TXPMARESET074_out,
    QRST_QPLLRESET_IN,
    p_0_in75_in,
    QRST_QPLLPD_IN,
    p_0_in77_in,
    USER_RATE_RXSYNC,
    p_0_in7_in,
    p_1_in8_in,
    out1,
    RST_DRP_X16X20_MODE,
    RST_DRP_X16,
    RST_DRP_START,
    p_0_in__0,
    I1,
    I2,
    RATE_PHYSTATUS,
    RATE_RXRATEDONE,
    RATE_TXRATEDONE,
    I14,
    RATE_CPLLLOCK,
    I3,
    RATE_DRP_DONE,
    I4,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_RESETOVRD_DONE,
    RATE_TXSYNC_DONE,
    SYNC_RXSYNC_DONE,
    I5);
  output [4:0]RATE_FSM;
  output SYNC_TXSYNC_START;
  output DRP_X16X20_MODE086_out;
  output DRP_X16084_out;
  output DRP_START082_out;
  output O1;
  output [0:0]rate_gen3;
  output O2;
  output [0:0]RST_RATE_IDLE;
  output USER_RESETOVRD_START;
  output SYNC_RXSYNC_START;
  output USER_RATE_DONE;
  output [1:0]RXSYSCLKSEL;
  output [2:0]RXRATE;
  output USER_PCLK_SEL;
  output GT_TXPMARESET074_out;
  output [0:0]QRST_QPLLRESET_IN;
  output p_0_in75_in;
  output [0:0]QRST_QPLLPD_IN;
  output p_0_in77_in;
  output USER_RATE_RXSYNC;
  input p_0_in7_in;
  input p_1_in8_in;
  input [1:0]out1;
  input RST_DRP_X16X20_MODE;
  input RST_DRP_X16;
  input RST_DRP_START;
  input p_0_in__0;
  input I1;
  input I2;
  input RATE_PHYSTATUS;
  input RATE_RXRATEDONE;
  input RATE_TXRATEDONE;
  input [0:0]I14;
  input RATE_CPLLLOCK;
  input I3;
  input RATE_DRP_DONE;
  input I4;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_RESETOVRD_DONE;
  input RATE_TXSYNC_DONE;
  input SYNC_RXSYNC_DONE;
  input I5;

  wire DRP_START082_out;
  wire DRP_X16084_out;
  wire DRP_X16X20_MODE086_out;
  wire GT_TXPMARESET074_out;
  wire I1;
  wire [0:0]I14;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [0:0]QRST_QPLLPD_IN;
  wire [0:0]QRST_QPLLRESET_IN;
  wire RATE_CPLLLOCK;
  wire RATE_DRP_DONE;
  wire [4:0]RATE_FSM;
  wire RATE_PHYSTATUS;
  wire RATE_RESETOVRD_DONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire RST_DRP_START;
  wire RST_DRP_X16;
  wire RST_DRP_X16X20_MODE;
  wire [0:0]RST_RATE_IDLE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXSYNC_DONE;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_PCLK_SEL;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire drp_start;
  wire drp_x16;
  wire drp_x16x20_mode;
  wire fsm1;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1__2;
  wire n_0_cpllpd_i_2__2;
  wire n_0_cpllreset_i_1__3;
  wire n_0_cpllreset_i_2__2;
  wire \n_0_fsm[0]_i_11__2 ;
  wire \n_0_fsm[0]_i_12__2 ;
  wire \n_0_fsm[0]_i_13__2 ;
  wire \n_0_fsm[0]_i_4__2 ;
  wire \n_0_fsm[0]_i_5__2 ;
  wire \n_0_fsm[0]_i_6__2 ;
  wire \n_0_fsm[0]_i_7__2 ;
  wire \n_0_fsm[0]_i_8__2 ;
  wire \n_0_fsm[0]_i_9__2 ;
  wire \n_0_fsm[1]_i_4__2 ;
  wire \n_0_fsm[1]_i_5__2 ;
  wire \n_0_fsm[1]_i_6__2 ;
  wire \n_0_fsm[1]_i_7__2 ;
  wire \n_0_fsm[1]_i_8__2 ;
  wire \n_0_fsm[1]_i_9__2 ;
  wire \n_0_fsm[2]_i_2__2 ;
  wire \n_0_fsm[2]_i_3__2 ;
  wire \n_0_fsm[2]_i_4__2 ;
  wire \n_0_fsm[2]_i_5__2 ;
  wire \n_0_fsm[3]_i_2__2 ;
  wire \n_0_fsm[3]_i_3__2 ;
  wire \n_0_fsm[3]_i_4__2 ;
  wire \n_0_fsm[3]_i_5__2 ;
  wire \n_0_fsm[3]_i_6__2 ;
  wire \n_0_fsm[3]_i_7__2 ;
  wire \n_0_fsm[4]_i_1__2 ;
  wire \n_0_fsm[4]_i_2__2 ;
  wire \n_0_fsm_reg[0]_i_1__2 ;
  wire \n_0_fsm_reg[0]_i_2__2 ;
  wire \n_0_fsm_reg[0]_i_3__2 ;
  wire \n_0_fsm_reg[1]_i_1__2 ;
  wire \n_0_fsm_reg[1]_i_2__2 ;
  wire \n_0_fsm_reg[1]_i_3__2 ;
  wire \n_0_fsm_reg[2]_i_1__2 ;
  wire \n_0_fsm_reg[3]_i_1__2 ;
  wire n_0_gen3_exit_i_1__2;
  wire n_0_gen3_exit_i_2__2;
  wire n_0_gen3_exit_i_3__2;
  wire n_0_gen3_exit_reg;
  wire n_0_gen3_i_1__2;
  wire n_0_gen3_i_2__2;
  wire n_0_gen3_i_3__2;
  wire n_0_pclk_sel_i_1__3;
  wire n_0_pclk_sel_i_2__2;
  wire n_0_phystatus_i_1__2;
  wire n_0_phystatus_reg;
  wire n_0_qpllpd_i_1__3;
  wire n_0_qpllreset_i_1__3;
  wire \n_0_rate_out[0]_i_1__2 ;
  wire \n_0_rate_out[1]_i_1__2 ;
  wire \n_0_rate_out[2]_i_1__2 ;
  wire \n_0_rate_out[2]_i_2__2 ;
  wire n_0_ratedone_i_1__2;
  wire n_0_ratedone_reg;
  wire n_0_rxratedone_i_1__2;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1__2 ;
  wire \n_0_sysclksel[1]_i_1__2 ;
  wire \n_0_sysclksel[1]_i_2__2 ;
  wire \n_0_txdata_wait_cnt[3]_i_2__1 ;
  wire n_0_txpmareset_i_1__2;
  wire n_0_txpmareset_i_2__2;
  wire n_0_txratedone_i_1__2;
  wire n_0_txratedone_i_2__2;
  wire n_0_txratedone_i_3__2;
  wire n_0_txratedone_reg;
  wire [1:0]out1;
  wire p_0_in75_in;
  wire p_0_in77_in;
  wire p_0_in7_in;
  wire p_0_in81_in;
  wire p_0_in83_in;
  wire p_0_in85_in;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire p_1_in8_in;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire [0:0]rate_gen3;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire ratedone0;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg;
  wire txpmareset0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_CPLLLOCK),
        .Q(cplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
     cpllpd_i_1__2
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllpd_i_2__2),
        .I5(p_0_in77_in),
        .O(n_0_cpllpd_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT5 #(
    .INIT(32'h80410000)) 
     cpllpd_i_2__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_cpllpd_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllpd_i_1__2),
        .Q(p_0_in77_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
     cpllreset_i_1__3
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllreset_i_2__2),
        .I5(p_0_in75_in),
        .O(n_0_cpllreset_i_1__3));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT5 #(
    .INIT(32'h80000140)) 
     cpllreset_i_2__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_cpllreset_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllreset_i_1__3),
        .Q(p_0_in75_in),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h18040002)) 
     drp_start_i_1__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(drp_start));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_start),
        .Q(p_0_in81_in),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h0800001A)) 
     drp_x16_i_1__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(drp_x16));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_x16),
        .Q(p_0_in83_in),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h08004232)) 
     drp_x16x20_mode_i_1__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(drp_x16x20_mode));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_x16x20_mode),
        .Q(p_0_in85_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF2F2F2)) 
     \fsm[0]_i_10__2 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(n_0_gen3_exit_reg),
        .I3(p_1_in8_in),
        .I4(p_0_in7_in),
        .I5(n_0_ratedone_reg),
        .O(fsm1));
LUT6 #(
    .INIT(64'h8BBBBBBBBBBBBBBB)) 
     \fsm[0]_i_11__2 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(txdata_wait_cnt_reg[2]),
        .I3(txdata_wait_cnt_reg[3]),
        .I4(txdata_wait_cnt_reg[1]),
        .I5(txdata_wait_cnt_reg[0]),
        .O(\n_0_fsm[0]_i_11__2 ));
LUT5 #(
    .INIT(32'hFF080808)) 
     \fsm[0]_i_12__2 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .I2(phystatus_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .O(\n_0_fsm[0]_i_12__2 ));
LUT4 #(
    .INIT(16'h6FF6)) 
     \fsm[0]_i_13__2 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg1[0]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[0]_i_13__2 ));
LUT6 #(
    .INIT(64'h8CBCFFFF8CBC0000)) 
     \fsm[0]_i_4__2 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[0]_i_8__2 ),
        .O(\n_0_fsm[0]_i_4__2 ));
LUT6 #(
    .INIT(64'h03F33B3B03F30808)) 
     \fsm[0]_i_5__2 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(txsync_done_reg2),
        .I4(RATE_FSM[4]),
        .I5(\n_0_fsm[0]_i_9__2 ),
        .O(\n_0_fsm[0]_i_5__2 ));
LUT6 #(
    .INIT(64'h0F3377000F3344FF)) 
     \fsm[0]_i_6__2 
       (.I0(fsm1),
        .I1(RATE_FSM[0]),
        .I2(resetovrd_done_reg2),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_6__2 ));
LUT6 #(
    .INIT(64'h0000A0A0CFCFCFC0)) 
     \fsm[0]_i_7__2 
       (.I0(rxsync_done_reg2),
        .I1(\n_0_fsm[0]_i_11__2 ),
        .I2(RATE_FSM[0]),
        .I3(\n_0_fsm[0]_i_12__2 ),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[0]_i_7__2 ));
LUT5 #(
    .INIT(32'h5FCF5FC0)) 
     \fsm[0]_i_8__2 
       (.I0(rxpmaresetdone_reg2),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(\n_0_fsm[0]_i_13__2 ),
        .O(\n_0_fsm[0]_i_8__2 ));
LUT6 #(
    .INIT(64'h8000800080FF8000)) 
     \fsm[0]_i_9__2 
       (.I0(pll_lock),
        .I1(rst_idle_reg2),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(mmcm_lock_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_9__2 ));
LUT6 #(
    .INIT(64'hCACFFFFF0F0F0000)) 
     \fsm[1]_i_4__2 
       (.I0(\n_0_fsm[1]_i_8__2 ),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[4]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_4__2 ));
LUT6 #(
    .INIT(64'h5F0F5F00F030F030)) 
     \fsm[1]_i_5__2 
       (.I0(txsync_done_reg2),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[3]_i_4__2 ),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_5__2 ));
LUT5 #(
    .INIT(32'h44FF3000)) 
     \fsm[1]_i_6__2 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_6__2 ));
LUT5 #(
    .INIT(32'h030C8888)) 
     \fsm[1]_i_7__2 
       (.I0(\n_0_fsm[1]_i_9__2 ),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(\n_0_fsm[1]_i_7__2 ));
LUT3 #(
    .INIT(8'h4F)) 
     \fsm[1]_i_8__2 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rst_idle_reg2),
        .O(\n_0_fsm[1]_i_8__2 ));
LUT6 #(
    .INIT(64'hB888888888888888)) 
     \fsm[1]_i_9__2 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(txdata_wait_cnt_reg[2]),
        .I3(txdata_wait_cnt_reg[3]),
        .I4(txdata_wait_cnt_reg[1]),
        .I5(txdata_wait_cnt_reg[0]),
        .O(\n_0_fsm[1]_i_9__2 ));
LUT6 #(
    .INIT(64'hA200FFFFA2000000)) 
     \fsm[2]_i_2__2 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[4]),
        .I2(txsync_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(\n_0_fsm[2]_i_4__2 ),
        .O(\n_0_fsm[2]_i_2__2 ));
LUT6 #(
    .INIT(64'hBB8B888BBBBBBBBB)) 
     \fsm[2]_i_3__2 
       (.I0(\n_0_fsm[3]_i_6__2 ),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[2]_i_5__2 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_3__2 ));
LUT6 #(
    .INIT(64'h7C4CFFFF7C4C0000)) 
     \fsm[2]_i_4__2 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_5__2 ),
        .O(\n_0_fsm[2]_i_4__2 ));
LUT6 #(
    .INIT(64'h00000010FFFF0010)) 
     \fsm[2]_i_5__2 
       (.I0(n_0_gen3_i_2__2),
        .I1(n_0_gen3_exit_reg),
        .I2(I2),
        .I3(n_0_ratedone_reg),
        .I4(RATE_FSM[1]),
        .I5(resetovrd_done_reg2),
        .O(\n_0_fsm[2]_i_5__2 ));
LUT4 #(
    .INIT(16'hBA8A)) 
     \fsm[2]_i_6__2 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
LUT6 #(
    .INIT(64'hFF00FF00EFFFEF00)) 
     \fsm[3]_i_2__2 
       (.I0(RATE_FSM[4]),
        .I1(\n_0_fsm[3]_i_4__2 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(\n_0_fsm[3]_i_5__2 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[3]_i_2__2 ));
LUT6 #(
    .INIT(64'hBBB888B888888888)) 
     \fsm[3]_i_3__2 
       (.I0(\n_0_fsm[3]_i_6__2 ),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[3]_i_7__2 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[3]_i_3__2 ));
LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
     \fsm[3]_i_4__2 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[3]_i_4__2 ));
LUT6 #(
    .INIT(64'h0101100100001100)) 
     \fsm[3]_i_5__2 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[1]),
        .I2(rate_in_reg1[1]),
        .I3(rate_in_reg1[0]),
        .I4(rate_in_reg2[1]),
        .I5(rate_in_reg2[0]),
        .O(\n_0_fsm[3]_i_5__2 ));
LUT5 #(
    .INIT(32'h0388CCFF)) 
     \fsm[3]_i_6__2 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_6__2 ));
LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
     \fsm[3]_i_7__2 
       (.I0(n_0_gen3_i_2__2),
        .I1(n_0_gen3_exit_reg),
        .I2(I2),
        .I3(n_0_ratedone_reg),
        .I4(RATE_FSM[1]),
        .I5(resetovrd_done_reg2),
        .O(\n_0_fsm[3]_i_7__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \fsm[4]_i_1__2 
       (.I0(\n_0_fsm[4]_i_2__2 ),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[4]),
        .O(\n_0_fsm[4]_i_1__2 ));
LUT6 #(
    .INIT(64'h03CCFFFF77000000)) 
     \fsm[4]_i_2__2 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[4]_i_2__2 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[0]_i_1__2 ),
        .Q(RATE_FSM[0]),
        .S(p_0_in__0));
MUXF8 \fsm_reg[0]_i_1__2 
       (.I0(\n_0_fsm_reg[0]_i_2__2 ),
        .I1(\n_0_fsm_reg[0]_i_3__2 ),
        .O(\n_0_fsm_reg[0]_i_1__2 ),
        .S(RATE_FSM[2]));
MUXF7 \fsm_reg[0]_i_2__2 
       (.I0(\n_0_fsm[0]_i_4__2 ),
        .I1(\n_0_fsm[0]_i_5__2 ),
        .O(\n_0_fsm_reg[0]_i_2__2 ),
        .S(RATE_FSM[3]));
MUXF7 \fsm_reg[0]_i_3__2 
       (.I0(\n_0_fsm[0]_i_6__2 ),
        .I1(\n_0_fsm[0]_i_7__2 ),
        .O(\n_0_fsm_reg[0]_i_3__2 ),
        .S(RATE_FSM[3]));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[1]_i_1__2 ),
        .Q(RATE_FSM[1]),
        .S(p_0_in__0));
MUXF8 \fsm_reg[1]_i_1__2 
       (.I0(\n_0_fsm_reg[1]_i_2__2 ),
        .I1(\n_0_fsm_reg[1]_i_3__2 ),
        .O(\n_0_fsm_reg[1]_i_1__2 ),
        .S(RATE_FSM[2]));
MUXF7 \fsm_reg[1]_i_2__2 
       (.I0(\n_0_fsm[1]_i_4__2 ),
        .I1(\n_0_fsm[1]_i_5__2 ),
        .O(\n_0_fsm_reg[1]_i_2__2 ),
        .S(RATE_FSM[3]));
MUXF7 \fsm_reg[1]_i_3__2 
       (.I0(\n_0_fsm[1]_i_6__2 ),
        .I1(\n_0_fsm[1]_i_7__2 ),
        .O(\n_0_fsm_reg[1]_i_3__2 ),
        .S(RATE_FSM[3]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[2]_i_1__2 ),
        .Q(RATE_FSM[2]),
        .R(p_0_in__0));
MUXF7 \fsm_reg[2]_i_1__2 
       (.I0(\n_0_fsm[2]_i_2__2 ),
        .I1(\n_0_fsm[2]_i_3__2 ),
        .O(\n_0_fsm_reg[2]_i_1__2 ),
        .S(RATE_FSM[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[3]_i_1__2 ),
        .Q(RATE_FSM[3]),
        .R(p_0_in__0));
MUXF7 \fsm_reg[3]_i_1__2 
       (.I0(\n_0_fsm[3]_i_2__2 ),
        .I1(\n_0_fsm[3]_i_3__2 ),
        .O(\n_0_fsm_reg[3]_i_1__2 ),
        .S(RATE_FSM[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm[4]_i_1__2 ),
        .Q(RATE_FSM[4]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h04FF0400)) 
     gen3_exit_i_1__2
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(RATE_FSM[4]),
        .I3(n_0_gen3_exit_i_2__2),
        .I4(n_0_gen3_exit_reg),
        .O(n_0_gen3_exit_i_1__2));
LUT6 #(
    .INIT(64'h80008000000F0000)) 
     gen3_exit_i_2__2
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(n_0_gen3_exit_i_3__2),
        .I5(RATE_FSM[3]),
        .O(n_0_gen3_exit_i_2__2));
LUT6 #(
    .INIT(64'h0000000014555514)) 
     gen3_exit_i_3__2
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg1[1]),
        .I5(RATE_FSM[4]),
        .O(n_0_gen3_exit_i_3__2));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_gen3_exit_i_1__2),
        .Q(n_0_gen3_exit_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2F222FFF20222000)) 
     gen3_i_1__2
       (.I0(n_0_gen3_i_2__2),
        .I1(RATE_FSM[4]),
        .I2(n_0_gen3_i_3__2),
        .I3(RATE_FSM[2]),
        .I4(\n_0_txdata_wait_cnt[3]_i_2__1 ),
        .I5(rate_gen3),
        .O(n_0_gen3_i_1__2));
LUT2 #(
    .INIT(4'h2)) 
     gen3_i_2__2
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .O(n_0_gen3_i_2__2));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     gen3_i_3__2
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .O(n_0_gen3_i_3__2));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_gen3_i_1__2),
        .Q(rate_gen3),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_6__3 
       (.I0(rate_gen3),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_7__2 
       (.I0(rate_gen3),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I4),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h06FF0600)) 
     pclk_sel_i_1__3
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(n_0_pclk_sel_i_2__2),
        .I4(USER_PCLK_SEL),
        .O(n_0_pclk_sel_i_1__3));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT5 #(
    .INIT(32'h80000840)) 
     pclk_sel_i_2__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(n_0_pclk_sel_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_pclk_sel_i_1__3),
        .Q(USER_PCLK_SEL),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     phystatus_i_1__2
       (.I0(n_0_txratedone_i_2__2),
        .I1(I5),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__2),
        .I4(phystatus_reg2),
        .I5(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_phystatus_i_1__2),
        .Q(n_0_phystatus_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I3),
        .Q(qplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllpd_i_1__3
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllpd_i_2__2),
        .I5(QRST_QPLLPD_IN),
        .O(n_0_qpllpd_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_qpllpd_i_1__3),
        .Q(QRST_QPLLPD_IN),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllreset_i_1__3
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllreset_i_2__2),
        .I5(QRST_QPLLRESET_IN),
        .O(n_0_qpllreset_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_qpllreset_i_1__3),
        .Q(QRST_QPLLRESET_IN),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT5 #(
    .INIT(32'h00200000)) 
     rate_done_reg1_i_1__2
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(USER_RATE_DONE));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \rate_idle_reg1[3]_i_1 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(RST_RATE_IDLE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(I14),
        .Q(rate_in_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_in_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0700FFFF07000000)) 
     \rate_out[0]_i_1__2 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(\n_0_rate_out[2]_i_2__2 ),
        .I5(RXRATE[0]),
        .O(\n_0_rate_out[0]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[1]_i_1__2 
       (.I0(\n_0_rate_out[2]_i_2__2 ),
        .I1(RXRATE[1]),
        .O(\n_0_rate_out[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[2]_i_1__2 
       (.I0(\n_0_rate_out[2]_i_2__2 ),
        .I1(RXRATE[2]),
        .O(\n_0_rate_out[2]_i_1__2 ));
LUT6 #(
    .INIT(64'hA005004000000000)) 
     \rate_out[2]_i_2__2 
       (.I0(RATE_FSM[2]),
        .I1(txpmareset0),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[0]),
        .O(\n_0_rate_out[2]_i_2__2 ));
LUT3 #(
    .INIT(8'hF4)) 
     \rate_out[2]_i_3__2 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(n_0_gen3_exit_reg),
        .O(txpmareset0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[0]_i_1__2 ),
        .Q(RXRATE[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[1]_i_1__2 ),
        .Q(RXRATE[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[2]_i_1__2 ),
        .Q(RXRATE[2]),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT5 #(
    .INIT(32'h28000000)) 
     rate_rxsync_reg1_i_1__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(USER_RATE_RXSYNC));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     ratedone_i_1__2
       (.I0(n_0_txratedone_i_2__2),
        .I1(I5),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__2),
        .I4(ratedone0),
        .I5(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1__2));
LUT3 #(
    .INIT(8'h80)) 
     ratedone_i_2__2
       (.I0(n_0_phystatus_reg),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_txratedone_reg),
        .O(ratedone0));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_ratedone_i_1__2),
        .Q(n_0_ratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_RESETOVRD_DONE),
        .Q(resetovrd_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT5 #(
    .INIT(32'h00400000)) 
     resetovrd_start_reg1_i_1__2
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(USER_RESETOVRD_START));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(out1[1]),
        .Q(rst_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     rxratedone_i_1__2
       (.I0(n_0_txratedone_i_2__2),
        .I1(I5),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__2),
        .I4(rxratedone_reg2),
        .I5(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_rxratedone_i_1__2),
        .Q(n_0_rxratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXSYNC_DONE),
        .Q(rxsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT5 #(
    .INIT(32'h20000000)) 
     rxsync_start_reg1_i_1__2
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(SYNC_RXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     start_reg1_i_1__3
       (.I0(p_0_in81_in),
        .I1(RST_DRP_START),
        .O(DRP_START082_out));
LUT5 #(
    .INIT(32'h04FF0400)) 
     \sysclksel[0]_i_1__2 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(RATE_FSM[4]),
        .I3(\n_0_sysclksel[1]_i_2__2 ),
        .I4(RXSYSCLKSEL[0]),
        .O(\n_0_sysclksel[0]_i_1__2 ));
LUT2 #(
    .INIT(4'h4)) 
     \sysclksel[1]_i_1__2 
       (.I0(\n_0_sysclksel[1]_i_2__2 ),
        .I1(RXSYSCLKSEL[1]),
        .O(\n_0_sysclksel[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT5 #(
    .INIT(32'h80080000)) 
     \sysclksel[1]_i_2__2 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[2]),
        .O(\n_0_sysclksel[1]_i_2__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_sysclksel[0]_i_1__2 ),
        .Q(RXSYSCLKSEL[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_sysclksel[1]_i_1__2 ),
        .Q(RXSYSCLKSEL[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h8088008800880088)) 
     \txdata_wait_cnt[0]_i_1__2 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__1 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[0]));
LUT6 #(
    .INIT(64'h8880088008800880)) 
     \txdata_wait_cnt[1]_i_1__2 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__1 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[1]));
LUT6 #(
    .INIT(64'h8888800008888000)) 
     \txdata_wait_cnt[2]_i_1__2 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__1 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[2]));
LUT6 #(
    .INIT(64'h8888888880000000)) 
     \txdata_wait_cnt[3]_i_1__2 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__1 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[3]));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \txdata_wait_cnt[3]_i_2__1 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .O(\n_0_txdata_wait_cnt[3]_i_2__1 ));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(txdata_wait_cnt_reg[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(txdata_wait_cnt_reg[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(txdata_wait_cnt_reg[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(txdata_wait_cnt_reg[3]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
     txpmareset_i_1__2
       (.I0(n_0_gen3_exit_reg),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[3]),
        .I4(n_0_txpmareset_i_2__2),
        .I5(GT_TXPMARESET074_out),
        .O(n_0_txpmareset_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT5 #(
    .INIT(32'h80400020)) 
     txpmareset_i_2__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(n_0_txpmareset_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_txpmareset_i_1__2),
        .Q(GT_TXPMARESET074_out),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     txratedone_i_1__2
       (.I0(n_0_txratedone_i_2__2),
        .I1(I5),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__2),
        .I4(txratedone_reg2),
        .I5(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     txratedone_i_2__2
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .O(n_0_txratedone_i_2__2));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT4 #(
    .INIT(16'hFFDF)) 
     txratedone_i_3__2
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .O(n_0_txratedone_i_3__2));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_txratedone_i_1__2),
        .Q(n_0_txratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
     txsync_start_reg1_i_1__2
       (.I0(out1[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[3]),
        .O(SYNC_TXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1__2
       (.I0(p_0_in83_in),
        .I1(RST_DRP_X16),
        .O(DRP_X16084_out));
LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1__2
       (.I0(p_0_in85_in),
        .I1(RST_DRP_X16X20_MODE),
        .O(DRP_X16X20_MODE086_out));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_rate" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_rate_51
   (RATE_FSM,
    SYNC_TXSYNC_START,
    DRP_X16X20_MODE0134_out,
    DRP_X160132_out,
    DRP_START0130_out,
    O1,
    rate_gen3,
    O2,
    RST_RATE_IDLE,
    USER_RESETOVRD_START,
    SYNC_RXSYNC_START,
    USER_RATE_DONE,
    RXSYSCLKSEL,
    RXRATE,
    USER_PCLK_SEL,
    GT_TXPMARESET064_out,
    QRST_QPLLRESET_IN,
    p_0_in65_in,
    QRST_QPLLPD_IN,
    p_0_in67_in,
    USER_RATE_RXSYNC,
    p_0_in7_in,
    p_1_in8_in,
    out1,
    RST_DRP_X16X20_MODE,
    RST_DRP_X16,
    RST_DRP_START,
    p_0_in__0,
    I1,
    user_active_lane,
    RATE_PHYSTATUS,
    RATE_RXRATEDONE,
    RATE_TXRATEDONE,
    I14,
    RATE_CPLLLOCK,
    RATE_QPLLLOCK,
    RATE_DRP_DONE,
    I2,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_RESETOVRD_DONE,
    RATE_TXSYNC_DONE,
    SYNC_RXSYNC_DONE,
    I3);
  output [4:0]RATE_FSM;
  output SYNC_TXSYNC_START;
  output DRP_X16X20_MODE0134_out;
  output DRP_X160132_out;
  output DRP_START0130_out;
  output O1;
  output [0:0]rate_gen3;
  output O2;
  output [0:0]RST_RATE_IDLE;
  output USER_RESETOVRD_START;
  output SYNC_RXSYNC_START;
  output USER_RATE_DONE;
  output [1:0]RXSYSCLKSEL;
  output [2:0]RXRATE;
  output USER_PCLK_SEL;
  output GT_TXPMARESET064_out;
  output [0:0]QRST_QPLLRESET_IN;
  output p_0_in65_in;
  output [0:0]QRST_QPLLPD_IN;
  output p_0_in67_in;
  output USER_RATE_RXSYNC;
  input p_0_in7_in;
  input p_1_in8_in;
  input [1:0]out1;
  input RST_DRP_X16X20_MODE;
  input RST_DRP_X16;
  input RST_DRP_START;
  input p_0_in__0;
  input I1;
  input [0:0]user_active_lane;
  input RATE_PHYSTATUS;
  input RATE_RXRATEDONE;
  input RATE_TXRATEDONE;
  input [0:0]I14;
  input RATE_CPLLLOCK;
  input RATE_QPLLLOCK;
  input RATE_DRP_DONE;
  input I2;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_RESETOVRD_DONE;
  input RATE_TXSYNC_DONE;
  input SYNC_RXSYNC_DONE;
  input I3;

  wire DRP_START0130_out;
  wire DRP_X160132_out;
  wire DRP_X16X20_MODE0134_out;
  wire GT_TXPMARESET064_out;
  wire I1;
  wire [0:0]I14;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire [0:0]QRST_QPLLPD_IN;
  wire [0:0]QRST_QPLLRESET_IN;
  wire RATE_CPLLLOCK;
  wire RATE_DRP_DONE;
  wire [4:0]RATE_FSM;
  wire RATE_PHYSTATUS;
  wire RATE_QPLLLOCK;
  wire RATE_RESETOVRD_DONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire RST_DRP_START;
  wire RST_DRP_X16;
  wire RST_DRP_X16X20_MODE;
  wire [0:0]RST_RATE_IDLE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXSYNC_DONE;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_PCLK_SEL;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire drp_start;
  wire drp_x16;
  wire drp_x16x20_mode;
  wire fsm1;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1__3;
  wire n_0_cpllpd_i_2__3;
  wire n_0_cpllreset_i_1__4;
  wire n_0_cpllreset_i_2__3;
  wire \n_0_fsm[0]_i_11__3 ;
  wire \n_0_fsm[0]_i_12__3 ;
  wire \n_0_fsm[0]_i_13__3 ;
  wire \n_0_fsm[0]_i_4__3 ;
  wire \n_0_fsm[0]_i_5__3 ;
  wire \n_0_fsm[0]_i_6__3 ;
  wire \n_0_fsm[0]_i_7__3 ;
  wire \n_0_fsm[0]_i_8__3 ;
  wire \n_0_fsm[0]_i_9__3 ;
  wire \n_0_fsm[1]_i_4__3 ;
  wire \n_0_fsm[1]_i_5__3 ;
  wire \n_0_fsm[1]_i_6__3 ;
  wire \n_0_fsm[1]_i_7__3 ;
  wire \n_0_fsm[1]_i_8__3 ;
  wire \n_0_fsm[1]_i_9__3 ;
  wire \n_0_fsm[2]_i_2__3 ;
  wire \n_0_fsm[2]_i_3__3 ;
  wire \n_0_fsm[2]_i_4__3 ;
  wire \n_0_fsm[2]_i_5__3 ;
  wire \n_0_fsm[3]_i_2__3 ;
  wire \n_0_fsm[3]_i_3__3 ;
  wire \n_0_fsm[3]_i_4__3 ;
  wire \n_0_fsm[3]_i_5__3 ;
  wire \n_0_fsm[3]_i_6__3 ;
  wire \n_0_fsm[3]_i_7__3 ;
  wire \n_0_fsm[4]_i_1__3 ;
  wire \n_0_fsm[4]_i_2__3 ;
  wire \n_0_fsm_reg[0]_i_1__3 ;
  wire \n_0_fsm_reg[0]_i_2__3 ;
  wire \n_0_fsm_reg[0]_i_3__3 ;
  wire \n_0_fsm_reg[1]_i_1__3 ;
  wire \n_0_fsm_reg[1]_i_2__3 ;
  wire \n_0_fsm_reg[1]_i_3__3 ;
  wire \n_0_fsm_reg[2]_i_1__3 ;
  wire \n_0_fsm_reg[3]_i_1__3 ;
  wire n_0_gen3_exit_i_1__3;
  wire n_0_gen3_exit_i_2__3;
  wire n_0_gen3_exit_i_3__3;
  wire n_0_gen3_exit_reg;
  wire n_0_gen3_i_1__3;
  wire n_0_gen3_i_2__3;
  wire n_0_gen3_i_3__3;
  wire n_0_pclk_sel_i_1__4;
  wire n_0_pclk_sel_i_2__3;
  wire n_0_phystatus_i_1__3;
  wire n_0_phystatus_reg;
  wire n_0_qpllpd_i_1__4;
  wire n_0_qpllreset_i_1__4;
  wire \n_0_rate_out[0]_i_1__3 ;
  wire \n_0_rate_out[1]_i_1__3 ;
  wire \n_0_rate_out[2]_i_1__3 ;
  wire \n_0_rate_out[2]_i_2__3 ;
  wire n_0_ratedone_i_1__3;
  wire n_0_ratedone_reg;
  wire n_0_rxratedone_i_1__3;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1__3 ;
  wire \n_0_sysclksel[1]_i_1__3 ;
  wire \n_0_sysclksel[1]_i_2__3 ;
  wire \n_0_txdata_wait_cnt[3]_i_2__2 ;
  wire n_0_txpmareset_i_1__3;
  wire n_0_txpmareset_i_2__3;
  wire n_0_txratedone_i_1__3;
  wire n_0_txratedone_i_2__3;
  wire n_0_txratedone_i_3__3;
  wire n_0_txratedone_reg;
  wire [1:0]out1;
  wire p_0_in129_in;
  wire p_0_in131_in;
  wire p_0_in133_in;
  wire p_0_in65_in;
  wire p_0_in67_in;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire p_1_in8_in;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire [0:0]rate_gen3;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire ratedone0;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg;
  wire txpmareset0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;
  wire [0:0]user_active_lane;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_CPLLLOCK),
        .Q(cplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
     cpllpd_i_1__3
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllpd_i_2__3),
        .I5(p_0_in67_in),
        .O(n_0_cpllpd_i_1__3));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT5 #(
    .INIT(32'h80410000)) 
     cpllpd_i_2__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_cpllpd_i_2__3));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllpd_i_1__3),
        .Q(p_0_in67_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
     cpllreset_i_1__4
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllreset_i_2__3),
        .I5(p_0_in65_in),
        .O(n_0_cpllreset_i_1__4));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT5 #(
    .INIT(32'h80000140)) 
     cpllreset_i_2__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_cpllreset_i_2__3));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllreset_i_1__4),
        .Q(p_0_in65_in),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h18040002)) 
     drp_start_i_1__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(drp_start));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_start),
        .Q(p_0_in129_in),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h0800001A)) 
     drp_x16_i_1__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(drp_x16));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_x16),
        .Q(p_0_in131_in),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h08004232)) 
     drp_x16x20_mode_i_1__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(drp_x16x20_mode));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_x16x20_mode),
        .Q(p_0_in133_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF2F2F2)) 
     \fsm[0]_i_10__3 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(n_0_gen3_exit_reg),
        .I3(p_1_in8_in),
        .I4(p_0_in7_in),
        .I5(n_0_ratedone_reg),
        .O(fsm1));
LUT6 #(
    .INIT(64'h8BBBBBBBBBBBBBBB)) 
     \fsm[0]_i_11__3 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(txdata_wait_cnt_reg[2]),
        .I3(txdata_wait_cnt_reg[3]),
        .I4(txdata_wait_cnt_reg[1]),
        .I5(txdata_wait_cnt_reg[0]),
        .O(\n_0_fsm[0]_i_11__3 ));
LUT5 #(
    .INIT(32'hFF080808)) 
     \fsm[0]_i_12__3 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .I2(phystatus_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .O(\n_0_fsm[0]_i_12__3 ));
LUT4 #(
    .INIT(16'h6FF6)) 
     \fsm[0]_i_13__3 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg1[0]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[0]_i_13__3 ));
LUT6 #(
    .INIT(64'h8CBCFFFF8CBC0000)) 
     \fsm[0]_i_4__3 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[0]_i_8__3 ),
        .O(\n_0_fsm[0]_i_4__3 ));
LUT6 #(
    .INIT(64'h03F33B3B03F30808)) 
     \fsm[0]_i_5__3 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(txsync_done_reg2),
        .I4(RATE_FSM[4]),
        .I5(\n_0_fsm[0]_i_9__3 ),
        .O(\n_0_fsm[0]_i_5__3 ));
LUT6 #(
    .INIT(64'h0F3377000F3344FF)) 
     \fsm[0]_i_6__3 
       (.I0(fsm1),
        .I1(RATE_FSM[0]),
        .I2(resetovrd_done_reg2),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_6__3 ));
LUT6 #(
    .INIT(64'h0000A0A0CFCFCFC0)) 
     \fsm[0]_i_7__3 
       (.I0(rxsync_done_reg2),
        .I1(\n_0_fsm[0]_i_11__3 ),
        .I2(RATE_FSM[0]),
        .I3(\n_0_fsm[0]_i_12__3 ),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[0]_i_7__3 ));
LUT5 #(
    .INIT(32'h5FCF5FC0)) 
     \fsm[0]_i_8__3 
       (.I0(rxpmaresetdone_reg2),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(\n_0_fsm[0]_i_13__3 ),
        .O(\n_0_fsm[0]_i_8__3 ));
LUT6 #(
    .INIT(64'h8000800080FF8000)) 
     \fsm[0]_i_9__3 
       (.I0(pll_lock),
        .I1(rst_idle_reg2),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(mmcm_lock_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_9__3 ));
LUT6 #(
    .INIT(64'hCACFFFFF0F0F0000)) 
     \fsm[1]_i_4__3 
       (.I0(\n_0_fsm[1]_i_8__3 ),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[4]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_4__3 ));
LUT6 #(
    .INIT(64'h5F0F5F00F030F030)) 
     \fsm[1]_i_5__3 
       (.I0(txsync_done_reg2),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[3]_i_4__3 ),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_5__3 ));
LUT5 #(
    .INIT(32'h44FF3000)) 
     \fsm[1]_i_6__3 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_6__3 ));
LUT5 #(
    .INIT(32'h030C8888)) 
     \fsm[1]_i_7__3 
       (.I0(\n_0_fsm[1]_i_9__3 ),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(\n_0_fsm[1]_i_7__3 ));
LUT3 #(
    .INIT(8'h4F)) 
     \fsm[1]_i_8__3 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rst_idle_reg2),
        .O(\n_0_fsm[1]_i_8__3 ));
LUT6 #(
    .INIT(64'hB888888888888888)) 
     \fsm[1]_i_9__3 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(txdata_wait_cnt_reg[2]),
        .I3(txdata_wait_cnt_reg[3]),
        .I4(txdata_wait_cnt_reg[1]),
        .I5(txdata_wait_cnt_reg[0]),
        .O(\n_0_fsm[1]_i_9__3 ));
LUT6 #(
    .INIT(64'hA200FFFFA2000000)) 
     \fsm[2]_i_2__3 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[4]),
        .I2(txsync_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(\n_0_fsm[2]_i_4__3 ),
        .O(\n_0_fsm[2]_i_2__3 ));
LUT6 #(
    .INIT(64'hBB8B888BBBBBBBBB)) 
     \fsm[2]_i_3__3 
       (.I0(\n_0_fsm[3]_i_6__3 ),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[2]_i_5__3 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_3__3 ));
LUT6 #(
    .INIT(64'h7C4CFFFF7C4C0000)) 
     \fsm[2]_i_4__3 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_5__3 ),
        .O(\n_0_fsm[2]_i_4__3 ));
LUT6 #(
    .INIT(64'h00000010FFFF0010)) 
     \fsm[2]_i_5__3 
       (.I0(n_0_gen3_i_2__3),
        .I1(n_0_gen3_exit_reg),
        .I2(user_active_lane),
        .I3(n_0_ratedone_reg),
        .I4(RATE_FSM[1]),
        .I5(resetovrd_done_reg2),
        .O(\n_0_fsm[2]_i_5__3 ));
LUT4 #(
    .INIT(16'hBA8A)) 
     \fsm[2]_i_6__3 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
LUT6 #(
    .INIT(64'hFF00FF00EFFFEF00)) 
     \fsm[3]_i_2__3 
       (.I0(RATE_FSM[4]),
        .I1(\n_0_fsm[3]_i_4__3 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(\n_0_fsm[3]_i_5__3 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[3]_i_2__3 ));
LUT6 #(
    .INIT(64'hBBB888B888888888)) 
     \fsm[3]_i_3__3 
       (.I0(\n_0_fsm[3]_i_6__3 ),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[3]_i_7__3 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[3]_i_3__3 ));
LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
     \fsm[3]_i_4__3 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[3]_i_4__3 ));
LUT6 #(
    .INIT(64'h0101100100001100)) 
     \fsm[3]_i_5__3 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[1]),
        .I2(rate_in_reg1[1]),
        .I3(rate_in_reg1[0]),
        .I4(rate_in_reg2[1]),
        .I5(rate_in_reg2[0]),
        .O(\n_0_fsm[3]_i_5__3 ));
LUT5 #(
    .INIT(32'h0388CCFF)) 
     \fsm[3]_i_6__3 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_6__3 ));
LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
     \fsm[3]_i_7__3 
       (.I0(n_0_gen3_i_2__3),
        .I1(n_0_gen3_exit_reg),
        .I2(user_active_lane),
        .I3(n_0_ratedone_reg),
        .I4(RATE_FSM[1]),
        .I5(resetovrd_done_reg2),
        .O(\n_0_fsm[3]_i_7__3 ));
LUT3 #(
    .INIT(8'hB8)) 
     \fsm[4]_i_1__3 
       (.I0(\n_0_fsm[4]_i_2__3 ),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[4]),
        .O(\n_0_fsm[4]_i_1__3 ));
LUT6 #(
    .INIT(64'h03CCFFFF77000000)) 
     \fsm[4]_i_2__3 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[4]_i_2__3 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[0]_i_1__3 ),
        .Q(RATE_FSM[0]),
        .S(p_0_in__0));
MUXF8 \fsm_reg[0]_i_1__3 
       (.I0(\n_0_fsm_reg[0]_i_2__3 ),
        .I1(\n_0_fsm_reg[0]_i_3__3 ),
        .O(\n_0_fsm_reg[0]_i_1__3 ),
        .S(RATE_FSM[2]));
MUXF7 \fsm_reg[0]_i_2__3 
       (.I0(\n_0_fsm[0]_i_4__3 ),
        .I1(\n_0_fsm[0]_i_5__3 ),
        .O(\n_0_fsm_reg[0]_i_2__3 ),
        .S(RATE_FSM[3]));
MUXF7 \fsm_reg[0]_i_3__3 
       (.I0(\n_0_fsm[0]_i_6__3 ),
        .I1(\n_0_fsm[0]_i_7__3 ),
        .O(\n_0_fsm_reg[0]_i_3__3 ),
        .S(RATE_FSM[3]));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[1]_i_1__3 ),
        .Q(RATE_FSM[1]),
        .S(p_0_in__0));
MUXF8 \fsm_reg[1]_i_1__3 
       (.I0(\n_0_fsm_reg[1]_i_2__3 ),
        .I1(\n_0_fsm_reg[1]_i_3__3 ),
        .O(\n_0_fsm_reg[1]_i_1__3 ),
        .S(RATE_FSM[2]));
MUXF7 \fsm_reg[1]_i_2__3 
       (.I0(\n_0_fsm[1]_i_4__3 ),
        .I1(\n_0_fsm[1]_i_5__3 ),
        .O(\n_0_fsm_reg[1]_i_2__3 ),
        .S(RATE_FSM[3]));
MUXF7 \fsm_reg[1]_i_3__3 
       (.I0(\n_0_fsm[1]_i_6__3 ),
        .I1(\n_0_fsm[1]_i_7__3 ),
        .O(\n_0_fsm_reg[1]_i_3__3 ),
        .S(RATE_FSM[3]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[2]_i_1__3 ),
        .Q(RATE_FSM[2]),
        .R(p_0_in__0));
MUXF7 \fsm_reg[2]_i_1__3 
       (.I0(\n_0_fsm[2]_i_2__3 ),
        .I1(\n_0_fsm[2]_i_3__3 ),
        .O(\n_0_fsm_reg[2]_i_1__3 ),
        .S(RATE_FSM[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[3]_i_1__3 ),
        .Q(RATE_FSM[3]),
        .R(p_0_in__0));
MUXF7 \fsm_reg[3]_i_1__3 
       (.I0(\n_0_fsm[3]_i_2__3 ),
        .I1(\n_0_fsm[3]_i_3__3 ),
        .O(\n_0_fsm_reg[3]_i_1__3 ),
        .S(RATE_FSM[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm[4]_i_1__3 ),
        .Q(RATE_FSM[4]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h04FF0400)) 
     gen3_exit_i_1__3
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(RATE_FSM[4]),
        .I3(n_0_gen3_exit_i_2__3),
        .I4(n_0_gen3_exit_reg),
        .O(n_0_gen3_exit_i_1__3));
LUT6 #(
    .INIT(64'h80008000000F0000)) 
     gen3_exit_i_2__3
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(n_0_gen3_exit_i_3__3),
        .I5(RATE_FSM[3]),
        .O(n_0_gen3_exit_i_2__3));
LUT6 #(
    .INIT(64'h0000000014555514)) 
     gen3_exit_i_3__3
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg1[1]),
        .I5(RATE_FSM[4]),
        .O(n_0_gen3_exit_i_3__3));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_gen3_exit_i_1__3),
        .Q(n_0_gen3_exit_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2F222FFF20222000)) 
     gen3_i_1__3
       (.I0(n_0_gen3_i_2__3),
        .I1(RATE_FSM[4]),
        .I2(n_0_gen3_i_3__3),
        .I3(RATE_FSM[2]),
        .I4(\n_0_txdata_wait_cnt[3]_i_2__2 ),
        .I5(rate_gen3),
        .O(n_0_gen3_i_1__3));
LUT2 #(
    .INIT(4'h2)) 
     gen3_i_2__3
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .O(n_0_gen3_i_2__3));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     gen3_i_3__3
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .O(n_0_gen3_i_3__3));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_gen3_i_1__3),
        .Q(rate_gen3),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_6__2 
       (.I0(rate_gen3),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_7__3 
       (.I0(rate_gen3),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I2),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h06FF0600)) 
     pclk_sel_i_1__4
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(n_0_pclk_sel_i_2__3),
        .I4(USER_PCLK_SEL),
        .O(n_0_pclk_sel_i_1__4));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT5 #(
    .INIT(32'h80000840)) 
     pclk_sel_i_2__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(n_0_pclk_sel_i_2__3));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_pclk_sel_i_1__4),
        .Q(USER_PCLK_SEL),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     phystatus_i_1__3
       (.I0(n_0_txratedone_i_2__3),
        .I1(I3),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__3),
        .I4(phystatus_reg2),
        .I5(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_phystatus_i_1__3),
        .Q(n_0_phystatus_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     pipe_rate_idle_INST_0_i_2
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(RST_RATE_IDLE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllpd_i_1__4
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllpd_i_2__3),
        .I5(QRST_QPLLPD_IN),
        .O(n_0_qpllpd_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_qpllpd_i_1__4),
        .Q(QRST_QPLLPD_IN),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllreset_i_1__4
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllreset_i_2__3),
        .I5(QRST_QPLLRESET_IN),
        .O(n_0_qpllreset_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_qpllreset_i_1__4),
        .Q(QRST_QPLLRESET_IN),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT5 #(
    .INIT(32'h00200000)) 
     rate_done_reg1_i_1__3
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(USER_RATE_DONE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(I14),
        .Q(rate_in_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_in_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0700FFFF07000000)) 
     \rate_out[0]_i_1__3 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(\n_0_rate_out[2]_i_2__3 ),
        .I5(RXRATE[0]),
        .O(\n_0_rate_out[0]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[1]_i_1__3 
       (.I0(\n_0_rate_out[2]_i_2__3 ),
        .I1(RXRATE[1]),
        .O(\n_0_rate_out[1]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[2]_i_1__3 
       (.I0(\n_0_rate_out[2]_i_2__3 ),
        .I1(RXRATE[2]),
        .O(\n_0_rate_out[2]_i_1__3 ));
LUT6 #(
    .INIT(64'hA005004000000000)) 
     \rate_out[2]_i_2__3 
       (.I0(RATE_FSM[2]),
        .I1(txpmareset0),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[0]),
        .O(\n_0_rate_out[2]_i_2__3 ));
LUT3 #(
    .INIT(8'hF4)) 
     \rate_out[2]_i_3__3 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(n_0_gen3_exit_reg),
        .O(txpmareset0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[0]_i_1__3 ),
        .Q(RXRATE[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[1]_i_1__3 ),
        .Q(RXRATE[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[2]_i_1__3 ),
        .Q(RXRATE[2]),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT5 #(
    .INIT(32'h28000000)) 
     rate_rxsync_reg1_i_1__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(USER_RATE_RXSYNC));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     ratedone_i_1__3
       (.I0(n_0_txratedone_i_2__3),
        .I1(I3),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__3),
        .I4(ratedone0),
        .I5(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1__3));
LUT3 #(
    .INIT(8'h80)) 
     ratedone_i_2__3
       (.I0(n_0_phystatus_reg),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_txratedone_reg),
        .O(ratedone0));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_ratedone_i_1__3),
        .Q(n_0_ratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_RESETOVRD_DONE),
        .Q(resetovrd_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT5 #(
    .INIT(32'h00400000)) 
     resetovrd_start_reg1_i_1__3
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(USER_RESETOVRD_START));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(out1[1]),
        .Q(rst_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     rxratedone_i_1__3
       (.I0(n_0_txratedone_i_2__3),
        .I1(I3),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__3),
        .I4(rxratedone_reg2),
        .I5(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_rxratedone_i_1__3),
        .Q(n_0_rxratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXSYNC_DONE),
        .Q(rxsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT5 #(
    .INIT(32'h20000000)) 
     rxsync_start_reg1_i_1__3
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(SYNC_RXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     start_reg1_i_1__4
       (.I0(p_0_in129_in),
        .I1(RST_DRP_START),
        .O(DRP_START0130_out));
LUT5 #(
    .INIT(32'h04FF0400)) 
     \sysclksel[0]_i_1__3 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(RATE_FSM[4]),
        .I3(\n_0_sysclksel[1]_i_2__3 ),
        .I4(RXSYSCLKSEL[0]),
        .O(\n_0_sysclksel[0]_i_1__3 ));
LUT2 #(
    .INIT(4'h4)) 
     \sysclksel[1]_i_1__3 
       (.I0(\n_0_sysclksel[1]_i_2__3 ),
        .I1(RXSYSCLKSEL[1]),
        .O(\n_0_sysclksel[1]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT5 #(
    .INIT(32'h80080000)) 
     \sysclksel[1]_i_2__3 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[2]),
        .O(\n_0_sysclksel[1]_i_2__3 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_sysclksel[0]_i_1__3 ),
        .Q(RXSYSCLKSEL[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_sysclksel[1]_i_1__3 ),
        .Q(RXSYSCLKSEL[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h8088008800880088)) 
     \txdata_wait_cnt[0]_i_1__3 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__2 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[0]));
LUT6 #(
    .INIT(64'h8880088008800880)) 
     \txdata_wait_cnt[1]_i_1__3 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__2 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[1]));
LUT6 #(
    .INIT(64'h8888800008888000)) 
     \txdata_wait_cnt[2]_i_1__3 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__2 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[2]));
LUT6 #(
    .INIT(64'h8888888880000000)) 
     \txdata_wait_cnt[3]_i_1__3 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__2 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[3]));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \txdata_wait_cnt[3]_i_2__2 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .O(\n_0_txdata_wait_cnt[3]_i_2__2 ));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(txdata_wait_cnt_reg[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(txdata_wait_cnt_reg[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(txdata_wait_cnt_reg[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(txdata_wait_cnt_reg[3]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
     txpmareset_i_1__3
       (.I0(n_0_gen3_exit_reg),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[3]),
        .I4(n_0_txpmareset_i_2__3),
        .I5(GT_TXPMARESET064_out),
        .O(n_0_txpmareset_i_1__3));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT5 #(
    .INIT(32'h80400020)) 
     txpmareset_i_2__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(n_0_txpmareset_i_2__3));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_txpmareset_i_1__3),
        .Q(GT_TXPMARESET064_out),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     txratedone_i_1__3
       (.I0(n_0_txratedone_i_2__3),
        .I1(I3),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__3),
        .I4(txratedone_reg2),
        .I5(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1__3));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     txratedone_i_2__3
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .O(n_0_txratedone_i_2__3));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT4 #(
    .INIT(16'hFFDF)) 
     txratedone_i_3__3
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .O(n_0_txratedone_i_3__3));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_txratedone_i_1__3),
        .Q(n_0_txratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
     txsync_start_reg1_i_1__3
       (.I0(out1[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[3]),
        .O(SYNC_TXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1__3
       (.I0(p_0_in131_in),
        .I1(RST_DRP_X16),
        .O(DRP_X160132_out));
LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1__3
       (.I0(p_0_in133_in),
        .I1(RST_DRP_X16X20_MODE),
        .O(DRP_X16X20_MODE0134_out));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_rate" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_rate_57
   (RATE_FSM,
    SYNC_TXSYNC_START,
    DRP_X16X20_MODE058_out,
    DRP_X16056_out,
    DRP_START054_out,
    O1,
    rate_gen3,
    O2,
    RST_RATE_IDLE,
    USER_RESETOVRD_START,
    SYNC_RXSYNC_START,
    USER_RATE_DONE,
    RXSYSCLKSEL,
    RXRATE,
    USER_PCLK_SEL,
    GT_TXPMARESET046_out,
    QRST_QPLLRESET_IN,
    p_0_in47_in,
    QRST_QPLLPD_IN,
    p_0_in49_in,
    USER_RATE_RXSYNC,
    p_0_in7_in,
    p_1_in8_in,
    out1,
    RST_DRP_X16X20_MODE,
    RST_DRP_X16,
    RST_DRP_START,
    p_0_in__0,
    I1,
    user_active_lane,
    RATE_PHYSTATUS,
    RATE_RXRATEDONE,
    RATE_TXRATEDONE,
    I14,
    RATE_CPLLLOCK,
    RATE_QPLLLOCK,
    RATE_DRP_DONE,
    I2,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_RESETOVRD_DONE,
    RATE_TXSYNC_DONE,
    SYNC_RXSYNC_DONE,
    I3);
  output [4:0]RATE_FSM;
  output SYNC_TXSYNC_START;
  output DRP_X16X20_MODE058_out;
  output DRP_X16056_out;
  output DRP_START054_out;
  output O1;
  output [0:0]rate_gen3;
  output O2;
  output [0:0]RST_RATE_IDLE;
  output USER_RESETOVRD_START;
  output SYNC_RXSYNC_START;
  output USER_RATE_DONE;
  output [1:0]RXSYSCLKSEL;
  output [2:0]RXRATE;
  output USER_PCLK_SEL;
  output GT_TXPMARESET046_out;
  output [0:0]QRST_QPLLRESET_IN;
  output p_0_in47_in;
  output [0:0]QRST_QPLLPD_IN;
  output p_0_in49_in;
  output USER_RATE_RXSYNC;
  input p_0_in7_in;
  input p_1_in8_in;
  input [1:0]out1;
  input RST_DRP_X16X20_MODE;
  input RST_DRP_X16;
  input RST_DRP_START;
  input p_0_in__0;
  input I1;
  input [0:0]user_active_lane;
  input RATE_PHYSTATUS;
  input RATE_RXRATEDONE;
  input RATE_TXRATEDONE;
  input [0:0]I14;
  input RATE_CPLLLOCK;
  input RATE_QPLLLOCK;
  input RATE_DRP_DONE;
  input I2;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_RESETOVRD_DONE;
  input RATE_TXSYNC_DONE;
  input SYNC_RXSYNC_DONE;
  input I3;

  wire DRP_START054_out;
  wire DRP_X16056_out;
  wire DRP_X16X20_MODE058_out;
  wire GT_TXPMARESET046_out;
  wire I1;
  wire [0:0]I14;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire [0:0]QRST_QPLLPD_IN;
  wire [0:0]QRST_QPLLRESET_IN;
  wire RATE_CPLLLOCK;
  wire RATE_DRP_DONE;
  wire [4:0]RATE_FSM;
  wire RATE_PHYSTATUS;
  wire RATE_QPLLLOCK;
  wire RATE_RESETOVRD_DONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire RST_DRP_START;
  wire RST_DRP_X16;
  wire RST_DRP_X16X20_MODE;
  wire [0:0]RST_RATE_IDLE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXSYNC_DONE;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_PCLK_SEL;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire drp_start;
  wire drp_x16;
  wire drp_x16x20_mode;
  wire fsm1;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1__4;
  wire n_0_cpllpd_i_2__4;
  wire n_0_cpllreset_i_1__5;
  wire n_0_cpllreset_i_2__4;
  wire \n_0_fsm[0]_i_11__4 ;
  wire \n_0_fsm[0]_i_12__4 ;
  wire \n_0_fsm[0]_i_13__4 ;
  wire \n_0_fsm[0]_i_4__4 ;
  wire \n_0_fsm[0]_i_5__4 ;
  wire \n_0_fsm[0]_i_6__4 ;
  wire \n_0_fsm[0]_i_7__4 ;
  wire \n_0_fsm[0]_i_8__4 ;
  wire \n_0_fsm[0]_i_9__4 ;
  wire \n_0_fsm[1]_i_4__4 ;
  wire \n_0_fsm[1]_i_5__4 ;
  wire \n_0_fsm[1]_i_6__4 ;
  wire \n_0_fsm[1]_i_7__4 ;
  wire \n_0_fsm[1]_i_8__4 ;
  wire \n_0_fsm[1]_i_9__4 ;
  wire \n_0_fsm[2]_i_2__4 ;
  wire \n_0_fsm[2]_i_3__4 ;
  wire \n_0_fsm[2]_i_4__4 ;
  wire \n_0_fsm[2]_i_5__4 ;
  wire \n_0_fsm[3]_i_2__4 ;
  wire \n_0_fsm[3]_i_3__4 ;
  wire \n_0_fsm[3]_i_4__4 ;
  wire \n_0_fsm[3]_i_5__4 ;
  wire \n_0_fsm[3]_i_6__4 ;
  wire \n_0_fsm[3]_i_7__4 ;
  wire \n_0_fsm[4]_i_1__4 ;
  wire \n_0_fsm[4]_i_2__4 ;
  wire \n_0_fsm_reg[0]_i_1__4 ;
  wire \n_0_fsm_reg[0]_i_2__4 ;
  wire \n_0_fsm_reg[0]_i_3__4 ;
  wire \n_0_fsm_reg[1]_i_1__4 ;
  wire \n_0_fsm_reg[1]_i_2__4 ;
  wire \n_0_fsm_reg[1]_i_3__4 ;
  wire \n_0_fsm_reg[2]_i_1__4 ;
  wire \n_0_fsm_reg[3]_i_1__4 ;
  wire n_0_gen3_exit_i_1__4;
  wire n_0_gen3_exit_i_2__4;
  wire n_0_gen3_exit_i_3__4;
  wire n_0_gen3_exit_reg;
  wire n_0_gen3_i_1__4;
  wire n_0_gen3_i_2__4;
  wire n_0_gen3_i_3__4;
  wire n_0_pclk_sel_i_1__5;
  wire n_0_pclk_sel_i_2__4;
  wire n_0_phystatus_i_1__4;
  wire n_0_phystatus_reg;
  wire n_0_qpllpd_i_1__5;
  wire n_0_qpllreset_i_1__5;
  wire \n_0_rate_out[0]_i_1__4 ;
  wire \n_0_rate_out[1]_i_1__4 ;
  wire \n_0_rate_out[2]_i_1__4 ;
  wire \n_0_rate_out[2]_i_2__4 ;
  wire n_0_ratedone_i_1__4;
  wire n_0_ratedone_reg;
  wire n_0_rxratedone_i_1__4;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1__4 ;
  wire \n_0_sysclksel[1]_i_1__4 ;
  wire \n_0_sysclksel[1]_i_2__4 ;
  wire \n_0_txdata_wait_cnt[3]_i_2__3 ;
  wire n_0_txpmareset_i_1__4;
  wire n_0_txpmareset_i_2__4;
  wire n_0_txratedone_i_1__4;
  wire n_0_txratedone_i_2__4;
  wire n_0_txratedone_i_3__4;
  wire n_0_txratedone_reg;
  wire [1:0]out1;
  wire p_0_in47_in;
  wire p_0_in49_in;
  wire p_0_in53_in;
  wire p_0_in55_in;
  wire p_0_in57_in;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire p_1_in8_in;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire [0:0]rate_gen3;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire ratedone0;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg;
  wire txpmareset0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;
  wire [0:0]user_active_lane;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_CPLLLOCK),
        .Q(cplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
     cpllpd_i_1__4
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllpd_i_2__4),
        .I5(p_0_in49_in),
        .O(n_0_cpllpd_i_1__4));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT5 #(
    .INIT(32'h80410000)) 
     cpllpd_i_2__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_cpllpd_i_2__4));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllpd_i_1__4),
        .Q(p_0_in49_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
     cpllreset_i_1__5
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllreset_i_2__4),
        .I5(p_0_in47_in),
        .O(n_0_cpllreset_i_1__5));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT5 #(
    .INIT(32'h80000140)) 
     cpllreset_i_2__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_cpllreset_i_2__4));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllreset_i_1__5),
        .Q(p_0_in47_in),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h18040002)) 
     drp_start_i_1__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(drp_start));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_start),
        .Q(p_0_in53_in),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h0800001A)) 
     drp_x16_i_1__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(drp_x16));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_x16),
        .Q(p_0_in55_in),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h08004232)) 
     drp_x16x20_mode_i_1__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(drp_x16x20_mode));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_x16x20_mode),
        .Q(p_0_in57_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF2F2F2)) 
     \fsm[0]_i_10__4 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(n_0_gen3_exit_reg),
        .I3(p_1_in8_in),
        .I4(p_0_in7_in),
        .I5(n_0_ratedone_reg),
        .O(fsm1));
LUT6 #(
    .INIT(64'h8BBBBBBBBBBBBBBB)) 
     \fsm[0]_i_11__4 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(txdata_wait_cnt_reg[2]),
        .I3(txdata_wait_cnt_reg[3]),
        .I4(txdata_wait_cnt_reg[1]),
        .I5(txdata_wait_cnt_reg[0]),
        .O(\n_0_fsm[0]_i_11__4 ));
LUT5 #(
    .INIT(32'hFF080808)) 
     \fsm[0]_i_12__4 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .I2(phystatus_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .O(\n_0_fsm[0]_i_12__4 ));
LUT4 #(
    .INIT(16'h6FF6)) 
     \fsm[0]_i_13__4 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg1[0]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[0]_i_13__4 ));
LUT6 #(
    .INIT(64'h8CBCFFFF8CBC0000)) 
     \fsm[0]_i_4__4 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[0]_i_8__4 ),
        .O(\n_0_fsm[0]_i_4__4 ));
LUT6 #(
    .INIT(64'h03F33B3B03F30808)) 
     \fsm[0]_i_5__4 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(txsync_done_reg2),
        .I4(RATE_FSM[4]),
        .I5(\n_0_fsm[0]_i_9__4 ),
        .O(\n_0_fsm[0]_i_5__4 ));
LUT6 #(
    .INIT(64'h0F3377000F3344FF)) 
     \fsm[0]_i_6__4 
       (.I0(fsm1),
        .I1(RATE_FSM[0]),
        .I2(resetovrd_done_reg2),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_6__4 ));
LUT6 #(
    .INIT(64'h0000A0A0CFCFCFC0)) 
     \fsm[0]_i_7__4 
       (.I0(rxsync_done_reg2),
        .I1(\n_0_fsm[0]_i_11__4 ),
        .I2(RATE_FSM[0]),
        .I3(\n_0_fsm[0]_i_12__4 ),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[0]_i_7__4 ));
LUT5 #(
    .INIT(32'h5FCF5FC0)) 
     \fsm[0]_i_8__4 
       (.I0(rxpmaresetdone_reg2),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(\n_0_fsm[0]_i_13__4 ),
        .O(\n_0_fsm[0]_i_8__4 ));
LUT6 #(
    .INIT(64'h8000800080FF8000)) 
     \fsm[0]_i_9__4 
       (.I0(pll_lock),
        .I1(rst_idle_reg2),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(mmcm_lock_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_9__4 ));
LUT6 #(
    .INIT(64'hCACFFFFF0F0F0000)) 
     \fsm[1]_i_4__4 
       (.I0(\n_0_fsm[1]_i_8__4 ),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[4]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_4__4 ));
LUT6 #(
    .INIT(64'h5F0F5F00F030F030)) 
     \fsm[1]_i_5__4 
       (.I0(txsync_done_reg2),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[3]_i_4__4 ),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_5__4 ));
LUT5 #(
    .INIT(32'h44FF3000)) 
     \fsm[1]_i_6__4 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_6__4 ));
LUT5 #(
    .INIT(32'h030C8888)) 
     \fsm[1]_i_7__4 
       (.I0(\n_0_fsm[1]_i_9__4 ),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(\n_0_fsm[1]_i_7__4 ));
LUT3 #(
    .INIT(8'h4F)) 
     \fsm[1]_i_8__4 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rst_idle_reg2),
        .O(\n_0_fsm[1]_i_8__4 ));
LUT6 #(
    .INIT(64'hB888888888888888)) 
     \fsm[1]_i_9__4 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(txdata_wait_cnt_reg[2]),
        .I3(txdata_wait_cnt_reg[3]),
        .I4(txdata_wait_cnt_reg[1]),
        .I5(txdata_wait_cnt_reg[0]),
        .O(\n_0_fsm[1]_i_9__4 ));
LUT6 #(
    .INIT(64'hA200FFFFA2000000)) 
     \fsm[2]_i_2__4 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[4]),
        .I2(txsync_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(\n_0_fsm[2]_i_4__4 ),
        .O(\n_0_fsm[2]_i_2__4 ));
LUT6 #(
    .INIT(64'hBB8B888BBBBBBBBB)) 
     \fsm[2]_i_3__4 
       (.I0(\n_0_fsm[3]_i_6__4 ),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[2]_i_5__4 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_3__4 ));
LUT6 #(
    .INIT(64'h7C4CFFFF7C4C0000)) 
     \fsm[2]_i_4__4 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_5__4 ),
        .O(\n_0_fsm[2]_i_4__4 ));
LUT6 #(
    .INIT(64'h00000010FFFF0010)) 
     \fsm[2]_i_5__4 
       (.I0(n_0_gen3_i_2__4),
        .I1(n_0_gen3_exit_reg),
        .I2(user_active_lane),
        .I3(n_0_ratedone_reg),
        .I4(RATE_FSM[1]),
        .I5(resetovrd_done_reg2),
        .O(\n_0_fsm[2]_i_5__4 ));
LUT4 #(
    .INIT(16'hBA8A)) 
     \fsm[2]_i_6__4 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
LUT6 #(
    .INIT(64'hFF00FF00EFFFEF00)) 
     \fsm[3]_i_2__4 
       (.I0(RATE_FSM[4]),
        .I1(\n_0_fsm[3]_i_4__4 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(\n_0_fsm[3]_i_5__4 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[3]_i_2__4 ));
LUT6 #(
    .INIT(64'hBBB888B888888888)) 
     \fsm[3]_i_3__4 
       (.I0(\n_0_fsm[3]_i_6__4 ),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[3]_i_7__4 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[3]_i_3__4 ));
LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
     \fsm[3]_i_4__4 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[3]_i_4__4 ));
LUT6 #(
    .INIT(64'h0101100100001100)) 
     \fsm[3]_i_5__4 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[1]),
        .I2(rate_in_reg1[1]),
        .I3(rate_in_reg1[0]),
        .I4(rate_in_reg2[1]),
        .I5(rate_in_reg2[0]),
        .O(\n_0_fsm[3]_i_5__4 ));
LUT5 #(
    .INIT(32'h0388CCFF)) 
     \fsm[3]_i_6__4 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_6__4 ));
LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
     \fsm[3]_i_7__4 
       (.I0(n_0_gen3_i_2__4),
        .I1(n_0_gen3_exit_reg),
        .I2(user_active_lane),
        .I3(n_0_ratedone_reg),
        .I4(RATE_FSM[1]),
        .I5(resetovrd_done_reg2),
        .O(\n_0_fsm[3]_i_7__4 ));
LUT3 #(
    .INIT(8'hB8)) 
     \fsm[4]_i_1__4 
       (.I0(\n_0_fsm[4]_i_2__4 ),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[4]),
        .O(\n_0_fsm[4]_i_1__4 ));
LUT6 #(
    .INIT(64'h03CCFFFF77000000)) 
     \fsm[4]_i_2__4 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[4]_i_2__4 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[0]_i_1__4 ),
        .Q(RATE_FSM[0]),
        .S(p_0_in__0));
MUXF8 \fsm_reg[0]_i_1__4 
       (.I0(\n_0_fsm_reg[0]_i_2__4 ),
        .I1(\n_0_fsm_reg[0]_i_3__4 ),
        .O(\n_0_fsm_reg[0]_i_1__4 ),
        .S(RATE_FSM[2]));
MUXF7 \fsm_reg[0]_i_2__4 
       (.I0(\n_0_fsm[0]_i_4__4 ),
        .I1(\n_0_fsm[0]_i_5__4 ),
        .O(\n_0_fsm_reg[0]_i_2__4 ),
        .S(RATE_FSM[3]));
MUXF7 \fsm_reg[0]_i_3__4 
       (.I0(\n_0_fsm[0]_i_6__4 ),
        .I1(\n_0_fsm[0]_i_7__4 ),
        .O(\n_0_fsm_reg[0]_i_3__4 ),
        .S(RATE_FSM[3]));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[1]_i_1__4 ),
        .Q(RATE_FSM[1]),
        .S(p_0_in__0));
MUXF8 \fsm_reg[1]_i_1__4 
       (.I0(\n_0_fsm_reg[1]_i_2__4 ),
        .I1(\n_0_fsm_reg[1]_i_3__4 ),
        .O(\n_0_fsm_reg[1]_i_1__4 ),
        .S(RATE_FSM[2]));
MUXF7 \fsm_reg[1]_i_2__4 
       (.I0(\n_0_fsm[1]_i_4__4 ),
        .I1(\n_0_fsm[1]_i_5__4 ),
        .O(\n_0_fsm_reg[1]_i_2__4 ),
        .S(RATE_FSM[3]));
MUXF7 \fsm_reg[1]_i_3__4 
       (.I0(\n_0_fsm[1]_i_6__4 ),
        .I1(\n_0_fsm[1]_i_7__4 ),
        .O(\n_0_fsm_reg[1]_i_3__4 ),
        .S(RATE_FSM[3]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[2]_i_1__4 ),
        .Q(RATE_FSM[2]),
        .R(p_0_in__0));
MUXF7 \fsm_reg[2]_i_1__4 
       (.I0(\n_0_fsm[2]_i_2__4 ),
        .I1(\n_0_fsm[2]_i_3__4 ),
        .O(\n_0_fsm_reg[2]_i_1__4 ),
        .S(RATE_FSM[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[3]_i_1__4 ),
        .Q(RATE_FSM[3]),
        .R(p_0_in__0));
MUXF7 \fsm_reg[3]_i_1__4 
       (.I0(\n_0_fsm[3]_i_2__4 ),
        .I1(\n_0_fsm[3]_i_3__4 ),
        .O(\n_0_fsm_reg[3]_i_1__4 ),
        .S(RATE_FSM[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm[4]_i_1__4 ),
        .Q(RATE_FSM[4]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h04FF0400)) 
     gen3_exit_i_1__4
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(RATE_FSM[4]),
        .I3(n_0_gen3_exit_i_2__4),
        .I4(n_0_gen3_exit_reg),
        .O(n_0_gen3_exit_i_1__4));
LUT6 #(
    .INIT(64'h80008000000F0000)) 
     gen3_exit_i_2__4
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(n_0_gen3_exit_i_3__4),
        .I5(RATE_FSM[3]),
        .O(n_0_gen3_exit_i_2__4));
LUT6 #(
    .INIT(64'h0000000014555514)) 
     gen3_exit_i_3__4
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg1[1]),
        .I5(RATE_FSM[4]),
        .O(n_0_gen3_exit_i_3__4));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_gen3_exit_i_1__4),
        .Q(n_0_gen3_exit_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2F222FFF20222000)) 
     gen3_i_1__4
       (.I0(n_0_gen3_i_2__4),
        .I1(RATE_FSM[4]),
        .I2(n_0_gen3_i_3__4),
        .I3(RATE_FSM[2]),
        .I4(\n_0_txdata_wait_cnt[3]_i_2__3 ),
        .I5(rate_gen3),
        .O(n_0_gen3_i_1__4));
LUT2 #(
    .INIT(4'h2)) 
     gen3_i_2__4
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .O(n_0_gen3_i_2__4));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     gen3_i_3__4
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .O(n_0_gen3_i_3__4));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_gen3_i_1__4),
        .Q(rate_gen3),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_6__1 
       (.I0(rate_gen3),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_7__4 
       (.I0(rate_gen3),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I2),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h06FF0600)) 
     pclk_sel_i_1__5
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(n_0_pclk_sel_i_2__4),
        .I4(USER_PCLK_SEL),
        .O(n_0_pclk_sel_i_1__5));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT5 #(
    .INIT(32'h80000840)) 
     pclk_sel_i_2__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(n_0_pclk_sel_i_2__4));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_pclk_sel_i_1__5),
        .Q(USER_PCLK_SEL),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     phystatus_i_1__4
       (.I0(n_0_txratedone_i_2__4),
        .I1(I3),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__4),
        .I4(phystatus_reg2),
        .I5(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_phystatus_i_1__4),
        .Q(n_0_phystatus_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     pipe_rate_idle_INST_0_i_3
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(RST_RATE_IDLE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllpd_i_1__5
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllpd_i_2__4),
        .I5(QRST_QPLLPD_IN),
        .O(n_0_qpllpd_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_qpllpd_i_1__5),
        .Q(QRST_QPLLPD_IN),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllreset_i_1__5
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllreset_i_2__4),
        .I5(QRST_QPLLRESET_IN),
        .O(n_0_qpllreset_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_qpllreset_i_1__5),
        .Q(QRST_QPLLRESET_IN),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT5 #(
    .INIT(32'h00200000)) 
     rate_done_reg1_i_1__4
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(USER_RATE_DONE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(I14),
        .Q(rate_in_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_in_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0700FFFF07000000)) 
     \rate_out[0]_i_1__4 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(\n_0_rate_out[2]_i_2__4 ),
        .I5(RXRATE[0]),
        .O(\n_0_rate_out[0]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[1]_i_1__4 
       (.I0(\n_0_rate_out[2]_i_2__4 ),
        .I1(RXRATE[1]),
        .O(\n_0_rate_out[1]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[2]_i_1__4 
       (.I0(\n_0_rate_out[2]_i_2__4 ),
        .I1(RXRATE[2]),
        .O(\n_0_rate_out[2]_i_1__4 ));
LUT6 #(
    .INIT(64'hA005004000000000)) 
     \rate_out[2]_i_2__4 
       (.I0(RATE_FSM[2]),
        .I1(txpmareset0),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[0]),
        .O(\n_0_rate_out[2]_i_2__4 ));
LUT3 #(
    .INIT(8'hF4)) 
     \rate_out[2]_i_3__4 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(n_0_gen3_exit_reg),
        .O(txpmareset0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[0]_i_1__4 ),
        .Q(RXRATE[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[1]_i_1__4 ),
        .Q(RXRATE[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[2]_i_1__4 ),
        .Q(RXRATE[2]),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT5 #(
    .INIT(32'h28000000)) 
     rate_rxsync_reg1_i_1__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(USER_RATE_RXSYNC));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     ratedone_i_1__4
       (.I0(n_0_txratedone_i_2__4),
        .I1(I3),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__4),
        .I4(ratedone0),
        .I5(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1__4));
LUT3 #(
    .INIT(8'h80)) 
     ratedone_i_2__4
       (.I0(n_0_phystatus_reg),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_txratedone_reg),
        .O(ratedone0));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_ratedone_i_1__4),
        .Q(n_0_ratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_RESETOVRD_DONE),
        .Q(resetovrd_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT5 #(
    .INIT(32'h00400000)) 
     resetovrd_start_reg1_i_1__4
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(USER_RESETOVRD_START));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(out1[1]),
        .Q(rst_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     rxratedone_i_1__4
       (.I0(n_0_txratedone_i_2__4),
        .I1(I3),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__4),
        .I4(rxratedone_reg2),
        .I5(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_rxratedone_i_1__4),
        .Q(n_0_rxratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXSYNC_DONE),
        .Q(rxsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT5 #(
    .INIT(32'h20000000)) 
     rxsync_start_reg1_i_1__4
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(SYNC_RXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     start_reg1_i_1__5
       (.I0(p_0_in53_in),
        .I1(RST_DRP_START),
        .O(DRP_START054_out));
LUT5 #(
    .INIT(32'h04FF0400)) 
     \sysclksel[0]_i_1__4 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(RATE_FSM[4]),
        .I3(\n_0_sysclksel[1]_i_2__4 ),
        .I4(RXSYSCLKSEL[0]),
        .O(\n_0_sysclksel[0]_i_1__4 ));
LUT2 #(
    .INIT(4'h4)) 
     \sysclksel[1]_i_1__4 
       (.I0(\n_0_sysclksel[1]_i_2__4 ),
        .I1(RXSYSCLKSEL[1]),
        .O(\n_0_sysclksel[1]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT5 #(
    .INIT(32'h80080000)) 
     \sysclksel[1]_i_2__4 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[2]),
        .O(\n_0_sysclksel[1]_i_2__4 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_sysclksel[0]_i_1__4 ),
        .Q(RXSYSCLKSEL[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_sysclksel[1]_i_1__4 ),
        .Q(RXSYSCLKSEL[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h8088008800880088)) 
     \txdata_wait_cnt[0]_i_1__4 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__3 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[0]));
LUT6 #(
    .INIT(64'h8880088008800880)) 
     \txdata_wait_cnt[1]_i_1__4 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__3 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[1]));
LUT6 #(
    .INIT(64'h8888800008888000)) 
     \txdata_wait_cnt[2]_i_1__4 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__3 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[2]));
LUT6 #(
    .INIT(64'h8888888880000000)) 
     \txdata_wait_cnt[3]_i_1__4 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__3 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[3]));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \txdata_wait_cnt[3]_i_2__3 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .O(\n_0_txdata_wait_cnt[3]_i_2__3 ));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(txdata_wait_cnt_reg[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(txdata_wait_cnt_reg[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(txdata_wait_cnt_reg[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(txdata_wait_cnt_reg[3]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
     txpmareset_i_1__4
       (.I0(n_0_gen3_exit_reg),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[3]),
        .I4(n_0_txpmareset_i_2__4),
        .I5(GT_TXPMARESET046_out),
        .O(n_0_txpmareset_i_1__4));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT5 #(
    .INIT(32'h80400020)) 
     txpmareset_i_2__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(n_0_txpmareset_i_2__4));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_txpmareset_i_1__4),
        .Q(GT_TXPMARESET046_out),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     txratedone_i_1__4
       (.I0(n_0_txratedone_i_2__4),
        .I1(I3),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__4),
        .I4(txratedone_reg2),
        .I5(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1__4));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     txratedone_i_2__4
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .O(n_0_txratedone_i_2__4));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT4 #(
    .INIT(16'hFFDF)) 
     txratedone_i_3__4
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .O(n_0_txratedone_i_3__4));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_txratedone_i_1__4),
        .Q(n_0_txratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
     txsync_start_reg1_i_1__4
       (.I0(out1[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[3]),
        .O(SYNC_TXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1__4
       (.I0(p_0_in55_in),
        .I1(RST_DRP_X16),
        .O(DRP_X16056_out));
LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1__4
       (.I0(p_0_in57_in),
        .I1(RST_DRP_X16X20_MODE),
        .O(DRP_X16X20_MODE058_out));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_rate" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_rate_63
   (RATE_FSM,
    SYNC_TXSYNC_START,
    DRP_X16X20_MODE029_out,
    DRP_X16027_out,
    DRP_START025_out,
    O1,
    rate_gen3,
    O2,
    O3,
    pipe_rate_idle,
    O4,
    USER_RESETOVRD_START,
    SYNC_RXSYNC_START,
    USER_RATE_DONE,
    RXSYSCLKSEL,
    RXRATE,
    USER_PCLK_SEL,
    GT_TXPMARESET035_out,
    QRST_QPLLRESET_IN,
    p_0_in36_in,
    QRST_QPLLPD_IN,
    p_0_in38_in,
    USER_RATE_RXSYNC,
    p_0_in7_in,
    p_1_in8_in,
    out1,
    RST_DRP_X16X20_MODE,
    RST_DRP_X16,
    RST_DRP_START,
    I1,
    I2,
    RST_RATE_IDLE,
    p_0_in__0,
    I3,
    user_active_lane,
    RATE_PHYSTATUS,
    RATE_RXRATEDONE,
    RATE_TXRATEDONE,
    I14,
    RATE_CPLLLOCK,
    RATE_QPLLLOCK,
    RATE_DRP_DONE,
    I4,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_RESETOVRD_DONE,
    RATE_TXSYNC_DONE,
    SYNC_RXSYNC_DONE,
    I5);
  output [4:0]RATE_FSM;
  output SYNC_TXSYNC_START;
  output DRP_X16X20_MODE029_out;
  output DRP_X16027_out;
  output DRP_START025_out;
  output O1;
  output [0:0]rate_gen3;
  output O2;
  output O3;
  output pipe_rate_idle;
  output [0:0]O4;
  output USER_RESETOVRD_START;
  output SYNC_RXSYNC_START;
  output USER_RATE_DONE;
  output [1:0]RXSYSCLKSEL;
  output [2:0]RXRATE;
  output USER_PCLK_SEL;
  output GT_TXPMARESET035_out;
  output [0:0]QRST_QPLLRESET_IN;
  output p_0_in36_in;
  output [0:0]QRST_QPLLPD_IN;
  output p_0_in38_in;
  output USER_RATE_RXSYNC;
  input p_0_in7_in;
  input p_1_in8_in;
  input [1:0]out1;
  input RST_DRP_X16X20_MODE;
  input RST_DRP_X16;
  input RST_DRP_START;
  input [5:0]I1;
  input [0:0]I2;
  input [6:0]RST_RATE_IDLE;
  input p_0_in__0;
  input I3;
  input [0:0]user_active_lane;
  input RATE_PHYSTATUS;
  input RATE_RXRATEDONE;
  input RATE_TXRATEDONE;
  input [0:0]I14;
  input RATE_CPLLLOCK;
  input RATE_QPLLLOCK;
  input RATE_DRP_DONE;
  input I4;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_RESETOVRD_DONE;
  input RATE_TXSYNC_DONE;
  input SYNC_RXSYNC_DONE;
  input I5;

  wire DRP_START025_out;
  wire DRP_X16027_out;
  wire DRP_X16X20_MODE029_out;
  wire GT_TXPMARESET035_out;
  wire [5:0]I1;
  wire [0:0]I14;
  wire [0:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O4;
  wire [0:0]QRST_QPLLPD_IN;
  wire [0:0]QRST_QPLLRESET_IN;
  wire RATE_CPLLLOCK;
  wire RATE_DRP_DONE;
  wire [4:0]RATE_FSM;
  wire RATE_PHYSTATUS;
  wire RATE_QPLLLOCK;
  wire RATE_RESETOVRD_DONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire RST_DRP_START;
  wire RST_DRP_X16;
  wire RST_DRP_X16X20_MODE;
  wire [6:0]RST_RATE_IDLE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXSYNC_DONE;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_PCLK_SEL;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire drp_start;
  wire drp_x16;
  wire drp_x16x20_mode;
  wire fsm1;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1__5;
  wire n_0_cpllpd_i_2__5;
  wire n_0_cpllreset_i_1__6;
  wire n_0_cpllreset_i_2__5;
  wire \n_0_fsm[0]_i_11__5 ;
  wire \n_0_fsm[0]_i_12__5 ;
  wire \n_0_fsm[0]_i_13__5 ;
  wire \n_0_fsm[0]_i_4__5 ;
  wire \n_0_fsm[0]_i_5__5 ;
  wire \n_0_fsm[0]_i_6__5 ;
  wire \n_0_fsm[0]_i_7__5 ;
  wire \n_0_fsm[0]_i_8__5 ;
  wire \n_0_fsm[0]_i_9__5 ;
  wire \n_0_fsm[1]_i_4__5 ;
  wire \n_0_fsm[1]_i_5__5 ;
  wire \n_0_fsm[1]_i_6__5 ;
  wire \n_0_fsm[1]_i_7__5 ;
  wire \n_0_fsm[1]_i_8__5 ;
  wire \n_0_fsm[1]_i_9__5 ;
  wire \n_0_fsm[2]_i_2__5 ;
  wire \n_0_fsm[2]_i_3__5 ;
  wire \n_0_fsm[2]_i_4__5 ;
  wire \n_0_fsm[2]_i_5__5 ;
  wire \n_0_fsm[3]_i_2__5 ;
  wire \n_0_fsm[3]_i_3__5 ;
  wire \n_0_fsm[3]_i_4__5 ;
  wire \n_0_fsm[3]_i_5__5 ;
  wire \n_0_fsm[3]_i_6__5 ;
  wire \n_0_fsm[3]_i_7__5 ;
  wire \n_0_fsm[4]_i_1__5 ;
  wire \n_0_fsm[4]_i_2__5 ;
  wire \n_0_fsm_reg[0]_i_1__5 ;
  wire \n_0_fsm_reg[0]_i_2__5 ;
  wire \n_0_fsm_reg[0]_i_3__5 ;
  wire \n_0_fsm_reg[1]_i_1__5 ;
  wire \n_0_fsm_reg[1]_i_2__5 ;
  wire \n_0_fsm_reg[1]_i_3__5 ;
  wire \n_0_fsm_reg[2]_i_1__5 ;
  wire \n_0_fsm_reg[3]_i_1__5 ;
  wire n_0_gen3_exit_i_1__5;
  wire n_0_gen3_exit_i_2__5;
  wire n_0_gen3_exit_i_3__5;
  wire n_0_gen3_exit_reg;
  wire n_0_gen3_i_1__5;
  wire n_0_gen3_i_2__5;
  wire n_0_gen3_i_3__5;
  wire n_0_gen3_reg1_i_2;
  wire n_0_pclk_sel_i_1__6;
  wire n_0_pclk_sel_i_2__5;
  wire n_0_phystatus_i_1__5;
  wire n_0_phystatus_reg;
  wire n_0_pipe_rate_idle_INST_0_i_1;
  wire n_0_qpllpd_i_1__6;
  wire n_0_qpllreset_i_1__6;
  wire \n_0_rate_out[0]_i_1__5 ;
  wire \n_0_rate_out[1]_i_1__5 ;
  wire \n_0_rate_out[2]_i_1__5 ;
  wire \n_0_rate_out[2]_i_2__5 ;
  wire n_0_ratedone_i_1__5;
  wire n_0_ratedone_reg;
  wire n_0_rxratedone_i_1__5;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1__5 ;
  wire \n_0_sysclksel[1]_i_1__5 ;
  wire \n_0_sysclksel[1]_i_2__5 ;
  wire \n_0_txdata_wait_cnt[3]_i_2__4 ;
  wire n_0_txpmareset_i_1__5;
  wire n_0_txpmareset_i_2__5;
  wire n_0_txratedone_i_1__5;
  wire n_0_txratedone_i_2__5;
  wire n_0_txratedone_i_3__5;
  wire n_0_txratedone_reg;
  wire [1:0]out1;
  wire p_0_in24_in;
  wire p_0_in26_in;
  wire p_0_in28_in;
  wire p_0_in36_in;
  wire p_0_in38_in;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire p_1_in8_in;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire pipe_rate_idle;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire [0:0]rate_gen3;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire ratedone0;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg;
  wire txpmareset0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;
  wire [0:0]user_active_lane;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(RATE_CPLLLOCK),
        .Q(cplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
     cpllpd_i_1__5
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllpd_i_2__5),
        .I5(p_0_in38_in),
        .O(n_0_cpllpd_i_1__5));
(* SOFT_HLUTNM = "soft_lutpair296" *) 
   LUT5 #(
    .INIT(32'h80410000)) 
     cpllpd_i_2__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_cpllpd_i_2__5));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(I3),
        .CE(1'b1),
        .D(n_0_cpllpd_i_1__5),
        .Q(p_0_in38_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
     cpllreset_i_1__6
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllreset_i_2__5),
        .I5(p_0_in36_in),
        .O(n_0_cpllreset_i_1__6));
(* SOFT_HLUTNM = "soft_lutpair293" *) 
   LUT5 #(
    .INIT(32'h80000140)) 
     cpllreset_i_2__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_cpllreset_i_2__5));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(I3),
        .CE(1'b1),
        .D(n_0_cpllreset_i_1__6),
        .Q(p_0_in36_in),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h18040002)) 
     drp_start_i_1__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(drp_start));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(I3),
        .CE(1'b1),
        .D(drp_start),
        .Q(p_0_in24_in),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h0800001A)) 
     drp_x16_i_1__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(drp_x16));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(I3),
        .CE(1'b1),
        .D(drp_x16),
        .Q(p_0_in26_in),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h08004232)) 
     drp_x16x20_mode_i_1__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(drp_x16x20_mode));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(I3),
        .CE(1'b1),
        .D(drp_x16x20_mode),
        .Q(p_0_in28_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF2F2F2)) 
     \fsm[0]_i_10__5 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(n_0_gen3_exit_reg),
        .I3(p_1_in8_in),
        .I4(p_0_in7_in),
        .I5(n_0_ratedone_reg),
        .O(fsm1));
LUT6 #(
    .INIT(64'h8BBBBBBBBBBBBBBB)) 
     \fsm[0]_i_11__5 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(txdata_wait_cnt_reg[2]),
        .I3(txdata_wait_cnt_reg[3]),
        .I4(txdata_wait_cnt_reg[1]),
        .I5(txdata_wait_cnt_reg[0]),
        .O(\n_0_fsm[0]_i_11__5 ));
LUT5 #(
    .INIT(32'hFF080808)) 
     \fsm[0]_i_12__5 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .I2(phystatus_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .O(\n_0_fsm[0]_i_12__5 ));
LUT4 #(
    .INIT(16'h6FF6)) 
     \fsm[0]_i_13__5 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg1[0]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[0]_i_13__5 ));
LUT6 #(
    .INIT(64'h8CBCFFFF8CBC0000)) 
     \fsm[0]_i_4__5 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[0]_i_8__5 ),
        .O(\n_0_fsm[0]_i_4__5 ));
LUT6 #(
    .INIT(64'h03F33B3B03F30808)) 
     \fsm[0]_i_5__5 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(txsync_done_reg2),
        .I4(RATE_FSM[4]),
        .I5(\n_0_fsm[0]_i_9__5 ),
        .O(\n_0_fsm[0]_i_5__5 ));
LUT6 #(
    .INIT(64'h0F3377000F3344FF)) 
     \fsm[0]_i_6__5 
       (.I0(fsm1),
        .I1(RATE_FSM[0]),
        .I2(resetovrd_done_reg2),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_6__5 ));
LUT6 #(
    .INIT(64'h0000A0A0CFCFCFC0)) 
     \fsm[0]_i_7__5 
       (.I0(rxsync_done_reg2),
        .I1(\n_0_fsm[0]_i_11__5 ),
        .I2(RATE_FSM[0]),
        .I3(\n_0_fsm[0]_i_12__5 ),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[0]_i_7__5 ));
LUT5 #(
    .INIT(32'h5FCF5FC0)) 
     \fsm[0]_i_8__5 
       (.I0(rxpmaresetdone_reg2),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(\n_0_fsm[0]_i_13__5 ),
        .O(\n_0_fsm[0]_i_8__5 ));
LUT6 #(
    .INIT(64'h8000800080FF8000)) 
     \fsm[0]_i_9__5 
       (.I0(pll_lock),
        .I1(rst_idle_reg2),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(mmcm_lock_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_9__5 ));
LUT6 #(
    .INIT(64'hCACFFFFF0F0F0000)) 
     \fsm[1]_i_4__5 
       (.I0(\n_0_fsm[1]_i_8__5 ),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[4]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_4__5 ));
LUT6 #(
    .INIT(64'h5F0F5F00F030F030)) 
     \fsm[1]_i_5__5 
       (.I0(txsync_done_reg2),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[3]_i_4__5 ),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_5__5 ));
LUT5 #(
    .INIT(32'h44FF3000)) 
     \fsm[1]_i_6__5 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_6__5 ));
LUT5 #(
    .INIT(32'h030C8888)) 
     \fsm[1]_i_7__5 
       (.I0(\n_0_fsm[1]_i_9__5 ),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(\n_0_fsm[1]_i_7__5 ));
LUT3 #(
    .INIT(8'h4F)) 
     \fsm[1]_i_8__5 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rst_idle_reg2),
        .O(\n_0_fsm[1]_i_8__5 ));
LUT6 #(
    .INIT(64'hB888888888888888)) 
     \fsm[1]_i_9__5 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(txdata_wait_cnt_reg[2]),
        .I3(txdata_wait_cnt_reg[3]),
        .I4(txdata_wait_cnt_reg[1]),
        .I5(txdata_wait_cnt_reg[0]),
        .O(\n_0_fsm[1]_i_9__5 ));
LUT6 #(
    .INIT(64'hA200FFFFA2000000)) 
     \fsm[2]_i_2__5 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[4]),
        .I2(txsync_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(\n_0_fsm[2]_i_4__5 ),
        .O(\n_0_fsm[2]_i_2__5 ));
LUT6 #(
    .INIT(64'hBB8B888BBBBBBBBB)) 
     \fsm[2]_i_3__5 
       (.I0(\n_0_fsm[3]_i_6__5 ),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[2]_i_5__5 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_3__5 ));
LUT6 #(
    .INIT(64'h7C4CFFFF7C4C0000)) 
     \fsm[2]_i_4__5 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_5__5 ),
        .O(\n_0_fsm[2]_i_4__5 ));
LUT6 #(
    .INIT(64'h00000010FFFF0010)) 
     \fsm[2]_i_5__5 
       (.I0(n_0_gen3_i_2__5),
        .I1(n_0_gen3_exit_reg),
        .I2(user_active_lane),
        .I3(n_0_ratedone_reg),
        .I4(RATE_FSM[1]),
        .I5(resetovrd_done_reg2),
        .O(\n_0_fsm[2]_i_5__5 ));
LUT4 #(
    .INIT(16'hBA8A)) 
     \fsm[2]_i_6__5 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
LUT6 #(
    .INIT(64'hFF00FF00EFFFEF00)) 
     \fsm[3]_i_2__5 
       (.I0(RATE_FSM[4]),
        .I1(\n_0_fsm[3]_i_4__5 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(\n_0_fsm[3]_i_5__5 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[3]_i_2__5 ));
LUT6 #(
    .INIT(64'hBBB888B888888888)) 
     \fsm[3]_i_3__5 
       (.I0(\n_0_fsm[3]_i_6__5 ),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[3]_i_7__5 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[3]_i_3__5 ));
LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
     \fsm[3]_i_4__5 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[3]_i_4__5 ));
LUT6 #(
    .INIT(64'h0101100100001100)) 
     \fsm[3]_i_5__5 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[1]),
        .I2(rate_in_reg1[1]),
        .I3(rate_in_reg1[0]),
        .I4(rate_in_reg2[1]),
        .I5(rate_in_reg2[0]),
        .O(\n_0_fsm[3]_i_5__5 ));
LUT5 #(
    .INIT(32'h0388CCFF)) 
     \fsm[3]_i_6__5 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_6__5 ));
LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
     \fsm[3]_i_7__5 
       (.I0(n_0_gen3_i_2__5),
        .I1(n_0_gen3_exit_reg),
        .I2(user_active_lane),
        .I3(n_0_ratedone_reg),
        .I4(RATE_FSM[1]),
        .I5(resetovrd_done_reg2),
        .O(\n_0_fsm[3]_i_7__5 ));
LUT3 #(
    .INIT(8'hB8)) 
     \fsm[4]_i_1__5 
       (.I0(\n_0_fsm[4]_i_2__5 ),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[4]),
        .O(\n_0_fsm[4]_i_1__5 ));
LUT6 #(
    .INIT(64'h03CCFFFF77000000)) 
     \fsm[4]_i_2__5 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[4]_i_2__5 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(I3),
        .CE(1'b1),
        .D(\n_0_fsm_reg[0]_i_1__5 ),
        .Q(RATE_FSM[0]),
        .S(p_0_in__0));
MUXF8 \fsm_reg[0]_i_1__5 
       (.I0(\n_0_fsm_reg[0]_i_2__5 ),
        .I1(\n_0_fsm_reg[0]_i_3__5 ),
        .O(\n_0_fsm_reg[0]_i_1__5 ),
        .S(RATE_FSM[2]));
MUXF7 \fsm_reg[0]_i_2__5 
       (.I0(\n_0_fsm[0]_i_4__5 ),
        .I1(\n_0_fsm[0]_i_5__5 ),
        .O(\n_0_fsm_reg[0]_i_2__5 ),
        .S(RATE_FSM[3]));
MUXF7 \fsm_reg[0]_i_3__5 
       (.I0(\n_0_fsm[0]_i_6__5 ),
        .I1(\n_0_fsm[0]_i_7__5 ),
        .O(\n_0_fsm_reg[0]_i_3__5 ),
        .S(RATE_FSM[3]));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I3),
        .CE(1'b1),
        .D(\n_0_fsm_reg[1]_i_1__5 ),
        .Q(RATE_FSM[1]),
        .S(p_0_in__0));
MUXF8 \fsm_reg[1]_i_1__5 
       (.I0(\n_0_fsm_reg[1]_i_2__5 ),
        .I1(\n_0_fsm_reg[1]_i_3__5 ),
        .O(\n_0_fsm_reg[1]_i_1__5 ),
        .S(RATE_FSM[2]));
MUXF7 \fsm_reg[1]_i_2__5 
       (.I0(\n_0_fsm[1]_i_4__5 ),
        .I1(\n_0_fsm[1]_i_5__5 ),
        .O(\n_0_fsm_reg[1]_i_2__5 ),
        .S(RATE_FSM[3]));
MUXF7 \fsm_reg[1]_i_3__5 
       (.I0(\n_0_fsm[1]_i_6__5 ),
        .I1(\n_0_fsm[1]_i_7__5 ),
        .O(\n_0_fsm_reg[1]_i_3__5 ),
        .S(RATE_FSM[3]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I3),
        .CE(1'b1),
        .D(\n_0_fsm_reg[2]_i_1__5 ),
        .Q(RATE_FSM[2]),
        .R(p_0_in__0));
MUXF7 \fsm_reg[2]_i_1__5 
       (.I0(\n_0_fsm[2]_i_2__5 ),
        .I1(\n_0_fsm[2]_i_3__5 ),
        .O(\n_0_fsm_reg[2]_i_1__5 ),
        .S(RATE_FSM[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(I3),
        .CE(1'b1),
        .D(\n_0_fsm_reg[3]_i_1__5 ),
        .Q(RATE_FSM[3]),
        .R(p_0_in__0));
MUXF7 \fsm_reg[3]_i_1__5 
       (.I0(\n_0_fsm[3]_i_2__5 ),
        .I1(\n_0_fsm[3]_i_3__5 ),
        .O(\n_0_fsm_reg[3]_i_1__5 ),
        .S(RATE_FSM[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(I3),
        .CE(1'b1),
        .D(\n_0_fsm[4]_i_1__5 ),
        .Q(RATE_FSM[4]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h04FF0400)) 
     gen3_exit_i_1__5
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(RATE_FSM[4]),
        .I3(n_0_gen3_exit_i_2__5),
        .I4(n_0_gen3_exit_reg),
        .O(n_0_gen3_exit_i_1__5));
LUT6 #(
    .INIT(64'h80008000000F0000)) 
     gen3_exit_i_2__5
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(n_0_gen3_exit_i_3__5),
        .I5(RATE_FSM[3]),
        .O(n_0_gen3_exit_i_2__5));
LUT6 #(
    .INIT(64'h0000000014555514)) 
     gen3_exit_i_3__5
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg1[1]),
        .I5(RATE_FSM[4]),
        .O(n_0_gen3_exit_i_3__5));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(I3),
        .CE(1'b1),
        .D(n_0_gen3_exit_i_1__5),
        .Q(n_0_gen3_exit_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2F222FFF20222000)) 
     gen3_i_1__5
       (.I0(n_0_gen3_i_2__5),
        .I1(RATE_FSM[4]),
        .I2(n_0_gen3_i_3__5),
        .I3(RATE_FSM[2]),
        .I4(\n_0_txdata_wait_cnt[3]_i_2__4 ),
        .I5(rate_gen3),
        .O(n_0_gen3_i_1__5));
LUT2 #(
    .INIT(4'h2)) 
     gen3_i_2__5
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .O(n_0_gen3_i_2__5));
(* SOFT_HLUTNM = "soft_lutpair299" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     gen3_i_3__5
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .O(n_0_gen3_i_3__5));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(I3),
        .CE(1'b1),
        .D(n_0_gen3_i_1__5),
        .Q(rate_gen3),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h80)) 
     gen3_reg1_i_1
       (.I0(n_0_gen3_reg1_i_2),
        .I1(I1[3]),
        .I2(I1[4]),
        .O(O2));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     gen3_reg1_i_2
       (.I0(rate_gen3),
        .I1(I1[5]),
        .I2(I1[0]),
        .I3(I2),
        .I4(I1[2]),
        .I5(I1[1]),
        .O(n_0_gen3_reg1_i_2));
(* SOFT_HLUTNM = "soft_lutpair301" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_6__0 
       (.I0(rate_gen3),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair301" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_7__5 
       (.I0(rate_gen3),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(I4),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h06FF0600)) 
     pclk_sel_i_1__6
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(n_0_pclk_sel_i_2__5),
        .I4(USER_PCLK_SEL),
        .O(n_0_pclk_sel_i_1__6));
(* SOFT_HLUTNM = "soft_lutpair294" *) 
   LUT5 #(
    .INIT(32'h80000840)) 
     pclk_sel_i_2__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(n_0_pclk_sel_i_2__5));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(I3),
        .CE(1'b1),
        .D(n_0_pclk_sel_i_1__6),
        .Q(USER_PCLK_SEL),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     phystatus_i_1__5
       (.I0(n_0_txratedone_i_2__5),
        .I1(I5),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__5),
        .I4(phystatus_reg2),
        .I5(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(I3),
        .CE(1'b1),
        .D(n_0_phystatus_i_1__5),
        .Q(n_0_phystatus_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h80)) 
     pipe_rate_idle_INST_0
       (.I0(n_0_pipe_rate_idle_INST_0_i_1),
        .I1(RST_RATE_IDLE[4]),
        .I2(RST_RATE_IDLE[5]),
        .O(pipe_rate_idle));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     pipe_rate_idle_INST_0_i_1
       (.I0(O4),
        .I1(RST_RATE_IDLE[6]),
        .I2(RST_RATE_IDLE[1]),
        .I3(RST_RATE_IDLE[0]),
        .I4(RST_RATE_IDLE[3]),
        .I5(RST_RATE_IDLE[2]),
        .O(n_0_pipe_rate_idle_INST_0_i_1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllpd_i_1__6
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllpd_i_2__5),
        .I5(QRST_QPLLPD_IN),
        .O(n_0_qpllpd_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(I3),
        .CE(1'b1),
        .D(n_0_qpllpd_i_1__6),
        .Q(QRST_QPLLPD_IN),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllreset_i_1__6
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllreset_i_2__5),
        .I5(QRST_QPLLRESET_IN),
        .O(n_0_qpllreset_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(I3),
        .CE(1'b1),
        .D(n_0_qpllreset_i_1__6),
        .Q(QRST_QPLLRESET_IN),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair295" *) 
   LUT5 #(
    .INIT(32'h00200000)) 
     rate_done_reg1_i_1__5
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(USER_RATE_DONE));
(* SOFT_HLUTNM = "soft_lutpair293" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \rate_idle_reg1[6]_i_1 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(O4));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(I3),
        .CE(1'b1),
        .D(I14),
        .Q(rate_in_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(I3),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_in_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(I3),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(I3),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0700FFFF07000000)) 
     \rate_out[0]_i_1__5 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(\n_0_rate_out[2]_i_2__5 ),
        .I5(RXRATE[0]),
        .O(\n_0_rate_out[0]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair300" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[1]_i_1__5 
       (.I0(\n_0_rate_out[2]_i_2__5 ),
        .I1(RXRATE[1]),
        .O(\n_0_rate_out[1]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair300" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[2]_i_1__5 
       (.I0(\n_0_rate_out[2]_i_2__5 ),
        .I1(RXRATE[2]),
        .O(\n_0_rate_out[2]_i_1__5 ));
LUT6 #(
    .INIT(64'hA005004000000000)) 
     \rate_out[2]_i_2__5 
       (.I0(RATE_FSM[2]),
        .I1(txpmareset0),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[0]),
        .O(\n_0_rate_out[2]_i_2__5 ));
LUT3 #(
    .INIT(8'hF4)) 
     \rate_out[2]_i_3__5 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(n_0_gen3_exit_reg),
        .O(txpmareset0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(I3),
        .CE(1'b1),
        .D(\n_0_rate_out[0]_i_1__5 ),
        .Q(RXRATE[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[1] 
       (.C(I3),
        .CE(1'b1),
        .D(\n_0_rate_out[1]_i_1__5 ),
        .Q(RXRATE[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[2] 
       (.C(I3),
        .CE(1'b1),
        .D(\n_0_rate_out[2]_i_1__5 ),
        .Q(RXRATE[2]),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair294" *) 
   LUT5 #(
    .INIT(32'h28000000)) 
     rate_rxsync_reg1_i_1__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(USER_RATE_RXSYNC));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     ratedone_i_1__5
       (.I0(n_0_txratedone_i_2__5),
        .I1(I5),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__5),
        .I4(ratedone0),
        .I5(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1__5));
LUT3 #(
    .INIT(8'h80)) 
     ratedone_i_2__5
       (.I0(n_0_phystatus_reg),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_txratedone_reg),
        .O(ratedone0));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(I3),
        .CE(1'b1),
        .D(n_0_ratedone_i_1__5),
        .Q(n_0_ratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(RATE_RESETOVRD_DONE),
        .Q(resetovrd_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair297" *) 
   LUT5 #(
    .INIT(32'h00400000)) 
     resetovrd_start_reg1_i_1__5
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(USER_RESETOVRD_START));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(out1[1]),
        .Q(rst_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     rxratedone_i_1__5
       (.I0(n_0_txratedone_i_2__5),
        .I1(I5),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__5),
        .I4(rxratedone_reg2),
        .I5(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(I3),
        .CE(1'b1),
        .D(n_0_rxratedone_i_1__5),
        .Q(n_0_rxratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(SYNC_RXSYNC_DONE),
        .Q(rxsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair297" *) 
   LUT5 #(
    .INIT(32'h20000000)) 
     rxsync_start_reg1_i_1__5
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(SYNC_RXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     start_reg1_i_1__6
       (.I0(p_0_in24_in),
        .I1(RST_DRP_START),
        .O(DRP_START025_out));
LUT5 #(
    .INIT(32'h04FF0400)) 
     \sysclksel[0]_i_1__5 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(RATE_FSM[4]),
        .I3(\n_0_sysclksel[1]_i_2__5 ),
        .I4(RXSYSCLKSEL[0]),
        .O(\n_0_sysclksel[0]_i_1__5 ));
LUT2 #(
    .INIT(4'h4)) 
     \sysclksel[1]_i_1__5 
       (.I0(\n_0_sysclksel[1]_i_2__5 ),
        .I1(RXSYSCLKSEL[1]),
        .O(\n_0_sysclksel[1]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair295" *) 
   LUT5 #(
    .INIT(32'h80080000)) 
     \sysclksel[1]_i_2__5 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[2]),
        .O(\n_0_sysclksel[1]_i_2__5 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(I3),
        .CE(1'b1),
        .D(\n_0_sysclksel[0]_i_1__5 ),
        .Q(RXSYSCLKSEL[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[1] 
       (.C(I3),
        .CE(1'b1),
        .D(\n_0_sysclksel[1]_i_1__5 ),
        .Q(RXSYSCLKSEL[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h8088008800880088)) 
     \txdata_wait_cnt[0]_i_1__5 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__4 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[0]));
LUT6 #(
    .INIT(64'h8880088008800880)) 
     \txdata_wait_cnt[1]_i_1__5 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__4 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[1]));
LUT6 #(
    .INIT(64'h8888800008888000)) 
     \txdata_wait_cnt[2]_i_1__5 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__4 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[2]));
LUT6 #(
    .INIT(64'h8888888880000000)) 
     \txdata_wait_cnt[3]_i_1__5 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__4 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[3]));
(* SOFT_HLUTNM = "soft_lutpair298" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \txdata_wait_cnt[3]_i_2__4 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .O(\n_0_txdata_wait_cnt[3]_i_2__4 ));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(I3),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(txdata_wait_cnt_reg[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(I3),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(txdata_wait_cnt_reg[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(I3),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(txdata_wait_cnt_reg[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(I3),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(txdata_wait_cnt_reg[3]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
     txpmareset_i_1__5
       (.I0(n_0_gen3_exit_reg),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[3]),
        .I4(n_0_txpmareset_i_2__5),
        .I5(GT_TXPMARESET035_out),
        .O(n_0_txpmareset_i_1__5));
(* SOFT_HLUTNM = "soft_lutpair296" *) 
   LUT5 #(
    .INIT(32'h80400020)) 
     txpmareset_i_2__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(n_0_txpmareset_i_2__5));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(I3),
        .CE(1'b1),
        .D(n_0_txpmareset_i_1__5),
        .Q(GT_TXPMARESET035_out),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     txratedone_i_1__5
       (.I0(n_0_txratedone_i_2__5),
        .I1(I5),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__5),
        .I4(txratedone_reg2),
        .I5(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1__5));
(* SOFT_HLUTNM = "soft_lutpair298" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     txratedone_i_2__5
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .O(n_0_txratedone_i_2__5));
(* SOFT_HLUTNM = "soft_lutpair299" *) 
   LUT4 #(
    .INIT(16'hFFDF)) 
     txratedone_i_3__5
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .O(n_0_txratedone_i_3__5));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(I3),
        .CE(1'b1),
        .D(n_0_txratedone_i_1__5),
        .Q(n_0_txratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
     txsync_start_reg1_i_1__5
       (.I0(out1[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[3]),
        .O(SYNC_TXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1__5
       (.I0(p_0_in26_in),
        .I1(RST_DRP_X16),
        .O(DRP_X16027_out));
LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1__5
       (.I0(p_0_in28_in),
        .I1(RST_DRP_X16X20_MODE),
        .O(DRP_X16X20_MODE029_out));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_rate" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_rate_69
   (RATE_FSM,
    SYNC_TXSYNC_START,
    DRP_X16X20_MODE0136_out,
    DRP_X16010_out,
    DRP_START08_out,
    O1,
    I3,
    O2,
    SYNC_RATE_IDLE,
    USER_RESETOVRD_START,
    SYNC_RXSYNC_START,
    USER_RATE_DONE,
    RXSYSCLKSEL,
    RXRATE,
    USER_PCLK_SEL,
    GT_TXPMARESET017_out,
    QRST_QPLLRESET_IN,
    p_0_in18_in,
    QRST_QPLLPD_IN,
    p_0_in20_in,
    USER_RATE_RXSYNC,
    p_0_in7_in,
    p_1_in8_in,
    out1,
    RST_DRP_X16X20_MODE,
    RST_DRP_X16,
    RST_DRP_START,
    p_0_in__0,
    I1,
    user_active_lane,
    RATE_PHYSTATUS,
    RATE_RXRATEDONE,
    RATE_TXRATEDONE,
    I14,
    RATE_CPLLLOCK,
    I2,
    RATE_DRP_DONE,
    I4,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_RESETOVRD_DONE,
    RATE_TXSYNC_DONE,
    SYNC_RXSYNC_DONE,
    I5);
  output [4:0]RATE_FSM;
  output SYNC_TXSYNC_START;
  output DRP_X16X20_MODE0136_out;
  output DRP_X16010_out;
  output DRP_START08_out;
  output O1;
  output [0:0]I3;
  output O2;
  output SYNC_RATE_IDLE;
  output USER_RESETOVRD_START;
  output SYNC_RXSYNC_START;
  output USER_RATE_DONE;
  output [1:0]RXSYSCLKSEL;
  output [2:0]RXRATE;
  output USER_PCLK_SEL;
  output GT_TXPMARESET017_out;
  output [0:0]QRST_QPLLRESET_IN;
  output p_0_in18_in;
  output [0:0]QRST_QPLLPD_IN;
  output p_0_in20_in;
  output USER_RATE_RXSYNC;
  input p_0_in7_in;
  input p_1_in8_in;
  input [1:0]out1;
  input RST_DRP_X16X20_MODE;
  input RST_DRP_X16;
  input RST_DRP_START;
  input p_0_in__0;
  input I1;
  input [0:0]user_active_lane;
  input RATE_PHYSTATUS;
  input RATE_RXRATEDONE;
  input RATE_TXRATEDONE;
  input [0:0]I14;
  input RATE_CPLLLOCK;
  input I2;
  input RATE_DRP_DONE;
  input I4;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_RESETOVRD_DONE;
  input RATE_TXSYNC_DONE;
  input SYNC_RXSYNC_DONE;
  input I5;

  wire DRP_START08_out;
  wire DRP_X16010_out;
  wire DRP_X16X20_MODE0136_out;
  wire GT_TXPMARESET017_out;
  wire I1;
  wire [0:0]I14;
  wire I2;
  wire [0:0]I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [0:0]QRST_QPLLPD_IN;
  wire [0:0]QRST_QPLLRESET_IN;
  wire RATE_CPLLLOCK;
  wire RATE_DRP_DONE;
  wire [4:0]RATE_FSM;
  wire RATE_PHYSTATUS;
  wire RATE_RESETOVRD_DONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire RST_DRP_START;
  wire RST_DRP_X16;
  wire RST_DRP_X16X20_MODE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RATE_IDLE;
  wire SYNC_RXSYNC_DONE;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_PCLK_SEL;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire drp_start;
  wire drp_x16;
  wire drp_x16x20_mode;
  wire fsm1;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1__6;
  wire n_0_cpllpd_i_2__6;
  wire n_0_cpllreset_i_1__7;
  wire n_0_cpllreset_i_2__6;
  wire \n_0_fsm[0]_i_11__6 ;
  wire \n_0_fsm[0]_i_12__6 ;
  wire \n_0_fsm[0]_i_13__6 ;
  wire \n_0_fsm[0]_i_4__6 ;
  wire \n_0_fsm[0]_i_5__6 ;
  wire \n_0_fsm[0]_i_6__6 ;
  wire \n_0_fsm[0]_i_7__6 ;
  wire \n_0_fsm[0]_i_8__6 ;
  wire \n_0_fsm[0]_i_9__6 ;
  wire \n_0_fsm[1]_i_4__6 ;
  wire \n_0_fsm[1]_i_5__6 ;
  wire \n_0_fsm[1]_i_6__6 ;
  wire \n_0_fsm[1]_i_7__6 ;
  wire \n_0_fsm[1]_i_8__6 ;
  wire \n_0_fsm[1]_i_9__6 ;
  wire \n_0_fsm[2]_i_2__6 ;
  wire \n_0_fsm[2]_i_3__6 ;
  wire \n_0_fsm[2]_i_4__6 ;
  wire \n_0_fsm[2]_i_5__6 ;
  wire \n_0_fsm[3]_i_2__6 ;
  wire \n_0_fsm[3]_i_3__6 ;
  wire \n_0_fsm[3]_i_4__6 ;
  wire \n_0_fsm[3]_i_5__6 ;
  wire \n_0_fsm[3]_i_6__6 ;
  wire \n_0_fsm[3]_i_7__6 ;
  wire \n_0_fsm[4]_i_1__6 ;
  wire \n_0_fsm[4]_i_2__6 ;
  wire \n_0_fsm_reg[0]_i_1__6 ;
  wire \n_0_fsm_reg[0]_i_2__6 ;
  wire \n_0_fsm_reg[0]_i_3__6 ;
  wire \n_0_fsm_reg[1]_i_1__6 ;
  wire \n_0_fsm_reg[1]_i_2__6 ;
  wire \n_0_fsm_reg[1]_i_3__6 ;
  wire \n_0_fsm_reg[2]_i_1__6 ;
  wire \n_0_fsm_reg[3]_i_1__6 ;
  wire n_0_gen3_exit_i_1__6;
  wire n_0_gen3_exit_i_2__6;
  wire n_0_gen3_exit_i_3__6;
  wire n_0_gen3_exit_reg;
  wire n_0_gen3_i_1__6;
  wire n_0_gen3_i_2__6;
  wire n_0_gen3_i_3__6;
  wire n_0_pclk_sel_i_1__7;
  wire n_0_pclk_sel_i_2__6;
  wire n_0_phystatus_i_1__6;
  wire n_0_phystatus_reg;
  wire n_0_qpllpd_i_1__7;
  wire n_0_qpllreset_i_1__7;
  wire \n_0_rate_out[0]_i_1__6 ;
  wire \n_0_rate_out[1]_i_1__6 ;
  wire \n_0_rate_out[2]_i_1__6 ;
  wire \n_0_rate_out[2]_i_2__6 ;
  wire n_0_ratedone_i_1__6;
  wire n_0_ratedone_reg;
  wire n_0_rxratedone_i_1__6;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1__6 ;
  wire \n_0_sysclksel[1]_i_1__6 ;
  wire \n_0_sysclksel[1]_i_2__6 ;
  wire \n_0_txdata_wait_cnt[3]_i_2__5 ;
  wire n_0_txpmareset_i_1__6;
  wire n_0_txpmareset_i_2__6;
  wire n_0_txratedone_i_1__6;
  wire n_0_txratedone_i_2__6;
  wire n_0_txratedone_i_3__6;
  wire n_0_txratedone_reg;
  wire [1:0]out1;
  wire p_0_in135_in;
  wire p_0_in18_in;
  wire p_0_in20_in;
  wire p_0_in7_in;
  wire p_0_in7_in__0;
  wire p_0_in9_in;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire p_1_in8_in;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire ratedone0;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg;
  wire txpmareset0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;
  wire [0:0]user_active_lane;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_CPLLLOCK),
        .Q(cplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
     cpllpd_i_1__6
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllpd_i_2__6),
        .I5(p_0_in20_in),
        .O(n_0_cpllpd_i_1__6));
(* SOFT_HLUTNM = "soft_lutpair333" *) 
   LUT5 #(
    .INIT(32'h80410000)) 
     cpllpd_i_2__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_cpllpd_i_2__6));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllpd_i_1__6),
        .Q(p_0_in20_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
     cpllreset_i_1__7
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllreset_i_2__6),
        .I5(p_0_in18_in),
        .O(n_0_cpllreset_i_1__7));
(* SOFT_HLUTNM = "soft_lutpair332" *) 
   LUT5 #(
    .INIT(32'h80000140)) 
     cpllreset_i_2__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_cpllreset_i_2__6));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllreset_i_1__7),
        .Q(p_0_in18_in),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h18040002)) 
     drp_start_i_1__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(drp_start));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_start),
        .Q(p_0_in7_in__0),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h0800001A)) 
     drp_x16_i_1__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(drp_x16));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_x16),
        .Q(p_0_in9_in),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h08004232)) 
     drp_x16x20_mode_i_1__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(drp_x16x20_mode));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(drp_x16x20_mode),
        .Q(p_0_in135_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF2F2F2)) 
     \fsm[0]_i_10__6 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(n_0_gen3_exit_reg),
        .I3(p_1_in8_in),
        .I4(p_0_in7_in),
        .I5(n_0_ratedone_reg),
        .O(fsm1));
LUT6 #(
    .INIT(64'h8BBBBBBBBBBBBBBB)) 
     \fsm[0]_i_11__6 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(txdata_wait_cnt_reg[2]),
        .I3(txdata_wait_cnt_reg[3]),
        .I4(txdata_wait_cnt_reg[1]),
        .I5(txdata_wait_cnt_reg[0]),
        .O(\n_0_fsm[0]_i_11__6 ));
LUT5 #(
    .INIT(32'hFF080808)) 
     \fsm[0]_i_12__6 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .I2(phystatus_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .O(\n_0_fsm[0]_i_12__6 ));
LUT4 #(
    .INIT(16'h6FF6)) 
     \fsm[0]_i_13__6 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg1[0]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[0]_i_13__6 ));
LUT6 #(
    .INIT(64'h8CBCFFFF8CBC0000)) 
     \fsm[0]_i_4__6 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[0]_i_8__6 ),
        .O(\n_0_fsm[0]_i_4__6 ));
LUT6 #(
    .INIT(64'h03F33B3B03F30808)) 
     \fsm[0]_i_5__6 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(txsync_done_reg2),
        .I4(RATE_FSM[4]),
        .I5(\n_0_fsm[0]_i_9__6 ),
        .O(\n_0_fsm[0]_i_5__6 ));
LUT6 #(
    .INIT(64'h0F3377000F3344FF)) 
     \fsm[0]_i_6__6 
       (.I0(fsm1),
        .I1(RATE_FSM[0]),
        .I2(resetovrd_done_reg2),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_6__6 ));
LUT6 #(
    .INIT(64'h0000A0A0CFCFCFC0)) 
     \fsm[0]_i_7__6 
       (.I0(rxsync_done_reg2),
        .I1(\n_0_fsm[0]_i_11__6 ),
        .I2(RATE_FSM[0]),
        .I3(\n_0_fsm[0]_i_12__6 ),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[0]_i_7__6 ));
LUT5 #(
    .INIT(32'h5FCF5FC0)) 
     \fsm[0]_i_8__6 
       (.I0(rxpmaresetdone_reg2),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(\n_0_fsm[0]_i_13__6 ),
        .O(\n_0_fsm[0]_i_8__6 ));
LUT6 #(
    .INIT(64'h8000800080FF8000)) 
     \fsm[0]_i_9__6 
       (.I0(pll_lock),
        .I1(rst_idle_reg2),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(mmcm_lock_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_9__6 ));
LUT6 #(
    .INIT(64'hCACFFFFF0F0F0000)) 
     \fsm[1]_i_4__6 
       (.I0(\n_0_fsm[1]_i_8__6 ),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[4]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_4__6 ));
LUT6 #(
    .INIT(64'h5F0F5F00F030F030)) 
     \fsm[1]_i_5__6 
       (.I0(txsync_done_reg2),
        .I1(drp_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[3]_i_4__6 ),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_5__6 ));
LUT5 #(
    .INIT(32'h44FF3000)) 
     \fsm[1]_i_6__6 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_6__6 ));
LUT5 #(
    .INIT(32'h030C8888)) 
     \fsm[1]_i_7__6 
       (.I0(\n_0_fsm[1]_i_9__6 ),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(\n_0_fsm[1]_i_7__6 ));
LUT3 #(
    .INIT(8'h4F)) 
     \fsm[1]_i_8__6 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rst_idle_reg2),
        .O(\n_0_fsm[1]_i_8__6 ));
LUT6 #(
    .INIT(64'hB888888888888888)) 
     \fsm[1]_i_9__6 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(txdata_wait_cnt_reg[2]),
        .I3(txdata_wait_cnt_reg[3]),
        .I4(txdata_wait_cnt_reg[1]),
        .I5(txdata_wait_cnt_reg[0]),
        .O(\n_0_fsm[1]_i_9__6 ));
LUT6 #(
    .INIT(64'hA200FFFFA2000000)) 
     \fsm[2]_i_2__6 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[4]),
        .I2(txsync_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(\n_0_fsm[2]_i_4__6 ),
        .O(\n_0_fsm[2]_i_2__6 ));
LUT6 #(
    .INIT(64'hBB8B888BBBBBBBBB)) 
     \fsm[2]_i_3__6 
       (.I0(\n_0_fsm[3]_i_6__6 ),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[2]_i_5__6 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_3__6 ));
LUT6 #(
    .INIT(64'h7C4CFFFF7C4C0000)) 
     \fsm[2]_i_4__6 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(pll_lock),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_5__6 ),
        .O(\n_0_fsm[2]_i_4__6 ));
LUT6 #(
    .INIT(64'h00000010FFFF0010)) 
     \fsm[2]_i_5__6 
       (.I0(n_0_gen3_i_2__6),
        .I1(n_0_gen3_exit_reg),
        .I2(user_active_lane),
        .I3(n_0_ratedone_reg),
        .I4(RATE_FSM[1]),
        .I5(resetovrd_done_reg2),
        .O(\n_0_fsm[2]_i_5__6 ));
LUT4 #(
    .INIT(16'hBA8A)) 
     \fsm[2]_i_6__6 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
LUT6 #(
    .INIT(64'hFF00FF00EFFFEF00)) 
     \fsm[3]_i_2__6 
       (.I0(RATE_FSM[4]),
        .I1(\n_0_fsm[3]_i_4__6 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(\n_0_fsm[3]_i_5__6 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[3]_i_2__6 ));
LUT6 #(
    .INIT(64'hBBB888B888888888)) 
     \fsm[3]_i_3__6 
       (.I0(\n_0_fsm[3]_i_6__6 ),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[3]_i_7__6 ),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[3]_i_3__6 ));
LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
     \fsm[3]_i_4__6 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[3]_i_4__6 ));
LUT6 #(
    .INIT(64'h0101100100001100)) 
     \fsm[3]_i_5__6 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[1]),
        .I2(rate_in_reg1[1]),
        .I3(rate_in_reg1[0]),
        .I4(rate_in_reg2[1]),
        .I5(rate_in_reg2[0]),
        .O(\n_0_fsm[3]_i_5__6 ));
LUT5 #(
    .INIT(32'h0388CCFF)) 
     \fsm[3]_i_6__6 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_6__6 ));
LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
     \fsm[3]_i_7__6 
       (.I0(n_0_gen3_i_2__6),
        .I1(n_0_gen3_exit_reg),
        .I2(user_active_lane),
        .I3(n_0_ratedone_reg),
        .I4(RATE_FSM[1]),
        .I5(resetovrd_done_reg2),
        .O(\n_0_fsm[3]_i_7__6 ));
LUT3 #(
    .INIT(8'hB8)) 
     \fsm[4]_i_1__6 
       (.I0(\n_0_fsm[4]_i_2__6 ),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[4]),
        .O(\n_0_fsm[4]_i_1__6 ));
LUT6 #(
    .INIT(64'h03CCFFFF77000000)) 
     \fsm[4]_i_2__6 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rxsync_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[4]_i_2__6 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[0]_i_1__6 ),
        .Q(RATE_FSM[0]),
        .S(p_0_in__0));
MUXF8 \fsm_reg[0]_i_1__6 
       (.I0(\n_0_fsm_reg[0]_i_2__6 ),
        .I1(\n_0_fsm_reg[0]_i_3__6 ),
        .O(\n_0_fsm_reg[0]_i_1__6 ),
        .S(RATE_FSM[2]));
MUXF7 \fsm_reg[0]_i_2__6 
       (.I0(\n_0_fsm[0]_i_4__6 ),
        .I1(\n_0_fsm[0]_i_5__6 ),
        .O(\n_0_fsm_reg[0]_i_2__6 ),
        .S(RATE_FSM[3]));
MUXF7 \fsm_reg[0]_i_3__6 
       (.I0(\n_0_fsm[0]_i_6__6 ),
        .I1(\n_0_fsm[0]_i_7__6 ),
        .O(\n_0_fsm_reg[0]_i_3__6 ),
        .S(RATE_FSM[3]));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[1]_i_1__6 ),
        .Q(RATE_FSM[1]),
        .S(p_0_in__0));
MUXF8 \fsm_reg[1]_i_1__6 
       (.I0(\n_0_fsm_reg[1]_i_2__6 ),
        .I1(\n_0_fsm_reg[1]_i_3__6 ),
        .O(\n_0_fsm_reg[1]_i_1__6 ),
        .S(RATE_FSM[2]));
MUXF7 \fsm_reg[1]_i_2__6 
       (.I0(\n_0_fsm[1]_i_4__6 ),
        .I1(\n_0_fsm[1]_i_5__6 ),
        .O(\n_0_fsm_reg[1]_i_2__6 ),
        .S(RATE_FSM[3]));
MUXF7 \fsm_reg[1]_i_3__6 
       (.I0(\n_0_fsm[1]_i_6__6 ),
        .I1(\n_0_fsm[1]_i_7__6 ),
        .O(\n_0_fsm_reg[1]_i_3__6 ),
        .S(RATE_FSM[3]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[2]_i_1__6 ),
        .Q(RATE_FSM[2]),
        .R(p_0_in__0));
MUXF7 \fsm_reg[2]_i_1__6 
       (.I0(\n_0_fsm[2]_i_2__6 ),
        .I1(\n_0_fsm[2]_i_3__6 ),
        .O(\n_0_fsm_reg[2]_i_1__6 ),
        .S(RATE_FSM[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm_reg[3]_i_1__6 ),
        .Q(RATE_FSM[3]),
        .R(p_0_in__0));
MUXF7 \fsm_reg[3]_i_1__6 
       (.I0(\n_0_fsm[3]_i_2__6 ),
        .I1(\n_0_fsm[3]_i_3__6 ),
        .O(\n_0_fsm_reg[3]_i_1__6 ),
        .S(RATE_FSM[2]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_fsm[4]_i_1__6 ),
        .Q(RATE_FSM[4]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h04FF0400)) 
     gen3_exit_i_1__6
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(RATE_FSM[4]),
        .I3(n_0_gen3_exit_i_2__6),
        .I4(n_0_gen3_exit_reg),
        .O(n_0_gen3_exit_i_1__6));
LUT6 #(
    .INIT(64'h80008000000F0000)) 
     gen3_exit_i_2__6
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(n_0_gen3_exit_i_3__6),
        .I5(RATE_FSM[3]),
        .O(n_0_gen3_exit_i_2__6));
LUT6 #(
    .INIT(64'h0000000014555514)) 
     gen3_exit_i_3__6
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg1[1]),
        .I5(RATE_FSM[4]),
        .O(n_0_gen3_exit_i_3__6));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_gen3_exit_i_1__6),
        .Q(n_0_gen3_exit_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2F222FFF20222000)) 
     gen3_i_1__6
       (.I0(n_0_gen3_i_2__6),
        .I1(RATE_FSM[4]),
        .I2(n_0_gen3_i_3__6),
        .I3(RATE_FSM[2]),
        .I4(\n_0_txdata_wait_cnt[3]_i_2__5 ),
        .I5(I3),
        .O(n_0_gen3_i_1__6));
LUT2 #(
    .INIT(4'h2)) 
     gen3_i_2__6
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .O(n_0_gen3_i_2__6));
(* SOFT_HLUTNM = "soft_lutpair335" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     gen3_i_3__6
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .O(n_0_gen3_i_3__6));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_gen3_i_1__6),
        .Q(I3),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair338" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_6 
       (.I0(I3),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair338" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_7__6 
       (.I0(I3),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I4),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h06FF0600)) 
     pclk_sel_i_1__7
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(n_0_pclk_sel_i_2__6),
        .I4(USER_PCLK_SEL),
        .O(n_0_pclk_sel_i_1__7));
(* SOFT_HLUTNM = "soft_lutpair331" *) 
   LUT5 #(
    .INIT(32'h80000840)) 
     pclk_sel_i_2__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(n_0_pclk_sel_i_2__6));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_pclk_sel_i_1__7),
        .Q(USER_PCLK_SEL),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     phystatus_i_1__6
       (.I0(n_0_txratedone_i_2__6),
        .I1(I5),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__6),
        .I4(phystatus_reg2),
        .I5(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_phystatus_i_1__6),
        .Q(n_0_phystatus_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I2),
        .Q(qplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllpd_i_1__7
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllpd_i_2__6),
        .I5(QRST_QPLLPD_IN),
        .O(n_0_qpllpd_i_1__7));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_qpllpd_i_1__7),
        .Q(QRST_QPLLPD_IN),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h008AFFFF008A0000)) 
     qpllreset_i_1__7
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[2]),
        .I4(n_0_cpllreset_i_2__6),
        .I5(QRST_QPLLRESET_IN),
        .O(n_0_qpllreset_i_1__7));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_qpllreset_i_1__7),
        .Q(QRST_QPLLRESET_IN),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair334" *) 
   LUT5 #(
    .INIT(32'h00200000)) 
     rate_done_reg1_i_1__6
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(USER_RATE_DONE));
(* SOFT_HLUTNM = "soft_lutpair330" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \rate_idle_reg1[7]_i_1 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(SYNC_RATE_IDLE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(I14),
        .Q(rate_in_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_in_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0700FFFF07000000)) 
     \rate_out[0]_i_1__6 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(\n_0_rate_out[2]_i_2__6 ),
        .I5(RXRATE[0]),
        .O(\n_0_rate_out[0]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair337" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[1]_i_1__6 
       (.I0(\n_0_rate_out[2]_i_2__6 ),
        .I1(RXRATE[1]),
        .O(\n_0_rate_out[1]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair337" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \rate_out[2]_i_1__6 
       (.I0(\n_0_rate_out[2]_i_2__6 ),
        .I1(RXRATE[2]),
        .O(\n_0_rate_out[2]_i_1__6 ));
LUT6 #(
    .INIT(64'hA005004000000000)) 
     \rate_out[2]_i_2__6 
       (.I0(RATE_FSM[2]),
        .I1(txpmareset0),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[0]),
        .O(\n_0_rate_out[2]_i_2__6 ));
LUT3 #(
    .INIT(8'hF4)) 
     \rate_out[2]_i_3__6 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(n_0_gen3_exit_reg),
        .O(txpmareset0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[0]_i_1__6 ),
        .Q(RXRATE[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[1]_i_1__6 ),
        .Q(RXRATE[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rate_out[2]_i_1__6 ),
        .Q(RXRATE[2]),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair330" *) 
   LUT5 #(
    .INIT(32'h28000000)) 
     rate_rxsync_reg1_i_1__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(USER_RATE_RXSYNC));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     ratedone_i_1__6
       (.I0(n_0_txratedone_i_2__6),
        .I1(I5),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__6),
        .I4(ratedone0),
        .I5(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1__6));
LUT3 #(
    .INIT(8'h80)) 
     ratedone_i_2__6
       (.I0(n_0_phystatus_reg),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_txratedone_reg),
        .O(ratedone0));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_ratedone_i_1__6),
        .Q(n_0_ratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_RESETOVRD_DONE),
        .Q(resetovrd_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair334" *) 
   LUT5 #(
    .INIT(32'h00400000)) 
     resetovrd_start_reg1_i_1__6
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(USER_RESETOVRD_START));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(out1[1]),
        .Q(rst_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     rxratedone_i_1__6
       (.I0(n_0_txratedone_i_2__6),
        .I1(I5),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__6),
        .I4(rxratedone_reg2),
        .I5(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_rxratedone_i_1__6),
        .Q(n_0_rxratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXSYNC_DONE),
        .Q(rxsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair333" *) 
   LUT5 #(
    .INIT(32'h20000000)) 
     rxsync_start_reg1_i_1__6
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[2]),
        .O(SYNC_RXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     start_reg1_i_1__7
       (.I0(p_0_in7_in__0),
        .I1(RST_DRP_START),
        .O(DRP_START08_out));
LUT5 #(
    .INIT(32'h04FF0400)) 
     \sysclksel[0]_i_1__6 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(RATE_FSM[4]),
        .I3(\n_0_sysclksel[1]_i_2__6 ),
        .I4(RXSYSCLKSEL[0]),
        .O(\n_0_sysclksel[0]_i_1__6 ));
LUT2 #(
    .INIT(4'h4)) 
     \sysclksel[1]_i_1__6 
       (.I0(\n_0_sysclksel[1]_i_2__6 ),
        .I1(RXSYSCLKSEL[1]),
        .O(\n_0_sysclksel[1]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair331" *) 
   LUT5 #(
    .INIT(32'h80080000)) 
     \sysclksel[1]_i_2__6 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[2]),
        .O(\n_0_sysclksel[1]_i_2__6 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_sysclksel[0]_i_1__6 ),
        .Q(RXSYSCLKSEL[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_sysclksel[1]_i_1__6 ),
        .Q(RXSYSCLKSEL[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h8088008800880088)) 
     \txdata_wait_cnt[0]_i_1__6 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__5 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[0]));
LUT6 #(
    .INIT(64'h8880088008800880)) 
     \txdata_wait_cnt[1]_i_1__6 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__5 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[1]));
LUT6 #(
    .INIT(64'h8888800008888000)) 
     \txdata_wait_cnt[2]_i_1__6 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__5 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[2]));
LUT6 #(
    .INIT(64'h8888888880000000)) 
     \txdata_wait_cnt[3]_i_1__6 
       (.I0(RATE_FSM[2]),
        .I1(\n_0_txdata_wait_cnt[3]_i_2__5 ),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .I5(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0_0[3]));
(* SOFT_HLUTNM = "soft_lutpair335" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \txdata_wait_cnt[3]_i_2__5 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .O(\n_0_txdata_wait_cnt[3]_i_2__5 ));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(txdata_wait_cnt_reg[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(txdata_wait_cnt_reg[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(txdata_wait_cnt_reg[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(txdata_wait_cnt_reg[3]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
     txpmareset_i_1__6
       (.I0(n_0_gen3_exit_reg),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(RATE_FSM[3]),
        .I4(n_0_txpmareset_i_2__6),
        .I5(GT_TXPMARESET017_out),
        .O(n_0_txpmareset_i_1__6));
(* SOFT_HLUTNM = "soft_lutpair332" *) 
   LUT5 #(
    .INIT(32'h80400020)) 
     txpmareset_i_2__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(n_0_txpmareset_i_2__6));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_txpmareset_i_1__6),
        .Q(GT_TXPMARESET017_out),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h2020003020200000)) 
     txratedone_i_1__6
       (.I0(n_0_txratedone_i_2__6),
        .I1(I5),
        .I2(RATE_FSM[2]),
        .I3(n_0_txratedone_i_3__6),
        .I4(txratedone_reg2),
        .I5(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1__6));
(* SOFT_HLUTNM = "soft_lutpair336" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     txratedone_i_2__6
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .O(n_0_txratedone_i_2__6));
(* SOFT_HLUTNM = "soft_lutpair336" *) 
   LUT4 #(
    .INIT(16'hFFDF)) 
     txratedone_i_3__6
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .O(n_0_txratedone_i_3__6));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_txratedone_i_1__6),
        .Q(n_0_txratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
     txsync_start_reg1_i_1__6
       (.I0(out1[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[3]),
        .O(SYNC_TXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1__6
       (.I0(p_0_in9_in),
        .I1(RST_DRP_X16),
        .O(DRP_X16010_out));
LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1__6
       (.I0(p_0_in135_in),
        .I1(RST_DRP_X16X20_MODE),
        .O(DRP_X16X20_MODE0136_out));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_reset" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_reset
   (out,
    rst_cpllpd,
    O1,
    pipe_rst_fsm,
    RST_RXUSRCLK_RESET,
    RST_DCLK_RESET,
    RST_DRP_START,
    RST_DRP_X16X20_MODE,
    RST_DRP_X16,
    O2,
    p_0_in__0,
    rst_userrdy,
    rst_gtreset,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    I1,
    I2,
    D,
    I3,
    rate_idle,
    I4,
    I5,
    I6,
    I7,
    pipe_qrst_idle,
    I8,
    I9);
  output [2:0]out;
  output rst_cpllpd;
  output O1;
  output [3:0]pipe_rst_fsm;
  output RST_RXUSRCLK_RESET;
  output RST_DCLK_RESET;
  output RST_DRP_START;
  output RST_DRP_X16X20_MODE;
  output RST_DRP_X16;
  output O2;
  output p_0_in__0;
  output rst_userrdy;
  output rst_gtreset;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  input I1;
  input I2;
  input [7:0]D;
  input [7:0]I3;
  input [7:0]rate_idle;
  input [7:0]I4;
  input [7:0]I5;
  input [7:0]I6;
  input I7;
  input pipe_qrst_idle;
  input [7:0]I8;
  input I9;

  wire [7:0]D;
  wire I1;
  wire I2;
  wire [7:0]I3;
  wire [7:0]I4;
  wire [7:0]I5;
  wire [7:0]I6;
  wire I7;
  wire [7:0]I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire RST_DRP_START;
  wire RST_DRP_START0;
  wire RST_DRP_X16;
  wire RST_DRP_X16X20_MODE;
  wire RST_DRP_X16X20_MODE0;
  wire [5:0]cfg_wait_cnt_reg__0;
  wire [7:0]cplllock_reg1;
  wire [7:0]cplllock_reg2;
  wire dclk_rst_reg1;
  wire dclk_rst_reg2;
  wire [7:0]drp_done_reg1;
  wire [7:0]drp_done_reg2;
  wire fsm2;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_FSM_onehot_fsm[0]_i_1 ;
  wire \n_0_FSM_onehot_fsm[14]_i_1 ;
  wire \n_0_FSM_onehot_fsm[15]_i_1 ;
  wire \n_0_FSM_onehot_fsm[15]_i_3 ;
  wire \n_0_FSM_onehot_fsm[15]_i_4 ;
  wire \n_0_FSM_onehot_fsm[16]_i_1 ;
  wire \n_0_FSM_onehot_fsm[16]_i_2 ;
  wire \n_0_FSM_onehot_fsm[16]_i_3 ;
  wire \n_0_FSM_onehot_fsm[17]_i_2 ;
  wire \n_0_FSM_onehot_fsm[17]_i_3 ;
  wire \n_0_FSM_onehot_fsm[17]_i_4 ;
  wire \n_0_FSM_onehot_fsm[17]_i_5 ;
  wire \n_0_FSM_onehot_fsm[17]_i_6 ;
  wire \n_0_FSM_onehot_fsm[17]_i_7 ;
  wire \n_0_FSM_onehot_fsm[1]_i_1__7 ;
  wire \n_0_FSM_onehot_fsm[1]_i_2 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1 ;
  wire \n_0_FSM_onehot_fsm[3]_i_2 ;
  wire \n_0_FSM_onehot_fsm[3]_i_3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__7 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__7 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5__7 ;
  wire \n_0_FSM_onehot_fsm[5]_i_1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_3__7 ;
  wire \n_0_FSM_onehot_fsm[6]_i_1 ;
  wire \n_0_FSM_onehot_fsm[6]_i_2 ;
  wire \n_0_FSM_onehot_fsm[6]_i_3 ;
  wire \n_0_FSM_onehot_fsm[9]_i_1 ;
  wire \n_0_FSM_onehot_fsm[9]_i_2 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[10] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[11] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[12] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[13] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[14] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[15] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[5] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[6] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[7] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[8] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[9] ;
  wire \n_0_cfg_wait_cnt[3]_i_2 ;
  wire \n_0_cfg_wait_cnt[5]_i_2 ;
  wire n_0_cpllpd_i_1__7;
  wire n_0_cpllreset_i_1;
  wire n_0_cpllreset_rep_i_1;
  wire n_0_gtreset_i_1;
  wire \n_0_pipe_rst_fsm[2]_INST_0_i_1 ;
  wire n_0_userrdy_i_1;
  wire n_0_userrdy_rep_i_1;
  wire n_0_userrdy_rep_i_1__0;
  wire n_0_userrdy_rep_i_1__1;
  wire n_0_userrdy_rep_i_1__2;
  wire n_0_userrdy_rep_i_1__3;
  wire n_0_userrdy_rep_i_1__4;
  wire n_0_userrdy_rep_i_1__5;
(* RTL_KEEP = "yes" *)   wire [2:0]out;
  wire p_0_in__0;
  wire [5:0]p_0_in__0_0;
  wire p_2_in;
  wire [7:0]phystatus_reg1;
  wire [7:0]phystatus_reg2;
  wire pipe_qrst_idle;
  wire [3:0]pipe_rst_fsm;
  wire qpll_idle_reg1;
  wire qpll_idle_reg2;
  wire [7:0]rate_idle;
  wire [7:0]rate_idle_reg1;
  wire [7:0]rate_idle_reg2;
  wire [7:0]resetdone_reg1;
  wire [7:0]resetdone_reg2;
  wire rst_cpllpd;
  wire rst_gtreset;
  wire rst_userrdy;
  wire [7:0]rxcdrlock_reg1;
  wire [7:0]rxcdrlock_reg2;
  wire [7:0]rxpmaresetdone_reg1;
  wire [7:0]rxpmaresetdone_reg2;
  wire rxusrclk_rst_reg1;
  wire rxusrclk_rst_reg2;
  wire [7:0]txsync_done_reg1;
  wire [7:0]txsync_done_reg2;

  assign RST_DCLK_RESET = dclk_rst_reg2;
  assign RST_RXUSRCLK_RESET = rxusrclk_rst_reg2;
LUT4 #(
    .INIT(16'h00B8)) 
     \FSM_onehot_fsm[0]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[1]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_2 ),
        .I3(out[0]),
        .O(\n_0_FSM_onehot_fsm[0]_i_1 ));
LUT5 #(
    .INIT(32'h808A8080)) 
     \FSM_onehot_fsm[14]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[17]_i_3 ),
        .I1(mmcm_lock_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[9] ),
        .I3(fsm2),
        .I4(\n_0_FSM_onehot_fsm_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[14]_i_1 ));
LUT4 #(
    .INIT(16'h0800)) 
     \FSM_onehot_fsm[15]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[17]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_reg[14] ),
        .I2(\n_0_FSM_onehot_fsm_reg[9] ),
        .I3(fsm2),
        .O(\n_0_FSM_onehot_fsm[15]_i_1 ));
LUT6 #(
    .INIT(64'h0001000000000000)) 
     \FSM_onehot_fsm[15]_i_2 
       (.I0(phystatus_reg2[2]),
        .I1(phystatus_reg2[3]),
        .I2(phystatus_reg2[0]),
        .I3(phystatus_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm[15]_i_3 ),
        .I5(\n_0_FSM_onehot_fsm[15]_i_4 ),
        .O(fsm2));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \FSM_onehot_fsm[15]_i_3 
       (.I0(phystatus_reg2[5]),
        .I1(phystatus_reg2[4]),
        .I2(resetdone_reg2[0]),
        .I3(resetdone_reg2[1]),
        .I4(phystatus_reg2[6]),
        .I5(phystatus_reg2[7]),
        .O(\n_0_FSM_onehot_fsm[15]_i_3 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \FSM_onehot_fsm[15]_i_4 
       (.I0(resetdone_reg2[3]),
        .I1(resetdone_reg2[2]),
        .I2(resetdone_reg2[6]),
        .I3(resetdone_reg2[7]),
        .I4(resetdone_reg2[4]),
        .I5(resetdone_reg2[5]),
        .O(\n_0_FSM_onehot_fsm[15]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000008A88)) 
     \FSM_onehot_fsm[16]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[17]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_reg[15] ),
        .I2(\n_0_FSM_onehot_fsm[16]_i_2 ),
        .I3(out[1]),
        .I4(\n_0_FSM_onehot_fsm_reg[9] ),
        .I5(\n_0_FSM_onehot_fsm_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[16]_i_1 ));
LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_fsm[16]_i_2 
       (.I0(\n_0_FSM_onehot_fsm[16]_i_3 ),
        .I1(txsync_done_reg2[5]),
        .I2(txsync_done_reg2[4]),
        .O(\n_0_FSM_onehot_fsm[16]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_fsm[16]_i_3 
       (.I0(txsync_done_reg2[7]),
        .I1(txsync_done_reg2[6]),
        .I2(txsync_done_reg2[0]),
        .I3(txsync_done_reg2[1]),
        .I4(txsync_done_reg2[2]),
        .I5(txsync_done_reg2[3]),
        .O(\n_0_FSM_onehot_fsm[16]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \FSM_onehot_fsm[17]_i_1 
       (.I0(I9),
        .O(O1));
LUT6 #(
    .INIT(64'h2020202000002000)) 
     \FSM_onehot_fsm[17]_i_2 
       (.I0(\n_0_FSM_onehot_fsm[17]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm[17]_i_4 ),
        .I2(\n_0_FSM_onehot_fsm[17]_i_5 ),
        .I3(out[2]),
        .I4(\n_0_FSM_onehot_fsm[17]_i_6 ),
        .I5(out[1]),
        .O(\n_0_FSM_onehot_fsm[17]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_fsm[17]_i_3 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(out[0]),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_reg[6] ),
        .O(\n_0_FSM_onehot_fsm[17]_i_3 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm[17]_i_4 
       (.I0(\n_0_FSM_onehot_fsm_reg[9] ),
        .I1(\n_0_FSM_onehot_fsm_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[17]_i_4 ));
LUT3 #(
    .INIT(8'h45)) 
     \FSM_onehot_fsm[17]_i_5 
       (.I0(\n_0_FSM_onehot_fsm_reg[15] ),
        .I1(\n_0_FSM_onehot_fsm[16]_i_2 ),
        .I2(out[1]),
        .O(\n_0_FSM_onehot_fsm[17]_i_5 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm[17]_i_6 
       (.I0(\n_0_FSM_onehot_fsm[17]_i_7 ),
        .I1(txsync_done_reg2[4]),
        .I2(txsync_done_reg2[5]),
        .O(\n_0_FSM_onehot_fsm[17]_i_6 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \FSM_onehot_fsm[17]_i_7 
       (.I0(txsync_done_reg2[6]),
        .I1(txsync_done_reg2[7]),
        .I2(txsync_done_reg2[1]),
        .I3(txsync_done_reg2[0]),
        .I4(txsync_done_reg2[3]),
        .I5(txsync_done_reg2[2]),
        .O(\n_0_FSM_onehot_fsm[17]_i_7 ));
LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_fsm[1]_i_1__7 
       (.I0(out[0]),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm[1]_i_2 ),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__7 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \FSM_onehot_fsm[1]_i_2 
       (.I0(cfg_wait_cnt_reg__0[1]),
        .I1(cfg_wait_cnt_reg__0[0]),
        .I2(cfg_wait_cnt_reg__0[2]),
        .I3(cfg_wait_cnt_reg__0[5]),
        .I4(cfg_wait_cnt_reg__0[3]),
        .I5(cfg_wait_cnt_reg__0[4]),
        .O(\n_0_FSM_onehot_fsm[1]_i_2 ));
LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
     \FSM_onehot_fsm[3]_i_1 
       (.I0(out[0]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[14] ),
        .I4(\n_0_FSM_onehot_fsm[3]_i_2 ),
        .I5(\n_0_FSM_onehot_fsm[3]_i_3 ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1 ));
LUT4 #(
    .INIT(16'hEFFF)) 
     \FSM_onehot_fsm[3]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_reg[9] ),
        .I2(out[2]),
        .I3(\n_0_FSM_onehot_fsm[17]_i_6 ),
        .O(\n_0_FSM_onehot_fsm[3]_i_2 ));
LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_fsm[3]_i_3 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_reg[15] ),
        .I3(out[1]),
        .O(\n_0_FSM_onehot_fsm[3]_i_3 ));
LUT5 #(
    .INIT(32'h00001101)) 
     \FSM_onehot_fsm[4]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_2 ),
        .I3(\n_0_FSM_onehot_fsm_reg[0] ),
        .I4(out[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_1 ));
LUT4 #(
    .INIT(16'h2AAA)) 
     \FSM_onehot_fsm[4]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_3__7 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_4__7 ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_5__7 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_fsm[4]_i_3__7 
       (.I0(cplllock_reg2[5]),
        .I1(cplllock_reg2[4]),
        .I2(resetdone_reg2[2]),
        .I3(resetdone_reg2[3]),
        .I4(cplllock_reg2[6]),
        .I5(cplllock_reg2[7]),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__7 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_fsm[4]_i_4__7 
       (.I0(resetdone_reg2[5]),
        .I1(resetdone_reg2[4]),
        .I2(resetdone_reg2[0]),
        .I3(resetdone_reg2[1]),
        .I4(resetdone_reg2[6]),
        .I5(resetdone_reg2[7]),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__7 ));
LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_fsm[4]_i_5__7 
       (.I0(cplllock_reg2[1]),
        .I1(cplllock_reg2[0]),
        .I2(cplllock_reg2[3]),
        .I3(cplllock_reg2[2]),
        .O(\n_0_FSM_onehot_fsm[4]_i_5__7 ));
LUT5 #(
    .INIT(32'hA000A800)) 
     \FSM_onehot_fsm[5]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[9]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm[5]_i_2 ),
        .I4(\n_0_FSM_onehot_fsm[6]_i_2 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_1 ));
LUT4 #(
    .INIT(16'h80FF)) 
     \FSM_onehot_fsm[5]_i_2 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_3__7 ),
        .I1(cplllock_reg2[0]),
        .I2(cplllock_reg2[1]),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_2 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \FSM_onehot_fsm[5]_i_3__7 
       (.I0(cplllock_reg2[3]),
        .I1(cplllock_reg2[2]),
        .I2(cplllock_reg2[6]),
        .I3(cplllock_reg2[7]),
        .I4(cplllock_reg2[4]),
        .I5(cplllock_reg2[5]),
        .O(\n_0_FSM_onehot_fsm[5]_i_3__7 ));
LUT6 #(
    .INIT(64'h0000010000000000)) 
     \FSM_onehot_fsm[6]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(out[0]),
        .I3(\n_0_FSM_onehot_fsm[6]_i_2 ),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(\n_0_FSM_onehot_fsm[6]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm[6]_i_2 
       (.I0(\n_0_FSM_onehot_fsm[6]_i_3 ),
        .I1(rate_idle_reg2[4]),
        .I2(rate_idle_reg2[5]),
        .O(\n_0_FSM_onehot_fsm[6]_i_2 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \FSM_onehot_fsm[6]_i_3 
       (.I0(rate_idle_reg2[6]),
        .I1(rate_idle_reg2[7]),
        .I2(rate_idle_reg2[1]),
        .I3(rate_idle_reg2[0]),
        .I4(rate_idle_reg2[3]),
        .I5(rate_idle_reg2[2]),
        .O(\n_0_FSM_onehot_fsm[6]_i_3 ));
LUT6 #(
    .INIT(64'h1000101010001000)) 
     \FSM_onehot_fsm[9]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm[9]_i_2 ),
        .I3(\n_0_FSM_onehot_fsm_reg[6] ),
        .I4(mmcm_lock_reg2),
        .I5(\n_0_FSM_onehot_fsm_reg[9] ),
        .O(\n_0_FSM_onehot_fsm[9]_i_1 ));
LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_fsm[9]_i_2 
       (.I0(out[0]),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[9]_i_2 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[0]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(O1));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[10] ),
        .R(O1));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[11] ),
        .R(O1));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[12] ),
        .R(O1));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[13] ),
        .R(O1));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[14]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[14] ),
        .R(O1));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[15]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[15] ),
        .R(O1));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[16] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[16]_i_1 ),
        .Q(out[1]),
        .R(O1));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[17] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[17]_i_2 ),
        .Q(out[2]),
        .R(O1));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__7 ),
        .Q(\n_0_FSM_onehot_fsm_reg[1] ),
        .S(O1));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[2] ),
        .R(O1));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[3]_i_1 ),
        .Q(out[0]),
        .R(O1));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[4]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[4] ),
        .R(O1));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[5]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[5] ),
        .R(O1));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[6]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[6] ),
        .R(O1));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[7] ),
        .R(O1));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[8] ),
        .R(O1));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[9]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[9] ),
        .R(O1));
LUT2 #(
    .INIT(4'hE)) 
     RST_DRP_START_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_reg[12] ),
        .O(RST_DRP_START0));
FDRE RST_DRP_START_reg
       (.C(I1),
        .CE(1'b1),
        .D(RST_DRP_START0),
        .Q(RST_DRP_START),
        .R(O1));
LUT4 #(
    .INIT(16'hFFFE)) 
     RST_DRP_X16X20_MODE_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[13] ),
        .I1(\n_0_FSM_onehot_fsm_reg[7] ),
        .I2(\n_0_FSM_onehot_fsm_reg[8] ),
        .I3(\n_0_FSM_onehot_fsm_reg[12] ),
        .O(RST_DRP_X16X20_MODE0));
FDRE RST_DRP_X16X20_MODE_reg
       (.C(I1),
        .CE(1'b1),
        .D(RST_DRP_X16X20_MODE0),
        .Q(RST_DRP_X16X20_MODE),
        .R(O1));
LUT2 #(
    .INIT(4'hE)) 
     RST_DRP_X16_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_reg[8] ),
        .O(p_2_in));
FDRE RST_DRP_X16_reg
       (.C(I1),
        .CE(1'b1),
        .D(p_2_in),
        .Q(RST_DRP_X16),
        .R(O1));
LUT5 #(
    .INIT(32'h2000AAAA)) 
     \cfg_wait_cnt[0]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_cfg_wait_cnt[5]_i_2 ),
        .I2(cfg_wait_cnt_reg__0[5]),
        .I3(cfg_wait_cnt_reg__0[4]),
        .I4(cfg_wait_cnt_reg__0[0]),
        .O(p_0_in__0_0[0]));
LUT6 #(
    .INIT(64'h28AA282828282828)) 
     \cfg_wait_cnt[1]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(cfg_wait_cnt_reg__0[0]),
        .I2(cfg_wait_cnt_reg__0[1]),
        .I3(\n_0_cfg_wait_cnt[5]_i_2 ),
        .I4(cfg_wait_cnt_reg__0[5]),
        .I5(cfg_wait_cnt_reg__0[4]),
        .O(p_0_in__0_0[1]));
LUT6 #(
    .INIT(64'h88A2882288228822)) 
     \cfg_wait_cnt[2]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(cfg_wait_cnt_reg__0[2]),
        .I2(cfg_wait_cnt_reg__0[3]),
        .I3(\n_0_cfg_wait_cnt[3]_i_2 ),
        .I4(cfg_wait_cnt_reg__0[5]),
        .I5(cfg_wait_cnt_reg__0[4]),
        .O(p_0_in__0_0[2]));
LUT6 #(
    .INIT(64'h8A88828882888288)) 
     \cfg_wait_cnt[3]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(cfg_wait_cnt_reg__0[3]),
        .I2(\n_0_cfg_wait_cnt[3]_i_2 ),
        .I3(cfg_wait_cnt_reg__0[2]),
        .I4(cfg_wait_cnt_reg__0[5]),
        .I5(cfg_wait_cnt_reg__0[4]),
        .O(p_0_in__0_0[3]));
(* SOFT_HLUTNM = "soft_lutpair341" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \cfg_wait_cnt[3]_i_2 
       (.I0(cfg_wait_cnt_reg__0[0]),
        .I1(cfg_wait_cnt_reg__0[1]),
        .O(\n_0_cfg_wait_cnt[3]_i_2 ));
LUT4 #(
    .INIT(16'hC80C)) 
     \cfg_wait_cnt[4]_i_1 
       (.I0(cfg_wait_cnt_reg__0[5]),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_cfg_wait_cnt[5]_i_2 ),
        .I3(cfg_wait_cnt_reg__0[4]),
        .O(p_0_in__0_0[4]));
LUT4 #(
    .INIT(16'h8A88)) 
     \cfg_wait_cnt[5]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(cfg_wait_cnt_reg__0[5]),
        .I2(\n_0_cfg_wait_cnt[5]_i_2 ),
        .I3(cfg_wait_cnt_reg__0[4]),
        .O(p_0_in__0_0[5]));
(* SOFT_HLUTNM = "soft_lutpair341" *) 
   LUT4 #(
    .INIT(16'h7FFF)) 
     \cfg_wait_cnt[5]_i_2 
       (.I0(cfg_wait_cnt_reg__0[1]),
        .I1(cfg_wait_cnt_reg__0[0]),
        .I2(cfg_wait_cnt_reg__0[3]),
        .I3(cfg_wait_cnt_reg__0[2]),
        .O(\n_0_cfg_wait_cnt[5]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(cfg_wait_cnt_reg__0[0]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(cfg_wait_cnt_reg__0[1]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(cfg_wait_cnt_reg__0[2]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(cfg_wait_cnt_reg__0[3]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[4]),
        .Q(cfg_wait_cnt_reg__0[4]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(p_0_in__0_0[5]),
        .Q(cfg_wait_cnt_reg__0[5]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(I3[0]),
        .Q(cplllock_reg1[0]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(I3[1]),
        .Q(cplllock_reg1[1]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(I3[2]),
        .Q(cplllock_reg1[2]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(I3[3]),
        .Q(cplllock_reg1[3]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(I3[4]),
        .Q(cplllock_reg1[4]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(I3[5]),
        .Q(cplllock_reg1[5]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(I3[6]),
        .Q(cplllock_reg1[6]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(I3[7]),
        .Q(cplllock_reg1[7]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(cplllock_reg1[0]),
        .Q(cplllock_reg2[0]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(cplllock_reg1[1]),
        .Q(cplllock_reg2[1]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(cplllock_reg1[2]),
        .Q(cplllock_reg2[2]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(cplllock_reg1[3]),
        .Q(cplllock_reg2[3]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(cplllock_reg1[4]),
        .Q(cplllock_reg2[4]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(cplllock_reg1[5]),
        .Q(cplllock_reg2[5]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(cplllock_reg1[6]),
        .Q(cplllock_reg2[6]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(cplllock_reg1[7]),
        .Q(cplllock_reg2[7]),
        .R(O1));
LUT2 #(
    .INIT(4'h2)) 
     cpllpd_i_1__7
       (.I0(rst_cpllpd),
        .I1(\n_0_FSM_onehot_fsm_reg[15] ),
        .O(n_0_cpllpd_i_1__7));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllpd_i_1__7),
        .Q(rst_cpllpd),
        .R(O1));
LUT3 #(
    .INIT(8'hBA)) 
     cpllreset_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(p_0_in__0),
        .O(n_0_cpllreset_i_1));
(* ORIG_CELL_NAME = "cpllreset_reg" *) 
   FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllreset_i_1),
        .Q(p_0_in__0),
        .R(O1));
(* ORIG_CELL_NAME = "cpllreset_reg" *) 
   FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg_rep
       (.C(I1),
        .CE(1'b1),
        .D(n_0_cpllreset_rep_i_1),
        .Q(O2),
        .R(O1));
LUT3 #(
    .INIT(8'hBA)) 
     cpllreset_rep_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(O2),
        .O(n_0_cpllreset_rep_i_1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     dclk_rst_reg1_reg
       (.C(I7),
        .CE(1'b1),
        .D(1'b0),
        .Q(dclk_rst_reg1),
        .S(\n_0_FSM_onehot_fsm_reg[1] ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     dclk_rst_reg2_reg
       (.C(I7),
        .CE(1'b1),
        .D(dclk_rst_reg1),
        .Q(dclk_rst_reg2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(I4[0]),
        .Q(drp_done_reg1[0]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(I4[1]),
        .Q(drp_done_reg1[1]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(I4[2]),
        .Q(drp_done_reg1[2]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(I4[3]),
        .Q(drp_done_reg1[3]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(I4[4]),
        .Q(drp_done_reg1[4]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(I4[5]),
        .Q(drp_done_reg1[5]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(I4[6]),
        .Q(drp_done_reg1[6]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(I4[7]),
        .Q(drp_done_reg1[7]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(drp_done_reg1[0]),
        .Q(drp_done_reg2[0]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(drp_done_reg1[1]),
        .Q(drp_done_reg2[1]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(drp_done_reg1[2]),
        .Q(drp_done_reg2[2]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(drp_done_reg1[3]),
        .Q(drp_done_reg2[3]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(drp_done_reg1[4]),
        .Q(drp_done_reg2[4]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(drp_done_reg1[5]),
        .Q(drp_done_reg2[5]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(drp_done_reg1[6]),
        .Q(drp_done_reg2[6]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(drp_done_reg1[7]),
        .Q(drp_done_reg2[7]),
        .R(O1));
LUT3 #(
    .INIT(8'hDC)) 
     gtreset_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_reg[0] ),
        .I2(rst_gtreset),
        .O(n_0_gtreset_i_1));
FDRE #(
    .INIT(1'b0)) 
     gtreset_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_gtreset_i_1),
        .Q(rst_gtreset),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I2),
        .Q(mmcm_lock_reg1),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(I5[0]),
        .Q(phystatus_reg1[0]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(I5[1]),
        .Q(phystatus_reg1[1]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(I5[2]),
        .Q(phystatus_reg1[2]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(I5[3]),
        .Q(phystatus_reg1[3]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(I5[4]),
        .Q(phystatus_reg1[4]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(I5[5]),
        .Q(phystatus_reg1[5]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(I5[6]),
        .Q(phystatus_reg1[6]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(I5[7]),
        .Q(phystatus_reg1[7]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(phystatus_reg1[0]),
        .Q(phystatus_reg2[0]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(phystatus_reg1[1]),
        .Q(phystatus_reg2[1]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(phystatus_reg1[2]),
        .Q(phystatus_reg2[2]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(phystatus_reg1[3]),
        .Q(phystatus_reg2[3]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(phystatus_reg1[4]),
        .Q(phystatus_reg2[4]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(phystatus_reg1[5]),
        .Q(phystatus_reg2[5]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(phystatus_reg1[6]),
        .Q(phystatus_reg2[6]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(phystatus_reg1[7]),
        .Q(phystatus_reg2[7]),
        .R(O1));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \pipe_rst_fsm[0]_INST_0 
       (.I0(out[1]),
        .I1(\n_0_FSM_onehot_fsm_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_reg[14] ),
        .O(pipe_rst_fsm[0]));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \pipe_rst_fsm[1]_INST_0 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(out[1]),
        .I2(\n_0_FSM_onehot_fsm_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm_reg[6] ),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(pipe_rst_fsm[1]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \pipe_rst_fsm[2]_INST_0 
       (.I0(\n_0_FSM_onehot_fsm_reg[9] ),
        .I1(\n_0_FSM_onehot_fsm_reg[14] ),
        .I2(out[1]),
        .I3(\n_0_FSM_onehot_fsm_reg[15] ),
        .I4(\n_0_pipe_rst_fsm[2]_INST_0_i_1 ),
        .I5(\n_0_FSM_onehot_fsm_reg[6] ),
        .O(pipe_rst_fsm[2]));
LUT2 #(
    .INIT(4'hE)) 
     \pipe_rst_fsm[2]_INST_0_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(\n_0_pipe_rst_fsm[2]_INST_0_i_1 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \pipe_rst_fsm[3]_INST_0 
       (.I0(\n_0_FSM_onehot_fsm_reg[15] ),
        .I1(out[1]),
        .I2(\n_0_FSM_onehot_fsm_reg[14] ),
        .I3(\n_0_FSM_onehot_fsm_reg[9] ),
        .O(pipe_rst_fsm[3]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qpll_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(pipe_qrst_idle),
        .Q(qpll_idle_reg1),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qpll_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(qpll_idle_reg1),
        .Q(qpll_idle_reg2),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle[0]),
        .Q(rate_idle_reg1[0]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle[1]),
        .Q(rate_idle_reg1[1]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle[2]),
        .Q(rate_idle_reg1[2]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle[3]),
        .Q(rate_idle_reg1[3]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle[4]),
        .Q(rate_idle_reg1[4]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle[5]),
        .Q(rate_idle_reg1[5]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle[6]),
        .Q(rate_idle_reg1[6]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle[7]),
        .Q(rate_idle_reg1[7]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1[0]),
        .Q(rate_idle_reg2[0]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1[1]),
        .Q(rate_idle_reg2[1]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1[2]),
        .Q(rate_idle_reg2[2]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1[3]),
        .Q(rate_idle_reg2[3]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1[4]),
        .Q(rate_idle_reg2[4]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1[5]),
        .Q(rate_idle_reg2[5]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1[6]),
        .Q(rate_idle_reg2[6]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1[7]),
        .Q(rate_idle_reg2[7]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(D[0]),
        .Q(resetdone_reg1[0]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(D[1]),
        .Q(resetdone_reg1[1]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(D[2]),
        .Q(resetdone_reg1[2]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(D[3]),
        .Q(resetdone_reg1[3]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(D[4]),
        .Q(resetdone_reg1[4]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(D[5]),
        .Q(resetdone_reg1[5]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(D[6]),
        .Q(resetdone_reg1[6]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(D[7]),
        .Q(resetdone_reg1[7]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(resetdone_reg1[0]),
        .Q(resetdone_reg2[0]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(resetdone_reg1[1]),
        .Q(resetdone_reg2[1]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(resetdone_reg1[2]),
        .Q(resetdone_reg2[2]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(resetdone_reg1[3]),
        .Q(resetdone_reg2[3]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(resetdone_reg1[4]),
        .Q(resetdone_reg2[4]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(resetdone_reg1[5]),
        .Q(resetdone_reg2[5]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(resetdone_reg1[6]),
        .Q(resetdone_reg2[6]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(resetdone_reg1[7]),
        .Q(resetdone_reg2[7]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(I8[0]),
        .Q(rxcdrlock_reg1[0]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(I8[1]),
        .Q(rxcdrlock_reg1[1]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(I8[2]),
        .Q(rxcdrlock_reg1[2]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(I8[3]),
        .Q(rxcdrlock_reg1[3]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(I8[4]),
        .Q(rxcdrlock_reg1[4]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(I8[5]),
        .Q(rxcdrlock_reg1[5]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(I8[6]),
        .Q(rxcdrlock_reg1[6]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(I8[7]),
        .Q(rxcdrlock_reg1[7]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1[0]),
        .Q(rxcdrlock_reg2[0]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1[1]),
        .Q(rxcdrlock_reg2[1]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1[2]),
        .Q(rxcdrlock_reg2[2]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1[3]),
        .Q(rxcdrlock_reg2[3]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1[4]),
        .Q(rxcdrlock_reg2[4]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1[5]),
        .Q(rxcdrlock_reg2[5]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1[6]),
        .Q(rxcdrlock_reg2[6]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1[7]),
        .Q(rxcdrlock_reg2[7]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1[0]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1[1]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1[2]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1[3]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1[4]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1[5]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1[6]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1[7]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[0]),
        .Q(rxpmaresetdone_reg2[0]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[1]),
        .Q(rxpmaresetdone_reg2[1]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[2]),
        .Q(rxpmaresetdone_reg2[2]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[3]),
        .Q(rxpmaresetdone_reg2[3]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[4]),
        .Q(rxpmaresetdone_reg2[4]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[5]),
        .Q(rxpmaresetdone_reg2[5]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[6]),
        .Q(rxpmaresetdone_reg2[6]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[7]),
        .Q(rxpmaresetdone_reg2[7]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     rxusrclk_rst_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(O2),
        .Q(rxusrclk_rst_reg1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     rxusrclk_rst_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxusrclk_rst_reg1),
        .Q(rxusrclk_rst_reg2),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(I6[0]),
        .Q(txsync_done_reg1[0]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(I6[1]),
        .Q(txsync_done_reg1[1]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(I6[2]),
        .Q(txsync_done_reg1[2]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(I6[3]),
        .Q(txsync_done_reg1[3]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(I6[4]),
        .Q(txsync_done_reg1[4]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(I6[5]),
        .Q(txsync_done_reg1[5]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(I6[6]),
        .Q(txsync_done_reg1[6]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(I6[7]),
        .Q(txsync_done_reg1[7]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(txsync_done_reg1[0]),
        .Q(txsync_done_reg2[0]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(txsync_done_reg1[1]),
        .Q(txsync_done_reg2[1]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(txsync_done_reg1[2]),
        .Q(txsync_done_reg2[2]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(txsync_done_reg1[3]),
        .Q(txsync_done_reg2[3]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(txsync_done_reg1[4]),
        .Q(txsync_done_reg2[4]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(txsync_done_reg1[5]),
        .Q(txsync_done_reg2[5]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(txsync_done_reg1[6]),
        .Q(txsync_done_reg2[6]),
        .R(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(txsync_done_reg1[7]),
        .Q(txsync_done_reg2[7]),
        .R(O1));
LUT3 #(
    .INIT(8'hB8)) 
     userrdy_i_1
       (.I0(mmcm_lock_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[9] ),
        .I2(rst_userrdy),
        .O(n_0_userrdy_i_1));
(* ORIG_CELL_NAME = "userrdy_reg" *) 
   FDRE #(
    .INIT(1'b0)) 
     userrdy_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_userrdy_i_1),
        .Q(rst_userrdy),
        .R(O1));
(* ORIG_CELL_NAME = "userrdy_reg" *) 
   FDRE #(
    .INIT(1'b0)) 
     userrdy_reg_rep
       (.C(I1),
        .CE(1'b1),
        .D(n_0_userrdy_rep_i_1),
        .Q(O3),
        .R(O1));
(* ORIG_CELL_NAME = "userrdy_reg" *) 
   FDRE #(
    .INIT(1'b0)) 
     userrdy_reg_rep__0
       (.C(I1),
        .CE(1'b1),
        .D(n_0_userrdy_rep_i_1__0),
        .Q(O4),
        .R(O1));
(* ORIG_CELL_NAME = "userrdy_reg" *) 
   FDRE #(
    .INIT(1'b0)) 
     userrdy_reg_rep__1
       (.C(I1),
        .CE(1'b1),
        .D(n_0_userrdy_rep_i_1__1),
        .Q(O5),
        .R(O1));
(* ORIG_CELL_NAME = "userrdy_reg" *) 
   FDRE #(
    .INIT(1'b0)) 
     userrdy_reg_rep__2
       (.C(I1),
        .CE(1'b1),
        .D(n_0_userrdy_rep_i_1__2),
        .Q(O6),
        .R(O1));
(* ORIG_CELL_NAME = "userrdy_reg" *) 
   FDRE #(
    .INIT(1'b0)) 
     userrdy_reg_rep__3
       (.C(I1),
        .CE(1'b1),
        .D(n_0_userrdy_rep_i_1__3),
        .Q(O7),
        .R(O1));
(* ORIG_CELL_NAME = "userrdy_reg" *) 
   FDRE #(
    .INIT(1'b0)) 
     userrdy_reg_rep__4
       (.C(I1),
        .CE(1'b1),
        .D(n_0_userrdy_rep_i_1__4),
        .Q(O8),
        .R(O1));
(* ORIG_CELL_NAME = "userrdy_reg" *) 
   FDRE #(
    .INIT(1'b0)) 
     userrdy_reg_rep__5
       (.C(I1),
        .CE(1'b1),
        .D(n_0_userrdy_rep_i_1__5),
        .Q(O9),
        .R(O1));
LUT3 #(
    .INIT(8'hB8)) 
     userrdy_rep_i_1
       (.I0(mmcm_lock_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[9] ),
        .I2(O3),
        .O(n_0_userrdy_rep_i_1));
LUT3 #(
    .INIT(8'hB8)) 
     userrdy_rep_i_1__0
       (.I0(mmcm_lock_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[9] ),
        .I2(O4),
        .O(n_0_userrdy_rep_i_1__0));
LUT3 #(
    .INIT(8'hB8)) 
     userrdy_rep_i_1__1
       (.I0(mmcm_lock_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[9] ),
        .I2(O5),
        .O(n_0_userrdy_rep_i_1__1));
LUT3 #(
    .INIT(8'hB8)) 
     userrdy_rep_i_1__2
       (.I0(mmcm_lock_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[9] ),
        .I2(O6),
        .O(n_0_userrdy_rep_i_1__2));
LUT3 #(
    .INIT(8'hB8)) 
     userrdy_rep_i_1__3
       (.I0(mmcm_lock_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[9] ),
        .I2(O7),
        .O(n_0_userrdy_rep_i_1__3));
LUT3 #(
    .INIT(8'hB8)) 
     userrdy_rep_i_1__4
       (.I0(mmcm_lock_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[9] ),
        .I2(O8),
        .O(n_0_userrdy_rep_i_1__4));
LUT3 #(
    .INIT(8'hB8)) 
     userrdy_rep_i_1__5
       (.I0(mmcm_lock_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[9] ),
        .I2(O9),
        .O(n_0_userrdy_rep_i_1__5));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_sync" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_sync
   (Q,
    pipe_sync_fsm_rx,
    SYNC_RXSYNC_DONEM_IN,
    SYNC_RXDLYEN,
    O1,
    O2,
    O3,
    O4,
    O5,
    RST_TXSYNC_DONE,
    O6,
    I1,
    p_0_in__0,
    SYNC_TXSYNC_START,
    I2,
    RATE_MMCM_LOCK,
    SYNC_TXDLYSRESETDONE0,
    SYNC_TXPHINITDONE,
    SYNC_TXPHALIGNDONE,
    rate_gen3,
    RST_RATE_IDLE,
    gt_rx_elec_idle_wire_filter,
    SYNC_RXCDRLOCK,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE0,
    SYNC_RXPHALIGNDONE_M,
    SYNC_RXPHALIGNDONE_S,
    p_0_in7_in,
    p_1_in8_in);
  output [5:0]Q;
  output [6:0]pipe_sync_fsm_rx;
  output SYNC_RXSYNC_DONEM_IN;
  output SYNC_RXDLYEN;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output [0:0]RST_TXSYNC_DONE;
  output O6;
  input I1;
  input p_0_in__0;
  input SYNC_TXSYNC_START;
  input I2;
  input RATE_MMCM_LOCK;
  input SYNC_TXDLYSRESETDONE0;
  input SYNC_TXPHINITDONE;
  input SYNC_TXPHALIGNDONE;
  input [0:0]rate_gen3;
  input [0:0]RST_RATE_IDLE;
  input [0:0]gt_rx_elec_idle_wire_filter;
  input SYNC_RXCDRLOCK;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE0;
  input SYNC_RXPHALIGNDONE_M;
  input SYNC_RXPHALIGNDONE_S;
  input p_0_in7_in;
  input p_1_in8_in;

  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [5:0]Q;
  wire RATE_MMCM_LOCK;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_TXSYNC_DONE;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYEN;
  wire SYNC_RXDLYSRESETDONE0;
  wire SYNC_RXPHALIGNDONE_M;
  wire SYNC_RXPHALIGNDONE_S;
  wire SYNC_RXSYNC_DONEM_IN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE0;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXPHINITDONE;
  wire SYNC_TXSYNC_START;
  wire [5:0]fsm_tx;
  wire fsm_tx1;
  wire fsm_tx22_out;
  wire gen3_reg1;
  wire gen3_reg2;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_56 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2 ;
  wire \n_0_txsync_fsm.txdlyen_i_1 ;
  wire \n_0_txsync_fsm.txdlyen_i_2 ;
  wire \n_0_txsync_fsm.txdlyen_i_3 ;
  wire \n_0_txsync_fsm.txdlyen_i_5 ;
  wire \n_0_txsync_fsm.txsync_done_i_1 ;
  wire \n_0_txsync_fsm.txsync_done_i_2 ;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire p_1_in8_in;
  wire [6:0]pipe_sync_fsm_rx;
  wire [0:0]rate_gen3;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlyen;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_gen3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_11 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_12 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(O2));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_13 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O4));
LUT4 #(
    .INIT(16'hFFFE)) 
     \gtx_channel.gtxe2_channel_i_i_56 
       (.I0(pipe_sync_fsm_rx[0]),
        .I1(pipe_sync_fsm_rx[1]),
        .I2(pipe_sync_fsm_rx[6]),
        .I3(pipe_sync_fsm_rx[4]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_56 ));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \gtx_channel.gtxe2_channel_i_i_8 
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[3]),
        .I2(pipe_sync_fsm_rx[5]),
        .I3(\n_0_gtx_channel.gtxe2_channel_i_i_56 ),
        .O(O1));
LUT4 #(
    .INIT(16'h0010)) 
     \gtx_channel.gtxe2_channel_i_i_9 
       (.I0(\n_0_gtx_channel.gtxe2_channel_i_i_56 ),
        .I1(pipe_sync_fsm_rx[5]),
        .I2(pipe_sync_fsm_rx[3]),
        .I3(pipe_sync_fsm_rx[2]),
        .O(O5));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(RATE_MMCM_LOCK),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_RXDLYSRESETDONE0),
        .Q(rxdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(gt_rx_elec_idle_wire_filter),
        .Q(rxelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_RXPHALIGNDONE_M),
        .Q(rxphaligndone_m_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_RXPHALIGNDONE_S),
        .Q(rxphaligndone_s_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     rxsync_donem_reg1_i_1
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[5]),
        .I2(pipe_sync_fsm_rx[3]),
        .I3(\n_0_gtx_channel.gtxe2_channel_i_i_56 ),
        .O(SYNC_RXSYNC_DONEM_IN));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_RXSYNC_DONEM_IN),
        .Q(rxsync_donem_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(p_0_in__0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipe_sync_fsm_rx[0]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[1]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[2]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[3]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[4]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[5]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[6]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.rxdlyen_reg 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(SYNC_RXDLYEN),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_TXDLYSRESETDONE0),
        .Q(txdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(I2),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg3_reg
       (.C(I2),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_TXPHINITDONE),
        .Q(txphinitdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg3_reg
       (.C(I2),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hF222FFFF)) 
     \txsync_fsm.fsm_tx[0]_i_1 
       (.I0(Q[0]),
        .I1(txsync_start_reg2),
        .I2(Q[5]),
        .I3(fsm_tx1),
        .I4(\n_0_txsync_fsm.fsm_tx[5]_i_2 ),
        .O(fsm_tx[0]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[1]_i_1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2 ),
        .I1(Q[0]),
        .I2(txsync_start_reg2),
        .I3(Q[1]),
        .I4(mmcm_lock_reg2),
        .O(fsm_tx[1]));
LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
     \txsync_fsm.fsm_tx[2]_i_1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2 ),
        .I1(Q[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(Q[2]),
        .O(fsm_tx[2]));
LUT6 #(
    .INIT(64'h08080808AA080808)) 
     \txsync_fsm.fsm_tx[3]_i_1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[2]),
        .I4(txdlysresetdone_reg2),
        .I5(txdlysresetdone_reg3),
        .O(fsm_tx[3]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[4]_i_1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[4]),
        .I4(fsm_tx1),
        .O(fsm_tx[4]));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_2 
       (.I0(txphinitdone_reg3),
        .I1(txphinitdone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(fsm_tx22_out));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_3 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(fsm_tx1));
LUT6 #(
    .INIT(64'hA8A888A808088808)) 
     \txsync_fsm.fsm_tx[5]_i_1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2 ),
        .I1(Q[4]),
        .I2(I1),
        .I3(txphaligndone_reg2),
        .I4(txphaligndone_reg3),
        .I5(Q[5]),
        .O(fsm_tx[5]));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     \txsync_fsm.fsm_tx[5]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm_tx[0]),
        .Q(Q[0]),
        .S(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm_tx[1]),
        .Q(Q[1]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm_tx[2]),
        .Q(Q[2]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm_tx[3]),
        .Q(Q[3]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm_tx[4]),
        .Q(Q[4]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(fsm_tx[5]),
        .Q(Q[5]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     \txsync_fsm.txdlyen_i_1 
       (.I0(\n_0_txsync_fsm.txdlyen_i_2 ),
        .I1(\n_0_txsync_fsm.txdlyen_i_3 ),
        .I2(Q[5]),
        .I3(Q[1]),
        .I4(txdlyen),
        .I5(O6),
        .O(\n_0_txsync_fsm.txdlyen_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txdlyen_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\n_0_txsync_fsm.txdlyen_i_2 ));
LUT2 #(
    .INIT(4'h1)) 
     \txsync_fsm.txdlyen_i_3 
       (.I0(Q[4]),
        .I1(Q[0]),
        .O(\n_0_txsync_fsm.txdlyen_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
     \txsync_fsm.txdlyen_i_4 
       (.I0(txsync_start_reg2),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(\n_0_txsync_fsm.txdlyen_i_5 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(txdlyen));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txdlyen_i_5 
       (.I0(Q[1]),
        .I1(Q[5]),
        .O(\n_0_txsync_fsm.txdlyen_i_5 ));
FDRE \txsync_fsm.txdlyen_reg 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txdlyen_i_1 ),
        .Q(O6),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h22A2FFFF22A20000)) 
     \txsync_fsm.txsync_done_i_1 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2 ),
        .I1(I1),
        .I2(txphaligndone_reg2),
        .I3(txphaligndone_reg3),
        .I4(txdlyen),
        .I5(RST_TXSYNC_DONE),
        .O(\n_0_txsync_fsm.txsync_done_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \txsync_fsm.txsync_done_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(\n_0_txsync_fsm.txsync_done_i_2 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txsync_done_i_1 ),
        .Q(RST_TXSYNC_DONE),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(I2),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(txsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(I2),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_sync" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_sync_33
   (Q,
    pipe_sync_fsm_rx,
    SYNC_RXDLYEN,
    O1,
    O2,
    O3,
    O4,
    O5,
    RST_TXSYNC_DONE,
    O6,
    p_0_in7_in,
    p_1_in8_in,
    p_0_in__0,
    SYNC_TXSYNC_START,
    I1,
    I2,
    SYNC_TXDLYSRESETDONE0,
    SYNC_TXPHINITDONE,
    SYNC_TXPHALIGNDONE,
    SYNC_RXSYNC_DONEM_IN,
    SYNC_GEN3,
    RST_RATE_IDLE,
    gt_rx_elec_idle_wire_filter,
    SYNC_RXCDRLOCK,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE0,
    SYNC_RXPHALIGNDONE_M,
    SYNC_RXPHALIGNDONE_S);
  output [5:0]Q;
  output [6:0]pipe_sync_fsm_rx;
  output SYNC_RXDLYEN;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output [0:0]RST_TXSYNC_DONE;
  output O6;
  input p_0_in7_in;
  input p_1_in8_in;
  input p_0_in__0;
  input SYNC_TXSYNC_START;
  input I1;
  input I2;
  input SYNC_TXDLYSRESETDONE0;
  input SYNC_TXPHINITDONE;
  input SYNC_TXPHALIGNDONE;
  input SYNC_RXSYNC_DONEM_IN;
  input SYNC_GEN3;
  input [0:0]RST_RATE_IDLE;
  input [0:0]gt_rx_elec_idle_wire_filter;
  input SYNC_RXCDRLOCK;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE0;
  input SYNC_RXPHALIGNDONE_M;
  input SYNC_RXPHALIGNDONE_S;

  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [5:0]Q;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_TXSYNC_DONE;
  wire SYNC_GEN3;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYEN;
  wire SYNC_RXDLYSRESETDONE0;
  wire SYNC_RXPHALIGNDONE_M;
  wire SYNC_RXPHALIGNDONE_S;
  wire SYNC_RXSYNC_DONEM_IN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE0;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXPHINITDONE;
  wire SYNC_TXSYNC_START;
  wire [5:0]fsm_tx;
  wire fsm_tx22_out;
  wire gen3_reg1;
  wire gen3_reg2;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_56__0 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_3__0 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2__0 ;
  wire \n_0_txsync_fsm.txdlyen_i_1__0 ;
  wire \n_0_txsync_fsm.txdlyen_i_3__0 ;
  wire \n_0_txsync_fsm.txsync_done_i_1__0 ;
  wire \n_0_txsync_fsm.txsync_done_i_2__0 ;
  wire \n_0_txsync_fsm.txsync_done_i_3 ;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire p_1_in8_in;
  wire [6:0]pipe_sync_fsm_rx;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlyen;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_GEN3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_11__0 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O4));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_12__0 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_13__0 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O5));
LUT4 #(
    .INIT(16'hFFFE)) 
     \gtx_channel.gtxe2_channel_i_i_56__0 
       (.I0(pipe_sync_fsm_rx[0]),
        .I1(pipe_sync_fsm_rx[1]),
        .I2(pipe_sync_fsm_rx[6]),
        .I3(pipe_sync_fsm_rx[4]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_56__0 ));
LUT4 #(
    .INIT(16'h0002)) 
     \gtx_channel.gtxe2_channel_i_i_8__0 
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[3]),
        .I2(pipe_sync_fsm_rx[5]),
        .I3(\n_0_gtx_channel.gtxe2_channel_i_i_56__0 ),
        .O(O2));
LUT5 #(
    .INIT(32'h00100000)) 
     \gtx_channel.gtxe2_channel_i_i_9__0 
       (.I0(\n_0_gtx_channel.gtxe2_channel_i_i_56__0 ),
        .I1(pipe_sync_fsm_rx[5]),
        .I2(pipe_sync_fsm_rx[3]),
        .I3(pipe_sync_fsm_rx[2]),
        .I4(rxsync_donem_reg2),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I2),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXDLYSRESETDONE0),
        .Q(rxdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(gt_rx_elec_idle_wire_filter),
        .Q(rxelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXPHALIGNDONE_M),
        .Q(rxphaligndone_m_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXPHALIGNDONE_S),
        .Q(rxphaligndone_s_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXSYNC_DONEM_IN),
        .Q(rxsync_donem_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(p_0_in__0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipe_sync_fsm_rx[0]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[1]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[2]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[3]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[4]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[5]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[6]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.rxdlyen_reg 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(SYNC_RXDLYEN),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXDLYSRESETDONE0),
        .Q(txdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXPHINITDONE),
        .Q(txphinitdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'hF2FF)) 
     \txsync_fsm.fsm_tx[0]_i_1__0 
       (.I0(Q[0]),
        .I1(txsync_start_reg2),
        .I2(Q[5]),
        .I3(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ),
        .O(fsm_tx[0]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[1]_i_1__0 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ),
        .I1(Q[0]),
        .I2(txsync_start_reg2),
        .I3(Q[1]),
        .I4(mmcm_lock_reg2),
        .O(fsm_tx[1]));
LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
     \txsync_fsm.fsm_tx[2]_i_1__0 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ),
        .I1(Q[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(Q[2]),
        .O(fsm_tx[2]));
LUT6 #(
    .INIT(64'h08080808AA080808)) 
     \txsync_fsm.fsm_tx[3]_i_1__0 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[2]),
        .I4(txdlysresetdone_reg2),
        .I5(txdlysresetdone_reg3),
        .O(fsm_tx[3]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[4]_i_1__0 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[4]),
        .I4(\n_0_txsync_fsm.fsm_tx[4]_i_3__0 ),
        .O(fsm_tx[4]));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_2__0 
       (.I0(txphinitdone_reg3),
        .I1(txphinitdone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(fsm_tx22_out));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_3__0 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_3__0 ));
LUT6 #(
    .INIT(64'hAA20202000000000)) 
     \txsync_fsm.fsm_tx[5]_i_1__0 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ),
        .I1(txphaligndone_reg3),
        .I2(txphaligndone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .I5(Q[4]),
        .O(fsm_tx[5]));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     \txsync_fsm.fsm_tx[5]_i_2__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[0]),
        .Q(Q[0]),
        .S(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[1]),
        .Q(Q[1]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[2]),
        .Q(Q[2]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[3]),
        .Q(Q[3]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[4]),
        .Q(Q[4]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[5]),
        .Q(Q[5]),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h4)) 
     \txsync_fsm.txdlyen_i_1__0 
       (.I0(txdlyen),
        .I1(O6),
        .O(\n_0_txsync_fsm.txdlyen_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
     \txsync_fsm.txdlyen_i_2__0 
       (.I0(txsync_start_reg2),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(\n_0_txsync_fsm.txdlyen_i_3__0 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(txdlyen));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txdlyen_i_3__0 
       (.I0(Q[1]),
        .I1(Q[5]),
        .O(\n_0_txsync_fsm.txdlyen_i_3__0 ));
FDRE \txsync_fsm.txdlyen_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txdlyen_i_1__0 ),
        .Q(O6),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0400FFFF04000000)) 
     \txsync_fsm.txsync_done_i_1__0 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2__0 ),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(\n_0_txsync_fsm.txsync_done_i_3 ),
        .I4(txdlyen),
        .I5(RST_TXSYNC_DONE),
        .O(\n_0_txsync_fsm.txsync_done_i_1__0 ));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txsync_done_i_2__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\n_0_txsync_fsm.txsync_done_i_2__0 ));
LUT2 #(
    .INIT(4'h1)) 
     \txsync_fsm.txsync_done_i_3 
       (.I0(Q[4]),
        .I1(Q[0]),
        .O(\n_0_txsync_fsm.txsync_done_i_3 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txsync_done_i_1__0 ),
        .Q(RST_TXSYNC_DONE),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(txsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_sync" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_sync_39
   (Q,
    pipe_sync_fsm_rx,
    SYNC_RXDLYEN,
    O1,
    O2,
    O3,
    O4,
    O5,
    RST_TXSYNC_DONE,
    O6,
    p_0_in7_in,
    p_1_in8_in,
    p_0_in__0,
    SYNC_TXSYNC_START,
    I1,
    I2,
    SYNC_TXDLYSRESETDONE0,
    SYNC_TXPHINITDONE,
    SYNC_TXPHALIGNDONE,
    SYNC_RXSYNC_DONEM_IN,
    SYNC_GEN3,
    RST_RATE_IDLE,
    gt_rx_elec_idle_wire_filter,
    SYNC_RXCDRLOCK,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE0,
    SYNC_RXPHALIGNDONE_M,
    SYNC_RXPHALIGNDONE_S);
  output [5:0]Q;
  output [6:0]pipe_sync_fsm_rx;
  output SYNC_RXDLYEN;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output [0:0]RST_TXSYNC_DONE;
  output O6;
  input p_0_in7_in;
  input p_1_in8_in;
  input p_0_in__0;
  input SYNC_TXSYNC_START;
  input I1;
  input I2;
  input SYNC_TXDLYSRESETDONE0;
  input SYNC_TXPHINITDONE;
  input SYNC_TXPHALIGNDONE;
  input SYNC_RXSYNC_DONEM_IN;
  input SYNC_GEN3;
  input [0:0]RST_RATE_IDLE;
  input [0:0]gt_rx_elec_idle_wire_filter;
  input SYNC_RXCDRLOCK;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE0;
  input SYNC_RXPHALIGNDONE_M;
  input SYNC_RXPHALIGNDONE_S;

  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [5:0]Q;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_TXSYNC_DONE;
  wire SYNC_GEN3;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYEN;
  wire SYNC_RXDLYSRESETDONE0;
  wire SYNC_RXPHALIGNDONE_M;
  wire SYNC_RXPHALIGNDONE_S;
  wire SYNC_RXSYNC_DONEM_IN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE0;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXPHINITDONE;
  wire SYNC_TXSYNC_START;
  wire [5:0]fsm_tx;
  wire fsm_tx22_out;
  wire gen3_reg1;
  wire gen3_reg2;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_57 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_3__1 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2__1 ;
  wire \n_0_txsync_fsm.txdlyen_i_1__1 ;
  wire \n_0_txsync_fsm.txdlyen_i_3__1 ;
  wire \n_0_txsync_fsm.txsync_done_i_1__1 ;
  wire \n_0_txsync_fsm.txsync_done_i_2__1 ;
  wire \n_0_txsync_fsm.txsync_done_i_3__0 ;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire p_1_in8_in;
  wire [6:0]pipe_sync_fsm_rx;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlyen;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_GEN3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h00100000)) 
     \gtx_channel.gtxe2_channel_i_i_10 
       (.I0(\n_0_gtx_channel.gtxe2_channel_i_i_57 ),
        .I1(pipe_sync_fsm_rx[5]),
        .I2(pipe_sync_fsm_rx[3]),
        .I3(pipe_sync_fsm_rx[2]),
        .I4(rxsync_donem_reg2),
        .O(O1));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_12__1 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O4));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_13__1 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_14 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O5));
LUT4 #(
    .INIT(16'hFFFE)) 
     \gtx_channel.gtxe2_channel_i_i_57 
       (.I0(pipe_sync_fsm_rx[0]),
        .I1(pipe_sync_fsm_rx[1]),
        .I2(pipe_sync_fsm_rx[6]),
        .I3(pipe_sync_fsm_rx[4]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_57 ));
LUT4 #(
    .INIT(16'h0002)) 
     \gtx_channel.gtxe2_channel_i_i_9__1 
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[3]),
        .I2(pipe_sync_fsm_rx[5]),
        .I3(\n_0_gtx_channel.gtxe2_channel_i_i_57 ),
        .O(O2));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I2),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXDLYSRESETDONE0),
        .Q(rxdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(gt_rx_elec_idle_wire_filter),
        .Q(rxelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXPHALIGNDONE_M),
        .Q(rxphaligndone_m_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXPHALIGNDONE_S),
        .Q(rxphaligndone_s_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXSYNC_DONEM_IN),
        .Q(rxsync_donem_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(p_0_in__0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipe_sync_fsm_rx[0]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[1]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[2]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[3]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[4]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[5]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[6]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.rxdlyen_reg 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(SYNC_RXDLYEN),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXDLYSRESETDONE0),
        .Q(txdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXPHINITDONE),
        .Q(txphinitdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'hF2FF)) 
     \txsync_fsm.fsm_tx[0]_i_1__1 
       (.I0(Q[0]),
        .I1(txsync_start_reg2),
        .I2(Q[5]),
        .I3(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ),
        .O(fsm_tx[0]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[1]_i_1__1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ),
        .I1(Q[0]),
        .I2(txsync_start_reg2),
        .I3(Q[1]),
        .I4(mmcm_lock_reg2),
        .O(fsm_tx[1]));
LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
     \txsync_fsm.fsm_tx[2]_i_1__1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ),
        .I1(Q[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(Q[2]),
        .O(fsm_tx[2]));
LUT6 #(
    .INIT(64'h08080808AA080808)) 
     \txsync_fsm.fsm_tx[3]_i_1__1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[2]),
        .I4(txdlysresetdone_reg2),
        .I5(txdlysresetdone_reg3),
        .O(fsm_tx[3]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[4]_i_1__1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[4]),
        .I4(\n_0_txsync_fsm.fsm_tx[4]_i_3__1 ),
        .O(fsm_tx[4]));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_2__1 
       (.I0(txphinitdone_reg3),
        .I1(txphinitdone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(fsm_tx22_out));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_3__1 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_3__1 ));
LUT6 #(
    .INIT(64'hAA20202000000000)) 
     \txsync_fsm.fsm_tx[5]_i_1__1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ),
        .I1(txphaligndone_reg3),
        .I2(txphaligndone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .I5(Q[4]),
        .O(fsm_tx[5]));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     \txsync_fsm.fsm_tx[5]_i_2__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[0]),
        .Q(Q[0]),
        .S(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[1]),
        .Q(Q[1]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[2]),
        .Q(Q[2]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[3]),
        .Q(Q[3]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[4]),
        .Q(Q[4]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[5]),
        .Q(Q[5]),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h4)) 
     \txsync_fsm.txdlyen_i_1__1 
       (.I0(txdlyen),
        .I1(O6),
        .O(\n_0_txsync_fsm.txdlyen_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
     \txsync_fsm.txdlyen_i_2__1 
       (.I0(txsync_start_reg2),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(\n_0_txsync_fsm.txdlyen_i_3__1 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(txdlyen));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txdlyen_i_3__1 
       (.I0(Q[1]),
        .I1(Q[5]),
        .O(\n_0_txsync_fsm.txdlyen_i_3__1 ));
FDRE \txsync_fsm.txdlyen_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txdlyen_i_1__1 ),
        .Q(O6),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0400FFFF04000000)) 
     \txsync_fsm.txsync_done_i_1__1 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2__1 ),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(\n_0_txsync_fsm.txsync_done_i_3__0 ),
        .I4(txdlyen),
        .I5(RST_TXSYNC_DONE),
        .O(\n_0_txsync_fsm.txsync_done_i_1__1 ));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txsync_done_i_2__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\n_0_txsync_fsm.txsync_done_i_2__1 ));
LUT2 #(
    .INIT(4'h1)) 
     \txsync_fsm.txsync_done_i_3__0 
       (.I0(Q[4]),
        .I1(Q[0]),
        .O(\n_0_txsync_fsm.txsync_done_i_3__0 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txsync_done_i_1__1 ),
        .Q(RST_TXSYNC_DONE),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(txsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_sync" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_sync_45
   (Q,
    pipe_sync_fsm_rx,
    SYNC_RXDLYEN,
    O1,
    O2,
    O3,
    O4,
    O5,
    RST_TXSYNC_DONE,
    O6,
    p_0_in7_in,
    p_1_in8_in,
    p_0_in__0,
    SYNC_TXSYNC_START,
    I1,
    I2,
    SYNC_TXDLYSRESETDONE0,
    I3,
    txsyncallin,
    SYNC_RXSYNC_DONEM_IN,
    SYNC_GEN3,
    RST_RATE_IDLE,
    gt_rx_elec_idle_wire_filter,
    SYNC_RXCDRLOCK,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE0,
    I4,
    I5);
  output [5:0]Q;
  output [6:0]pipe_sync_fsm_rx;
  output SYNC_RXDLYEN;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output [0:0]RST_TXSYNC_DONE;
  output O6;
  input p_0_in7_in;
  input p_1_in8_in;
  input p_0_in__0;
  input SYNC_TXSYNC_START;
  input I1;
  input I2;
  input SYNC_TXDLYSRESETDONE0;
  input I3;
  input txsyncallin;
  input SYNC_RXSYNC_DONEM_IN;
  input SYNC_GEN3;
  input [0:0]RST_RATE_IDLE;
  input [0:0]gt_rx_elec_idle_wire_filter;
  input SYNC_RXCDRLOCK;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE0;
  input I4;
  input I5;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [5:0]Q;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_TXSYNC_DONE;
  wire SYNC_GEN3;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYEN;
  wire SYNC_RXDLYSRESETDONE0;
  wire SYNC_RXSYNC_DONEM_IN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE0;
  wire SYNC_TXSYNC_START;
  wire [5:0]fsm_tx;
  wire fsm_tx22_out;
  wire gen3_reg1;
  wire gen3_reg2;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_57__0 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_3__2 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2__2 ;
  wire \n_0_txsync_fsm.txdlyen_i_1__2 ;
  wire \n_0_txsync_fsm.txdlyen_i_3__2 ;
  wire \n_0_txsync_fsm.txsync_done_i_1__2 ;
  wire \n_0_txsync_fsm.txsync_done_i_2__2 ;
  wire \n_0_txsync_fsm.txsync_done_i_3__1 ;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire p_1_in8_in;
  wire [6:0]pipe_sync_fsm_rx;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlyen;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncallin;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_GEN3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h00100000)) 
     \gtx_channel.gtxe2_channel_i_i_10__0 
       (.I0(\n_0_gtx_channel.gtxe2_channel_i_i_57__0 ),
        .I1(pipe_sync_fsm_rx[5]),
        .I2(pipe_sync_fsm_rx[3]),
        .I3(pipe_sync_fsm_rx[2]),
        .I4(rxsync_donem_reg2),
        .O(O1));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_12__2 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O4));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_13__2 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_14__0 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O5));
LUT4 #(
    .INIT(16'hFFFE)) 
     \gtx_channel.gtxe2_channel_i_i_57__0 
       (.I0(pipe_sync_fsm_rx[0]),
        .I1(pipe_sync_fsm_rx[1]),
        .I2(pipe_sync_fsm_rx[6]),
        .I3(pipe_sync_fsm_rx[4]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_57__0 ));
LUT4 #(
    .INIT(16'h0002)) 
     \gtx_channel.gtxe2_channel_i_i_9__2 
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[3]),
        .I2(pipe_sync_fsm_rx[5]),
        .I3(\n_0_gtx_channel.gtxe2_channel_i_i_57__0 ),
        .O(O2));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I2),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXDLYSRESETDONE0),
        .Q(rxdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(gt_rx_elec_idle_wire_filter),
        .Q(rxelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I4),
        .Q(rxphaligndone_m_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I5),
        .Q(rxphaligndone_s_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXSYNC_DONEM_IN),
        .Q(rxsync_donem_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(p_0_in__0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipe_sync_fsm_rx[0]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[1]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[2]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[3]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[4]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[5]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[6]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.rxdlyen_reg 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(SYNC_RXDLYEN),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXDLYSRESETDONE0),
        .Q(txdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncallin),
        .Q(txphaligndone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I3),
        .Q(txphinitdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'hF2FF)) 
     \txsync_fsm.fsm_tx[0]_i_1__2 
       (.I0(Q[0]),
        .I1(txsync_start_reg2),
        .I2(Q[5]),
        .I3(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ),
        .O(fsm_tx[0]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[1]_i_1__2 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ),
        .I1(Q[0]),
        .I2(txsync_start_reg2),
        .I3(Q[1]),
        .I4(mmcm_lock_reg2),
        .O(fsm_tx[1]));
LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
     \txsync_fsm.fsm_tx[2]_i_1__2 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ),
        .I1(Q[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(Q[2]),
        .O(fsm_tx[2]));
LUT6 #(
    .INIT(64'h08080808AA080808)) 
     \txsync_fsm.fsm_tx[3]_i_1__2 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[2]),
        .I4(txdlysresetdone_reg2),
        .I5(txdlysresetdone_reg3),
        .O(fsm_tx[3]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[4]_i_1__2 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[4]),
        .I4(\n_0_txsync_fsm.fsm_tx[4]_i_3__2 ),
        .O(fsm_tx[4]));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_2__2 
       (.I0(txphinitdone_reg3),
        .I1(txphinitdone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(fsm_tx22_out));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_3__2 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_3__2 ));
LUT6 #(
    .INIT(64'hAA20202000000000)) 
     \txsync_fsm.fsm_tx[5]_i_1__2 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ),
        .I1(txphaligndone_reg3),
        .I2(txphaligndone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .I5(Q[4]),
        .O(fsm_tx[5]));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     \txsync_fsm.fsm_tx[5]_i_2__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[0]),
        .Q(Q[0]),
        .S(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[1]),
        .Q(Q[1]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[2]),
        .Q(Q[2]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[3]),
        .Q(Q[3]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[4]),
        .Q(Q[4]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[5]),
        .Q(Q[5]),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h4)) 
     \txsync_fsm.txdlyen_i_1__2 
       (.I0(txdlyen),
        .I1(O6),
        .O(\n_0_txsync_fsm.txdlyen_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
     \txsync_fsm.txdlyen_i_2__2 
       (.I0(txsync_start_reg2),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(\n_0_txsync_fsm.txdlyen_i_3__2 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(txdlyen));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txdlyen_i_3__2 
       (.I0(Q[1]),
        .I1(Q[5]),
        .O(\n_0_txsync_fsm.txdlyen_i_3__2 ));
FDRE \txsync_fsm.txdlyen_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txdlyen_i_1__2 ),
        .Q(O6),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0400FFFF04000000)) 
     \txsync_fsm.txsync_done_i_1__2 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2__2 ),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(\n_0_txsync_fsm.txsync_done_i_3__1 ),
        .I4(txdlyen),
        .I5(RST_TXSYNC_DONE),
        .O(\n_0_txsync_fsm.txsync_done_i_1__2 ));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txsync_done_i_2__2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\n_0_txsync_fsm.txsync_done_i_2__2 ));
LUT2 #(
    .INIT(4'h1)) 
     \txsync_fsm.txsync_done_i_3__1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .O(\n_0_txsync_fsm.txsync_done_i_3__1 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txsync_done_i_1__2 ),
        .Q(RST_TXSYNC_DONE),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(txsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_sync" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_sync_52
   (Q,
    pipe_sync_fsm_rx,
    SYNC_RXDLYEN,
    O1,
    O2,
    O3,
    O4,
    O5,
    RST_TXSYNC_DONE,
    O6,
    p_0_in7_in,
    p_1_in8_in,
    p_0_in__0,
    SYNC_TXSYNC_START,
    I1,
    I2,
    SYNC_TXDLYSRESETDONE0,
    I3,
    txsyncallin,
    I4,
    SYNC_GEN3,
    RST_RATE_IDLE,
    gt_rx_elec_idle_wire_filter,
    SYNC_RXCDRLOCK,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE0,
    I5,
    I6);
  output [5:0]Q;
  output [6:0]pipe_sync_fsm_rx;
  output SYNC_RXDLYEN;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output [0:0]RST_TXSYNC_DONE;
  output O6;
  input p_0_in7_in;
  input p_1_in8_in;
  input p_0_in__0;
  input SYNC_TXSYNC_START;
  input I1;
  input I2;
  input SYNC_TXDLYSRESETDONE0;
  input I3;
  input txsyncallin;
  input I4;
  input SYNC_GEN3;
  input [0:0]RST_RATE_IDLE;
  input [0:0]gt_rx_elec_idle_wire_filter;
  input SYNC_RXCDRLOCK;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE0;
  input I5;
  input I6;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [5:0]Q;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_TXSYNC_DONE;
  wire SYNC_GEN3;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYEN;
  wire SYNC_RXDLYSRESETDONE0;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE0;
  wire SYNC_TXSYNC_START;
  wire [5:0]fsm_tx;
  wire fsm_tx22_out;
  wire gen3_reg1;
  wire gen3_reg2;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_56__1 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_3__3 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2__3 ;
  wire \n_0_txsync_fsm.txdlyen_i_1__3 ;
  wire \n_0_txsync_fsm.txdlyen_i_3__3 ;
  wire \n_0_txsync_fsm.txsync_done_i_1__3 ;
  wire \n_0_txsync_fsm.txsync_done_i_2__3 ;
  wire \n_0_txsync_fsm.txsync_done_i_3__2 ;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire p_1_in8_in;
  wire [6:0]pipe_sync_fsm_rx;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlyen;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncallin;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_GEN3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_11__1 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O4));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_12__3 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_13__3 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O5));
LUT4 #(
    .INIT(16'hFFFE)) 
     \gtx_channel.gtxe2_channel_i_i_56__1 
       (.I0(pipe_sync_fsm_rx[0]),
        .I1(pipe_sync_fsm_rx[1]),
        .I2(pipe_sync_fsm_rx[6]),
        .I3(pipe_sync_fsm_rx[4]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_56__1 ));
LUT4 #(
    .INIT(16'h0002)) 
     \gtx_channel.gtxe2_channel_i_i_8__1 
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[3]),
        .I2(pipe_sync_fsm_rx[5]),
        .I3(\n_0_gtx_channel.gtxe2_channel_i_i_56__1 ),
        .O(O2));
LUT5 #(
    .INIT(32'h00100000)) 
     \gtx_channel.gtxe2_channel_i_i_9__3 
       (.I0(\n_0_gtx_channel.gtxe2_channel_i_i_56__1 ),
        .I1(pipe_sync_fsm_rx[5]),
        .I2(pipe_sync_fsm_rx[3]),
        .I3(pipe_sync_fsm_rx[2]),
        .I4(rxsync_donem_reg2),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I2),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXDLYSRESETDONE0),
        .Q(rxdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(gt_rx_elec_idle_wire_filter),
        .Q(rxelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I5),
        .Q(rxphaligndone_m_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I6),
        .Q(rxphaligndone_s_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I4),
        .Q(rxsync_donem_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(p_0_in__0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipe_sync_fsm_rx[0]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[1]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[2]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[3]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[4]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[5]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[6]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.rxdlyen_reg 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(SYNC_RXDLYEN),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXDLYSRESETDONE0),
        .Q(txdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncallin),
        .Q(txphaligndone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I3),
        .Q(txphinitdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'hF2FF)) 
     \txsync_fsm.fsm_tx[0]_i_1__3 
       (.I0(Q[0]),
        .I1(txsync_start_reg2),
        .I2(Q[5]),
        .I3(\n_0_txsync_fsm.fsm_tx[5]_i_2__3 ),
        .O(fsm_tx[0]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[1]_i_1__3 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__3 ),
        .I1(Q[0]),
        .I2(txsync_start_reg2),
        .I3(Q[1]),
        .I4(mmcm_lock_reg2),
        .O(fsm_tx[1]));
LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
     \txsync_fsm.fsm_tx[2]_i_1__3 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__3 ),
        .I1(Q[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(Q[2]),
        .O(fsm_tx[2]));
LUT6 #(
    .INIT(64'h08080808AA080808)) 
     \txsync_fsm.fsm_tx[3]_i_1__3 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__3 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[2]),
        .I4(txdlysresetdone_reg2),
        .I5(txdlysresetdone_reg3),
        .O(fsm_tx[3]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[4]_i_1__3 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__3 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[4]),
        .I4(\n_0_txsync_fsm.fsm_tx[4]_i_3__3 ),
        .O(fsm_tx[4]));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_2__3 
       (.I0(txphinitdone_reg3),
        .I1(txphinitdone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(fsm_tx22_out));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_3__3 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_3__3 ));
LUT6 #(
    .INIT(64'hAA20202000000000)) 
     \txsync_fsm.fsm_tx[5]_i_1__3 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__3 ),
        .I1(txphaligndone_reg3),
        .I2(txphaligndone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .I5(Q[4]),
        .O(fsm_tx[5]));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     \txsync_fsm.fsm_tx[5]_i_2__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2__3 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[0]),
        .Q(Q[0]),
        .S(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[1]),
        .Q(Q[1]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[2]),
        .Q(Q[2]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[3]),
        .Q(Q[3]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[4]),
        .Q(Q[4]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[5]),
        .Q(Q[5]),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h4)) 
     \txsync_fsm.txdlyen_i_1__3 
       (.I0(txdlyen),
        .I1(O6),
        .O(\n_0_txsync_fsm.txdlyen_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
     \txsync_fsm.txdlyen_i_2__3 
       (.I0(txsync_start_reg2),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(\n_0_txsync_fsm.txdlyen_i_3__3 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(txdlyen));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txdlyen_i_3__3 
       (.I0(Q[1]),
        .I1(Q[5]),
        .O(\n_0_txsync_fsm.txdlyen_i_3__3 ));
FDRE \txsync_fsm.txdlyen_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txdlyen_i_1__3 ),
        .Q(O6),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0400FFFF04000000)) 
     \txsync_fsm.txsync_done_i_1__3 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2__3 ),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(\n_0_txsync_fsm.txsync_done_i_3__2 ),
        .I4(txdlyen),
        .I5(RST_TXSYNC_DONE),
        .O(\n_0_txsync_fsm.txsync_done_i_1__3 ));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txsync_done_i_2__3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\n_0_txsync_fsm.txsync_done_i_2__3 ));
LUT2 #(
    .INIT(4'h1)) 
     \txsync_fsm.txsync_done_i_3__2 
       (.I0(Q[4]),
        .I1(Q[0]),
        .O(\n_0_txsync_fsm.txsync_done_i_3__2 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txsync_done_i_1__3 ),
        .Q(RST_TXSYNC_DONE),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(txsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_sync" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_sync_58
   (Q,
    pipe_sync_fsm_rx,
    SYNC_RXDLYEN,
    O1,
    O2,
    O3,
    O4,
    O5,
    RST_TXSYNC_DONE,
    O6,
    p_0_in7_in,
    p_1_in8_in,
    p_0_in__0,
    SYNC_TXSYNC_START,
    I1,
    I2,
    SYNC_TXDLYSRESETDONE0,
    I3,
    txsyncallin,
    I4,
    SYNC_GEN3,
    RST_RATE_IDLE,
    gt_rx_elec_idle_wire_filter,
    SYNC_RXCDRLOCK,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE0,
    I5,
    I6);
  output [5:0]Q;
  output [6:0]pipe_sync_fsm_rx;
  output SYNC_RXDLYEN;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output [0:0]RST_TXSYNC_DONE;
  output O6;
  input p_0_in7_in;
  input p_1_in8_in;
  input p_0_in__0;
  input SYNC_TXSYNC_START;
  input I1;
  input I2;
  input SYNC_TXDLYSRESETDONE0;
  input I3;
  input txsyncallin;
  input I4;
  input SYNC_GEN3;
  input [0:0]RST_RATE_IDLE;
  input [0:0]gt_rx_elec_idle_wire_filter;
  input SYNC_RXCDRLOCK;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE0;
  input I5;
  input I6;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [5:0]Q;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_TXSYNC_DONE;
  wire SYNC_GEN3;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYEN;
  wire SYNC_RXDLYSRESETDONE0;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE0;
  wire SYNC_TXSYNC_START;
  wire [5:0]fsm_tx;
  wire fsm_tx22_out;
  wire gen3_reg1;
  wire gen3_reg2;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_56__2 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_3__4 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2__4 ;
  wire \n_0_txsync_fsm.txdlyen_i_1__4 ;
  wire \n_0_txsync_fsm.txdlyen_i_3__4 ;
  wire \n_0_txsync_fsm.txsync_done_i_1__4 ;
  wire \n_0_txsync_fsm.txsync_done_i_2__4 ;
  wire \n_0_txsync_fsm.txsync_done_i_3__3 ;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire p_1_in8_in;
  wire [6:0]pipe_sync_fsm_rx;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlyen;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncallin;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_GEN3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_11__2 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O4));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_12__4 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_13__4 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O5));
LUT4 #(
    .INIT(16'hFFFE)) 
     \gtx_channel.gtxe2_channel_i_i_56__2 
       (.I0(pipe_sync_fsm_rx[0]),
        .I1(pipe_sync_fsm_rx[1]),
        .I2(pipe_sync_fsm_rx[6]),
        .I3(pipe_sync_fsm_rx[4]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_56__2 ));
LUT4 #(
    .INIT(16'h0002)) 
     \gtx_channel.gtxe2_channel_i_i_8__2 
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[3]),
        .I2(pipe_sync_fsm_rx[5]),
        .I3(\n_0_gtx_channel.gtxe2_channel_i_i_56__2 ),
        .O(O2));
LUT5 #(
    .INIT(32'h00100000)) 
     \gtx_channel.gtxe2_channel_i_i_9__4 
       (.I0(\n_0_gtx_channel.gtxe2_channel_i_i_56__2 ),
        .I1(pipe_sync_fsm_rx[5]),
        .I2(pipe_sync_fsm_rx[3]),
        .I3(pipe_sync_fsm_rx[2]),
        .I4(rxsync_donem_reg2),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I2),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXDLYSRESETDONE0),
        .Q(rxdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(gt_rx_elec_idle_wire_filter),
        .Q(rxelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I5),
        .Q(rxphaligndone_m_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I6),
        .Q(rxphaligndone_s_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I4),
        .Q(rxsync_donem_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(p_0_in__0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipe_sync_fsm_rx[0]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[1]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[2]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[3]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[4]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[5]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[6]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.rxdlyen_reg 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(SYNC_RXDLYEN),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXDLYSRESETDONE0),
        .Q(txdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncallin),
        .Q(txphaligndone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I3),
        .Q(txphinitdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'hF2FF)) 
     \txsync_fsm.fsm_tx[0]_i_1__4 
       (.I0(Q[0]),
        .I1(txsync_start_reg2),
        .I2(Q[5]),
        .I3(\n_0_txsync_fsm.fsm_tx[5]_i_2__4 ),
        .O(fsm_tx[0]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[1]_i_1__4 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__4 ),
        .I1(Q[0]),
        .I2(txsync_start_reg2),
        .I3(Q[1]),
        .I4(mmcm_lock_reg2),
        .O(fsm_tx[1]));
LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
     \txsync_fsm.fsm_tx[2]_i_1__4 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__4 ),
        .I1(Q[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(Q[2]),
        .O(fsm_tx[2]));
LUT6 #(
    .INIT(64'h08080808AA080808)) 
     \txsync_fsm.fsm_tx[3]_i_1__4 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__4 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[2]),
        .I4(txdlysresetdone_reg2),
        .I5(txdlysresetdone_reg3),
        .O(fsm_tx[3]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[4]_i_1__4 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__4 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[4]),
        .I4(\n_0_txsync_fsm.fsm_tx[4]_i_3__4 ),
        .O(fsm_tx[4]));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_2__4 
       (.I0(txphinitdone_reg3),
        .I1(txphinitdone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(fsm_tx22_out));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_3__4 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_3__4 ));
LUT6 #(
    .INIT(64'hAA20202000000000)) 
     \txsync_fsm.fsm_tx[5]_i_1__4 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__4 ),
        .I1(txphaligndone_reg3),
        .I2(txphaligndone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .I5(Q[4]),
        .O(fsm_tx[5]));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     \txsync_fsm.fsm_tx[5]_i_2__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2__4 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[0]),
        .Q(Q[0]),
        .S(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[1]),
        .Q(Q[1]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[2]),
        .Q(Q[2]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[3]),
        .Q(Q[3]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[4]),
        .Q(Q[4]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[5]),
        .Q(Q[5]),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h4)) 
     \txsync_fsm.txdlyen_i_1__4 
       (.I0(txdlyen),
        .I1(O6),
        .O(\n_0_txsync_fsm.txdlyen_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
     \txsync_fsm.txdlyen_i_2__4 
       (.I0(txsync_start_reg2),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(\n_0_txsync_fsm.txdlyen_i_3__4 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(txdlyen));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txdlyen_i_3__4 
       (.I0(Q[1]),
        .I1(Q[5]),
        .O(\n_0_txsync_fsm.txdlyen_i_3__4 ));
FDRE \txsync_fsm.txdlyen_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txdlyen_i_1__4 ),
        .Q(O6),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0400FFFF04000000)) 
     \txsync_fsm.txsync_done_i_1__4 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2__4 ),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(\n_0_txsync_fsm.txsync_done_i_3__3 ),
        .I4(txdlyen),
        .I5(RST_TXSYNC_DONE),
        .O(\n_0_txsync_fsm.txsync_done_i_1__4 ));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txsync_done_i_2__4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\n_0_txsync_fsm.txsync_done_i_2__4 ));
LUT2 #(
    .INIT(4'h1)) 
     \txsync_fsm.txsync_done_i_3__3 
       (.I0(Q[4]),
        .I1(Q[0]),
        .O(\n_0_txsync_fsm.txsync_done_i_3__3 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txsync_done_i_1__4 ),
        .Q(RST_TXSYNC_DONE),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(txsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_sync" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_sync_64
   (Q,
    pipe_sync_fsm_rx,
    SYNC_RXDLYEN,
    O1,
    O2,
    O3,
    O4,
    O5,
    RST_TXSYNC_DONE,
    O6,
    p_0_in7_in,
    p_1_in8_in,
    p_0_in__0,
    SYNC_TXSYNC_START,
    I1,
    I2,
    I3,
    I4,
    txsyncallin,
    I5,
    SYNC_GEN3,
    SYNC_RATE_IDLE,
    gt_rx_elec_idle_wire_filter,
    SYNC_RXCDRLOCK,
    SYNC_RXSYNC_START,
    I6,
    I7,
    I8);
  output [5:0]Q;
  output [6:0]pipe_sync_fsm_rx;
  output SYNC_RXDLYEN;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output [0:0]RST_TXSYNC_DONE;
  output O6;
  input p_0_in7_in;
  input p_1_in8_in;
  input p_0_in__0;
  input SYNC_TXSYNC_START;
  input I1;
  input I2;
  input I3;
  input I4;
  input txsyncallin;
  input I5;
  input SYNC_GEN3;
  input SYNC_RATE_IDLE;
  input [0:0]gt_rx_elec_idle_wire_filter;
  input SYNC_RXCDRLOCK;
  input SYNC_RXSYNC_START;
  input I6;
  input I7;
  input I8;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [5:0]Q;
  wire [0:0]RST_TXSYNC_DONE;
  wire SYNC_GEN3;
  wire SYNC_RATE_IDLE;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYEN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire [5:0]fsm_tx;
  wire fsm_tx22_out;
  wire gen3_reg1;
  wire gen3_reg2;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_57__1 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_3__5 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2__5 ;
  wire \n_0_txsync_fsm.txdlyen_i_1__5 ;
  wire \n_0_txsync_fsm.txdlyen_i_3__5 ;
  wire \n_0_txsync_fsm.txsync_done_i_1__5 ;
  wire \n_0_txsync_fsm.txsync_done_i_2__5 ;
  wire \n_0_txsync_fsm.txsync_done_i_3__4 ;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire p_1_in8_in;
  wire [6:0]pipe_sync_fsm_rx;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlyen;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncallin;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_GEN3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h00100000)) 
     \gtx_channel.gtxe2_channel_i_i_10__1 
       (.I0(\n_0_gtx_channel.gtxe2_channel_i_i_57__1 ),
        .I1(pipe_sync_fsm_rx[5]),
        .I2(pipe_sync_fsm_rx[3]),
        .I3(pipe_sync_fsm_rx[2]),
        .I4(rxsync_donem_reg2),
        .O(O1));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_12__5 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O4));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_13__5 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_14__1 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O5));
LUT4 #(
    .INIT(16'hFFFE)) 
     \gtx_channel.gtxe2_channel_i_i_57__1 
       (.I0(pipe_sync_fsm_rx[0]),
        .I1(pipe_sync_fsm_rx[1]),
        .I2(pipe_sync_fsm_rx[6]),
        .I3(pipe_sync_fsm_rx[4]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_57__1 ));
LUT4 #(
    .INIT(16'h0002)) 
     \gtx_channel.gtxe2_channel_i_i_9__5 
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[3]),
        .I2(pipe_sync_fsm_rx[5]),
        .I3(\n_0_gtx_channel.gtxe2_channel_i_i_57__1 ),
        .O(O2));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I2),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I6),
        .Q(rxdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(gt_rx_elec_idle_wire_filter),
        .Q(rxelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I7),
        .Q(rxphaligndone_m_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I8),
        .Q(rxphaligndone_s_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I5),
        .Q(rxsync_donem_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(p_0_in__0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipe_sync_fsm_rx[0]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[1]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[2]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[3]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[4]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[5]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[6]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.rxdlyen_reg 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(SYNC_RXDLYEN),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I3),
        .Q(txdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncallin),
        .Q(txphaligndone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I4),
        .Q(txphinitdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'hF2FF)) 
     \txsync_fsm.fsm_tx[0]_i_1__5 
       (.I0(Q[0]),
        .I1(txsync_start_reg2),
        .I2(Q[5]),
        .I3(\n_0_txsync_fsm.fsm_tx[5]_i_2__5 ),
        .O(fsm_tx[0]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[1]_i_1__5 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__5 ),
        .I1(Q[0]),
        .I2(txsync_start_reg2),
        .I3(Q[1]),
        .I4(mmcm_lock_reg2),
        .O(fsm_tx[1]));
LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
     \txsync_fsm.fsm_tx[2]_i_1__5 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__5 ),
        .I1(Q[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(Q[2]),
        .O(fsm_tx[2]));
LUT6 #(
    .INIT(64'h08080808AA080808)) 
     \txsync_fsm.fsm_tx[3]_i_1__5 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__5 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[2]),
        .I4(txdlysresetdone_reg2),
        .I5(txdlysresetdone_reg3),
        .O(fsm_tx[3]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[4]_i_1__5 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__5 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[4]),
        .I4(\n_0_txsync_fsm.fsm_tx[4]_i_3__5 ),
        .O(fsm_tx[4]));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_2__5 
       (.I0(txphinitdone_reg3),
        .I1(txphinitdone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(fsm_tx22_out));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_3__5 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_3__5 ));
LUT6 #(
    .INIT(64'hAA20202000000000)) 
     \txsync_fsm.fsm_tx[5]_i_1__5 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__5 ),
        .I1(txphaligndone_reg3),
        .I2(txphaligndone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .I5(Q[4]),
        .O(fsm_tx[5]));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     \txsync_fsm.fsm_tx[5]_i_2__5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2__5 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[0]),
        .Q(Q[0]),
        .S(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[1]),
        .Q(Q[1]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[2]),
        .Q(Q[2]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[3]),
        .Q(Q[3]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[4]),
        .Q(Q[4]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[5]),
        .Q(Q[5]),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h4)) 
     \txsync_fsm.txdlyen_i_1__5 
       (.I0(txdlyen),
        .I1(O6),
        .O(\n_0_txsync_fsm.txdlyen_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
     \txsync_fsm.txdlyen_i_2__5 
       (.I0(txsync_start_reg2),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(\n_0_txsync_fsm.txdlyen_i_3__5 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(txdlyen));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txdlyen_i_3__5 
       (.I0(Q[1]),
        .I1(Q[5]),
        .O(\n_0_txsync_fsm.txdlyen_i_3__5 ));
FDRE \txsync_fsm.txdlyen_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txdlyen_i_1__5 ),
        .Q(O6),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0400FFFF04000000)) 
     \txsync_fsm.txsync_done_i_1__5 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2__5 ),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(\n_0_txsync_fsm.txsync_done_i_3__4 ),
        .I4(txdlyen),
        .I5(RST_TXSYNC_DONE),
        .O(\n_0_txsync_fsm.txsync_done_i_1__5 ));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txsync_done_i_2__5 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\n_0_txsync_fsm.txsync_done_i_2__5 ));
LUT2 #(
    .INIT(4'h1)) 
     \txsync_fsm.txsync_done_i_3__4 
       (.I0(Q[4]),
        .I1(Q[0]),
        .O(\n_0_txsync_fsm.txsync_done_i_3__4 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txsync_done_i_1__5 ),
        .Q(RST_TXSYNC_DONE),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(txsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_sync" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_sync_70
   (Q,
    pipe_sync_fsm_rx,
    SYNC_RXDLYEN,
    O1,
    O2,
    O3,
    O4,
    O5,
    RST_TXSYNC_DONE,
    O6,
    p_0_in7_in,
    p_1_in8_in,
    p_0_in__0,
    SYNC_TXSYNC_START,
    I1,
    I2,
    I3,
    I4,
    txsyncallin,
    I5,
    SYNC_GEN3,
    SYNC_RATE_IDLE,
    gt_rx_elec_idle_wire_filter,
    SYNC_RXCDRLOCK,
    SYNC_RXSYNC_START,
    I6,
    I7,
    I8);
  output [5:0]Q;
  output [6:0]pipe_sync_fsm_rx;
  output SYNC_RXDLYEN;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output [0:0]RST_TXSYNC_DONE;
  output O6;
  input p_0_in7_in;
  input p_1_in8_in;
  input p_0_in__0;
  input SYNC_TXSYNC_START;
  input I1;
  input I2;
  input I3;
  input I4;
  input txsyncallin;
  input I5;
  input SYNC_GEN3;
  input SYNC_RATE_IDLE;
  input [0:0]gt_rx_elec_idle_wire_filter;
  input SYNC_RXCDRLOCK;
  input SYNC_RXSYNC_START;
  input I6;
  input I7;
  input I8;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [5:0]Q;
  wire [0:0]RST_TXSYNC_DONE;
  wire SYNC_GEN3;
  wire SYNC_RATE_IDLE;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYEN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire [5:0]fsm_tx;
  wire fsm_tx22_out;
  wire gen3_reg1;
  wire gen3_reg2;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_60 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_3__6 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2__6 ;
  wire \n_0_txsync_fsm.txdlyen_i_1__6 ;
  wire \n_0_txsync_fsm.txdlyen_i_3__6 ;
  wire \n_0_txsync_fsm.txsync_done_i_1__6 ;
  wire \n_0_txsync_fsm.txsync_done_i_2__6 ;
  wire \n_0_txsync_fsm.txsync_done_i_3__5 ;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire p_1_in8_in;
  wire [6:0]pipe_sync_fsm_rx;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlyen;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncallin;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_GEN3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h00100000)) 
     \gtx_channel.gtxe2_channel_i_i_10__2 
       (.I0(\n_0_gtx_channel.gtxe2_channel_i_i_60 ),
        .I1(pipe_sync_fsm_rx[5]),
        .I2(pipe_sync_fsm_rx[3]),
        .I3(pipe_sync_fsm_rx[2]),
        .I4(rxsync_donem_reg2),
        .O(O1));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_12__6 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O4));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_13__6 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_14__2 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O5));
LUT4 #(
    .INIT(16'hFFFE)) 
     \gtx_channel.gtxe2_channel_i_i_60 
       (.I0(pipe_sync_fsm_rx[0]),
        .I1(pipe_sync_fsm_rx[1]),
        .I2(pipe_sync_fsm_rx[6]),
        .I3(pipe_sync_fsm_rx[4]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_60 ));
LUT4 #(
    .INIT(16'h0002)) 
     \gtx_channel.gtxe2_channel_i_i_9__6 
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[3]),
        .I2(pipe_sync_fsm_rx[5]),
        .I3(\n_0_gtx_channel.gtxe2_channel_i_i_60 ),
        .O(O2));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I2),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I6),
        .Q(rxdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(gt_rx_elec_idle_wire_filter),
        .Q(rxelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I7),
        .Q(rxphaligndone_m_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I8),
        .Q(rxphaligndone_s_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I5),
        .Q(rxsync_donem_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(p_0_in__0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipe_sync_fsm_rx[0]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[1]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[2]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[3]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[4]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[5]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.fsm_rx_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[6]),
        .R(1'b0));
FDRE \rxsync_fsm_disable.rxdlyen_reg 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(SYNC_RXDLYEN),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I3),
        .Q(txdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncallin),
        .Q(txphaligndone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(I4),
        .Q(txphinitdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'hF2FF)) 
     \txsync_fsm.fsm_tx[0]_i_1__6 
       (.I0(Q[0]),
        .I1(txsync_start_reg2),
        .I2(Q[5]),
        .I3(\n_0_txsync_fsm.fsm_tx[5]_i_2__6 ),
        .O(fsm_tx[0]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[1]_i_1__6 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__6 ),
        .I1(Q[0]),
        .I2(txsync_start_reg2),
        .I3(Q[1]),
        .I4(mmcm_lock_reg2),
        .O(fsm_tx[1]));
LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
     \txsync_fsm.fsm_tx[2]_i_1__6 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__6 ),
        .I1(Q[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(Q[2]),
        .O(fsm_tx[2]));
LUT6 #(
    .INIT(64'h08080808AA080808)) 
     \txsync_fsm.fsm_tx[3]_i_1__6 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__6 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[2]),
        .I4(txdlysresetdone_reg2),
        .I5(txdlysresetdone_reg3),
        .O(fsm_tx[3]));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[4]_i_1__6 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__6 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[4]),
        .I4(\n_0_txsync_fsm.fsm_tx[4]_i_3__6 ),
        .O(fsm_tx[4]));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_2__6 
       (.I0(txphinitdone_reg3),
        .I1(txphinitdone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(fsm_tx22_out));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_3__6 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_3__6 ));
LUT6 #(
    .INIT(64'hAA20202000000000)) 
     \txsync_fsm.fsm_tx[5]_i_1__6 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__6 ),
        .I1(txphaligndone_reg3),
        .I2(txphaligndone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .I5(Q[4]),
        .O(fsm_tx[5]));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     \txsync_fsm.fsm_tx[5]_i_2__6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2__6 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[0]),
        .Q(Q[0]),
        .S(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[1]),
        .Q(Q[1]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[2]),
        .Q(Q[2]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[3]),
        .Q(Q[3]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[4]),
        .Q(Q[4]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm_tx[5]),
        .Q(Q[5]),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h4)) 
     \txsync_fsm.txdlyen_i_1__6 
       (.I0(txdlyen),
        .I1(O6),
        .O(\n_0_txsync_fsm.txdlyen_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
     \txsync_fsm.txdlyen_i_2__6 
       (.I0(txsync_start_reg2),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(\n_0_txsync_fsm.txdlyen_i_3__6 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(txdlyen));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txdlyen_i_3__6 
       (.I0(Q[1]),
        .I1(Q[5]),
        .O(\n_0_txsync_fsm.txdlyen_i_3__6 ));
FDRE \txsync_fsm.txdlyen_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txdlyen_i_1__6 ),
        .Q(O6),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0400FFFF04000000)) 
     \txsync_fsm.txsync_done_i_1__6 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2__6 ),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(\n_0_txsync_fsm.txsync_done_i_3__5 ),
        .I4(txdlyen),
        .I5(RST_TXSYNC_DONE),
        .O(\n_0_txsync_fsm.txsync_done_i_1__6 ));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txsync_done_i_2__6 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\n_0_txsync_fsm.txsync_done_i_2__6 ));
LUT2 #(
    .INIT(4'h1)) 
     \txsync_fsm.txsync_done_i_3__5 
       (.I0(Q[4]),
        .I1(Q[0]),
        .O(\n_0_txsync_fsm.txsync_done_i_3__5 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txsync_done_i_1__6 ),
        .Q(RST_TXSYNC_DONE),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(txsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(I1),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_user" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_user
   (O21,
    p_2_in,
    p_0_in7_in,
    p_1_in8_in,
    USER_OOBCLK,
    Q,
    RST_RXCDRLOCK,
    gt_rx_phy_status_wire_filter,
    user_rx_converge,
    O1,
    O2,
    RST_RESETDONE,
    O3,
    gt_rx_elec_idle_wire_filter,
    I6,
    I1,
    p_0_in__0,
    I2,
    CLK_PCLK_SEL,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I3,
    RST_RXUSRCLK_RESET,
    pipe_rxstatus,
    out1,
    RST_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    rate_gen3,
    USER_RXEQ_ADAPT_DONE,
    USER_RESETOVRD_START,
    RST_PHYSTATUS,
    I4);
  output O21;
  output p_2_in;
  output p_0_in7_in;
  output p_1_in8_in;
  output USER_OOBCLK;
  output [6:0]Q;
  output [0:0]RST_RXCDRLOCK;
  output [0:0]gt_rx_phy_status_wire_filter;
  output [0:0]user_rx_converge;
  output O1;
  output O2;
  output [0:0]RST_RESETDONE;
  output O3;
  input [0:0]gt_rx_elec_idle_wire_filter;
  input I6;
  input I1;
  input p_0_in__0;
  input I2;
  input [0:0]CLK_PCLK_SEL;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I3;
  input RST_RXUSRCLK_RESET;
  input [0:0]pipe_rxstatus;
  input [0:0]out1;
  input [0:0]RST_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input [0:0]rate_gen3;
  input USER_RXEQ_ADAPT_DONE;
  input USER_RESETOVRD_START;
  input [0:0]RST_PHYSTATUS;
  input I4;

  wire [0:0]CLK_PCLK_SEL;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I6;
  wire O1;
  wire O2;
  wire O21;
  wire O3;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire [6:0]Q;
  wire [0:0]RST_PHYSTATUS;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_RESETDONE;
  wire [0:0]RST_RXCDRLOCK;
  wire RST_RXUSRCLK_RESET;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXEQ_ADAPT_DONE;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire [1:0]fsm;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire [0:0]gt_rx_phy_status_wire_filter;
  wire \n_0_converge_cnt[0]_i_1 ;
  wire \n_0_converge_cnt[0]_i_4 ;
  wire \n_0_converge_cnt[0]_i_5 ;
  wire \n_0_converge_cnt[0]_i_6 ;
  wire \n_0_converge_cnt[0]_i_7 ;
  wire \n_0_converge_cnt[0]_i_8 ;
  wire \n_0_converge_cnt_reg[0]_i_3 ;
  wire \n_0_converge_cnt_reg[10]_i_1 ;
  wire \n_0_converge_cnt_reg[10]_i_2 ;
  wire \n_0_converge_cnt_reg[11]_i_1 ;
  wire \n_0_converge_cnt_reg[11]_i_2 ;
  wire \n_0_converge_cnt_reg[12]_i_1 ;
  wire \n_0_converge_cnt_reg[12]_i_2 ;
  wire \n_0_converge_cnt_reg[13]_i_1 ;
  wire \n_0_converge_cnt_reg[13]_i_2 ;
  wire \n_0_converge_cnt_reg[14]_i_1 ;
  wire \n_0_converge_cnt_reg[14]_i_2 ;
  wire \n_0_converge_cnt_reg[15]_i_1 ;
  wire \n_0_converge_cnt_reg[15]_i_2 ;
  wire \n_0_converge_cnt_reg[16]_i_1 ;
  wire \n_0_converge_cnt_reg[16]_i_2 ;
  wire \n_0_converge_cnt_reg[17]_i_1 ;
  wire \n_0_converge_cnt_reg[17]_i_2 ;
  wire \n_0_converge_cnt_reg[18]_i_1 ;
  wire \n_0_converge_cnt_reg[18]_i_2 ;
  wire \n_0_converge_cnt_reg[19]_i_1 ;
  wire \n_0_converge_cnt_reg[19]_i_2 ;
  wire \n_0_converge_cnt_reg[1]_i_1 ;
  wire \n_0_converge_cnt_reg[1]_i_2 ;
  wire \n_0_converge_cnt_reg[20]_i_1 ;
  wire \n_0_converge_cnt_reg[20]_i_2 ;
  wire \n_0_converge_cnt_reg[21]_i_1 ;
  wire \n_0_converge_cnt_reg[2]_i_1 ;
  wire \n_0_converge_cnt_reg[2]_i_2 ;
  wire \n_0_converge_cnt_reg[3]_i_1 ;
  wire \n_0_converge_cnt_reg[3]_i_2 ;
  wire \n_0_converge_cnt_reg[4]_i_1 ;
  wire \n_0_converge_cnt_reg[4]_i_2 ;
  wire \n_0_converge_cnt_reg[5]_i_1 ;
  wire \n_0_converge_cnt_reg[5]_i_2 ;
  wire \n_0_converge_cnt_reg[6]_i_1 ;
  wire \n_0_converge_cnt_reg[6]_i_2 ;
  wire \n_0_converge_cnt_reg[7]_i_1 ;
  wire \n_0_converge_cnt_reg[7]_i_2 ;
  wire \n_0_converge_cnt_reg[8]_i_1 ;
  wire \n_0_converge_cnt_reg[8]_i_2 ;
  wire \n_0_converge_cnt_reg[9]_i_1 ;
  wire \n_0_converge_cnt_reg[9]_i_2 ;
  wire n_0_converge_gen3_i_1;
  wire n_0_converge_gen3_reg;
  wire n_0_gt_rxvalid_q_i_8;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_86 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_87 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_88 ;
  wire \n_0_oobclk_div.oobclk_i_1 ;
  wire [1:0]oobclk_cnt;
  wire [0:0]out1;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire [3:0]p_0_in__0__0;
  wire [1:0]p_1_in__0;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire [0:0]pipe_rxstatus;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire [0:0]rate_gen3;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [0:0]user_rx_converge;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
  assign p_2_in = rst_idle_reg2;
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1 
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .I2(rst_idle_reg2),
        .I3(I4),
        .O(\n_0_converge_cnt[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(\n_0_converge_cnt[0]_i_5 ),
        .O(sel));
LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[4]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[0]_i_4 ));
LUT6 #(
    .INIT(64'h0000AAAE0000AAFF)) 
     \converge_cnt[0]_i_5 
       (.I0(\n_0_converge_cnt[0]_i_7 ),
        .I1(\n_0_converge_cnt[0]_i_8 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(converge_cnt_reg[13]),
        .O(\n_0_converge_cnt[0]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_6 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_6 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \converge_cnt[0]_i_7 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(\n_0_converge_cnt[0]_i_7 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \converge_cnt[0]_i_8 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[0]_i_8 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[0]_i_3 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[10]_i_1 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[11]_i_1 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[12]_i_1 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[13]_i_1 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[13]_i_2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[12]_i_2 ),
        .CO({\n_0_converge_cnt_reg[16]_i_2 ,\n_0_converge_cnt_reg[15]_i_2 ,\n_0_converge_cnt_reg[14]_i_2 ,\n_0_converge_cnt_reg[13]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[15]_i_1 ,\n_0_converge_cnt_reg[14]_i_1 ,\n_0_converge_cnt_reg[13]_i_1 ,\n_0_converge_cnt_reg[12]_i_1 }),
        .S(converge_cnt_reg[15:12]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[14]_i_1 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[15]_i_1 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[16]_i_1 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[17]_i_1 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[17]_i_2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[16]_i_2 ),
        .CO({\n_0_converge_cnt_reg[20]_i_2 ,\n_0_converge_cnt_reg[19]_i_2 ,\n_0_converge_cnt_reg[18]_i_2 ,\n_0_converge_cnt_reg[17]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[19]_i_1 ,\n_0_converge_cnt_reg[18]_i_1 ,\n_0_converge_cnt_reg[17]_i_1 ,\n_0_converge_cnt_reg[16]_i_1 }),
        .S(converge_cnt_reg[19:16]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[18]_i_1 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[19]_i_1 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[1]_i_1 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[1]_i_2_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[4]_i_2 ,\n_0_converge_cnt_reg[3]_i_2 ,\n_0_converge_cnt_reg[2]_i_2 ,\n_0_converge_cnt_reg[1]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_0_converge_cnt_reg[3]_i_1 ,\n_0_converge_cnt_reg[2]_i_1 ,\n_0_converge_cnt_reg[1]_i_1 ,\n_0_converge_cnt_reg[0]_i_3 }),
        .S({converge_cnt_reg[3:1],\n_0_converge_cnt[0]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[20]_i_1 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[21]_i_1 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[21]_i_2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[20]_i_2 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2_CARRY4_O_UNCONNECTED [3:2],\n_0_converge_cnt_reg[21]_i_1 ,\n_0_converge_cnt_reg[20]_i_1 }),
        .S({\NLW_converge_cnt_reg[21]_i_2_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[2]_i_1 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[3]_i_1 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[4]_i_1 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[5]_i_1 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[5]_i_2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[4]_i_2 ),
        .CO({\n_0_converge_cnt_reg[8]_i_2 ,\n_0_converge_cnt_reg[7]_i_2 ,\n_0_converge_cnt_reg[6]_i_2 ,\n_0_converge_cnt_reg[5]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[7]_i_1 ,\n_0_converge_cnt_reg[6]_i_1 ,\n_0_converge_cnt_reg[5]_i_1 ,\n_0_converge_cnt_reg[4]_i_1 }),
        .S(converge_cnt_reg[7:4]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[6]_i_1 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[7]_i_1 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[8]_i_1 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[9]_i_1 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[9]_i_2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[8]_i_2 ),
        .CO({\n_0_converge_cnt_reg[12]_i_2 ,\n_0_converge_cnt_reg[11]_i_2 ,\n_0_converge_cnt_reg[10]_i_2 ,\n_0_converge_cnt_reg[9]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[11]_i_1 ,\n_0_converge_cnt_reg[10]_i_1 ,\n_0_converge_cnt_reg[9]_i_1 ,\n_0_converge_cnt_reg[8]_i_1 }),
        .S(converge_cnt_reg[11:8]));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1
       (.I0(rate_gen3_reg2),
        .I1(I4),
        .I2(rxeq_adapt_done_reg2),
        .I3(n_0_converge_gen3_reg),
        .O(n_0_converge_gen3_i_1));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_converge_gen3_i_1),
        .Q(n_0_converge_gen3_reg),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     gt_rx_phy_status_q_i_1
       (.I0(RST_PHYSTATUS),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(gt_rx_phy_status_wire_filter));
LUT6 #(
    .INIT(64'h2FFFFFFFFFFFFFFF)) 
     gt_rxvalid_q_i_6
       (.I0(gt_rx_elec_idle_wire_filter),
        .I1(I6),
        .I2(n_0_gt_rxvalid_q_i_8),
        .I3(rst_idle_reg2),
        .I4(I1),
        .I5(rate_idle_reg2),
        .O(O21));
LUT4 #(
    .INIT(16'h8000)) 
     gt_rxvalid_q_i_8
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[2]),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .O(n_0_gt_rxvalid_q_i_8));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_5 
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     \gtx_channel.gtxe2_channel_i_i_64 
       (.I0(\n_0_converge_cnt[0]_i_8 ),
        .I1(\n_0_converge_cnt[0]_i_7 ),
        .I2(\n_0_gtx_channel.gtxe2_channel_i_i_86 ),
        .I3(\n_0_gtx_channel.gtxe2_channel_i_i_87 ),
        .I4(\n_0_gtx_channel.gtxe2_channel_i_i_88 ),
        .I5(n_0_converge_gen3_reg),
        .O(user_rx_converge));
LUT3 #(
    .INIT(8'h01)) 
     \gtx_channel.gtxe2_channel_i_i_86 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_86 ));
LUT6 #(
    .INIT(64'h0000000000400000)) 
     \gtx_channel.gtxe2_channel_i_i_87 
       (.I0(converge_cnt_reg[7]),
        .I1(converge_cnt_reg[21]),
        .I2(converge_cnt_reg[3]),
        .I3(converge_cnt_reg[6]),
        .I4(converge_cnt_reg[13]),
        .I5(converge_cnt_reg[5]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_87 ));
LUT4 #(
    .INIT(16'h0001)) 
     \gtx_channel.gtxe2_channel_i_i_88 
       (.I0(converge_cnt_reg[2]),
        .I1(converge_cnt_reg[1]),
        .I2(converge_cnt_reg[4]),
        .I3(converge_cnt_reg[0]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_88 ));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(p_0_in__0));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_oobclk_div.oobclk_i_1 ),
        .Q(USER_OOBCLK),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(CLK_PCLK_SEL),
        .Q(pclk_sel_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_gen3),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[0]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(RST_RESETDONE));
FDRE \resetovrd_disble.fsm_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[0]),
        .R(1'b0));
FDRE \resetovrd_disble.fsm_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[2]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[3]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[4]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[5]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[6]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT2 #(
    .INIT(4'h1)) 
     resetovrd_done_reg1_i_1
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O2));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(out1),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_0[0]));
LUT5 #(
    .INIT(32'h8FF00000)) 
     \rxcdrlock_cnt[1]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_0[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[0]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[2]),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(I3),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[0]),
        .O(RST_RXCDRLOCK));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I3),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(USER_RXEQ_ADAPT_DONE),
        .Q(rxeq_adapt_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hC000444400004444)) 
     \rxvalid_cnt[0]_i_1 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0[3]),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[0]),
        .I5(rxvalid_cnt_reg__0[1]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1 
       (.I0(rxvalid_cnt_reg__0[2]),
        .I1(rxvalid_cnt_reg__0[3]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h80BF000000C00000)) 
     \rxvalid_cnt[2]_i_1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[0]),
        .I2(rxvalid_cnt_reg__0[1]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I1),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h7)) 
     \txsync_fsm.fsm_tx[5]_i_3 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(O3));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_user" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_user_34
   (O1,
    p_1_in8_in,
    p_0_in7_in,
    O2,
    O23,
    p_2_in,
    USER_OOBCLK,
    Q,
    RST_RXCDRLOCK,
    gt_rx_phy_status_wire_filter,
    user_rx_converge,
    O3,
    O4,
    RST_RESETDONE,
    O20,
    I1,
    I2,
    pipe_txphaligndone,
    gt_rx_elec_idle_wire_filter,
    I7,
    I3,
    p_0_in__0,
    I4,
    CLK_PCLK_SEL,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I5,
    RST_RXUSRCLK_RESET,
    pipe_rxstatus,
    out1,
    RST_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    rate_gen3,
    USER_RXEQ_ADAPT_DONE,
    USER_RESETOVRD_START,
    RST_PHYSTATUS,
    I6);
  output O1;
  output p_1_in8_in;
  output p_0_in7_in;
  output O2;
  output O23;
  output p_2_in;
  output USER_OOBCLK;
  output [6:0]Q;
  output [0:0]RST_RXCDRLOCK;
  output [0:0]gt_rx_phy_status_wire_filter;
  output [0:0]user_rx_converge;
  output O3;
  output O4;
  output [0:0]RST_RESETDONE;
  output [0:0]O20;
  input I1;
  input I2;
  input [1:0]pipe_txphaligndone;
  input [0:0]gt_rx_elec_idle_wire_filter;
  input I7;
  input I3;
  input p_0_in__0;
  input I4;
  input [0:0]CLK_PCLK_SEL;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I5;
  input RST_RXUSRCLK_RESET;
  input [0:0]pipe_rxstatus;
  input [0:0]out1;
  input [0:0]RST_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input [0:0]rate_gen3;
  input USER_RXEQ_ADAPT_DONE;
  input USER_RESETOVRD_START;
  input [0:0]RST_PHYSTATUS;
  input I6;

  wire [0:0]CLK_PCLK_SEL;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire O1;
  wire O2;
  wire [0:0]O20;
  wire O23;
  wire O3;
  wire O4;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire [6:0]Q;
  wire [0:0]RST_PHYSTATUS;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_RESETDONE;
  wire [0:0]RST_RXCDRLOCK;
  wire RST_RXUSRCLK_RESET;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXEQ_ADAPT_DONE;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire [1:0]fsm;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire [0:0]gt_rx_phy_status_wire_filter;
  wire \n_0_converge_cnt[0]_i_1__0 ;
  wire \n_0_converge_cnt[0]_i_4__0 ;
  wire \n_0_converge_cnt[0]_i_5__0 ;
  wire \n_0_converge_cnt[0]_i_6__0 ;
  wire \n_0_converge_cnt[0]_i_7__0 ;
  wire \n_0_converge_cnt[0]_i_8__0 ;
  wire \n_0_converge_cnt_reg[0]_i_3__0 ;
  wire \n_0_converge_cnt_reg[10]_i_1__0 ;
  wire \n_0_converge_cnt_reg[10]_i_2__0 ;
  wire \n_0_converge_cnt_reg[11]_i_1__0 ;
  wire \n_0_converge_cnt_reg[11]_i_2__0 ;
  wire \n_0_converge_cnt_reg[12]_i_1__0 ;
  wire \n_0_converge_cnt_reg[12]_i_2__0 ;
  wire \n_0_converge_cnt_reg[13]_i_1__0 ;
  wire \n_0_converge_cnt_reg[13]_i_2__0 ;
  wire \n_0_converge_cnt_reg[14]_i_1__0 ;
  wire \n_0_converge_cnt_reg[14]_i_2__0 ;
  wire \n_0_converge_cnt_reg[15]_i_1__0 ;
  wire \n_0_converge_cnt_reg[15]_i_2__0 ;
  wire \n_0_converge_cnt_reg[16]_i_1__0 ;
  wire \n_0_converge_cnt_reg[16]_i_2__0 ;
  wire \n_0_converge_cnt_reg[17]_i_1__0 ;
  wire \n_0_converge_cnt_reg[17]_i_2__0 ;
  wire \n_0_converge_cnt_reg[18]_i_1__0 ;
  wire \n_0_converge_cnt_reg[18]_i_2__0 ;
  wire \n_0_converge_cnt_reg[19]_i_1__0 ;
  wire \n_0_converge_cnt_reg[19]_i_2__0 ;
  wire \n_0_converge_cnt_reg[1]_i_1__0 ;
  wire \n_0_converge_cnt_reg[1]_i_2__0 ;
  wire \n_0_converge_cnt_reg[20]_i_1__0 ;
  wire \n_0_converge_cnt_reg[20]_i_2__0 ;
  wire \n_0_converge_cnt_reg[21]_i_1__0 ;
  wire \n_0_converge_cnt_reg[2]_i_1__0 ;
  wire \n_0_converge_cnt_reg[2]_i_2__0 ;
  wire \n_0_converge_cnt_reg[3]_i_1__0 ;
  wire \n_0_converge_cnt_reg[3]_i_2__0 ;
  wire \n_0_converge_cnt_reg[4]_i_1__0 ;
  wire \n_0_converge_cnt_reg[4]_i_2__0 ;
  wire \n_0_converge_cnt_reg[5]_i_1__0 ;
  wire \n_0_converge_cnt_reg[5]_i_2__0 ;
  wire \n_0_converge_cnt_reg[6]_i_1__0 ;
  wire \n_0_converge_cnt_reg[6]_i_2__0 ;
  wire \n_0_converge_cnt_reg[7]_i_1__0 ;
  wire \n_0_converge_cnt_reg[7]_i_2__0 ;
  wire \n_0_converge_cnt_reg[8]_i_1__0 ;
  wire \n_0_converge_cnt_reg[8]_i_2__0 ;
  wire \n_0_converge_cnt_reg[9]_i_1__0 ;
  wire \n_0_converge_cnt_reg[9]_i_2__0 ;
  wire n_0_converge_gen3_i_1__0;
  wire n_0_converge_gen3_reg;
  wire n_0_gt_rxvalid_q_i_8__0;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_83 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_84 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_85 ;
  wire \n_0_oobclk_div.oobclk_i_1__0 ;
  wire [1:0]oobclk_cnt;
  wire [0:0]out1;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire [3:0]p_0_in__0__0;
  wire [1:0]p_1_in__0;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire [0:0]pipe_rxstatus;
  wire [1:0]pipe_txphaligndone;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire [0:0]rate_gen3;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [0:0]user_rx_converge;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
  assign p_2_in = rst_idle_reg2;
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1__0 
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .I2(rst_idle_reg2),
        .I3(I6),
        .O(\n_0_converge_cnt[0]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2__0 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4__0 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(\n_0_converge_cnt[0]_i_5__0 ),
        .O(sel));
LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4__0 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[4]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[0]_i_4__0 ));
LUT6 #(
    .INIT(64'h0000AAAE0000AAFF)) 
     \converge_cnt[0]_i_5__0 
       (.I0(\n_0_converge_cnt[0]_i_7__0 ),
        .I1(\n_0_converge_cnt[0]_i_8__0 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(converge_cnt_reg[13]),
        .O(\n_0_converge_cnt[0]_i_5__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_6__0 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_6__0 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \converge_cnt[0]_i_7__0 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(\n_0_converge_cnt[0]_i_7__0 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \converge_cnt[0]_i_8__0 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[0]_i_8__0 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[0]_i_3__0 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[10]_i_1__0 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[11]_i_1__0 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[12]_i_1__0 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[13]_i_1__0 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1__0 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[13]_i_2__0_CARRY4 
       (.CI(\n_0_converge_cnt_reg[12]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[16]_i_2__0 ,\n_0_converge_cnt_reg[15]_i_2__0 ,\n_0_converge_cnt_reg[14]_i_2__0 ,\n_0_converge_cnt_reg[13]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[15]_i_1__0 ,\n_0_converge_cnt_reg[14]_i_1__0 ,\n_0_converge_cnt_reg[13]_i_1__0 ,\n_0_converge_cnt_reg[12]_i_1__0 }),
        .S(converge_cnt_reg[15:12]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[14]_i_1__0 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[15]_i_1__0 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[16]_i_1__0 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[17]_i_1__0 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1__0 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[17]_i_2__0_CARRY4 
       (.CI(\n_0_converge_cnt_reg[16]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[20]_i_2__0 ,\n_0_converge_cnt_reg[19]_i_2__0 ,\n_0_converge_cnt_reg[18]_i_2__0 ,\n_0_converge_cnt_reg[17]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[19]_i_1__0 ,\n_0_converge_cnt_reg[18]_i_1__0 ,\n_0_converge_cnt_reg[17]_i_1__0 ,\n_0_converge_cnt_reg[16]_i_1__0 }),
        .S(converge_cnt_reg[19:16]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[18]_i_1__0 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[19]_i_1__0 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[1]_i_1__0 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1__0 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[1]_i_2__0_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[4]_i_2__0 ,\n_0_converge_cnt_reg[3]_i_2__0 ,\n_0_converge_cnt_reg[2]_i_2__0 ,\n_0_converge_cnt_reg[1]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_0_converge_cnt_reg[3]_i_1__0 ,\n_0_converge_cnt_reg[2]_i_1__0 ,\n_0_converge_cnt_reg[1]_i_1__0 ,\n_0_converge_cnt_reg[0]_i_3__0 }),
        .S({converge_cnt_reg[3:1],\n_0_converge_cnt[0]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[20]_i_1__0 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[21]_i_1__0 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1__0 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[21]_i_2__0_CARRY4 
       (.CI(\n_0_converge_cnt_reg[20]_i_2__0 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_O_UNCONNECTED [3:2],\n_0_converge_cnt_reg[21]_i_1__0 ,\n_0_converge_cnt_reg[20]_i_1__0 }),
        .S({\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[2]_i_1__0 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[3]_i_1__0 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[4]_i_1__0 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[5]_i_1__0 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1__0 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[5]_i_2__0_CARRY4 
       (.CI(\n_0_converge_cnt_reg[4]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[8]_i_2__0 ,\n_0_converge_cnt_reg[7]_i_2__0 ,\n_0_converge_cnt_reg[6]_i_2__0 ,\n_0_converge_cnt_reg[5]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[7]_i_1__0 ,\n_0_converge_cnt_reg[6]_i_1__0 ,\n_0_converge_cnt_reg[5]_i_1__0 ,\n_0_converge_cnt_reg[4]_i_1__0 }),
        .S(converge_cnt_reg[7:4]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[6]_i_1__0 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[7]_i_1__0 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[8]_i_1__0 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[9]_i_1__0 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1__0 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[9]_i_2__0_CARRY4 
       (.CI(\n_0_converge_cnt_reg[8]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[12]_i_2__0 ,\n_0_converge_cnt_reg[11]_i_2__0 ,\n_0_converge_cnt_reg[10]_i_2__0 ,\n_0_converge_cnt_reg[9]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[11]_i_1__0 ,\n_0_converge_cnt_reg[10]_i_1__0 ,\n_0_converge_cnt_reg[9]_i_1__0 ,\n_0_converge_cnt_reg[8]_i_1__0 }),
        .S(converge_cnt_reg[11:8]));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1__0
       (.I0(rate_gen3_reg2),
        .I1(I6),
        .I2(rxeq_adapt_done_reg2),
        .I3(n_0_converge_gen3_reg),
        .O(n_0_converge_gen3_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(I4),
        .CE(1'b1),
        .D(n_0_converge_gen3_i_1__0),
        .Q(n_0_converge_gen3_reg),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     gt_rx_phy_status_q_i_1__0
       (.I0(RST_PHYSTATUS),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(gt_rx_phy_status_wire_filter));
LUT6 #(
    .INIT(64'h2FFFFFFFFFFFFFFF)) 
     gt_rxvalid_q_i_6__0
       (.I0(gt_rx_elec_idle_wire_filter),
        .I1(I7),
        .I2(n_0_gt_rxvalid_q_i_8__0),
        .I3(rst_idle_reg2),
        .I4(I3),
        .I5(rate_idle_reg2),
        .O(O23));
LUT4 #(
    .INIT(16'h8000)) 
     gt_rxvalid_q_i_8__0
       (.I0(rxvalid_cnt_reg__0__0[3]),
        .I1(rxvalid_cnt_reg__0__0[2]),
        .I2(rxvalid_cnt_reg__0__0[0]),
        .I3(rxvalid_cnt_reg__0__0[1]),
        .O(n_0_gt_rxvalid_q_i_8__0));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_5__0 
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O3));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     \gtx_channel.gtxe2_channel_i_i_63 
       (.I0(\n_0_converge_cnt[0]_i_8__0 ),
        .I1(\n_0_converge_cnt[0]_i_7__0 ),
        .I2(\n_0_gtx_channel.gtxe2_channel_i_i_83 ),
        .I3(\n_0_gtx_channel.gtxe2_channel_i_i_84 ),
        .I4(\n_0_gtx_channel.gtxe2_channel_i_i_85 ),
        .I5(n_0_converge_gen3_reg),
        .O(user_rx_converge));
LUT3 #(
    .INIT(8'h01)) 
     \gtx_channel.gtxe2_channel_i_i_83 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_83 ));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gtx_channel.gtxe2_channel_i_i_84 
       (.I0(converge_cnt_reg[1]),
        .I1(converge_cnt_reg[0]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[4]),
        .I4(converge_cnt_reg[3]),
        .I5(converge_cnt_reg[2]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_84 ));
LUT4 #(
    .INIT(16'h0400)) 
     \gtx_channel.gtxe2_channel_i_i_85 
       (.I0(converge_cnt_reg[6]),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[7]),
        .I3(converge_cnt_reg[21]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_85 ));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1__0 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1__0 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(I4),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(p_0_in__0));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(I4),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1__0 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1__0 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(I4),
        .CE(1'b1),
        .D(\n_0_oobclk_div.oobclk_i_1__0 ),
        .Q(USER_OOBCLK),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(CLK_PCLK_SEL),
        .Q(pclk_sel_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(rate_gen3),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[1]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(RST_RESETDONE));
FDRE \resetovrd_disble.fsm_reg[0] 
       (.C(I4),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[0]),
        .R(1'b0));
FDRE \resetovrd_disble.fsm_reg[1] 
       (.C(I4),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[0] 
       (.C(I4),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[1] 
       (.C(I4),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[2] 
       (.C(I4),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[2]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[3] 
       (.C(I4),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[3]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[4] 
       (.C(I4),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[4]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[5] 
       (.C(I4),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[5]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[6] 
       (.C(I4),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[6]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT2 #(
    .INIT(4'h1)) 
     resetovrd_done_reg1_i_1__0
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O4));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(out1),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1__0 
       (.I0(rxcdrlock_cnt_reg__0__0[0]),
        .I1(rxcdrlock_cnt_reg__0__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0__0[1]),
        .I4(rxcdrlock_cnt_reg__0__0[3]),
        .O(p_0_in__0_0[0]));
LUT5 #(
    .INIT(32'h8FF00000)) 
     \rxcdrlock_cnt[1]_i_1__0 
       (.I0(rxcdrlock_cnt_reg__0__0[3]),
        .I1(rxcdrlock_cnt_reg__0__0[2]),
        .I2(rxcdrlock_cnt_reg__0__0[0]),
        .I3(rxcdrlock_cnt_reg__0__0[1]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1__0 
       (.I0(rxcdrlock_cnt_reg__0__0[0]),
        .I1(rxcdrlock_cnt_reg__0__0[1]),
        .I2(rxcdrlock_cnt_reg__0__0[2]),
        .I3(rxcdrlock_cnt_reg__0__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1__0 
       (.I0(rxcdrlock_cnt_reg__0__0[0]),
        .I1(rxcdrlock_cnt_reg__0__0[1]),
        .I2(rxcdrlock_cnt_reg__0__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0__0[3]),
        .O(p_0_in__0_0[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(I4),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(rxcdrlock_cnt_reg__0__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(I4),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(rxcdrlock_cnt_reg__0__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(I4),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(rxcdrlock_cnt_reg__0__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(I4),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(rxcdrlock_cnt_reg__0__0[3]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[1]_i_1 
       (.I0(rxcdrlock_cnt_reg__0__0[2]),
        .I1(rxcdrlock_cnt_reg__0__0[3]),
        .I2(I5),
        .I3(rxcdrlock_cnt_reg__0__0[1]),
        .I4(rxcdrlock_cnt_reg__0__0[0]),
        .O(RST_RXCDRLOCK));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(I5),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(USER_RXEQ_ADAPT_DONE),
        .Q(rxeq_adapt_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hC000444400004444)) 
     \rxvalid_cnt[0]_i_1__0 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0__0[3]),
        .I3(rxvalid_cnt_reg__0__0[2]),
        .I4(rxvalid_cnt_reg__0__0[0]),
        .I5(rxvalid_cnt_reg__0__0[1]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1__0 
       (.I0(rxvalid_cnt_reg__0__0[2]),
        .I1(rxvalid_cnt_reg__0__0[3]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0__0[1]),
        .I5(rxvalid_cnt_reg__0__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h80BF000000C00000)) 
     \rxvalid_cnt[2]_i_1__0 
       (.I0(rxvalid_cnt_reg__0__0[3]),
        .I1(rxvalid_cnt_reg__0__0[0]),
        .I2(rxvalid_cnt_reg__0__0[1]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1__0 
       (.I0(rxvalid_cnt_reg__0__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0__0[2]),
        .I4(rxvalid_cnt_reg__0__0[1]),
        .I5(rxvalid_cnt_reg__0__0[0]),
        .O(p_0_in__0__0[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(I4),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0__0[0]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(I4),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0__0[1]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(I4),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0__0[2]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(I4),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0__0[3]),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(I3),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h8A8A8AAA8AAA8AAA)) 
     txphaligndone_reg1_i_5
       (.I0(I1),
        .I1(I2),
        .I2(pipe_txphaligndone[1]),
        .I3(pipe_txphaligndone[0]),
        .I4(txelecidle_reg2),
        .I5(txcompliance_reg2),
        .O(O1));
LUT3 #(
    .INIT(8'h07)) 
     txphaligndone_reg1_i_7
       (.I0(txcompliance_reg2),
        .I1(txelecidle_reg2),
        .I2(pipe_txphaligndone[0]),
        .O(O2));
LUT2 #(
    .INIT(4'h7)) 
     txphinitdone_reg1_i_10
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(O20));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_user" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_user_40
   (O1,
    p_1_in8_in,
    p_0_in7_in,
    O25,
    O27,
    p_2_in,
    USER_OOBCLK,
    Q,
    RST_RXCDRLOCK,
    gt_rx_phy_status_wire_filter,
    user_rx_converge,
    O2,
    O3,
    RST_RESETDONE,
    user_active_lane,
    pipe_txphaligndone,
    p_1_in8_in_0,
    p_0_in7_in_1,
    PIPE_TXPHINITDONE,
    gt_rx_elec_idle_wire_filter,
    I8,
    I1,
    p_0_in__0,
    I2,
    CLK_PCLK_SEL,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I3,
    RST_RXUSRCLK_RESET,
    pipe_rxstatus,
    out1,
    RST_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    rate_gen3,
    USER_RXEQ_ADAPT_DONE,
    USER_RESETOVRD_START,
    RST_PHYSTATUS,
    I4);
  output O1;
  output p_1_in8_in;
  output p_0_in7_in;
  output O25;
  output O27;
  output p_2_in;
  output USER_OOBCLK;
  output [6:0]Q;
  output [0:0]RST_RXCDRLOCK;
  output [0:0]gt_rx_phy_status_wire_filter;
  output [0:0]user_rx_converge;
  output O2;
  output O3;
  output [0:0]RST_RESETDONE;
  output [0:0]user_active_lane;
  input [1:0]pipe_txphaligndone;
  input p_1_in8_in_0;
  input p_0_in7_in_1;
  input [0:0]PIPE_TXPHINITDONE;
  input [0:0]gt_rx_elec_idle_wire_filter;
  input I8;
  input I1;
  input p_0_in__0;
  input I2;
  input [0:0]CLK_PCLK_SEL;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I3;
  input RST_RXUSRCLK_RESET;
  input [0:0]pipe_rxstatus;
  input [0:0]out1;
  input [0:0]RST_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input [0:0]rate_gen3;
  input USER_RXEQ_ADAPT_DONE;
  input USER_RESETOVRD_START;
  input [0:0]RST_PHYSTATUS;
  input I4;

  wire [0:0]CLK_PCLK_SEL;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I8;
  wire O1;
  wire O2;
  wire O25;
  wire O27;
  wire O3;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire [0:0]PIPE_TXPHINITDONE;
  wire [6:0]Q;
  wire [0:0]RST_PHYSTATUS;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_RESETDONE;
  wire [0:0]RST_RXCDRLOCK;
  wire RST_RXUSRCLK_RESET;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXEQ_ADAPT_DONE;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire [1:0]fsm;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire [0:0]gt_rx_phy_status_wire_filter;
  wire \n_0_converge_cnt[0]_i_1__1 ;
  wire \n_0_converge_cnt[0]_i_4__1 ;
  wire \n_0_converge_cnt[0]_i_5__1 ;
  wire \n_0_converge_cnt[0]_i_6__1 ;
  wire \n_0_converge_cnt[0]_i_7__1 ;
  wire \n_0_converge_cnt[0]_i_8__1 ;
  wire \n_0_converge_cnt_reg[0]_i_3__1 ;
  wire \n_0_converge_cnt_reg[10]_i_1__1 ;
  wire \n_0_converge_cnt_reg[10]_i_2__1 ;
  wire \n_0_converge_cnt_reg[11]_i_1__1 ;
  wire \n_0_converge_cnt_reg[11]_i_2__1 ;
  wire \n_0_converge_cnt_reg[12]_i_1__1 ;
  wire \n_0_converge_cnt_reg[12]_i_2__1 ;
  wire \n_0_converge_cnt_reg[13]_i_1__1 ;
  wire \n_0_converge_cnt_reg[13]_i_2__1 ;
  wire \n_0_converge_cnt_reg[14]_i_1__1 ;
  wire \n_0_converge_cnt_reg[14]_i_2__1 ;
  wire \n_0_converge_cnt_reg[15]_i_1__1 ;
  wire \n_0_converge_cnt_reg[15]_i_2__1 ;
  wire \n_0_converge_cnt_reg[16]_i_1__1 ;
  wire \n_0_converge_cnt_reg[16]_i_2__1 ;
  wire \n_0_converge_cnt_reg[17]_i_1__1 ;
  wire \n_0_converge_cnt_reg[17]_i_2__1 ;
  wire \n_0_converge_cnt_reg[18]_i_1__1 ;
  wire \n_0_converge_cnt_reg[18]_i_2__1 ;
  wire \n_0_converge_cnt_reg[19]_i_1__1 ;
  wire \n_0_converge_cnt_reg[19]_i_2__1 ;
  wire \n_0_converge_cnt_reg[1]_i_1__1 ;
  wire \n_0_converge_cnt_reg[1]_i_2__1 ;
  wire \n_0_converge_cnt_reg[20]_i_1__1 ;
  wire \n_0_converge_cnt_reg[20]_i_2__1 ;
  wire \n_0_converge_cnt_reg[21]_i_1__1 ;
  wire \n_0_converge_cnt_reg[2]_i_1__1 ;
  wire \n_0_converge_cnt_reg[2]_i_2__1 ;
  wire \n_0_converge_cnt_reg[3]_i_1__1 ;
  wire \n_0_converge_cnt_reg[3]_i_2__1 ;
  wire \n_0_converge_cnt_reg[4]_i_1__1 ;
  wire \n_0_converge_cnt_reg[4]_i_2__1 ;
  wire \n_0_converge_cnt_reg[5]_i_1__1 ;
  wire \n_0_converge_cnt_reg[5]_i_2__1 ;
  wire \n_0_converge_cnt_reg[6]_i_1__1 ;
  wire \n_0_converge_cnt_reg[6]_i_2__1 ;
  wire \n_0_converge_cnt_reg[7]_i_1__1 ;
  wire \n_0_converge_cnt_reg[7]_i_2__1 ;
  wire \n_0_converge_cnt_reg[8]_i_1__1 ;
  wire \n_0_converge_cnt_reg[8]_i_2__1 ;
  wire \n_0_converge_cnt_reg[9]_i_1__1 ;
  wire \n_0_converge_cnt_reg[9]_i_2__1 ;
  wire n_0_converge_gen3_i_1__1;
  wire n_0_converge_gen3_reg;
  wire n_0_gt_rxvalid_q_i_8__1;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_92 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_93 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_94 ;
  wire \n_0_oobclk_div.oobclk_i_1__1 ;
  wire [1:0]oobclk_cnt;
  wire [0:0]out1;
  wire p_0_in7_in_1;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire [3:0]p_0_in__0__0;
  wire p_1_in8_in_0;
  wire [1:0]p_1_in__0;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire [0:0]pipe_rxstatus;
  wire [1:0]pipe_txphaligndone;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire [0:0]rate_gen3;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [0:0]user_active_lane;
  wire [0:0]user_rx_converge;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
  assign p_2_in = rst_idle_reg2;
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1__1 
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .I2(rst_idle_reg2),
        .I3(I4),
        .O(\n_0_converge_cnt[0]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2__1 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4__1 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(\n_0_converge_cnt[0]_i_5__1 ),
        .O(sel));
LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4__1 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[4]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[0]_i_4__1 ));
LUT6 #(
    .INIT(64'h0000AAAE0000AAFF)) 
     \converge_cnt[0]_i_5__1 
       (.I0(\n_0_converge_cnt[0]_i_7__1 ),
        .I1(\n_0_converge_cnt[0]_i_8__1 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(converge_cnt_reg[13]),
        .O(\n_0_converge_cnt[0]_i_5__1 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_6__1 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_6__1 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \converge_cnt[0]_i_7__1 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(\n_0_converge_cnt[0]_i_7__1 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \converge_cnt[0]_i_8__1 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[0]_i_8__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[0]_i_3__1 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[10]_i_1__1 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[11]_i_1__1 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[12]_i_1__1 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[13]_i_1__1 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[13]_i_2__1_CARRY4 
       (.CI(\n_0_converge_cnt_reg[12]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[16]_i_2__1 ,\n_0_converge_cnt_reg[15]_i_2__1 ,\n_0_converge_cnt_reg[14]_i_2__1 ,\n_0_converge_cnt_reg[13]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[15]_i_1__1 ,\n_0_converge_cnt_reg[14]_i_1__1 ,\n_0_converge_cnt_reg[13]_i_1__1 ,\n_0_converge_cnt_reg[12]_i_1__1 }),
        .S(converge_cnt_reg[15:12]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[14]_i_1__1 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[15]_i_1__1 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[16]_i_1__1 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[17]_i_1__1 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[17]_i_2__1_CARRY4 
       (.CI(\n_0_converge_cnt_reg[16]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[20]_i_2__1 ,\n_0_converge_cnt_reg[19]_i_2__1 ,\n_0_converge_cnt_reg[18]_i_2__1 ,\n_0_converge_cnt_reg[17]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[19]_i_1__1 ,\n_0_converge_cnt_reg[18]_i_1__1 ,\n_0_converge_cnt_reg[17]_i_1__1 ,\n_0_converge_cnt_reg[16]_i_1__1 }),
        .S(converge_cnt_reg[19:16]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[18]_i_1__1 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[19]_i_1__1 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[1]_i_1__1 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[1]_i_2__1_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[4]_i_2__1 ,\n_0_converge_cnt_reg[3]_i_2__1 ,\n_0_converge_cnt_reg[2]_i_2__1 ,\n_0_converge_cnt_reg[1]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_0_converge_cnt_reg[3]_i_1__1 ,\n_0_converge_cnt_reg[2]_i_1__1 ,\n_0_converge_cnt_reg[1]_i_1__1 ,\n_0_converge_cnt_reg[0]_i_3__1 }),
        .S({converge_cnt_reg[3:1],\n_0_converge_cnt[0]_i_6__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[20]_i_1__1 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[21]_i_1__1 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[21]_i_2__1_CARRY4 
       (.CI(\n_0_converge_cnt_reg[20]_i_2__1 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_O_UNCONNECTED [3:2],\n_0_converge_cnt_reg[21]_i_1__1 ,\n_0_converge_cnt_reg[20]_i_1__1 }),
        .S({\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[2]_i_1__1 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[3]_i_1__1 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[4]_i_1__1 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[5]_i_1__1 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[5]_i_2__1_CARRY4 
       (.CI(\n_0_converge_cnt_reg[4]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[8]_i_2__1 ,\n_0_converge_cnt_reg[7]_i_2__1 ,\n_0_converge_cnt_reg[6]_i_2__1 ,\n_0_converge_cnt_reg[5]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[7]_i_1__1 ,\n_0_converge_cnt_reg[6]_i_1__1 ,\n_0_converge_cnt_reg[5]_i_1__1 ,\n_0_converge_cnt_reg[4]_i_1__1 }),
        .S(converge_cnt_reg[7:4]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[6]_i_1__1 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[7]_i_1__1 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[8]_i_1__1 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[9]_i_1__1 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[9]_i_2__1_CARRY4 
       (.CI(\n_0_converge_cnt_reg[8]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[12]_i_2__1 ,\n_0_converge_cnt_reg[11]_i_2__1 ,\n_0_converge_cnt_reg[10]_i_2__1 ,\n_0_converge_cnt_reg[9]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[11]_i_1__1 ,\n_0_converge_cnt_reg[10]_i_1__1 ,\n_0_converge_cnt_reg[9]_i_1__1 ,\n_0_converge_cnt_reg[8]_i_1__1 }),
        .S(converge_cnt_reg[11:8]));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1__1
       (.I0(rate_gen3_reg2),
        .I1(I4),
        .I2(rxeq_adapt_done_reg2),
        .I3(n_0_converge_gen3_reg),
        .O(n_0_converge_gen3_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_converge_gen3_i_1__1),
        .Q(n_0_converge_gen3_reg),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     gt_rx_phy_status_q_i_1__1
       (.I0(RST_PHYSTATUS),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(gt_rx_phy_status_wire_filter));
LUT6 #(
    .INIT(64'h2FFFFFFFFFFFFFFF)) 
     gt_rxvalid_q_i_6__1
       (.I0(gt_rx_elec_idle_wire_filter),
        .I1(I8),
        .I2(n_0_gt_rxvalid_q_i_8__1),
        .I3(rst_idle_reg2),
        .I4(I1),
        .I5(rate_idle_reg2),
        .O(O27));
LUT4 #(
    .INIT(16'h8000)) 
     gt_rxvalid_q_i_8__1
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[2]),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .O(n_0_gt_rxvalid_q_i_8__1));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_5__1 
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O2));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     \gtx_channel.gtxe2_channel_i_i_66 
       (.I0(\n_0_converge_cnt[0]_i_8__1 ),
        .I1(\n_0_converge_cnt[0]_i_7__1 ),
        .I2(\n_0_gtx_channel.gtxe2_channel_i_i_92 ),
        .I3(\n_0_gtx_channel.gtxe2_channel_i_i_93 ),
        .I4(\n_0_gtx_channel.gtxe2_channel_i_i_94 ),
        .I5(n_0_converge_gen3_reg),
        .O(user_rx_converge));
LUT3 #(
    .INIT(8'h01)) 
     \gtx_channel.gtxe2_channel_i_i_92 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_92 ));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gtx_channel.gtxe2_channel_i_i_93 
       (.I0(converge_cnt_reg[1]),
        .I1(converge_cnt_reg[0]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[4]),
        .I4(converge_cnt_reg[3]),
        .I5(converge_cnt_reg[2]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_93 ));
LUT4 #(
    .INIT(16'h0400)) 
     \gtx_channel.gtxe2_channel_i_i_94 
       (.I0(converge_cnt_reg[6]),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[7]),
        .I3(converge_cnt_reg[21]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_94 ));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1__1 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1__1 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(p_0_in__0));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1__1 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1__1 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_oobclk_div.oobclk_i_1__1 ),
        .Q(USER_OOBCLK),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(CLK_PCLK_SEL),
        .Q(pclk_sel_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_gen3),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[2]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(RST_RESETDONE));
FDRE \resetovrd_disble.fsm_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[0]),
        .R(1'b0));
FDRE \resetovrd_disble.fsm_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[2]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[3]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[4]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[5]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[6]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT2 #(
    .INIT(4'h1)) 
     resetovrd_done_reg1_i_1__1
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O3));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(out1),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1__1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_0[0]));
LUT5 #(
    .INIT(32'h8FF00000)) 
     \rxcdrlock_cnt[1]_i_1__1 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1__1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1__1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_0[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[2]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[2]),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(I3),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[0]),
        .O(RST_RXCDRLOCK));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I3),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(USER_RXEQ_ADAPT_DONE),
        .Q(rxeq_adapt_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hC000444400004444)) 
     \rxvalid_cnt[0]_i_1__1 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0[3]),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[0]),
        .I5(rxvalid_cnt_reg__0[1]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1__1 
       (.I0(rxvalid_cnt_reg__0[2]),
        .I1(rxvalid_cnt_reg__0[3]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h80BF000000C00000)) 
     \rxvalid_cnt[2]_i_1__1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[0]),
        .I2(rxvalid_cnt_reg__0[1]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1__1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I1),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h7)) 
     txphaligndone_reg1_i_8
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(user_active_lane));
LUT6 #(
    .INIT(64'h0707070707FFFFFF)) 
     txphaligndone_reg1_i_9
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .I2(pipe_txphaligndone[1]),
        .I3(p_1_in8_in_0),
        .I4(p_0_in7_in_1),
        .I5(pipe_txphaligndone[0]),
        .O(O1));
LUT3 #(
    .INIT(8'h07)) 
     txphinitdone_reg1_i_8
       (.I0(txcompliance_reg2),
        .I1(txelecidle_reg2),
        .I2(PIPE_TXPHINITDONE),
        .O(O25));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_user" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_user_46
   (O1,
    O2,
    O30,
    p_2_in,
    p_0_in7_in,
    p_1_in8_in,
    USER_OOBCLK,
    Q,
    RST_RXCDRLOCK,
    gt_rx_phy_status_wire_filter,
    user_rx_converge,
    O3,
    O4,
    RST_RESETDONE,
    I1,
    I2,
    pipe_txphaligndone,
    user_active_lane,
    gt_rx_elec_idle_wire_filter,
    I9,
    I3,
    p_0_in__0,
    I4,
    CLK_PCLK_SEL,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I5,
    RST_RXUSRCLK_RESET,
    pipe_rxstatus,
    out1,
    RST_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    rate_gen3,
    USER_RXEQ_ADAPT_DONE,
    USER_RESETOVRD_START,
    RST_PHYSTATUS,
    I6);
  output O1;
  output O2;
  output O30;
  output p_2_in;
  output p_0_in7_in;
  output p_1_in8_in;
  output USER_OOBCLK;
  output [6:0]Q;
  output [0:0]RST_RXCDRLOCK;
  output [0:0]gt_rx_phy_status_wire_filter;
  output [0:0]user_rx_converge;
  output O3;
  output O4;
  output [0:0]RST_RESETDONE;
  input I1;
  input I2;
  input [1:0]pipe_txphaligndone;
  input [0:0]user_active_lane;
  input [0:0]gt_rx_elec_idle_wire_filter;
  input I9;
  input I3;
  input p_0_in__0;
  input I4;
  input [0:0]CLK_PCLK_SEL;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I5;
  input RST_RXUSRCLK_RESET;
  input [0:0]pipe_rxstatus;
  input [0:0]out1;
  input [0:0]RST_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input [0:0]rate_gen3;
  input USER_RXEQ_ADAPT_DONE;
  input USER_RESETOVRD_START;
  input [0:0]RST_PHYSTATUS;
  input I6;

  wire [0:0]CLK_PCLK_SEL;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O30;
  wire O4;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire [6:0]Q;
  wire [0:0]RST_PHYSTATUS;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_RESETDONE;
  wire [0:0]RST_RXCDRLOCK;
  wire RST_RXUSRCLK_RESET;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXEQ_ADAPT_DONE;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire [1:0]fsm;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire [0:0]gt_rx_phy_status_wire_filter;
  wire \n_0_converge_cnt[0]_i_1__2 ;
  wire \n_0_converge_cnt[0]_i_4__2 ;
  wire \n_0_converge_cnt[0]_i_5__2 ;
  wire \n_0_converge_cnt[0]_i_6__2 ;
  wire \n_0_converge_cnt[0]_i_7__2 ;
  wire \n_0_converge_cnt[0]_i_8__2 ;
  wire \n_0_converge_cnt_reg[0]_i_3__2 ;
  wire \n_0_converge_cnt_reg[10]_i_1__2 ;
  wire \n_0_converge_cnt_reg[10]_i_2__2 ;
  wire \n_0_converge_cnt_reg[11]_i_1__2 ;
  wire \n_0_converge_cnt_reg[11]_i_2__2 ;
  wire \n_0_converge_cnt_reg[12]_i_1__2 ;
  wire \n_0_converge_cnt_reg[12]_i_2__2 ;
  wire \n_0_converge_cnt_reg[13]_i_1__2 ;
  wire \n_0_converge_cnt_reg[13]_i_2__2 ;
  wire \n_0_converge_cnt_reg[14]_i_1__2 ;
  wire \n_0_converge_cnt_reg[14]_i_2__2 ;
  wire \n_0_converge_cnt_reg[15]_i_1__2 ;
  wire \n_0_converge_cnt_reg[15]_i_2__2 ;
  wire \n_0_converge_cnt_reg[16]_i_1__2 ;
  wire \n_0_converge_cnt_reg[16]_i_2__2 ;
  wire \n_0_converge_cnt_reg[17]_i_1__2 ;
  wire \n_0_converge_cnt_reg[17]_i_2__2 ;
  wire \n_0_converge_cnt_reg[18]_i_1__2 ;
  wire \n_0_converge_cnt_reg[18]_i_2__2 ;
  wire \n_0_converge_cnt_reg[19]_i_1__2 ;
  wire \n_0_converge_cnt_reg[19]_i_2__2 ;
  wire \n_0_converge_cnt_reg[1]_i_1__2 ;
  wire \n_0_converge_cnt_reg[1]_i_2__2 ;
  wire \n_0_converge_cnt_reg[20]_i_1__2 ;
  wire \n_0_converge_cnt_reg[20]_i_2__2 ;
  wire \n_0_converge_cnt_reg[21]_i_1__2 ;
  wire \n_0_converge_cnt_reg[2]_i_1__2 ;
  wire \n_0_converge_cnt_reg[2]_i_2__2 ;
  wire \n_0_converge_cnt_reg[3]_i_1__2 ;
  wire \n_0_converge_cnt_reg[3]_i_2__2 ;
  wire \n_0_converge_cnt_reg[4]_i_1__2 ;
  wire \n_0_converge_cnt_reg[4]_i_2__2 ;
  wire \n_0_converge_cnt_reg[5]_i_1__2 ;
  wire \n_0_converge_cnt_reg[5]_i_2__2 ;
  wire \n_0_converge_cnt_reg[6]_i_1__2 ;
  wire \n_0_converge_cnt_reg[6]_i_2__2 ;
  wire \n_0_converge_cnt_reg[7]_i_1__2 ;
  wire \n_0_converge_cnt_reg[7]_i_2__2 ;
  wire \n_0_converge_cnt_reg[8]_i_1__2 ;
  wire \n_0_converge_cnt_reg[8]_i_2__2 ;
  wire \n_0_converge_cnt_reg[9]_i_1__2 ;
  wire \n_0_converge_cnt_reg[9]_i_2__2 ;
  wire n_0_converge_gen3_i_1__2;
  wire n_0_converge_gen3_reg;
  wire n_0_gt_rxvalid_q_i_8__2;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_89 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_90 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_91 ;
  wire \n_0_oobclk_div.oobclk_i_1__2 ;
  wire [1:0]oobclk_cnt;
  wire [0:0]out1;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire [3:0]p_0_in__0__0;
  wire [1:0]p_1_in__0;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire [0:0]pipe_rxstatus;
  wire [1:0]pipe_txphaligndone;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire [0:0]rate_gen3;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [0:0]user_active_lane;
  wire [0:0]user_rx_converge;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
  assign p_2_in = rst_idle_reg2;
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1__2 
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .I2(rst_idle_reg2),
        .I3(I6),
        .O(\n_0_converge_cnt[0]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2__2 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4__2 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(\n_0_converge_cnt[0]_i_5__2 ),
        .O(sel));
LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4__2 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[4]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[0]_i_4__2 ));
LUT6 #(
    .INIT(64'h0000AAAE0000AAFF)) 
     \converge_cnt[0]_i_5__2 
       (.I0(\n_0_converge_cnt[0]_i_7__2 ),
        .I1(\n_0_converge_cnt[0]_i_8__2 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(converge_cnt_reg[13]),
        .O(\n_0_converge_cnt[0]_i_5__2 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_6__2 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_6__2 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \converge_cnt[0]_i_7__2 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(\n_0_converge_cnt[0]_i_7__2 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \converge_cnt[0]_i_8__2 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[0]_i_8__2 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[0]_i_3__2 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[10]_i_1__2 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[11]_i_1__2 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[12]_i_1__2 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[13]_i_1__2 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1__2 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[13]_i_2__2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[12]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[16]_i_2__2 ,\n_0_converge_cnt_reg[15]_i_2__2 ,\n_0_converge_cnt_reg[14]_i_2__2 ,\n_0_converge_cnt_reg[13]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[15]_i_1__2 ,\n_0_converge_cnt_reg[14]_i_1__2 ,\n_0_converge_cnt_reg[13]_i_1__2 ,\n_0_converge_cnt_reg[12]_i_1__2 }),
        .S(converge_cnt_reg[15:12]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[14]_i_1__2 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[15]_i_1__2 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[16]_i_1__2 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[17]_i_1__2 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1__2 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[17]_i_2__2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[16]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[20]_i_2__2 ,\n_0_converge_cnt_reg[19]_i_2__2 ,\n_0_converge_cnt_reg[18]_i_2__2 ,\n_0_converge_cnt_reg[17]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[19]_i_1__2 ,\n_0_converge_cnt_reg[18]_i_1__2 ,\n_0_converge_cnt_reg[17]_i_1__2 ,\n_0_converge_cnt_reg[16]_i_1__2 }),
        .S(converge_cnt_reg[19:16]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[18]_i_1__2 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[19]_i_1__2 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[1]_i_1__2 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1__2 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[1]_i_2__2_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[4]_i_2__2 ,\n_0_converge_cnt_reg[3]_i_2__2 ,\n_0_converge_cnt_reg[2]_i_2__2 ,\n_0_converge_cnt_reg[1]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_0_converge_cnt_reg[3]_i_1__2 ,\n_0_converge_cnt_reg[2]_i_1__2 ,\n_0_converge_cnt_reg[1]_i_1__2 ,\n_0_converge_cnt_reg[0]_i_3__2 }),
        .S({converge_cnt_reg[3:1],\n_0_converge_cnt[0]_i_6__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[20]_i_1__2 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[21]_i_1__2 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1__2 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[21]_i_2__2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[20]_i_2__2 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_O_UNCONNECTED [3:2],\n_0_converge_cnt_reg[21]_i_1__2 ,\n_0_converge_cnt_reg[20]_i_1__2 }),
        .S({\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[2]_i_1__2 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[3]_i_1__2 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[4]_i_1__2 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[5]_i_1__2 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1__2 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[5]_i_2__2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[4]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[8]_i_2__2 ,\n_0_converge_cnt_reg[7]_i_2__2 ,\n_0_converge_cnt_reg[6]_i_2__2 ,\n_0_converge_cnt_reg[5]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[7]_i_1__2 ,\n_0_converge_cnt_reg[6]_i_1__2 ,\n_0_converge_cnt_reg[5]_i_1__2 ,\n_0_converge_cnt_reg[4]_i_1__2 }),
        .S(converge_cnt_reg[7:4]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[6]_i_1__2 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[7]_i_1__2 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[8]_i_1__2 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I4),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[9]_i_1__2 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1__2 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[9]_i_2__2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[8]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[12]_i_2__2 ,\n_0_converge_cnt_reg[11]_i_2__2 ,\n_0_converge_cnt_reg[10]_i_2__2 ,\n_0_converge_cnt_reg[9]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[11]_i_1__2 ,\n_0_converge_cnt_reg[10]_i_1__2 ,\n_0_converge_cnt_reg[9]_i_1__2 ,\n_0_converge_cnt_reg[8]_i_1__2 }),
        .S(converge_cnt_reg[11:8]));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1__2
       (.I0(rate_gen3_reg2),
        .I1(I6),
        .I2(rxeq_adapt_done_reg2),
        .I3(n_0_converge_gen3_reg),
        .O(n_0_converge_gen3_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(I4),
        .CE(1'b1),
        .D(n_0_converge_gen3_i_1__2),
        .Q(n_0_converge_gen3_reg),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     gt_rx_phy_status_q_i_1__2
       (.I0(RST_PHYSTATUS),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(gt_rx_phy_status_wire_filter));
LUT6 #(
    .INIT(64'h2FFFFFFFFFFFFFFF)) 
     gt_rxvalid_q_i_6__2
       (.I0(gt_rx_elec_idle_wire_filter),
        .I1(I9),
        .I2(n_0_gt_rxvalid_q_i_8__2),
        .I3(rst_idle_reg2),
        .I4(I3),
        .I5(rate_idle_reg2),
        .O(O30));
LUT4 #(
    .INIT(16'h8000)) 
     gt_rxvalid_q_i_8__2
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[2]),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .O(n_0_gt_rxvalid_q_i_8__2));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_5__2 
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O3));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     \gtx_channel.gtxe2_channel_i_i_65 
       (.I0(\n_0_converge_cnt[0]_i_8__2 ),
        .I1(\n_0_converge_cnt[0]_i_7__2 ),
        .I2(\n_0_gtx_channel.gtxe2_channel_i_i_89 ),
        .I3(\n_0_gtx_channel.gtxe2_channel_i_i_90 ),
        .I4(\n_0_gtx_channel.gtxe2_channel_i_i_91 ),
        .I5(n_0_converge_gen3_reg),
        .O(user_rx_converge));
LUT3 #(
    .INIT(8'h01)) 
     \gtx_channel.gtxe2_channel_i_i_89 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_89 ));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gtx_channel.gtxe2_channel_i_i_90 
       (.I0(converge_cnt_reg[1]),
        .I1(converge_cnt_reg[0]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[4]),
        .I4(converge_cnt_reg[3]),
        .I5(converge_cnt_reg[2]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_90 ));
LUT4 #(
    .INIT(16'h0400)) 
     \gtx_channel.gtxe2_channel_i_i_91 
       (.I0(converge_cnt_reg[6]),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[7]),
        .I3(converge_cnt_reg[21]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_91 ));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1__2 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1__2 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(I4),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(p_0_in__0));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(I4),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1__2 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1__2 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(I4),
        .CE(1'b1),
        .D(\n_0_oobclk_div.oobclk_i_1__2 ),
        .Q(USER_OOBCLK),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(CLK_PCLK_SEL),
        .Q(pclk_sel_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(rate_gen3),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[3]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(RST_RESETDONE));
FDRE \resetovrd_disble.fsm_reg[0] 
       (.C(I4),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[0]),
        .R(1'b0));
FDRE \resetovrd_disble.fsm_reg[1] 
       (.C(I4),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[0] 
       (.C(I4),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[1] 
       (.C(I4),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[2] 
       (.C(I4),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[2]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[3] 
       (.C(I4),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[3]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[4] 
       (.C(I4),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[4]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[5] 
       (.C(I4),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[5]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[6] 
       (.C(I4),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[6]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT2 #(
    .INIT(4'h1)) 
     resetovrd_done_reg1_i_1__2
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O4));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(out1),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1__2 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_0[0]));
LUT5 #(
    .INIT(32'h8FF00000)) 
     \rxcdrlock_cnt[1]_i_1__2 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1__2 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1__2 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_0[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(I4),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(I4),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(I4),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(I4),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[3]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[2]),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(I5),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[0]),
        .O(RST_RXCDRLOCK));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(I5),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(USER_RXEQ_ADAPT_DONE),
        .Q(rxeq_adapt_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hC000444400004444)) 
     \rxvalid_cnt[0]_i_1__2 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0[3]),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[0]),
        .I5(rxvalid_cnt_reg__0[1]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1__2 
       (.I0(rxvalid_cnt_reg__0[2]),
        .I1(rxvalid_cnt_reg__0[3]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h80BF000000C00000)) 
     \rxvalid_cnt[2]_i_1__2 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[0]),
        .I2(rxvalid_cnt_reg__0[1]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1__2 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(I4),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(I4),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(I4),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(I4),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(I3),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hBBABBBABAAAABBAB)) 
     txphaligndone_reg1_i_4
       (.I0(O2),
        .I1(I1),
        .I2(I2),
        .I3(pipe_txphaligndone[0]),
        .I4(user_active_lane),
        .I5(pipe_txphaligndone[1]),
        .O(O1));
LUT2 #(
    .INIT(4'h7)) 
     txphinitdone_reg1_i_9
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(O2));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I4),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I4),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_user" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_user_53
   (O1,
    p_0_in7_in,
    p_1_in8_in,
    O33,
    p_2_in,
    USER_OOBCLK,
    Q,
    RST_RXCDRLOCK,
    gt_rx_phy_status_wire_filter,
    p_216_out,
    O2,
    O3,
    RST_RESETDONE,
    O4,
    I1,
    I2,
    I3,
    user_active_lane,
    I4,
    PIPE_TXPHINITDONE,
    gt_rx_elec_idle_wire_filter,
    I10,
    I5,
    p_0_in__0,
    I6,
    CLK_PCLK_SEL,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I7,
    RST_RXUSRCLK_RESET,
    pipe_rxstatus,
    out1,
    RST_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    rate_gen3,
    USER_RXEQ_ADAPT_DONE,
    USER_RESETOVRD_START,
    RST_PHYSTATUS,
    I8);
  output O1;
  output p_0_in7_in;
  output p_1_in8_in;
  output O33;
  output p_2_in;
  output USER_OOBCLK;
  output [6:0]Q;
  output [0:0]RST_RXCDRLOCK;
  output [0:0]gt_rx_phy_status_wire_filter;
  output p_216_out;
  output O2;
  output O3;
  output [0:0]RST_RESETDONE;
  output [0:0]O4;
  input I1;
  input I2;
  input I3;
  input [0:0]user_active_lane;
  input I4;
  input [1:0]PIPE_TXPHINITDONE;
  input [0:0]gt_rx_elec_idle_wire_filter;
  input I10;
  input I5;
  input p_0_in__0;
  input I6;
  input [0:0]CLK_PCLK_SEL;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I7;
  input RST_RXUSRCLK_RESET;
  input [0:0]pipe_rxstatus;
  input [0:0]out1;
  input [0:0]RST_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input [0:0]rate_gen3;
  input USER_RXEQ_ADAPT_DONE;
  input USER_RESETOVRD_START;
  input [0:0]RST_PHYSTATUS;
  input I8;

  wire [0:0]CLK_PCLK_SEL;
  wire I1;
  wire I10;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O2;
  wire O3;
  wire O33;
  wire [0:0]O4;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire [1:0]PIPE_TXPHINITDONE;
  wire [6:0]Q;
  wire [0:0]RST_PHYSTATUS;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_RESETDONE;
  wire [0:0]RST_RXCDRLOCK;
  wire RST_RXUSRCLK_RESET;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXEQ_ADAPT_DONE;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire [1:0]fsm;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire [0:0]gt_rx_phy_status_wire_filter;
  wire \n_0_converge_cnt[0]_i_1__3 ;
  wire \n_0_converge_cnt[0]_i_4__3 ;
  wire \n_0_converge_cnt[0]_i_5__3 ;
  wire \n_0_converge_cnt[0]_i_6__3 ;
  wire \n_0_converge_cnt_reg[0]_i_3__3 ;
  wire \n_0_converge_cnt_reg[10]_i_1__3 ;
  wire \n_0_converge_cnt_reg[10]_i_2__3 ;
  wire \n_0_converge_cnt_reg[11]_i_1__3 ;
  wire \n_0_converge_cnt_reg[11]_i_2__3 ;
  wire \n_0_converge_cnt_reg[12]_i_1__3 ;
  wire \n_0_converge_cnt_reg[12]_i_2__3 ;
  wire \n_0_converge_cnt_reg[13]_i_1__3 ;
  wire \n_0_converge_cnt_reg[13]_i_2__3 ;
  wire \n_0_converge_cnt_reg[14]_i_1__3 ;
  wire \n_0_converge_cnt_reg[14]_i_2__3 ;
  wire \n_0_converge_cnt_reg[15]_i_1__3 ;
  wire \n_0_converge_cnt_reg[15]_i_2__3 ;
  wire \n_0_converge_cnt_reg[16]_i_1__3 ;
  wire \n_0_converge_cnt_reg[16]_i_2__3 ;
  wire \n_0_converge_cnt_reg[17]_i_1__3 ;
  wire \n_0_converge_cnt_reg[17]_i_2__3 ;
  wire \n_0_converge_cnt_reg[18]_i_1__3 ;
  wire \n_0_converge_cnt_reg[18]_i_2__3 ;
  wire \n_0_converge_cnt_reg[19]_i_1__3 ;
  wire \n_0_converge_cnt_reg[19]_i_2__3 ;
  wire \n_0_converge_cnt_reg[1]_i_1__3 ;
  wire \n_0_converge_cnt_reg[1]_i_2__3 ;
  wire \n_0_converge_cnt_reg[20]_i_1__3 ;
  wire \n_0_converge_cnt_reg[20]_i_2__3 ;
  wire \n_0_converge_cnt_reg[21]_i_1__3 ;
  wire \n_0_converge_cnt_reg[2]_i_1__3 ;
  wire \n_0_converge_cnt_reg[2]_i_2__3 ;
  wire \n_0_converge_cnt_reg[3]_i_1__3 ;
  wire \n_0_converge_cnt_reg[3]_i_2__3 ;
  wire \n_0_converge_cnt_reg[4]_i_1__3 ;
  wire \n_0_converge_cnt_reg[4]_i_2__3 ;
  wire \n_0_converge_cnt_reg[5]_i_1__3 ;
  wire \n_0_converge_cnt_reg[5]_i_2__3 ;
  wire \n_0_converge_cnt_reg[6]_i_1__3 ;
  wire \n_0_converge_cnt_reg[6]_i_2__3 ;
  wire \n_0_converge_cnt_reg[7]_i_1__3 ;
  wire \n_0_converge_cnt_reg[7]_i_2__3 ;
  wire \n_0_converge_cnt_reg[8]_i_1__3 ;
  wire \n_0_converge_cnt_reg[8]_i_2__3 ;
  wire \n_0_converge_cnt_reg[9]_i_1__3 ;
  wire \n_0_converge_cnt_reg[9]_i_2__3 ;
  wire n_0_converge_gen3_i_1__3;
  wire n_0_converge_gen3_reg;
  wire n_0_gt_rxvalid_q_i_8__3;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_67 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_68 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_69 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_70 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_71 ;
  wire \n_0_oobclk_div.oobclk_i_1__3 ;
  wire n_0_txphinitdone_reg1_i_3;
  wire n_0_txphinitdone_reg1_i_5;
  wire [1:0]oobclk_cnt;
  wire [0:0]out1;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire [3:0]p_0_in__0__0;
  wire [1:0]p_1_in__0;
  wire p_216_out;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire [0:0]pipe_rxstatus;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire [0:0]rate_gen3;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [0:0]user_active_lane;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2__3_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__3_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__3_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__3_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
  assign p_2_in = rst_idle_reg2;
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1__3 
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .I2(rst_idle_reg2),
        .I3(I8),
        .O(\n_0_converge_cnt[0]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2__3 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4__3 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(\n_0_converge_cnt[0]_i_5__3 ),
        .O(sel));
LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4__3 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[4]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[0]_i_4__3 ));
LUT6 #(
    .INIT(64'h0000AAAE0000AAFF)) 
     \converge_cnt[0]_i_5__3 
       (.I0(\n_0_gtx_channel.gtxe2_channel_i_i_68 ),
        .I1(\n_0_gtx_channel.gtxe2_channel_i_i_67 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(converge_cnt_reg[13]),
        .O(\n_0_converge_cnt[0]_i_5__3 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_6__3 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_6__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[0]_i_3__3 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[10]_i_1__3 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[11]_i_1__3 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[12]_i_1__3 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[13]_i_1__3 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[13]_i_2__3_CARRY4 
       (.CI(\n_0_converge_cnt_reg[12]_i_2__3 ),
        .CO({\n_0_converge_cnt_reg[16]_i_2__3 ,\n_0_converge_cnt_reg[15]_i_2__3 ,\n_0_converge_cnt_reg[14]_i_2__3 ,\n_0_converge_cnt_reg[13]_i_2__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[15]_i_1__3 ,\n_0_converge_cnt_reg[14]_i_1__3 ,\n_0_converge_cnt_reg[13]_i_1__3 ,\n_0_converge_cnt_reg[12]_i_1__3 }),
        .S(converge_cnt_reg[15:12]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[14]_i_1__3 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[15]_i_1__3 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[16]_i_1__3 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[17]_i_1__3 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[17]_i_2__3_CARRY4 
       (.CI(\n_0_converge_cnt_reg[16]_i_2__3 ),
        .CO({\n_0_converge_cnt_reg[20]_i_2__3 ,\n_0_converge_cnt_reg[19]_i_2__3 ,\n_0_converge_cnt_reg[18]_i_2__3 ,\n_0_converge_cnt_reg[17]_i_2__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[19]_i_1__3 ,\n_0_converge_cnt_reg[18]_i_1__3 ,\n_0_converge_cnt_reg[17]_i_1__3 ,\n_0_converge_cnt_reg[16]_i_1__3 }),
        .S(converge_cnt_reg[19:16]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[18]_i_1__3 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[19]_i_1__3 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[1]_i_1__3 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[1]_i_2__3_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[4]_i_2__3 ,\n_0_converge_cnt_reg[3]_i_2__3 ,\n_0_converge_cnt_reg[2]_i_2__3 ,\n_0_converge_cnt_reg[1]_i_2__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_0_converge_cnt_reg[3]_i_1__3 ,\n_0_converge_cnt_reg[2]_i_1__3 ,\n_0_converge_cnt_reg[1]_i_1__3 ,\n_0_converge_cnt_reg[0]_i_3__3 }),
        .S({converge_cnt_reg[3:1],\n_0_converge_cnt[0]_i_6__3 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[20]_i_1__3 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[21]_i_1__3 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[21]_i_2__3_CARRY4 
       (.CI(\n_0_converge_cnt_reg[20]_i_2__3 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2__3_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2__3_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__3_CARRY4_O_UNCONNECTED [3:2],\n_0_converge_cnt_reg[21]_i_1__3 ,\n_0_converge_cnt_reg[20]_i_1__3 }),
        .S({\NLW_converge_cnt_reg[21]_i_2__3_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[2]_i_1__3 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[3]_i_1__3 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[4]_i_1__3 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[5]_i_1__3 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[5]_i_2__3_CARRY4 
       (.CI(\n_0_converge_cnt_reg[4]_i_2__3 ),
        .CO({\n_0_converge_cnt_reg[8]_i_2__3 ,\n_0_converge_cnt_reg[7]_i_2__3 ,\n_0_converge_cnt_reg[6]_i_2__3 ,\n_0_converge_cnt_reg[5]_i_2__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[7]_i_1__3 ,\n_0_converge_cnt_reg[6]_i_1__3 ,\n_0_converge_cnt_reg[5]_i_1__3 ,\n_0_converge_cnt_reg[4]_i_1__3 }),
        .S(converge_cnt_reg[7:4]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[6]_i_1__3 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[7]_i_1__3 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[8]_i_1__3 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[9]_i_1__3 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[9]_i_2__3_CARRY4 
       (.CI(\n_0_converge_cnt_reg[8]_i_2__3 ),
        .CO({\n_0_converge_cnt_reg[12]_i_2__3 ,\n_0_converge_cnt_reg[11]_i_2__3 ,\n_0_converge_cnt_reg[10]_i_2__3 ,\n_0_converge_cnt_reg[9]_i_2__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[11]_i_1__3 ,\n_0_converge_cnt_reg[10]_i_1__3 ,\n_0_converge_cnt_reg[9]_i_1__3 ,\n_0_converge_cnt_reg[8]_i_1__3 }),
        .S(converge_cnt_reg[11:8]));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1__3
       (.I0(rate_gen3_reg2),
        .I1(I8),
        .I2(rxeq_adapt_done_reg2),
        .I3(n_0_converge_gen3_reg),
        .O(n_0_converge_gen3_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(I6),
        .CE(1'b1),
        .D(n_0_converge_gen3_i_1__3),
        .Q(n_0_converge_gen3_reg),
        .R(1'b0));
LUT2 #(
    .INIT(4'h7)) 
     \fsm[3]_i_8 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(O4));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     gt_rx_phy_status_q_i_1__3
       (.I0(RST_PHYSTATUS),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(gt_rx_phy_status_wire_filter));
LUT6 #(
    .INIT(64'h2FFFFFFFFFFFFFFF)) 
     gt_rxvalid_q_i_6__3
       (.I0(gt_rx_elec_idle_wire_filter),
        .I1(I10),
        .I2(n_0_gt_rxvalid_q_i_8__3),
        .I3(rst_idle_reg2),
        .I4(I5),
        .I5(rate_idle_reg2),
        .O(O33));
LUT4 #(
    .INIT(16'h8000)) 
     gt_rxvalid_q_i_8__3
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[2]),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .O(n_0_gt_rxvalid_q_i_8__3));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     \gtx_channel.gtxe2_channel_i_i_58 
       (.I0(\n_0_gtx_channel.gtxe2_channel_i_i_67 ),
        .I1(\n_0_gtx_channel.gtxe2_channel_i_i_68 ),
        .I2(\n_0_gtx_channel.gtxe2_channel_i_i_69 ),
        .I3(\n_0_gtx_channel.gtxe2_channel_i_i_70 ),
        .I4(\n_0_gtx_channel.gtxe2_channel_i_i_71 ),
        .I5(n_0_converge_gen3_reg),
        .O(p_216_out));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_5__3 
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O2));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gtx_channel.gtxe2_channel_i_i_67 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_67 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \gtx_channel.gtxe2_channel_i_i_68 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_68 ));
LUT3 #(
    .INIT(8'h01)) 
     \gtx_channel.gtxe2_channel_i_i_69 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_69 ));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gtx_channel.gtxe2_channel_i_i_70 
       (.I0(converge_cnt_reg[1]),
        .I1(converge_cnt_reg[0]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[4]),
        .I4(converge_cnt_reg[3]),
        .I5(converge_cnt_reg[2]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_70 ));
LUT4 #(
    .INIT(16'h0400)) 
     \gtx_channel.gtxe2_channel_i_i_71 
       (.I0(converge_cnt_reg[6]),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[7]),
        .I3(converge_cnt_reg[21]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_71 ));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1__3 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1__3 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(I6),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(p_0_in__0));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(I6),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1__3 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1__3 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(I6),
        .CE(1'b1),
        .D(\n_0_oobclk_div.oobclk_i_1__3 ),
        .Q(USER_OOBCLK),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(CLK_PCLK_SEL),
        .Q(pclk_sel_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(rate_gen3),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[4]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(RST_RESETDONE));
FDRE \resetovrd_disble.fsm_reg[0] 
       (.C(I6),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[0]),
        .R(1'b0));
FDRE \resetovrd_disble.fsm_reg[1] 
       (.C(I6),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[0] 
       (.C(I6),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[1] 
       (.C(I6),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[2] 
       (.C(I6),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[2]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[3] 
       (.C(I6),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[3]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[4] 
       (.C(I6),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[4]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[5] 
       (.C(I6),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[5]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[6] 
       (.C(I6),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[6]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT2 #(
    .INIT(4'h1)) 
     resetovrd_done_reg1_i_1__3
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O3));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(out1),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1__3 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_0[0]));
LUT5 #(
    .INIT(32'h8FF00000)) 
     \rxcdrlock_cnt[1]_i_1__3 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1__3 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1__3 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_0[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(I6),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(I6),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(I6),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(I6),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[4]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[2]),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(I7),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[0]),
        .O(RST_RXCDRLOCK));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(I7),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(USER_RXEQ_ADAPT_DONE),
        .Q(rxeq_adapt_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hC000444400004444)) 
     \rxvalid_cnt[0]_i_1__3 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0[3]),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[0]),
        .I5(rxvalid_cnt_reg__0[1]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1__3 
       (.I0(rxvalid_cnt_reg__0[2]),
        .I1(rxvalid_cnt_reg__0[3]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h80BF000000C00000)) 
     \rxvalid_cnt[2]_i_1__3 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[0]),
        .I2(rxvalid_cnt_reg__0[1]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1__3 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(I6),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(I6),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(I6),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(I6),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(I5),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0000AAA022202220)) 
     txphinitdone_reg1_i_1
       (.I0(I1),
        .I1(n_0_txphinitdone_reg1_i_3),
        .I2(I2),
        .I3(I3),
        .I4(n_0_txphinitdone_reg1_i_5),
        .I5(user_active_lane),
        .O(O1));
LUT5 #(
    .INIT(32'h15FF1515)) 
     txphinitdone_reg1_i_3
       (.I0(PIPE_TXPHINITDONE[0]),
        .I1(txelecidle_reg2),
        .I2(txcompliance_reg2),
        .I3(I4),
        .I4(I2),
        .O(n_0_txphinitdone_reg1_i_3));
LUT6 #(
    .INIT(64'h4F4F4F4F4FFFFFFF)) 
     txphinitdone_reg1_i_5
       (.I0(I4),
        .I1(I2),
        .I2(PIPE_TXPHINITDONE[1]),
        .I3(txcompliance_reg2),
        .I4(txelecidle_reg2),
        .I5(PIPE_TXPHINITDONE[0]),
        .O(n_0_txphinitdone_reg1_i_5));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_user" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_user_59
   (O1,
    p_1_in8_in,
    p_0_in7_in,
    O36,
    O44,
    USER_OOBCLK,
    Q,
    RST_RXCDRLOCK,
    gt_rx_phy_status_wire_filter,
    p_159_out,
    O2,
    O3,
    RST_RESETDONE,
    user_active_lane,
    pipe_txphaligndone,
    p_0_in7_in_0,
    p_1_in8_in_1,
    gt_rx_elec_idle_wire_filter,
    I11,
    I1,
    reg_clock_locked,
    p_2_in,
    I2,
    p_0_in__0,
    I3,
    CLK_PCLK_SEL,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I4,
    RST_RXUSRCLK_RESET,
    pipe_rxstatus,
    out1,
    RST_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    rate_gen3,
    USER_RXEQ_ADAPT_DONE,
    USER_RESETOVRD_START,
    RST_PHYSTATUS,
    I5);
  output O1;
  output p_1_in8_in;
  output p_0_in7_in;
  output O36;
  output O44;
  output USER_OOBCLK;
  output [6:0]Q;
  output [0:0]RST_RXCDRLOCK;
  output [0:0]gt_rx_phy_status_wire_filter;
  output p_159_out;
  output O2;
  output O3;
  output [0:0]RST_RESETDONE;
  output [0:0]user_active_lane;
  input [1:0]pipe_txphaligndone;
  input p_0_in7_in_0;
  input p_1_in8_in_1;
  input [0:0]gt_rx_elec_idle_wire_filter;
  input I11;
  input I1;
  input reg_clock_locked;
  input p_2_in;
  input I2;
  input p_0_in__0;
  input I3;
  input [0:0]CLK_PCLK_SEL;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I4;
  input RST_RXUSRCLK_RESET;
  input [0:0]pipe_rxstatus;
  input [0:0]out1;
  input [0:0]RST_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input [0:0]rate_gen3;
  input USER_RXEQ_ADAPT_DONE;
  input USER_RESETOVRD_START;
  input [0:0]RST_PHYSTATUS;
  input I5;

  wire [0:0]CLK_PCLK_SEL;
  wire I1;
  wire I11;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire O36;
  wire O44;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire [6:0]Q;
  wire [0:0]RST_PHYSTATUS;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_RESETDONE;
  wire [0:0]RST_RXCDRLOCK;
  wire RST_RXUSRCLK_RESET;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXEQ_ADAPT_DONE;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire all_phystatus_rst;
  wire [21:0]converge_cnt_reg;
  wire [1:0]fsm;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire [0:0]gt_rx_phy_status_wire_filter;
  wire \n_0_converge_cnt[0]_i_1__4 ;
  wire \n_0_converge_cnt[0]_i_4__4 ;
  wire \n_0_converge_cnt[0]_i_5__4 ;
  wire \n_0_converge_cnt[0]_i_6__4 ;
  wire \n_0_converge_cnt_reg[0]_i_3__4 ;
  wire \n_0_converge_cnt_reg[10]_i_1__4 ;
  wire \n_0_converge_cnt_reg[10]_i_2__4 ;
  wire \n_0_converge_cnt_reg[11]_i_1__4 ;
  wire \n_0_converge_cnt_reg[11]_i_2__4 ;
  wire \n_0_converge_cnt_reg[12]_i_1__4 ;
  wire \n_0_converge_cnt_reg[12]_i_2__4 ;
  wire \n_0_converge_cnt_reg[13]_i_1__4 ;
  wire \n_0_converge_cnt_reg[13]_i_2__4 ;
  wire \n_0_converge_cnt_reg[14]_i_1__4 ;
  wire \n_0_converge_cnt_reg[14]_i_2__4 ;
  wire \n_0_converge_cnt_reg[15]_i_1__4 ;
  wire \n_0_converge_cnt_reg[15]_i_2__4 ;
  wire \n_0_converge_cnt_reg[16]_i_1__4 ;
  wire \n_0_converge_cnt_reg[16]_i_2__4 ;
  wire \n_0_converge_cnt_reg[17]_i_1__4 ;
  wire \n_0_converge_cnt_reg[17]_i_2__4 ;
  wire \n_0_converge_cnt_reg[18]_i_1__4 ;
  wire \n_0_converge_cnt_reg[18]_i_2__4 ;
  wire \n_0_converge_cnt_reg[19]_i_1__4 ;
  wire \n_0_converge_cnt_reg[19]_i_2__4 ;
  wire \n_0_converge_cnt_reg[1]_i_1__4 ;
  wire \n_0_converge_cnt_reg[1]_i_2__4 ;
  wire \n_0_converge_cnt_reg[20]_i_1__4 ;
  wire \n_0_converge_cnt_reg[20]_i_2__4 ;
  wire \n_0_converge_cnt_reg[21]_i_1__4 ;
  wire \n_0_converge_cnt_reg[2]_i_1__4 ;
  wire \n_0_converge_cnt_reg[2]_i_2__4 ;
  wire \n_0_converge_cnt_reg[3]_i_1__4 ;
  wire \n_0_converge_cnt_reg[3]_i_2__4 ;
  wire \n_0_converge_cnt_reg[4]_i_1__4 ;
  wire \n_0_converge_cnt_reg[4]_i_2__4 ;
  wire \n_0_converge_cnt_reg[5]_i_1__4 ;
  wire \n_0_converge_cnt_reg[5]_i_2__4 ;
  wire \n_0_converge_cnt_reg[6]_i_1__4 ;
  wire \n_0_converge_cnt_reg[6]_i_2__4 ;
  wire \n_0_converge_cnt_reg[7]_i_1__4 ;
  wire \n_0_converge_cnt_reg[7]_i_2__4 ;
  wire \n_0_converge_cnt_reg[8]_i_1__4 ;
  wire \n_0_converge_cnt_reg[8]_i_2__4 ;
  wire \n_0_converge_cnt_reg[9]_i_1__4 ;
  wire \n_0_converge_cnt_reg[9]_i_2__4 ;
  wire n_0_converge_gen3_i_1__4;
  wire n_0_converge_gen3_reg;
  wire n_0_gt_rxvalid_q_i_8__4;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_72 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_73 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_74 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_75 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_76 ;
  wire \n_0_oobclk_div.oobclk_i_1__4 ;
  wire [1:0]oobclk_cnt;
  wire [0:0]out1;
  wire p_0_in7_in_0;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_1;
  wire [3:0]p_0_in__0__0;
  wire p_159_out;
  wire p_1_in8_in_1;
  wire [1:0]p_1_in__0;
  wire p_2_in;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire [0:0]pipe_rxstatus;
  wire [1:0]pipe_txphaligndone;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire [0:0]rate_gen3;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire reg_clock_locked;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [0:0]user_active_lane;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2__4_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__4_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__4_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__4_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1__4 
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .I2(rst_idle_reg2),
        .I3(I5),
        .O(\n_0_converge_cnt[0]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2__4 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4__4 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(\n_0_converge_cnt[0]_i_5__4 ),
        .O(sel));
LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4__4 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[4]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[0]_i_4__4 ));
LUT6 #(
    .INIT(64'h0000AAAE0000AAFF)) 
     \converge_cnt[0]_i_5__4 
       (.I0(\n_0_gtx_channel.gtxe2_channel_i_i_73 ),
        .I1(\n_0_gtx_channel.gtxe2_channel_i_i_72 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(converge_cnt_reg[13]),
        .O(\n_0_converge_cnt[0]_i_5__4 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_6__4 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_6__4 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I3),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[0]_i_3__4 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I3),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[10]_i_1__4 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I3),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[11]_i_1__4 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I3),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[12]_i_1__4 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I3),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[13]_i_1__4 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1__4 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[13]_i_2__4_CARRY4 
       (.CI(\n_0_converge_cnt_reg[12]_i_2__4 ),
        .CO({\n_0_converge_cnt_reg[16]_i_2__4 ,\n_0_converge_cnt_reg[15]_i_2__4 ,\n_0_converge_cnt_reg[14]_i_2__4 ,\n_0_converge_cnt_reg[13]_i_2__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[15]_i_1__4 ,\n_0_converge_cnt_reg[14]_i_1__4 ,\n_0_converge_cnt_reg[13]_i_1__4 ,\n_0_converge_cnt_reg[12]_i_1__4 }),
        .S(converge_cnt_reg[15:12]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I3),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[14]_i_1__4 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I3),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[15]_i_1__4 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I3),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[16]_i_1__4 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I3),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[17]_i_1__4 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1__4 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[17]_i_2__4_CARRY4 
       (.CI(\n_0_converge_cnt_reg[16]_i_2__4 ),
        .CO({\n_0_converge_cnt_reg[20]_i_2__4 ,\n_0_converge_cnt_reg[19]_i_2__4 ,\n_0_converge_cnt_reg[18]_i_2__4 ,\n_0_converge_cnt_reg[17]_i_2__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[19]_i_1__4 ,\n_0_converge_cnt_reg[18]_i_1__4 ,\n_0_converge_cnt_reg[17]_i_1__4 ,\n_0_converge_cnt_reg[16]_i_1__4 }),
        .S(converge_cnt_reg[19:16]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I3),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[18]_i_1__4 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I3),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[19]_i_1__4 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I3),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[1]_i_1__4 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1__4 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[1]_i_2__4_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[4]_i_2__4 ,\n_0_converge_cnt_reg[3]_i_2__4 ,\n_0_converge_cnt_reg[2]_i_2__4 ,\n_0_converge_cnt_reg[1]_i_2__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_0_converge_cnt_reg[3]_i_1__4 ,\n_0_converge_cnt_reg[2]_i_1__4 ,\n_0_converge_cnt_reg[1]_i_1__4 ,\n_0_converge_cnt_reg[0]_i_3__4 }),
        .S({converge_cnt_reg[3:1],\n_0_converge_cnt[0]_i_6__4 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I3),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[20]_i_1__4 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I3),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[21]_i_1__4 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1__4 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[21]_i_2__4_CARRY4 
       (.CI(\n_0_converge_cnt_reg[20]_i_2__4 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2__4_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2__4_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__4_CARRY4_O_UNCONNECTED [3:2],\n_0_converge_cnt_reg[21]_i_1__4 ,\n_0_converge_cnt_reg[20]_i_1__4 }),
        .S({\NLW_converge_cnt_reg[21]_i_2__4_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I3),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[2]_i_1__4 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I3),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[3]_i_1__4 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I3),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[4]_i_1__4 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I3),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[5]_i_1__4 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1__4 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[5]_i_2__4_CARRY4 
       (.CI(\n_0_converge_cnt_reg[4]_i_2__4 ),
        .CO({\n_0_converge_cnt_reg[8]_i_2__4 ,\n_0_converge_cnt_reg[7]_i_2__4 ,\n_0_converge_cnt_reg[6]_i_2__4 ,\n_0_converge_cnt_reg[5]_i_2__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[7]_i_1__4 ,\n_0_converge_cnt_reg[6]_i_1__4 ,\n_0_converge_cnt_reg[5]_i_1__4 ,\n_0_converge_cnt_reg[4]_i_1__4 }),
        .S(converge_cnt_reg[7:4]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I3),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[6]_i_1__4 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I3),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[7]_i_1__4 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I3),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[8]_i_1__4 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I3),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[9]_i_1__4 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1__4 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[9]_i_2__4_CARRY4 
       (.CI(\n_0_converge_cnt_reg[8]_i_2__4 ),
        .CO({\n_0_converge_cnt_reg[12]_i_2__4 ,\n_0_converge_cnt_reg[11]_i_2__4 ,\n_0_converge_cnt_reg[10]_i_2__4 ,\n_0_converge_cnt_reg[9]_i_2__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[11]_i_1__4 ,\n_0_converge_cnt_reg[10]_i_1__4 ,\n_0_converge_cnt_reg[9]_i_1__4 ,\n_0_converge_cnt_reg[8]_i_1__4 }),
        .S(converge_cnt_reg[11:8]));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1__4
       (.I0(rate_gen3_reg2),
        .I1(I5),
        .I2(rxeq_adapt_done_reg2),
        .I3(n_0_converge_gen3_reg),
        .O(n_0_converge_gen3_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(I3),
        .CE(1'b1),
        .D(n_0_converge_gen3_i_1__4),
        .Q(n_0_converge_gen3_reg),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     gt_rx_phy_status_q_i_1__4
       (.I0(RST_PHYSTATUS),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(gt_rx_phy_status_wire_filter));
LUT6 #(
    .INIT(64'h2FFFFFFFFFFFFFFF)) 
     gt_rxvalid_q_i_6__4
       (.I0(gt_rx_elec_idle_wire_filter),
        .I1(I11),
        .I2(n_0_gt_rxvalid_q_i_8__4),
        .I3(rst_idle_reg2),
        .I4(I1),
        .I5(rate_idle_reg2),
        .O(O36));
LUT4 #(
    .INIT(16'h8000)) 
     gt_rxvalid_q_i_8__4
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[2]),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .O(n_0_gt_rxvalid_q_i_8__4));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     \gtx_channel.gtxe2_channel_i_i_59 
       (.I0(\n_0_gtx_channel.gtxe2_channel_i_i_72 ),
        .I1(\n_0_gtx_channel.gtxe2_channel_i_i_73 ),
        .I2(\n_0_gtx_channel.gtxe2_channel_i_i_74 ),
        .I3(\n_0_gtx_channel.gtxe2_channel_i_i_75 ),
        .I4(\n_0_gtx_channel.gtxe2_channel_i_i_76 ),
        .I5(n_0_converge_gen3_reg),
        .O(p_159_out));
(* SOFT_HLUTNM = "soft_lutpair268" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_5__4 
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O2));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gtx_channel.gtxe2_channel_i_i_72 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_72 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \gtx_channel.gtxe2_channel_i_i_73 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_73 ));
LUT3 #(
    .INIT(8'h01)) 
     \gtx_channel.gtxe2_channel_i_i_74 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_74 ));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gtx_channel.gtxe2_channel_i_i_75 
       (.I0(converge_cnt_reg[1]),
        .I1(converge_cnt_reg[0]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[4]),
        .I4(converge_cnt_reg[3]),
        .I5(converge_cnt_reg[2]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_75 ));
LUT4 #(
    .INIT(16'h0400)) 
     \gtx_channel.gtxe2_channel_i_i_76 
       (.I0(converge_cnt_reg[6]),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[7]),
        .I3(converge_cnt_reg[21]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_76 ));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1__4 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1__4 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(I3),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(p_0_in__0));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(I3),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1__4 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1__4 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(I3),
        .CE(1'b1),
        .D(\n_0_oobclk_div.oobclk_i_1__4 ),
        .Q(USER_OOBCLK),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(CLK_PCLK_SEL),
        .Q(pclk_sel_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     phy_rdy_n_int_i_1
       (.I0(reg_clock_locked),
        .I1(all_phystatus_rst),
        .O(O44));
LUT3 #(
    .INIT(8'h10)) 
     phy_rdy_n_int_i_2
       (.I0(rst_idle_reg2),
        .I1(p_2_in),
        .I2(I2),
        .O(all_phystatus_rst));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(rate_gen3),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[5]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(RST_RESETDONE));
FDRE \resetovrd_disble.fsm_reg[0] 
       (.C(I3),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[0]),
        .R(1'b0));
FDRE \resetovrd_disble.fsm_reg[1] 
       (.C(I3),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[0] 
       (.C(I3),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[1] 
       (.C(I3),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[2] 
       (.C(I3),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[2]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[3] 
       (.C(I3),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[3]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[4] 
       (.C(I3),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[4]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[5] 
       (.C(I3),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[5]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[6] 
       (.C(I3),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[6]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair268" *) 
   LUT2 #(
    .INIT(4'h1)) 
     resetovrd_done_reg1_i_1__4
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O3));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(out1),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1__4 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_1[0]));
LUT5 #(
    .INIT(32'h8FF00000)) 
     \rxcdrlock_cnt[1]_i_1__4 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_1[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1__4 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_1[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1__4 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_1[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(I3),
        .CE(1'b1),
        .D(p_0_in__0_1[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(I3),
        .CE(1'b1),
        .D(p_0_in__0_1[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(I3),
        .CE(1'b1),
        .D(p_0_in__0_1[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(I3),
        .CE(1'b1),
        .D(p_0_in__0_1[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[5]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[2]),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(I4),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[0]),
        .O(RST_RXCDRLOCK));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(I4),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(USER_RXEQ_ADAPT_DONE),
        .Q(rxeq_adapt_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hC000444400004444)) 
     \rxvalid_cnt[0]_i_1__4 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0[3]),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[0]),
        .I5(rxvalid_cnt_reg__0[1]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1__4 
       (.I0(rxvalid_cnt_reg__0[2]),
        .I1(rxvalid_cnt_reg__0[3]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h80BF000000C00000)) 
     \rxvalid_cnt[2]_i_1__4 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[0]),
        .I2(rxvalid_cnt_reg__0[1]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1__4 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(I3),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(I3),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(I3),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(I3),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(I1),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hEAEAEAEAEA000000)) 
     txphaligndone_reg1_i_3
       (.I0(pipe_txphaligndone[1]),
        .I1(txelecidle_reg2),
        .I2(txcompliance_reg2),
        .I3(p_0_in7_in_0),
        .I4(p_1_in8_in_1),
        .I5(pipe_txphaligndone[0]),
        .O(O1));
LUT2 #(
    .INIT(4'h7)) 
     txphinitdone_reg1_i_6
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(user_active_lane));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I3),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I3),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_user" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_user_65
   (txsyncallin,
    user_active_lane,
    O39,
    p_2_in,
    GT_RX_CONVERGE0,
    O1,
    O2,
    O3,
    p_0_in7_in,
    p_1_in8_in,
    USER_OOBCLK,
    Q,
    RST_RXCDRLOCK,
    gt_rx_phy_status_wire_filter,
    O4,
    O5,
    RST_RESETDONE,
    I1,
    I2,
    pipe_txphaligndone,
    I3,
    I4,
    gt_rx_elec_idle_wire_filter,
    I12,
    I5,
    p_216_out,
    p_159_out,
    user_rx_converge,
    p_0_in__0,
    I6,
    CLK_PCLK_SEL,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I7,
    RST_RXUSRCLK_RESET,
    pipe_rxstatus,
    out1,
    USER_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    USER_RATE_GEN3,
    USER_RXEQ_ADAPT_DONE,
    USER_RESETOVRD_START,
    RST_PHYSTATUS,
    I8);
  output txsyncallin;
  output [0:0]user_active_lane;
  output O39;
  output p_2_in;
  output GT_RX_CONVERGE0;
  output O1;
  output O2;
  output O3;
  output p_0_in7_in;
  output p_1_in8_in;
  output USER_OOBCLK;
  output [6:0]Q;
  output [0:0]RST_RXCDRLOCK;
  output [0:0]gt_rx_phy_status_wire_filter;
  output O4;
  output O5;
  output [0:0]RST_RESETDONE;
  input I1;
  input I2;
  input [0:0]pipe_txphaligndone;
  input I3;
  input I4;
  input [0:0]gt_rx_elec_idle_wire_filter;
  input I12;
  input I5;
  input p_216_out;
  input p_159_out;
  input [4:0]user_rx_converge;
  input p_0_in__0;
  input I6;
  input [0:0]CLK_PCLK_SEL;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I7;
  input RST_RXUSRCLK_RESET;
  input [0:0]pipe_rxstatus;
  input [0:0]out1;
  input USER_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input USER_RATE_GEN3;
  input USER_RXEQ_ADAPT_DONE;
  input USER_RESETOVRD_START;
  input [0:0]RST_PHYSTATUS;
  input I8;

  wire [0:0]CLK_PCLK_SEL;
  wire GT_RX_CONVERGE0;
  wire I1;
  wire I12;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O2;
  wire O3;
  wire O39;
  wire O4;
  wire O5;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire [6:0]Q;
  wire [0:0]RST_PHYSTATUS;
  wire [0:0]RST_RESETDONE;
  wire [0:0]RST_RXCDRLOCK;
  wire RST_RXUSRCLK_RESET;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_GEN3;
  wire USER_RATE_IDLE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXEQ_ADAPT_DONE;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire [1:0]fsm;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire [0:0]gt_rx_phy_status_wire_filter;
  wire \n_0_converge_cnt[0]_i_1__5 ;
  wire \n_0_converge_cnt[0]_i_4__5 ;
  wire \n_0_converge_cnt[0]_i_5__5 ;
  wire \n_0_converge_cnt[0]_i_6__5 ;
  wire \n_0_converge_cnt[0]_i_7__3 ;
  wire \n_0_converge_cnt[0]_i_8__3 ;
  wire \n_0_converge_cnt_reg[0]_i_3__5 ;
  wire \n_0_converge_cnt_reg[10]_i_1__5 ;
  wire \n_0_converge_cnt_reg[10]_i_2__5 ;
  wire \n_0_converge_cnt_reg[11]_i_1__5 ;
  wire \n_0_converge_cnt_reg[11]_i_2__5 ;
  wire \n_0_converge_cnt_reg[12]_i_1__5 ;
  wire \n_0_converge_cnt_reg[12]_i_2__5 ;
  wire \n_0_converge_cnt_reg[13]_i_1__5 ;
  wire \n_0_converge_cnt_reg[13]_i_2__5 ;
  wire \n_0_converge_cnt_reg[14]_i_1__5 ;
  wire \n_0_converge_cnt_reg[14]_i_2__5 ;
  wire \n_0_converge_cnt_reg[15]_i_1__5 ;
  wire \n_0_converge_cnt_reg[15]_i_2__5 ;
  wire \n_0_converge_cnt_reg[16]_i_1__5 ;
  wire \n_0_converge_cnt_reg[16]_i_2__5 ;
  wire \n_0_converge_cnt_reg[17]_i_1__5 ;
  wire \n_0_converge_cnt_reg[17]_i_2__5 ;
  wire \n_0_converge_cnt_reg[18]_i_1__5 ;
  wire \n_0_converge_cnt_reg[18]_i_2__5 ;
  wire \n_0_converge_cnt_reg[19]_i_1__5 ;
  wire \n_0_converge_cnt_reg[19]_i_2__5 ;
  wire \n_0_converge_cnt_reg[1]_i_1__5 ;
  wire \n_0_converge_cnt_reg[1]_i_2__5 ;
  wire \n_0_converge_cnt_reg[20]_i_1__5 ;
  wire \n_0_converge_cnt_reg[20]_i_2__5 ;
  wire \n_0_converge_cnt_reg[21]_i_1__5 ;
  wire \n_0_converge_cnt_reg[2]_i_1__5 ;
  wire \n_0_converge_cnt_reg[2]_i_2__5 ;
  wire \n_0_converge_cnt_reg[3]_i_1__5 ;
  wire \n_0_converge_cnt_reg[3]_i_2__5 ;
  wire \n_0_converge_cnt_reg[4]_i_1__5 ;
  wire \n_0_converge_cnt_reg[4]_i_2__5 ;
  wire \n_0_converge_cnt_reg[5]_i_1__5 ;
  wire \n_0_converge_cnt_reg[5]_i_2__5 ;
  wire \n_0_converge_cnt_reg[6]_i_1__5 ;
  wire \n_0_converge_cnt_reg[6]_i_2__5 ;
  wire \n_0_converge_cnt_reg[7]_i_1__5 ;
  wire \n_0_converge_cnt_reg[7]_i_2__5 ;
  wire \n_0_converge_cnt_reg[8]_i_1__5 ;
  wire \n_0_converge_cnt_reg[8]_i_2__5 ;
  wire \n_0_converge_cnt_reg[9]_i_1__5 ;
  wire \n_0_converge_cnt_reg[9]_i_2__5 ;
  wire n_0_converge_gen3_i_1__5;
  wire n_0_converge_gen3_reg;
  wire n_0_gt_rxvalid_q_i_8__5;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_57__2 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_77 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_78 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_79 ;
  wire \n_0_oobclk_div.oobclk_i_1__5 ;
  wire [1:0]oobclk_cnt;
  wire [0:0]out1;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire [3:0]p_0_in__0__0;
  wire p_106_out;
  wire p_159_out;
  wire [1:0]p_1_in__0;
  wire p_216_out;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire [0:0]pipe_rxstatus;
  wire [0:0]pipe_txphaligndone;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsyncallin;
  wire [0:0]user_active_lane;
  wire [4:0]user_rx_converge;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2__5_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__5_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__5_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__5_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
  assign p_2_in = rst_idle_reg2;
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1__5 
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .I2(rst_idle_reg2),
        .I3(I8),
        .O(\n_0_converge_cnt[0]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2__5 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4__5 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(\n_0_converge_cnt[0]_i_5__5 ),
        .O(sel));
LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4__5 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[4]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[0]_i_4__5 ));
LUT6 #(
    .INIT(64'h0000AAAE0000AAFF)) 
     \converge_cnt[0]_i_5__5 
       (.I0(\n_0_converge_cnt[0]_i_7__3 ),
        .I1(\n_0_converge_cnt[0]_i_8__3 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(converge_cnt_reg[13]),
        .O(\n_0_converge_cnt[0]_i_5__5 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_6__5 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_6__5 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \converge_cnt[0]_i_7__3 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(\n_0_converge_cnt[0]_i_7__3 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \converge_cnt[0]_i_8__3 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[0]_i_8__3 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[0]_i_3__5 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[10]_i_1__5 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[11]_i_1__5 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[12]_i_1__5 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[13]_i_1__5 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[13]_i_2__5_CARRY4 
       (.CI(\n_0_converge_cnt_reg[12]_i_2__5 ),
        .CO({\n_0_converge_cnt_reg[16]_i_2__5 ,\n_0_converge_cnt_reg[15]_i_2__5 ,\n_0_converge_cnt_reg[14]_i_2__5 ,\n_0_converge_cnt_reg[13]_i_2__5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[15]_i_1__5 ,\n_0_converge_cnt_reg[14]_i_1__5 ,\n_0_converge_cnt_reg[13]_i_1__5 ,\n_0_converge_cnt_reg[12]_i_1__5 }),
        .S(converge_cnt_reg[15:12]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[14]_i_1__5 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[15]_i_1__5 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[16]_i_1__5 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[17]_i_1__5 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[17]_i_2__5_CARRY4 
       (.CI(\n_0_converge_cnt_reg[16]_i_2__5 ),
        .CO({\n_0_converge_cnt_reg[20]_i_2__5 ,\n_0_converge_cnt_reg[19]_i_2__5 ,\n_0_converge_cnt_reg[18]_i_2__5 ,\n_0_converge_cnt_reg[17]_i_2__5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[19]_i_1__5 ,\n_0_converge_cnt_reg[18]_i_1__5 ,\n_0_converge_cnt_reg[17]_i_1__5 ,\n_0_converge_cnt_reg[16]_i_1__5 }),
        .S(converge_cnt_reg[19:16]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[18]_i_1__5 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[19]_i_1__5 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[1]_i_1__5 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[1]_i_2__5_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[4]_i_2__5 ,\n_0_converge_cnt_reg[3]_i_2__5 ,\n_0_converge_cnt_reg[2]_i_2__5 ,\n_0_converge_cnt_reg[1]_i_2__5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_0_converge_cnt_reg[3]_i_1__5 ,\n_0_converge_cnt_reg[2]_i_1__5 ,\n_0_converge_cnt_reg[1]_i_1__5 ,\n_0_converge_cnt_reg[0]_i_3__5 }),
        .S({converge_cnt_reg[3:1],\n_0_converge_cnt[0]_i_6__5 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[20]_i_1__5 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[21]_i_1__5 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[21]_i_2__5_CARRY4 
       (.CI(\n_0_converge_cnt_reg[20]_i_2__5 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2__5_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2__5_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__5_CARRY4_O_UNCONNECTED [3:2],\n_0_converge_cnt_reg[21]_i_1__5 ,\n_0_converge_cnt_reg[20]_i_1__5 }),
        .S({\NLW_converge_cnt_reg[21]_i_2__5_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[2]_i_1__5 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[3]_i_1__5 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[4]_i_1__5 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[5]_i_1__5 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[5]_i_2__5_CARRY4 
       (.CI(\n_0_converge_cnt_reg[4]_i_2__5 ),
        .CO({\n_0_converge_cnt_reg[8]_i_2__5 ,\n_0_converge_cnt_reg[7]_i_2__5 ,\n_0_converge_cnt_reg[6]_i_2__5 ,\n_0_converge_cnt_reg[5]_i_2__5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[7]_i_1__5 ,\n_0_converge_cnt_reg[6]_i_1__5 ,\n_0_converge_cnt_reg[5]_i_1__5 ,\n_0_converge_cnt_reg[4]_i_1__5 }),
        .S(converge_cnt_reg[7:4]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[6]_i_1__5 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[7]_i_1__5 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[8]_i_1__5 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I6),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[9]_i_1__5 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[9]_i_2__5_CARRY4 
       (.CI(\n_0_converge_cnt_reg[8]_i_2__5 ),
        .CO({\n_0_converge_cnt_reg[12]_i_2__5 ,\n_0_converge_cnt_reg[11]_i_2__5 ,\n_0_converge_cnt_reg[10]_i_2__5 ,\n_0_converge_cnt_reg[9]_i_2__5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[11]_i_1__5 ,\n_0_converge_cnt_reg[10]_i_1__5 ,\n_0_converge_cnt_reg[9]_i_1__5 ,\n_0_converge_cnt_reg[8]_i_1__5 }),
        .S(converge_cnt_reg[11:8]));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1__5
       (.I0(rate_gen3_reg2),
        .I1(I8),
        .I2(rxeq_adapt_done_reg2),
        .I3(n_0_converge_gen3_reg),
        .O(n_0_converge_gen3_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(I6),
        .CE(1'b1),
        .D(n_0_converge_gen3_i_1__5),
        .Q(n_0_converge_gen3_reg),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     gt_rx_phy_status_q_i_1__5
       (.I0(RST_PHYSTATUS),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(gt_rx_phy_status_wire_filter));
LUT6 #(
    .INIT(64'h2FFFFFFFFFFFFFFF)) 
     gt_rxvalid_q_i_6__5
       (.I0(gt_rx_elec_idle_wire_filter),
        .I1(I12),
        .I2(n_0_gt_rxvalid_q_i_8__5),
        .I3(rst_idle_reg2),
        .I4(I5),
        .I5(rate_idle_reg2),
        .O(O39));
LUT4 #(
    .INIT(16'h8000)) 
     gt_rxvalid_q_i_8__5
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[2]),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .O(n_0_gt_rxvalid_q_i_8__5));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gtx_channel.gtxe2_channel_i_i_57__2 
       (.I0(p_106_out),
        .I1(user_rx_converge[4]),
        .I2(user_rx_converge[1]),
        .I3(user_rx_converge[0]),
        .I4(user_rx_converge[3]),
        .I5(user_rx_converge[2]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_57__2 ));
(* SOFT_HLUTNM = "soft_lutpair305" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_5__5 
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O4));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     \gtx_channel.gtxe2_channel_i_i_61 
       (.I0(\n_0_converge_cnt[0]_i_8__3 ),
        .I1(\n_0_converge_cnt[0]_i_7__3 ),
        .I2(\n_0_gtx_channel.gtxe2_channel_i_i_77 ),
        .I3(\n_0_gtx_channel.gtxe2_channel_i_i_78 ),
        .I4(\n_0_gtx_channel.gtxe2_channel_i_i_79 ),
        .I5(n_0_converge_gen3_reg),
        .O(p_106_out));
LUT3 #(
    .INIT(8'h01)) 
     \gtx_channel.gtxe2_channel_i_i_77 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_77 ));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gtx_channel.gtxe2_channel_i_i_78 
       (.I0(converge_cnt_reg[1]),
        .I1(converge_cnt_reg[0]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[4]),
        .I4(converge_cnt_reg[3]),
        .I5(converge_cnt_reg[2]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_78 ));
LUT4 #(
    .INIT(16'h0400)) 
     \gtx_channel.gtxe2_channel_i_i_79 
       (.I0(converge_cnt_reg[6]),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[7]),
        .I3(converge_cnt_reg[21]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_79 ));
(* SOFT_HLUTNM = "soft_lutpair302" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \gtx_channel.gtxe2_channel_i_i_8__3 
       (.I0(\n_0_gtx_channel.gtxe2_channel_i_i_57__2 ),
        .I1(p_216_out),
        .I2(p_159_out),
        .O(GT_RX_CONVERGE0));
(* SOFT_HLUTNM = "soft_lutpair302" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \gtx_channel.gtxe2_channel_i_i_8__4 
       (.I0(\n_0_gtx_channel.gtxe2_channel_i_i_57__2 ),
        .I1(p_216_out),
        .I2(p_159_out),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair303" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \gtx_channel.gtxe2_channel_i_i_8__5 
       (.I0(\n_0_gtx_channel.gtxe2_channel_i_i_57__2 ),
        .I1(p_216_out),
        .I2(p_159_out),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair303" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \gtx_channel.gtxe2_channel_i_i_8__6 
       (.I0(\n_0_gtx_channel.gtxe2_channel_i_i_57__2 ),
        .I1(p_216_out),
        .I2(p_159_out),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair304" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1__5 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair304" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1__5 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(I6),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(p_0_in__0));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(I6),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1__5 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1__5 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(I6),
        .CE(1'b1),
        .D(\n_0_oobclk_div.oobclk_i_1__5 ),
        .Q(USER_OOBCLK),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(CLK_PCLK_SEL),
        .Q(pclk_sel_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(USER_RATE_GEN3),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(USER_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[6]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(RST_RESETDONE));
FDRE \resetovrd_disble.fsm_reg[0] 
       (.C(I6),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[0]),
        .R(1'b0));
FDRE \resetovrd_disble.fsm_reg[1] 
       (.C(I6),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[0] 
       (.C(I6),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[1] 
       (.C(I6),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[2] 
       (.C(I6),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[2]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[3] 
       (.C(I6),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[3]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[4] 
       (.C(I6),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[4]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[5] 
       (.C(I6),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[5]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[6] 
       (.C(I6),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[6]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair305" *) 
   LUT2 #(
    .INIT(4'h1)) 
     resetovrd_done_reg1_i_1__5
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O5));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(out1),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1__5 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_0[0]));
LUT5 #(
    .INIT(32'h8FF00000)) 
     \rxcdrlock_cnt[1]_i_1__5 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1__5 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1__5 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_0[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(I6),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(I6),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(I6),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(I6),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[6]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[2]),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(I7),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[0]),
        .O(RST_RXCDRLOCK));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(I7),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(USER_RXEQ_ADAPT_DONE),
        .Q(rxeq_adapt_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hC000444400004444)) 
     \rxvalid_cnt[0]_i_1__5 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0[3]),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[0]),
        .I5(rxvalid_cnt_reg__0[1]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1__5 
       (.I0(rxvalid_cnt_reg__0[2]),
        .I1(rxvalid_cnt_reg__0[3]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h80BF000000C00000)) 
     \rxvalid_cnt[2]_i_1__5 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[0]),
        .I2(rxvalid_cnt_reg__0[1]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1__5 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(I6),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(I6),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(I6),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(I6),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(I5),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h000000000000C040)) 
     txphaligndone_reg1_i_1
       (.I0(user_active_lane),
        .I1(I1),
        .I2(I2),
        .I3(pipe_txphaligndone),
        .I4(I3),
        .I5(I4),
        .O(txsyncallin));
LUT2 #(
    .INIT(4'h7)) 
     txphaligndone_reg1_i_2
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(user_active_lane));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I6),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I6),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_user" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_user_71
   (O1,
    p_1_in8_in,
    p_0_in7_in,
    O2,
    O42,
    O3,
    USER_OOBCLK,
    Q,
    RST_RXCDRLOCK,
    gt_rx_phy_status_wire_filter,
    user_rx_converge,
    O4,
    O5,
    RST_RESETDONE,
    user_active_lane,
    PIPE_TXPHINITDONE,
    p_0_in7_in_0,
    p_1_in8_in_1,
    pipe_txphaligndone,
    gt_rx_elec_idle_wire_filter,
    I13,
    I1,
    p_2_in,
    p_2_in_2,
    p_2_in_3,
    p_2_in_4,
    p_2_in_5,
    p_0_in__0,
    I2,
    CLK_PCLK_SEL,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I3,
    RST_RXUSRCLK_RESET,
    pipe_rxstatus,
    out1,
    USER_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    I4,
    USER_RXEQ_ADAPT_DONE,
    USER_RESETOVRD_START,
    RST_PHYSTATUS,
    I5);
  output O1;
  output p_1_in8_in;
  output p_0_in7_in;
  output O2;
  output O42;
  output O3;
  output USER_OOBCLK;
  output [6:0]Q;
  output [0:0]RST_RXCDRLOCK;
  output [0:0]gt_rx_phy_status_wire_filter;
  output [0:0]user_rx_converge;
  output O4;
  output O5;
  output [0:0]RST_RESETDONE;
  output [0:0]user_active_lane;
  input [1:0]PIPE_TXPHINITDONE;
  input p_0_in7_in_0;
  input p_1_in8_in_1;
  input [0:0]pipe_txphaligndone;
  input [0:0]gt_rx_elec_idle_wire_filter;
  input I13;
  input I1;
  input p_2_in;
  input p_2_in_2;
  input p_2_in_3;
  input p_2_in_4;
  input p_2_in_5;
  input p_0_in__0;
  input I2;
  input [0:0]CLK_PCLK_SEL;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I3;
  input RST_RXUSRCLK_RESET;
  input [0:0]pipe_rxstatus;
  input [0:0]out1;
  input USER_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input [0:0]I4;
  input USER_RXEQ_ADAPT_DONE;
  input USER_RESETOVRD_START;
  input [0:0]RST_PHYSTATUS;
  input I5;

  wire [0:0]CLK_PCLK_SEL;
  wire I1;
  wire I13;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O42;
  wire O5;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire [1:0]PIPE_TXPHINITDONE;
  wire [6:0]Q;
  wire [0:0]RST_PHYSTATUS;
  wire [0:0]RST_RESETDONE;
  wire [0:0]RST_RXCDRLOCK;
  wire RST_RXUSRCLK_RESET;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_IDLE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXEQ_ADAPT_DONE;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire [1:0]fsm;
  wire [0:0]gt_rx_elec_idle_wire_filter;
  wire [0:0]gt_rx_phy_status_wire_filter;
  wire \n_0_converge_cnt[0]_i_1__6 ;
  wire \n_0_converge_cnt[0]_i_4__6 ;
  wire \n_0_converge_cnt[0]_i_5__6 ;
  wire \n_0_converge_cnt[0]_i_6__6 ;
  wire \n_0_converge_cnt[0]_i_7__4 ;
  wire \n_0_converge_cnt[0]_i_8__4 ;
  wire \n_0_converge_cnt_reg[0]_i_3__6 ;
  wire \n_0_converge_cnt_reg[10]_i_1__6 ;
  wire \n_0_converge_cnt_reg[10]_i_2__6 ;
  wire \n_0_converge_cnt_reg[11]_i_1__6 ;
  wire \n_0_converge_cnt_reg[11]_i_2__6 ;
  wire \n_0_converge_cnt_reg[12]_i_1__6 ;
  wire \n_0_converge_cnt_reg[12]_i_2__6 ;
  wire \n_0_converge_cnt_reg[13]_i_1__6 ;
  wire \n_0_converge_cnt_reg[13]_i_2__6 ;
  wire \n_0_converge_cnt_reg[14]_i_1__6 ;
  wire \n_0_converge_cnt_reg[14]_i_2__6 ;
  wire \n_0_converge_cnt_reg[15]_i_1__6 ;
  wire \n_0_converge_cnt_reg[15]_i_2__6 ;
  wire \n_0_converge_cnt_reg[16]_i_1__6 ;
  wire \n_0_converge_cnt_reg[16]_i_2__6 ;
  wire \n_0_converge_cnt_reg[17]_i_1__6 ;
  wire \n_0_converge_cnt_reg[17]_i_2__6 ;
  wire \n_0_converge_cnt_reg[18]_i_1__6 ;
  wire \n_0_converge_cnt_reg[18]_i_2__6 ;
  wire \n_0_converge_cnt_reg[19]_i_1__6 ;
  wire \n_0_converge_cnt_reg[19]_i_2__6 ;
  wire \n_0_converge_cnt_reg[1]_i_1__6 ;
  wire \n_0_converge_cnt_reg[1]_i_2__6 ;
  wire \n_0_converge_cnt_reg[20]_i_1__6 ;
  wire \n_0_converge_cnt_reg[20]_i_2__6 ;
  wire \n_0_converge_cnt_reg[21]_i_1__6 ;
  wire \n_0_converge_cnt_reg[2]_i_1__6 ;
  wire \n_0_converge_cnt_reg[2]_i_2__6 ;
  wire \n_0_converge_cnt_reg[3]_i_1__6 ;
  wire \n_0_converge_cnt_reg[3]_i_2__6 ;
  wire \n_0_converge_cnt_reg[4]_i_1__6 ;
  wire \n_0_converge_cnt_reg[4]_i_2__6 ;
  wire \n_0_converge_cnt_reg[5]_i_1__6 ;
  wire \n_0_converge_cnt_reg[5]_i_2__6 ;
  wire \n_0_converge_cnt_reg[6]_i_1__6 ;
  wire \n_0_converge_cnt_reg[6]_i_2__6 ;
  wire \n_0_converge_cnt_reg[7]_i_1__6 ;
  wire \n_0_converge_cnt_reg[7]_i_2__6 ;
  wire \n_0_converge_cnt_reg[8]_i_1__6 ;
  wire \n_0_converge_cnt_reg[8]_i_2__6 ;
  wire \n_0_converge_cnt_reg[9]_i_1__6 ;
  wire \n_0_converge_cnt_reg[9]_i_2__6 ;
  wire n_0_converge_gen3_i_1__6;
  wire n_0_converge_gen3_reg;
  wire n_0_gt_rxvalid_q_i_8__6;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_80 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_81 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_82 ;
  wire \n_0_oobclk_div.oobclk_i_1__6 ;
  wire [1:0]oobclk_cnt;
  wire [0:0]out1;
  wire p_0_in7_in_0;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_1;
  wire [3:0]p_0_in__0__0;
  wire p_1_in8_in_1;
  wire [1:0]p_1_in__0;
  wire p_2_in;
  wire p_2_in_2;
  wire p_2_in_3;
  wire p_2_in_4;
  wire p_2_in_5;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire [0:0]pipe_rxstatus;
  wire [0:0]pipe_txphaligndone;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [0:0]user_active_lane;
  wire [0:0]user_rx_converge;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2__6_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__6_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__6_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__6_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1__6 
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .I2(rst_idle_reg2),
        .I3(I5),
        .O(\n_0_converge_cnt[0]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2__6 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4__6 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(\n_0_converge_cnt[0]_i_5__6 ),
        .O(sel));
LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4__6 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[4]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[0]_i_4__6 ));
LUT6 #(
    .INIT(64'h0000AAAE0000AAFF)) 
     \converge_cnt[0]_i_5__6 
       (.I0(\n_0_converge_cnt[0]_i_7__4 ),
        .I1(\n_0_converge_cnt[0]_i_8__4 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(converge_cnt_reg[13]),
        .O(\n_0_converge_cnt[0]_i_5__6 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_6__6 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_6__6 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \converge_cnt[0]_i_7__4 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(\n_0_converge_cnt[0]_i_7__4 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \converge_cnt[0]_i_8__4 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[0]_i_8__4 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[0]_i_3__6 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[10]_i_1__6 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[11]_i_1__6 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[12]_i_1__6 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[13]_i_1__6 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1__6 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[13]_i_2__6_CARRY4 
       (.CI(\n_0_converge_cnt_reg[12]_i_2__6 ),
        .CO({\n_0_converge_cnt_reg[16]_i_2__6 ,\n_0_converge_cnt_reg[15]_i_2__6 ,\n_0_converge_cnt_reg[14]_i_2__6 ,\n_0_converge_cnt_reg[13]_i_2__6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[15]_i_1__6 ,\n_0_converge_cnt_reg[14]_i_1__6 ,\n_0_converge_cnt_reg[13]_i_1__6 ,\n_0_converge_cnt_reg[12]_i_1__6 }),
        .S(converge_cnt_reg[15:12]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[14]_i_1__6 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[15]_i_1__6 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[16]_i_1__6 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[17]_i_1__6 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1__6 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[17]_i_2__6_CARRY4 
       (.CI(\n_0_converge_cnt_reg[16]_i_2__6 ),
        .CO({\n_0_converge_cnt_reg[20]_i_2__6 ,\n_0_converge_cnt_reg[19]_i_2__6 ,\n_0_converge_cnt_reg[18]_i_2__6 ,\n_0_converge_cnt_reg[17]_i_2__6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[19]_i_1__6 ,\n_0_converge_cnt_reg[18]_i_1__6 ,\n_0_converge_cnt_reg[17]_i_1__6 ,\n_0_converge_cnt_reg[16]_i_1__6 }),
        .S(converge_cnt_reg[19:16]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[18]_i_1__6 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[19]_i_1__6 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[1]_i_1__6 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1__6 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[1]_i_2__6_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[4]_i_2__6 ,\n_0_converge_cnt_reg[3]_i_2__6 ,\n_0_converge_cnt_reg[2]_i_2__6 ,\n_0_converge_cnt_reg[1]_i_2__6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_0_converge_cnt_reg[3]_i_1__6 ,\n_0_converge_cnt_reg[2]_i_1__6 ,\n_0_converge_cnt_reg[1]_i_1__6 ,\n_0_converge_cnt_reg[0]_i_3__6 }),
        .S({converge_cnt_reg[3:1],\n_0_converge_cnt[0]_i_6__6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[20]_i_1__6 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[21]_i_1__6 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1__6 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[21]_i_2__6_CARRY4 
       (.CI(\n_0_converge_cnt_reg[20]_i_2__6 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2__6_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2__6_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__6_CARRY4_O_UNCONNECTED [3:2],\n_0_converge_cnt_reg[21]_i_1__6 ,\n_0_converge_cnt_reg[20]_i_1__6 }),
        .S({\NLW_converge_cnt_reg[21]_i_2__6_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[2]_i_1__6 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[3]_i_1__6 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[4]_i_1__6 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[5]_i_1__6 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1__6 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[5]_i_2__6_CARRY4 
       (.CI(\n_0_converge_cnt_reg[4]_i_2__6 ),
        .CO({\n_0_converge_cnt_reg[8]_i_2__6 ,\n_0_converge_cnt_reg[7]_i_2__6 ,\n_0_converge_cnt_reg[6]_i_2__6 ,\n_0_converge_cnt_reg[5]_i_2__6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[7]_i_1__6 ,\n_0_converge_cnt_reg[6]_i_1__6 ,\n_0_converge_cnt_reg[5]_i_1__6 ,\n_0_converge_cnt_reg[4]_i_1__6 }),
        .S(converge_cnt_reg[7:4]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[6]_i_1__6 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[7]_i_1__6 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[8]_i_1__6 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I2),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[9]_i_1__6 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1__6 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[9]_i_2__6_CARRY4 
       (.CI(\n_0_converge_cnt_reg[8]_i_2__6 ),
        .CO({\n_0_converge_cnt_reg[12]_i_2__6 ,\n_0_converge_cnt_reg[11]_i_2__6 ,\n_0_converge_cnt_reg[10]_i_2__6 ,\n_0_converge_cnt_reg[9]_i_2__6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[11]_i_1__6 ,\n_0_converge_cnt_reg[10]_i_1__6 ,\n_0_converge_cnt_reg[9]_i_1__6 ,\n_0_converge_cnt_reg[8]_i_1__6 }),
        .S(converge_cnt_reg[11:8]));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1__6
       (.I0(rate_gen3_reg2),
        .I1(I5),
        .I2(rxeq_adapt_done_reg2),
        .I3(n_0_converge_gen3_reg),
        .O(n_0_converge_gen3_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_converge_gen3_i_1__6),
        .Q(n_0_converge_gen3_reg),
        .R(1'b0));
LUT2 #(
    .INIT(4'h7)) 
     \fsm[3]_i_8__0 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(user_active_lane));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     gt_rx_phy_status_q_i_1__6
       (.I0(RST_PHYSTATUS),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(gt_rx_phy_status_wire_filter));
LUT6 #(
    .INIT(64'h2FFFFFFFFFFFFFFF)) 
     gt_rxvalid_q_i_6__6
       (.I0(gt_rx_elec_idle_wire_filter),
        .I1(I13),
        .I2(n_0_gt_rxvalid_q_i_8__6),
        .I3(rst_idle_reg2),
        .I4(I1),
        .I5(rate_idle_reg2),
        .O(O42));
LUT4 #(
    .INIT(16'h8000)) 
     gt_rxvalid_q_i_8__6
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[2]),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .O(n_0_gt_rxvalid_q_i_8__6));
(* SOFT_HLUTNM = "soft_lutpair340" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_5__6 
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O4));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     \gtx_channel.gtxe2_channel_i_i_62 
       (.I0(\n_0_converge_cnt[0]_i_8__4 ),
        .I1(\n_0_converge_cnt[0]_i_7__4 ),
        .I2(\n_0_gtx_channel.gtxe2_channel_i_i_80 ),
        .I3(\n_0_gtx_channel.gtxe2_channel_i_i_81 ),
        .I4(\n_0_gtx_channel.gtxe2_channel_i_i_82 ),
        .I5(n_0_converge_gen3_reg),
        .O(user_rx_converge));
LUT3 #(
    .INIT(8'h01)) 
     \gtx_channel.gtxe2_channel_i_i_80 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_80 ));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gtx_channel.gtxe2_channel_i_i_81 
       (.I0(converge_cnt_reg[1]),
        .I1(converge_cnt_reg[0]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[4]),
        .I4(converge_cnt_reg[3]),
        .I5(converge_cnt_reg[2]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_81 ));
LUT4 #(
    .INIT(16'h0400)) 
     \gtx_channel.gtxe2_channel_i_i_82 
       (.I0(converge_cnt_reg[6]),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[7]),
        .I3(converge_cnt_reg[21]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_82 ));
(* SOFT_HLUTNM = "soft_lutpair339" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1__6 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair339" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1__6 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(p_0_in__0));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1__6 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1__6 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_oobclk_div.oobclk_i_1__6 ),
        .Q(USER_OOBCLK),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(CLK_PCLK_SEL),
        .Q(pclk_sel_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     phy_rdy_n_int_i_3
       (.I0(rst_idle_reg2),
        .I1(p_2_in),
        .I2(p_2_in_2),
        .I3(p_2_in_3),
        .I4(p_2_in_4),
        .I5(p_2_in_5),
        .O(O3));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I4),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(USER_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[7]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(RST_RESETDONE));
FDRE \resetovrd_disble.fsm_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[0]),
        .R(1'b0));
FDRE \resetovrd_disble.fsm_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[1]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[2]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[3]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[4]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[5]),
        .R(1'b0));
FDRE \resetovrd_disble.reset_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[6]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair340" *) 
   LUT2 #(
    .INIT(4'h1)) 
     resetovrd_done_reg1_i_1__6
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(O5));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(out1),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1__6 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_1[0]));
LUT5 #(
    .INIT(32'h8FF00000)) 
     \rxcdrlock_cnt[1]_i_1__6 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_1[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1__6 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_1[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1__6 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_1[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0_1[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0_1[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0_1[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0_1[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[7]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[2]),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(I3),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[0]),
        .O(RST_RXCDRLOCK));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I3),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(USER_RXEQ_ADAPT_DONE),
        .Q(rxeq_adapt_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hC000444400004444)) 
     \rxvalid_cnt[0]_i_1__6 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0[3]),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[0]),
        .I5(rxvalid_cnt_reg__0[1]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1__6 
       (.I0(rxvalid_cnt_reg__0[2]),
        .I1(rxvalid_cnt_reg__0[3]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h80BF000000C00000)) 
     \rxvalid_cnt[2]_i_1__6 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[0]),
        .I2(rxvalid_cnt_reg__0[1]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1__6 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[3]));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I1),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h07)) 
     txphaligndone_reg1_i_6
       (.I0(txcompliance_reg2),
        .I1(txelecidle_reg2),
        .I2(pipe_txphaligndone),
        .O(O2));
LUT6 #(
    .INIT(64'hEAEAEAEAEA000000)) 
     txphinitdone_reg1_i_2
       (.I0(PIPE_TXPHINITDONE[1]),
        .I1(txelecidle_reg2),
        .I2(txcompliance_reg2),
        .I3(p_0_in7_in_0),
        .I4(p_1_in8_in_1),
        .I5(PIPE_TXPHINITDONE[0]),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_pipe_wrapper" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_wrapper
   (QRST_QPLLLOCK,
    O1,
    O2,
    CLK_DCLK,
    QRST_CPLLLOCK,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    PIPE_RXCHANISALIGNED,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    gt_rx_elec_idle_wire_filter,
    pipe_rxoutclk_out,
    SYNC_RXPHALIGNDONE_M,
    pipe_rxprbserr,
    pipe_txdlysresetdone,
    pipe_txoutclk_out,
    pipe_txphaligndone,
    O3,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    PIPE_RXDATA,
    pipe_dmonitorout,
    PIPE_RXDATAK,
    pipe_rxdisperr,
    pipe_rxnotintable,
    CLK_OOBCLK,
    GT_TXPMARESET0,
    pipe_rxphaligndone,
    PIPE_TXPHINITDONE,
    O4,
    O5,
    GT_TXPMARESET092_out,
    O6,
    O7,
    GT_TXPMARESET0120_out,
    O8,
    O9,
    GT_TXPMARESET074_out,
    O10,
    O11,
    O12,
    O13,
    GT_TXPMARESET064_out,
    O14,
    O15,
    GT_TXPMARESET046_out,
    O16,
    O17,
    GT_TXPMARESET035_out,
    O18,
    O19,
    GT_TXPMARESET017_out,
    out,
    pipe_qrst_fsm,
    O20,
    SYNC_FSM_TX,
    O21,
    DRP_FSM,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    O42,
    O43,
    O44,
    out0,
    O45,
    O46,
    O47,
    O48,
    O49,
    O50,
    O51,
    O52,
    D,
    O53,
    O54,
    O55,
    O56,
    O57,
    O58,
    pipe_rate_idle,
    EQ_GEN3,
    CLK_MMCM_LOCK,
    CLK_USERCLK1,
    CLK_USERCLK2,
    CLK_PCLK_SEL,
    pipe_qrst_idle,
    gt_ch_drp_rdy,
    pipe_rst_fsm,
    USER_RXPMARESET,
    gt_rx_phy_status_wire_filter,
    O59,
    O60,
    O61,
    O62,
    O63,
    O64,
    O65,
    pipe_sync_fsm_rx,
    sys_clk,
    pci_exp_rxn,
    pci_exp_rxp,
    GT_RXPMARESET0,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    PIPE_TXDEEMPH,
    I2,
    PIPE_TXELECIDLE,
    pipe_txprbsforceerr,
    PIPE_POWERDOWN,
    pipe_loopback,
    pipe_rxprbssel,
    TXMARGIN,
    pipe_txprbssel,
    PIPE_TXDATA,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    GT_RXPMARESET089_out,
    I3,
    I4,
    GT_RXPMARESET0117_out,
    GT_RXPMARESET071_out,
    GT_RXPMARESET061_out,
    PIPE_TXDETECTRX,
    PIPE_TXMARGIN,
    GT_RXPMARESET043_out,
    pipe_tx_rcvr_det_gt,
    I5,
    GT_RXPMARESET032_out,
    GT_RXPMARESET014_out,
    I1,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    ext_ch_gt_drpaddr,
    reg_clock_locked,
    plm_in_l0,
    sys_rst_n,
    int_pclk_sel_slave,
    pipe_mmcm_rst_n,
    I14,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi);
  output [1:0]QRST_QPLLLOCK;
  output O1;
  output O2;
  output CLK_DCLK;
  output [7:0]QRST_CPLLLOCK;
  output [7:0]ext_ch_gt_drprdy;
  output [7:0]pipe_eyescandataerror;
  output [7:0]pci_exp_txn;
  output [7:0]pci_exp_txp;
  output [7:0]PIPE_RXCHANISALIGNED;
  output [7:0]pipe_rxcommadet;
  output [7:0]pipe_rxdlysresetdone;
  output [7:0]gt_rx_elec_idle_wire_filter;
  output [7:0]pipe_rxoutclk_out;
  output SYNC_RXPHALIGNDONE_M;
  output [7:0]pipe_rxprbserr;
  output [7:0]pipe_txdlysresetdone;
  output pipe_txoutclk_out;
  output [7:0]pipe_txphaligndone;
  output O3;
  output [127:0]ext_ch_gt_drpdo;
  output [23:0]pipe_rxbufstatus;
  output [23:0]pipe_rxstatus;
  output [15:0]PIPE_RXDATA;
  output [63:0]pipe_dmonitorout;
  output [1:0]PIPE_RXDATAK;
  output [63:0]pipe_rxdisperr;
  output [63:0]pipe_rxnotintable;
  output CLK_OOBCLK;
  output GT_TXPMARESET0;
  output [6:0]pipe_rxphaligndone;
  output [6:0]PIPE_TXPHINITDONE;
  output [15:0]O4;
  output [1:0]O5;
  output GT_TXPMARESET092_out;
  output [15:0]O6;
  output [1:0]O7;
  output GT_TXPMARESET0120_out;
  output [15:0]O8;
  output [1:0]O9;
  output GT_TXPMARESET074_out;
  output O10;
  output O11;
  output [15:0]O12;
  output [1:0]O13;
  output GT_TXPMARESET064_out;
  output [15:0]O14;
  output [1:0]O15;
  output GT_TXPMARESET046_out;
  output [15:0]O16;
  output [1:0]O17;
  output GT_TXPMARESET035_out;
  output [15:0]O18;
  output [1:0]O19;
  output GT_TXPMARESET017_out;
  output [1:0]out;
  output [3:0]pipe_qrst_fsm;
  output [2:0]O20;
  output [5:0]SYNC_FSM_TX;
  output O21;
  output [2:0]DRP_FSM;
  output [5:0]O22;
  output O23;
  output [2:0]O24;
  output O25;
  output [5:0]O26;
  output O27;
  output [2:0]O28;
  output [5:0]O29;
  output O30;
  output [2:0]O31;
  output [5:0]O32;
  output O33;
  output [2:0]O34;
  output [5:0]O35;
  output O36;
  output [2:0]O37;
  output [5:0]O38;
  output O39;
  output [2:0]O40;
  output [5:0]O41;
  output O42;
  output [2:0]O43;
  output O44;
  output [4:0]out0;
  output [4:0]O45;
  output [4:0]O46;
  output [4:0]O47;
  output [4:0]O48;
  output [4:0]O49;
  output [4:0]O50;
  output [4:0]O51;
  output [2:0]O52;
  output [2:0]D;
  output [2:0]O53;
  output [2:0]O54;
  output [2:0]O55;
  output [2:0]O56;
  output [2:0]O57;
  output [2:0]O58;
  output pipe_rate_idle;
  output EQ_GEN3;
  output CLK_MMCM_LOCK;
  output CLK_USERCLK1;
  output CLK_USERCLK2;
  output [7:0]CLK_PCLK_SEL;
  output pipe_qrst_idle;
  output [7:0]gt_ch_drp_rdy;
  output [3:0]pipe_rst_fsm;
  output USER_RXPMARESET;
  output [7:0]gt_rx_phy_status_wire_filter;
  output O59;
  output O60;
  output O61;
  output O62;
  output O63;
  output O64;
  output O65;
  output [55:0]pipe_sync_fsm_rx;
  input sys_clk;
  input [7:0]pci_exp_rxn;
  input [7:0]pci_exp_rxp;
  input GT_RXPMARESET0;
  input [7:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input [3:0]PIPE_TXDEEMPH;
  input I2;
  input [7:0]PIPE_TXELECIDLE;
  input pipe_txprbsforceerr;
  input [15:0]PIPE_POWERDOWN;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]TXMARGIN;
  input [2:0]pipe_txprbssel;
  input [127:0]PIPE_TXDATA;
  input [7:0]PIPE_TXCOMPLIANCE;
  input [15:0]PIPE_TXDATAK;
  input GT_RXPMARESET089_out;
  input I3;
  input [2:0]I4;
  input GT_RXPMARESET0117_out;
  input GT_RXPMARESET071_out;
  input GT_RXPMARESET061_out;
  input PIPE_TXDETECTRX;
  input [2:0]PIPE_TXMARGIN;
  input GT_RXPMARESET043_out;
  input pipe_tx_rcvr_det_gt;
  input [2:0]I5;
  input GT_RXPMARESET032_out;
  input GT_RXPMARESET014_out;
  input I1;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input [71:0]ext_ch_gt_drpaddr;
  input reg_clock_locked;
  input plm_in_l0;
  input sys_rst_n;
  input [7:0]int_pclk_sel_slave;
  input pipe_mmcm_rst_n;
  input [0:0]I14;
  input [7:0]ext_ch_gt_drpen;
  input [7:0]ext_ch_gt_drpwe;
  input [127:0]ext_ch_gt_drpdi;

  wire CLK_DCLK;
  wire CLK_MMCM_LOCK;
  wire CLK_OOBCLK;
  wire [7:0]CLK_PCLK_SEL;
  wire CLK_USERCLK1;
  wire CLK_USERCLK2;
  wire [2:0]D;
  wire [2:0]DRP_FSM;
  wire DRP_START0;
  wire DRP_START0102_out;
  wire DRP_START0110_out;
  wire DRP_START0130_out;
  wire DRP_START025_out;
  wire DRP_START054_out;
  wire DRP_START082_out;
  wire DRP_START08_out;
  wire DRP_X160;
  wire DRP_X160104_out;
  wire DRP_X16010_out;
  wire DRP_X160112_out;
  wire DRP_X160132_out;
  wire DRP_X16027_out;
  wire DRP_X16056_out;
  wire DRP_X16084_out;
  wire DRP_X16X20_MODE0;
  wire DRP_X16X20_MODE0106_out;
  wire DRP_X16X20_MODE0114_out;
  wire DRP_X16X20_MODE0134_out;
  wire DRP_X16X20_MODE0136_out;
  wire DRP_X16X20_MODE029_out;
  wire DRP_X16X20_MODE058_out;
  wire DRP_X16X20_MODE086_out;
  wire EQ_GEN3;
  wire GT_RXPMARESET0;
  wire GT_RXPMARESET0117_out;
  wire GT_RXPMARESET014_out;
  wire GT_RXPMARESET032_out;
  wire GT_RXPMARESET043_out;
  wire GT_RXPMARESET061_out;
  wire GT_RXPMARESET071_out;
  wire GT_RXPMARESET089_out;
  wire GT_TXPMARESET0;
  wire GT_TXPMARESET0120_out;
  wire GT_TXPMARESET017_out;
  wire GT_TXPMARESET035_out;
  wire GT_TXPMARESET046_out;
  wire GT_TXPMARESET064_out;
  wire GT_TXPMARESET074_out;
  wire GT_TXPMARESET092_out;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire [0:0]I14;
  wire I2;
  wire I3;
  wire [2:0]I4;
  wire [2:0]I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire [15:0]O12;
  wire [1:0]O13;
  wire [15:0]O14;
  wire [1:0]O15;
  wire [15:0]O16;
  wire [1:0]O17;
  wire [15:0]O18;
  wire [1:0]O19;
  wire O2;
  wire [2:0]O20;
  wire O21;
  wire [5:0]O22;
  wire O23;
  wire [2:0]O24;
  wire O25;
  wire [5:0]O26;
  wire O27;
  wire [2:0]O28;
  wire [5:0]O29;
  wire O3;
  wire O30;
  wire [2:0]O31;
  wire [5:0]O32;
  wire O33;
  wire [2:0]O34;
  wire [5:0]O35;
  wire O36;
  wire [2:0]O37;
  wire [5:0]O38;
  wire O39;
  wire [15:0]O4;
  wire [2:0]O40;
  wire [5:0]O41;
  wire O42;
  wire [2:0]O43;
  wire O44;
  wire [4:0]O45;
  wire [4:0]O46;
  wire [4:0]O47;
  wire [4:0]O48;
  wire [4:0]O49;
  wire [1:0]O5;
  wire [4:0]O50;
  wire [4:0]O51;
  wire [2:0]O52;
  wire [2:0]O53;
  wire [2:0]O54;
  wire [2:0]O55;
  wire [2:0]O56;
  wire [2:0]O57;
  wire [2:0]O58;
  wire O59;
  wire [15:0]O6;
  wire O60;
  wire O61;
  wire O62;
  wire O63;
  wire O64;
  wire O65;
  wire [1:0]O7;
  wire [15:0]O8;
  wire [1:0]O9;
  wire [15:0]PIPE_POWERDOWN;
  wire [7:0]PIPE_RXCHANISALIGNED;
  wire [15:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [7:0]PIPE_RXPOLARITY;
  wire [7:0]PIPE_TXCOMPLIANCE;
  wire [127:0]PIPE_TXDATA;
  wire [15:0]PIPE_TXDATAK;
  wire [3:0]PIPE_TXDEEMPH;
  wire PIPE_TXDETECTRX;
  wire [7:0]PIPE_TXELECIDLE;
  wire [2:0]PIPE_TXMARGIN;
  wire [6:0]PIPE_TXPHINITDONE;
  wire [7:0]QRST_CPLLLOCK;
  wire [1:0]QRST_QPLLLOCK;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_RXPHALIGNDONE_M;
  wire SYNC_TXSYNC_START0;
  wire SYNC_TXSYNC_START0100_out;
  wire SYNC_TXSYNC_START0108_out;
  wire SYNC_TXSYNC_START0128_out;
  wire SYNC_TXSYNC_START023_out;
  wire SYNC_TXSYNC_START052_out;
  wire SYNC_TXSYNC_START080_out;
  wire SYNC_TXSYNC_START098_out;
  wire [2:0]TXMARGIN;
  wire USER_RXPMARESET;
  wire [71:0]ext_ch_gt_drpaddr;
  wire [127:0]ext_ch_gt_drpdi;
  wire [127:0]ext_ch_gt_drpdo;
  wire [7:0]ext_ch_gt_drpen;
  wire [7:0]ext_ch_gt_drprdy;
  wire [7:0]ext_ch_gt_drpwe;
  wire [7:0]gt_ch_drp_rdy;
  wire gt_cpllpdrefclk;
  wire [7:0]gt_rx_elec_idle_wire_filter;
  wire [7:0]gt_rx_phy_status_wire_filter;
  wire [4:0]\gt_rxchbondo[1]_0 ;
  wire [7:0]int_pclk_sel_slave;
  wire \n_0_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_0_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_0_pipe_lane[1].pipe_user_i ;
  wire \n_0_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_0_pipe_lane[2].pipe_user_i ;
  wire \n_0_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_0_pipe_lane[3].pipe_user_i ;
  wire \n_0_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_0_pipe_lane[4].pipe_user_i ;
  wire \n_0_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_0_pipe_lane[5].pipe_user_i ;
  wire \n_0_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_0_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_0_pipe_lane[7].pipe_user_i ;
  wire n_0_reset_n_reg1_i_1;
  wire \n_10_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_10_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_10_pipe_lane[0].pipe_user_i ;
  wire \n_10_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_10_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_10_pipe_lane[1].pipe_user_i ;
  wire \n_10_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_10_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_10_pipe_lane[2].pipe_user_i ;
  wire \n_10_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_10_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_10_pipe_lane[3].pipe_user_i ;
  wire \n_10_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_10_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_10_pipe_lane[4].pipe_user_i ;
  wire \n_10_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_10_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_10_pipe_lane[5].pipe_user_i ;
  wire \n_10_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_10_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_10_pipe_lane[6].pipe_user_i ;
  wire \n_10_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_10_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_10_pipe_lane[7].pipe_user_i ;
  wire \n_11_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_11_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_11_pipe_lane[0].pipe_rate.pipe_rate_i ;
  wire \n_11_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_11_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_11_pipe_lane[1].pipe_rate.pipe_rate_i ;
  wire \n_11_pipe_lane[1].pipe_user_i ;
  wire \n_11_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_11_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_11_pipe_lane[2].pipe_rate.pipe_rate_i ;
  wire \n_11_pipe_lane[2].pipe_user_i ;
  wire \n_11_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_11_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_11_pipe_lane[3].pipe_rate.pipe_rate_i ;
  wire \n_11_pipe_lane[3].pipe_user_i ;
  wire \n_11_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_11_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_11_pipe_lane[4].pipe_rate.pipe_rate_i ;
  wire \n_11_pipe_lane[4].pipe_user_i ;
  wire \n_11_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_11_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_11_pipe_lane[5].pipe_rate.pipe_rate_i ;
  wire \n_11_pipe_lane[5].pipe_user_i ;
  wire \n_11_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_11_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_11_pipe_lane[6].pipe_rate.pipe_rate_i ;
  wire \n_11_pipe_lane[6].pipe_user_i ;
  wire \n_11_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_11_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_11_pipe_lane[7].pipe_rate.pipe_rate_i ;
  wire \n_11_pipe_lane[7].pipe_user_i ;
  wire \n_12_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_12_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_12_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_12_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_12_pipe_lane[1].pipe_user_i ;
  wire \n_12_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_12_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_12_pipe_lane[2].pipe_user_i ;
  wire \n_12_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_12_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_12_pipe_lane[3].pipe_user_i ;
  wire \n_12_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_12_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_12_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_12_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_12_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_12_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_12_pipe_lane[6].pipe_rate.pipe_rate_i ;
  wire \n_12_pipe_lane[6].pipe_user_i ;
  wire \n_12_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_12_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_12_pipe_lane[7].pipe_user_i ;
  wire \n_13_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_13_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_13_pipe_lane[0].pipe_rate.pipe_rate_i ;
  wire \n_13_pipe_lane[0].pipe_sync_i ;
  wire \n_13_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_13_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_13_pipe_lane[1].pipe_rate.pipe_rate_i ;
  wire \n_13_pipe_lane[1].pipe_sync_i ;
  wire \n_13_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_13_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_13_pipe_lane[2].pipe_rate.pipe_rate_i ;
  wire \n_13_pipe_lane[2].pipe_sync_i ;
  wire \n_13_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_13_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_13_pipe_lane[3].pipe_rate.pipe_rate_i ;
  wire \n_13_pipe_lane[3].pipe_sync_i ;
  wire \n_13_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_13_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_13_pipe_lane[4].pipe_rate.pipe_rate_i ;
  wire \n_13_pipe_lane[4].pipe_sync_i ;
  wire \n_13_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_13_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_13_pipe_lane[5].pipe_rate.pipe_rate_i ;
  wire \n_13_pipe_lane[5].pipe_sync_i ;
  wire \n_13_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_13_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_13_pipe_lane[6].pipe_sync_i ;
  wire \n_13_pipe_lane[6].pipe_user_i ;
  wire \n_13_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_13_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_13_pipe_lane[7].pipe_rate.pipe_rate_i ;
  wire \n_13_pipe_lane[7].pipe_sync_i ;
  wire \n_14_pipe_lane[0].gt_wrapper_i ;
  wire \n_14_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_14_pipe_lane[0].pipe_rate.pipe_rate_i ;
  wire \n_14_pipe_lane[0].pipe_sync_i ;
  wire \n_14_pipe_lane[1].gt_wrapper_i ;
  wire \n_14_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_14_pipe_lane[1].pipe_rate.pipe_rate_i ;
  wire \n_14_pipe_lane[1].pipe_sync_i ;
  wire \n_14_pipe_lane[2].gt_wrapper_i ;
  wire \n_14_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_14_pipe_lane[2].pipe_rate.pipe_rate_i ;
  wire \n_14_pipe_lane[2].pipe_sync_i ;
  wire \n_14_pipe_lane[3].gt_wrapper_i ;
  wire \n_14_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_14_pipe_lane[3].pipe_rate.pipe_rate_i ;
  wire \n_14_pipe_lane[3].pipe_sync_i ;
  wire \n_14_pipe_lane[4].gt_wrapper_i ;
  wire \n_14_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_14_pipe_lane[4].pipe_rate.pipe_rate_i ;
  wire \n_14_pipe_lane[4].pipe_sync_i ;
  wire \n_14_pipe_lane[5].gt_wrapper_i ;
  wire \n_14_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_14_pipe_lane[5].pipe_rate.pipe_rate_i ;
  wire \n_14_pipe_lane[5].pipe_sync_i ;
  wire \n_14_pipe_lane[6].gt_wrapper_i ;
  wire \n_14_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_14_pipe_lane[6].pipe_sync_i ;
  wire \n_14_pipe_lane[6].pipe_user_i ;
  wire \n_14_pipe_lane[7].gt_wrapper_i ;
  wire \n_14_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_14_pipe_lane[7].pipe_rate.pipe_rate_i ;
  wire \n_14_pipe_lane[7].pipe_sync_i ;
  wire \n_14_pipe_reset.pipe_reset_i ;
  wire \n_15_pipe_lane[0].gt_wrapper_i ;
  wire \n_15_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_15_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_15_pipe_lane[0].pipe_rate.pipe_rate_i ;
  wire \n_15_pipe_lane[0].pipe_sync_i ;
  wire \n_15_pipe_lane[0].pipe_user_i ;
  wire \n_15_pipe_lane[1].gt_wrapper_i ;
  wire \n_15_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_15_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_15_pipe_lane[1].pipe_rate.pipe_rate_i ;
  wire \n_15_pipe_lane[1].pipe_sync_i ;
  wire \n_15_pipe_lane[2].gt_wrapper_i ;
  wire \n_15_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_15_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_15_pipe_lane[2].pipe_rate.pipe_rate_i ;
  wire \n_15_pipe_lane[2].pipe_sync_i ;
  wire \n_15_pipe_lane[3].gt_wrapper_i ;
  wire \n_15_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_15_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_15_pipe_lane[3].pipe_rate.pipe_rate_i ;
  wire \n_15_pipe_lane[3].pipe_sync_i ;
  wire \n_15_pipe_lane[4].gt_wrapper_i ;
  wire \n_15_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_15_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_15_pipe_lane[4].pipe_rate.pipe_rate_i ;
  wire \n_15_pipe_lane[4].pipe_sync_i ;
  wire \n_15_pipe_lane[5].gt_wrapper_i ;
  wire \n_15_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_15_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_15_pipe_lane[5].pipe_rate.pipe_rate_i ;
  wire \n_15_pipe_lane[5].pipe_sync_i ;
  wire \n_15_pipe_lane[6].gt_wrapper_i ;
  wire \n_15_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_15_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_15_pipe_lane[6].pipe_rate.pipe_rate_i ;
  wire \n_15_pipe_lane[6].pipe_sync_i ;
  wire \n_15_pipe_lane[6].pipe_user_i ;
  wire \n_15_pipe_lane[7].gt_wrapper_i ;
  wire \n_15_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_15_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_15_pipe_lane[7].pipe_rate.pipe_rate_i ;
  wire \n_15_pipe_lane[7].pipe_sync_i ;
  wire \n_16_pipe_lane[0].gt_wrapper_i ;
  wire \n_16_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_16_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_16_pipe_lane[0].pipe_rate.pipe_rate_i ;
  wire \n_16_pipe_lane[0].pipe_sync_i ;
  wire \n_16_pipe_lane[0].pipe_user_i ;
  wire \n_16_pipe_lane[1].gt_wrapper_i ;
  wire \n_16_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_16_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_16_pipe_lane[1].pipe_rate.pipe_rate_i ;
  wire \n_16_pipe_lane[1].pipe_sync_i ;
  wire \n_16_pipe_lane[2].gt_wrapper_i ;
  wire \n_16_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_16_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_16_pipe_lane[2].pipe_rate.pipe_rate_i ;
  wire \n_16_pipe_lane[2].pipe_sync_i ;
  wire \n_16_pipe_lane[3].gt_wrapper_i ;
  wire \n_16_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_16_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_16_pipe_lane[3].pipe_rate.pipe_rate_i ;
  wire \n_16_pipe_lane[3].pipe_sync_i ;
  wire \n_16_pipe_lane[4].gt_wrapper_i ;
  wire \n_16_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_16_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_16_pipe_lane[4].pipe_rate.pipe_rate_i ;
  wire \n_16_pipe_lane[4].pipe_sync_i ;
  wire \n_16_pipe_lane[4].pipe_user_i ;
  wire \n_16_pipe_lane[5].gt_wrapper_i ;
  wire \n_16_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_16_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_16_pipe_lane[5].pipe_rate.pipe_rate_i ;
  wire \n_16_pipe_lane[5].pipe_sync_i ;
  wire \n_16_pipe_lane[5].pipe_user_i ;
  wire \n_16_pipe_lane[6].gt_wrapper_i ;
  wire \n_16_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_16_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_16_pipe_lane[6].pipe_rate.pipe_rate_i ;
  wire \n_16_pipe_lane[6].pipe_sync_i ;
  wire \n_16_pipe_lane[6].pipe_user_i ;
  wire \n_16_pipe_lane[7].gt_wrapper_i ;
  wire \n_16_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_16_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_16_pipe_lane[7].pipe_rate.pipe_rate_i ;
  wire \n_16_pipe_lane[7].pipe_sync_i ;
  wire \n_17_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_17_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_17_pipe_lane[0].pipe_rate.pipe_rate_i ;
  wire \n_17_pipe_lane[0].pipe_sync_i ;
  wire \n_17_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_17_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_17_pipe_lane[1].pipe_rate.pipe_rate_i ;
  wire \n_17_pipe_lane[1].pipe_sync_i ;
  wire \n_17_pipe_lane[1].pipe_user_i ;
  wire \n_17_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_17_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_17_pipe_lane[2].pipe_rate.pipe_rate_i ;
  wire \n_17_pipe_lane[2].pipe_sync_i ;
  wire \n_17_pipe_lane[2].pipe_user_i ;
  wire \n_17_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_17_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_17_pipe_lane[3].pipe_rate.pipe_rate_i ;
  wire \n_17_pipe_lane[3].pipe_sync_i ;
  wire \n_17_pipe_lane[3].pipe_user_i ;
  wire \n_17_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_17_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_17_pipe_lane[4].pipe_rate.pipe_rate_i ;
  wire \n_17_pipe_lane[4].pipe_sync_i ;
  wire \n_17_pipe_lane[4].pipe_user_i ;
  wire \n_17_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_17_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_17_pipe_lane[5].pipe_rate.pipe_rate_i ;
  wire \n_17_pipe_lane[5].pipe_sync_i ;
  wire \n_17_pipe_lane[5].pipe_user_i ;
  wire \n_17_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_17_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_17_pipe_lane[6].pipe_rate.pipe_rate_i ;
  wire \n_17_pipe_lane[6].pipe_sync_i ;
  wire \n_17_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_17_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_17_pipe_lane[7].pipe_rate.pipe_rate_i ;
  wire \n_17_pipe_lane[7].pipe_sync_i ;
  wire \n_17_pipe_lane[7].pipe_user_i ;
  wire \n_18_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_18_pipe_lane[0].pipe_rate.pipe_rate_i ;
  wire \n_18_pipe_lane[0].pipe_sync_i ;
  wire \n_18_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_18_pipe_lane[1].pipe_rate.pipe_rate_i ;
  wire \n_18_pipe_lane[1].pipe_sync_i ;
  wire \n_18_pipe_lane[1].pipe_user_i ;
  wire \n_18_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_18_pipe_lane[2].pipe_rate.pipe_rate_i ;
  wire \n_18_pipe_lane[2].pipe_sync_i ;
  wire \n_18_pipe_lane[2].pipe_user_i ;
  wire \n_18_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_18_pipe_lane[3].pipe_rate.pipe_rate_i ;
  wire \n_18_pipe_lane[3].pipe_sync_i ;
  wire \n_18_pipe_lane[3].pipe_user_i ;
  wire \n_18_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_18_pipe_lane[4].pipe_rate.pipe_rate_i ;
  wire \n_18_pipe_lane[4].pipe_sync_i ;
  wire \n_18_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_18_pipe_lane[5].pipe_rate.pipe_rate_i ;
  wire \n_18_pipe_lane[5].pipe_sync_i ;
  wire \n_18_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_18_pipe_lane[6].pipe_rate.pipe_rate_i ;
  wire \n_18_pipe_lane[6].pipe_sync_i ;
  wire \n_18_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_18_pipe_lane[7].pipe_rate.pipe_rate_i ;
  wire \n_18_pipe_lane[7].pipe_sync_i ;
  wire \n_18_pipe_lane[7].pipe_user_i ;
  wire \n_18_pipe_reset.pipe_reset_i ;
  wire \n_19_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_19_pipe_lane[0].pipe_rate.pipe_rate_i ;
  wire \n_19_pipe_lane[0].pipe_sync_i ;
  wire \n_19_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_19_pipe_lane[1].pipe_rate.pipe_rate_i ;
  wire \n_19_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_19_pipe_lane[2].pipe_rate.pipe_rate_i ;
  wire \n_19_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_19_pipe_lane[3].pipe_rate.pipe_rate_i ;
  wire \n_19_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_19_pipe_lane[4].pipe_rate.pipe_rate_i ;
  wire \n_19_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_19_pipe_lane[5].pipe_rate.pipe_rate_i ;
  wire \n_19_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_19_pipe_lane[6].pipe_rate.pipe_rate_i ;
  wire \n_19_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_19_pipe_lane[7].pipe_rate.pipe_rate_i ;
  wire \n_19_pipe_reset.pipe_reset_i ;
  wire \n_1_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_1_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_1_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_1_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_1_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_1_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_1_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_1_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_20_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_20_pipe_lane[0].pipe_rate.pipe_rate_i ;
  wire \n_20_pipe_lane[1].gt_wrapper_i ;
  wire \n_20_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_20_pipe_lane[1].pipe_rate.pipe_rate_i ;
  wire \n_20_pipe_lane[1].pipe_sync_i ;
  wire \n_20_pipe_lane[2].gt_wrapper_i ;
  wire \n_20_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_20_pipe_lane[2].pipe_rate.pipe_rate_i ;
  wire \n_20_pipe_lane[2].pipe_sync_i ;
  wire \n_20_pipe_lane[3].gt_wrapper_i ;
  wire \n_20_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_20_pipe_lane[3].pipe_rate.pipe_rate_i ;
  wire \n_20_pipe_lane[3].pipe_sync_i ;
  wire \n_20_pipe_lane[4].gt_wrapper_i ;
  wire \n_20_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_20_pipe_lane[4].pipe_rate.pipe_rate_i ;
  wire \n_20_pipe_lane[4].pipe_sync_i ;
  wire \n_20_pipe_lane[5].gt_wrapper_i ;
  wire \n_20_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_20_pipe_lane[5].pipe_rate.pipe_rate_i ;
  wire \n_20_pipe_lane[5].pipe_sync_i ;
  wire \n_20_pipe_lane[6].gt_wrapper_i ;
  wire \n_20_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_20_pipe_lane[6].pipe_rate.pipe_rate_i ;
  wire \n_20_pipe_lane[6].pipe_sync_i ;
  wire \n_20_pipe_lane[6].pipe_user_i ;
  wire \n_20_pipe_lane[7].gt_wrapper_i ;
  wire \n_20_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_20_pipe_lane[7].pipe_rate.pipe_rate_i ;
  wire \n_20_pipe_lane[7].pipe_sync_i ;
  wire \n_20_pipe_reset.pipe_reset_i ;
  wire \n_21_pipe_lane[0].gt_wrapper_i ;
  wire \n_21_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_21_pipe_lane[0].pipe_sync_i ;
  wire \n_21_pipe_lane[1].gt_wrapper_i ;
  wire \n_21_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_21_pipe_lane[2].gt_wrapper_i ;
  wire \n_21_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_21_pipe_lane[3].gt_wrapper_i ;
  wire \n_21_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_21_pipe_lane[4].gt_wrapper_i ;
  wire \n_21_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_21_pipe_lane[5].gt_wrapper_i ;
  wire \n_21_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_21_pipe_lane[6].gt_wrapper_i ;
  wire \n_21_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_21_pipe_lane[6].pipe_rate.pipe_rate_i ;
  wire \n_21_pipe_lane[6].pipe_user_i ;
  wire \n_21_pipe_lane[7].gt_wrapper_i ;
  wire \n_21_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_21_pipe_reset.pipe_reset_i ;
  wire \n_22_pipe_lane[0].gt_wrapper_i ;
  wire \n_22_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_22_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_22_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_22_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_22_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_22_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_22_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_22_pipe_lane[6].pipe_rate.pipe_rate_i ;
  wire \n_22_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_22_pipe_reset.pipe_reset_i ;
  wire \n_23_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_23_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_23_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_23_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_23_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_23_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_23_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_23_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_23_pipe_reset.pipe_reset_i ;
  wire \n_24_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_24_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_24_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_24_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_24_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_24_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_24_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_24_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_24_pipe_reset.pipe_reset_i ;
  wire \n_25_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_25_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_25_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_25_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_25_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_25_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_25_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_25_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_26_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_26_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_26_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_26_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_26_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_26_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_26_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_26_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_27_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_27_pipe_lane[0].pipe_rate.pipe_rate_i ;
  wire \n_27_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_27_pipe_lane[1].pipe_rate.pipe_rate_i ;
  wire \n_27_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_27_pipe_lane[2].pipe_rate.pipe_rate_i ;
  wire \n_27_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_27_pipe_lane[3].pipe_rate.pipe_rate_i ;
  wire \n_27_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_27_pipe_lane[4].pipe_rate.pipe_rate_i ;
  wire \n_27_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_27_pipe_lane[5].pipe_rate.pipe_rate_i ;
  wire \n_27_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_27_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_27_pipe_lane[7].pipe_rate.pipe_rate_i ;
  wire \n_28_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_28_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_28_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_28_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_28_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_28_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_28_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_28_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_29_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_29_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_29_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_29_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_29_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_29_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_29_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_29_pipe_lane[6].pipe_rate.pipe_rate_i ;
  wire \n_29_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_2_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_2_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_2_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_2_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_2_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_2_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_2_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_2_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_30_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_30_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_30_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_30_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_30_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_30_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_30_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_30_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_3_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_3_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_3_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_3_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_3_pipe_lane[1].pipe_user_i ;
  wire \n_3_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_3_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_3_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_3_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_3_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_3_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_3_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_3_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_3_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_3_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_3_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_3_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_3_pipe_lane[7].pipe_user_i ;
  wire \n_4_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_4_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_4_pipe_lane[0].pipe_user_i ;
  wire \n_4_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_4_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_4_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_4_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_4_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_4_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_4_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_4_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_4_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_4_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_4_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_4_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_4_pipe_lane[6].pipe_user_i ;
  wire \n_4_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_4_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_4_pipe_reset.pipe_reset_i ;
  wire \n_5_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_5_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_5_pipe_lane[0].pipe_user_i ;
  wire \n_5_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_5_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_5_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_5_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_5_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_5_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_5_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_5_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_5_pipe_lane[4].pipe_user_i ;
  wire \n_5_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_5_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_5_pipe_lane[5].pipe_user_i ;
  wire \n_5_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_5_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_5_pipe_lane[6].pipe_user_i ;
  wire \n_5_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_5_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_5_pipe_lane[7].pipe_user_i ;
  wire \n_6_pipe_lane[0].gt_wrapper_i ;
  wire \n_6_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_6_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_6_pipe_lane[0].pipe_user_i ;
  wire \n_6_pipe_lane[1].gt_wrapper_i ;
  wire \n_6_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_6_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_6_pipe_lane[1].pipe_user_i ;
  wire \n_6_pipe_lane[2].gt_wrapper_i ;
  wire \n_6_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_6_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_6_pipe_lane[2].pipe_user_i ;
  wire \n_6_pipe_lane[3].gt_wrapper_i ;
  wire \n_6_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_6_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_6_pipe_lane[3].pipe_user_i ;
  wire \n_6_pipe_lane[4].gt_wrapper_i ;
  wire \n_6_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_6_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_6_pipe_lane[4].pipe_user_i ;
  wire \n_6_pipe_lane[5].gt_wrapper_i ;
  wire \n_6_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_6_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_6_pipe_lane[5].pipe_user_i ;
  wire \n_6_pipe_lane[6].gt_wrapper_i ;
  wire \n_6_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_6_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_6_pipe_lane[6].pipe_user_i ;
  wire \n_6_pipe_lane[7].gt_wrapper_i ;
  wire \n_6_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_6_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_6_pipe_lane[7].pipe_user_i ;
  wire \n_7_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_7_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_7_pipe_lane[0].pipe_user_i ;
  wire \n_7_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_7_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_7_pipe_lane[1].pipe_user_i ;
  wire \n_7_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_7_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_7_pipe_lane[2].pipe_user_i ;
  wire \n_7_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_7_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_7_pipe_lane[3].pipe_user_i ;
  wire \n_7_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_7_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_7_pipe_lane[4].pipe_user_i ;
  wire \n_7_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_7_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_7_pipe_lane[5].pipe_user_i ;
  wire \n_7_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_7_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_7_pipe_lane[6].pipe_user_i ;
  wire \n_7_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_7_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_7_pipe_lane[7].pipe_user_i ;
  wire \n_86_pipe_lane[3].gt_wrapper_i ;
  wire \n_87_pipe_lane[3].gt_wrapper_i ;
  wire \n_89_pipe_lane[6].gt_wrapper_i ;
  wire \n_8_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_8_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_8_pipe_lane[0].pipe_user_i ;
  wire \n_8_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_8_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_8_pipe_lane[1].pipe_user_i ;
  wire \n_8_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_8_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_8_pipe_lane[2].pipe_user_i ;
  wire \n_8_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_8_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_8_pipe_lane[3].pipe_user_i ;
  wire \n_8_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_8_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_8_pipe_lane[4].pipe_user_i ;
  wire \n_8_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_8_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_8_pipe_lane[5].pipe_user_i ;
  wire \n_8_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_8_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_8_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_8_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_8_pipe_lane[7].pipe_user_i ;
  wire \n_90_pipe_lane[6].gt_wrapper_i ;
  wire \n_9_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_9_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_9_pipe_lane[0].pipe_rate.pipe_rate_i ;
  wire \n_9_pipe_lane[0].pipe_user_i ;
  wire \n_9_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_9_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_9_pipe_lane[1].pipe_rate.pipe_rate_i ;
  wire \n_9_pipe_lane[1].pipe_user_i ;
  wire \n_9_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_9_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_9_pipe_lane[2].pipe_rate.pipe_rate_i ;
  wire \n_9_pipe_lane[2].pipe_user_i ;
  wire \n_9_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_9_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_9_pipe_lane[3].pipe_rate.pipe_rate_i ;
  wire \n_9_pipe_lane[3].pipe_user_i ;
  wire \n_9_pipe_lane[4].pipe_drp.pipe_drp_i ;
  wire \n_9_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_9_pipe_lane[4].pipe_rate.pipe_rate_i ;
  wire \n_9_pipe_lane[4].pipe_user_i ;
  wire \n_9_pipe_lane[5].pipe_drp.pipe_drp_i ;
  wire \n_9_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_9_pipe_lane[5].pipe_rate.pipe_rate_i ;
  wire \n_9_pipe_lane[5].pipe_user_i ;
  wire \n_9_pipe_lane[6].pipe_drp.pipe_drp_i ;
  wire \n_9_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_9_pipe_lane[6].pipe_rate.pipe_rate_i ;
  wire \n_9_pipe_lane[7].pipe_drp.pipe_drp_i ;
  wire \n_9_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_9_pipe_lane[7].pipe_rate.pipe_rate_i ;
  wire \n_9_pipe_lane[7].pipe_user_i ;
  wire [1:0]out;
  wire [4:0]out0;
  wire p_0_in121_in;
  wire p_0_in123_in;
  wire p_0_in18_in;
  wire p_0_in20_in;
  wire p_0_in2_in;
  wire p_0_in36_in;
  wire p_0_in38_in;
  wire p_0_in3_in;
  wire p_0_in47_in;
  wire p_0_in49_in;
  wire p_0_in65_in;
  wire p_0_in67_in;
  wire p_0_in75_in;
  wire p_0_in77_in;
  wire p_0_in7_in;
  wire p_0_in7_in_1;
  wire p_0_in7_in_11;
  wire p_0_in7_in_12;
  wire p_0_in7_in_15;
  wire p_0_in7_in_17;
  wire p_0_in7_in_4;
  wire p_0_in7_in_7;
  wire p_0_in93_in;
  wire p_0_in95_in;
  wire p_0_in__0;
  wire p_104_out;
  wire p_105_out;
  wire p_111_out;
  wire p_113_out;
  wire p_131_out;
  wire p_149_out;
  wire p_152_out;
  wire p_157_out;
  wire p_158_out;
  wire p_159_out;
  wire p_164_out;
  wire p_166_out;
  wire p_184_out;
  wire p_196_out;
  wire p_1_in8_in;
  wire p_1_in8_in_10;
  wire p_1_in8_in_13;
  wire p_1_in8_in_14;
  wire p_1_in8_in_18;
  wire p_1_in8_in_2;
  wire p_1_in8_in_5;
  wire p_1_in8_in_6;
  wire p_206_out;
  wire p_209_out;
  wire p_214_out;
  wire p_215_out;
  wire p_216_out;
  wire p_221_out;
  wire p_223_out;
  wire p_241_out;
  wire p_259_out;
  wire p_25_out;
  wire p_262_out;
  wire p_267_out;
  wire p_268_out;
  wire p_269_out;
  wire p_274_out;
  wire p_276_out;
  wire p_294_out;
  wire p_2_in;
  wire p_2_in_0;
  wire p_2_in_16;
  wire p_2_in_3;
  wire p_2_in_8;
  wire p_2_in_9;
  wire p_312_out;
  wire p_315_out;
  wire p_320_out;
  wire p_321_out;
  wire p_322_out;
  wire p_327_out;
  wire p_329_out;
  wire p_347_out;
  wire p_365_out;
  wire p_368_out;
  wire p_373_out;
  wire p_374_out;
  wire p_375_out;
  wire p_380_out;
  wire p_382_out;
  wire p_400_out;
  wire p_412_out;
  wire p_422_out;
  wire p_425_out;
  wire p_429_out;
  wire p_430_out;
  wire p_431_out;
  wire p_436_out;
  wire p_438_out;
  wire p_43_out;
  wire p_46_out;
  wire p_51_out;
  wire p_52_out;
  wire p_53_out;
  wire p_58_out;
  wire p_60_out;
  wire p_78_out;
  wire p_96_out;
  wire p_99_out;
  wire [7:0]pci_exp_rxn;
  wire [7:0]pci_exp_rxp;
  wire [7:0]pci_exp_txn;
  wire [7:0]pci_exp_txp;
  wire [63:0]pipe_dmonitorout;
  wire [7:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire pipe_mmcm_rst_n;
  wire [3:0]pipe_qrst_fsm;
  wire pipe_qrst_idle;
  wire pipe_rate_idle;
  wire [3:0]pipe_rst_fsm;
  wire [23:0]pipe_rxbufstatus;
  wire [7:0]pipe_rxcommadet;
  wire [63:0]pipe_rxdisperr;
  wire [7:0]pipe_rxdlysresetdone;
  wire [63:0]pipe_rxnotintable;
  wire [7:0]pipe_rxoutclk_out;
  wire [6:0]pipe_rxphaligndone;
  wire pipe_rxprbscntreset;
  wire [7:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [23:0]pipe_rxstatus;
  wire [55:0]pipe_sync_fsm_rx;
  wire pipe_tx_rcvr_det_gt;
  wire [7:0]pipe_txdlysresetdone;
  wire pipe_txoutclk_out;
  wire [7:0]pipe_txphaligndone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire plm_in_l0;
  wire qpllpd;
  wire qrst_drp_start;
  wire qrst_ovrd;
  wire qrst_qpllreset;
  wire [7:1]rate_gen3;
  wire [7:0]rate_idle;
  wire reg_clock_locked;
  wire reset_n_reg1;
  wire reset_n_reg2;
  wire rst_cpllpd;
  wire rst_dclk_reset;
  wire rst_drp_start;
  wire rst_drp_x16;
  wire rst_drp_x16x20_mode;
  wire rst_gtreset;
  wire rst_rxusrclk_reset;
  wire rst_txsync_start;
  wire rst_userrdy;
  wire sys_clk;
  wire sys_rst_n;
  wire txsyncallin;
  wire [7:2]user_active_lane;

(* BOX_TYPE = "PRIMITIVE" *) 
   BUFG cpllpd_refclk_inst
       (.I(sys_clk),
        .O(gt_cpllpdrefclk));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_clock \pipe_clock_int.pipe_clock_i 
       (.CLK_DCLK(CLK_DCLK),
        .CLK_MMCM_LOCK(CLK_MMCM_LOCK),
        .CLK_PCLK(CLK_OOBCLK),
        .CLK_USERCLK1(CLK_USERCLK1),
        .CLK_USERCLK2(CLK_USERCLK2),
        .D(CLK_PCLK_SEL),
        .int_pclk_sel_slave(int_pclk_sel_slave),
        .pipe_mmcm_rst_n(pipe_mmcm_rst_n),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .rate_gen3(EQ_GEN3));
pcie_7x_0_core_top_pcie_7x_0_core_top_gt_wrapper \pipe_lane[0].gt_wrapper_i 
       (.CLK(CLK_DCLK),
        .DRPADDR({\n_3_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[0].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[0].pipe_drp.pipe_drp_i }),
        .DRP_GTXRESET(rst_gtreset),
        .GT_RXPMARESET0(GT_RXPMARESET0),
        .GT_TXPMARESET0(GT_TXPMARESET0),
        .I1(\n_12_pipe_lane[0].pipe_drp.pipe_drp_i ),
        .I10(\n_19_pipe_lane[0].pipe_sync_i ),
        .I11(\n_24_pipe_reset.pipe_reset_i ),
        .I12(CLK_OOBCLK),
        .I13(I2),
        .I14(\n_21_pipe_lane[0].pipe_sync_i ),
        .I15(\n_17_pipe_lane[0].pipe_sync_i ),
        .I16(\n_16_pipe_lane[0].pipe_sync_i ),
        .I17(\n_18_pipe_lane[0].pipe_sync_i ),
        .I18(I6),
        .I19(\n_14_pipe_reset.pipe_reset_i ),
        .I2(\n_13_pipe_lane[0].pipe_drp.pipe_drp_i ),
        .I3(O1),
        .I4(O2),
        .I5(\n_15_pipe_lane[0].pipe_user_i ),
        .I6(\n_11_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .I7(\n_9_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .I8(\n_5_pipe_lane[6].pipe_user_i ),
        .I9(\n_15_pipe_lane[0].pipe_sync_i ),
        .O1(\n_6_pipe_lane[0].gt_wrapper_i ),
        .O2(\n_16_pipe_lane[0].gt_wrapper_i ),
        .O3(O3),
        .O52(O52),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[1:0]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[0]),
        .PIPE_RXDATA(PIPE_RXDATA),
        .PIPE_RXDATAK(PIPE_RXDATAK),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[0]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[0]),
        .PIPE_TXDATA(PIPE_TXDATA[15:0]),
        .PIPE_TXDATAK(PIPE_TXDATAK[1:0]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH[0]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[0]),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[0]),
        .RATE_PHYSTATUS(p_400_out),
        .RATE_RXRATEDONE(\n_14_pipe_lane[0].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_21_pipe_lane[0].gt_wrapper_i ),
        .RXCHBONDO(\gt_rxchbondo[1]_0 ),
        .RXRATE({\n_18_pipe_lane[0].pipe_rate.pipe_rate_i ,\n_19_pipe_lane[0].pipe_rate.pipe_rate_i ,\n_20_pipe_lane[0].pipe_rate.pipe_rate_i }),
        .RXSYSCLKSEL({\n_16_pipe_lane[0].pipe_rate.pipe_rate_i ,\n_17_pipe_lane[0].pipe_rate.pipe_rate_i }),
        .SYNC_RXPHALIGNDONE_M(SYNC_RXPHALIGNDONE_M),
        .SYNC_RXSYNC_DONE(\n_14_pipe_lane[0].pipe_sync_i ),
        .TXMAINCURSOR({\n_5_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .TXMARGIN(TXMARGIN),
        .TXPOSTCURSOR({\n_12_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .USER_EYESCANRESET(\n_7_pipe_lane[0].pipe_user_i ),
        .USER_OOBCLK(\n_4_pipe_lane[0].pipe_user_i ),
        .USER_RXBUFRESET(\n_5_pipe_lane[0].pipe_user_i ),
        .USER_RXCDRFREQRESET(\n_9_pipe_lane[0].pipe_user_i ),
        .USER_RXCDRRESET(\n_10_pipe_lane[0].pipe_user_i ),
        .USER_RXDFELPMRESET(\n_8_pipe_lane[0].pipe_user_i ),
        .USER_RXPCSRESET(\n_6_pipe_lane[0].pipe_user_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[0].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_22_pipe_lane[0].gt_wrapper_i ),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[15:0]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[0]),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[0]),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in3_in(p_0_in3_in),
        .pci_exp_rxn(pci_exp_rxn[0]),
        .pci_exp_rxp(pci_exp_rxp[0]),
        .pci_exp_txn(pci_exp_txn[0]),
        .pci_exp_txp(pci_exp_txp[0]),
        .pipe_dmonitorout(pipe_dmonitorout[7:0]),
        .pipe_eyescandataerror(pipe_eyescandataerror[0]),
        .pipe_loopback(pipe_loopback),
        .pipe_rxbufstatus(pipe_rxbufstatus[2:0]),
        .pipe_rxcommadet(pipe_rxcommadet[0]),
        .pipe_rxdisperr(pipe_rxdisperr[7:0]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[0]),
        .pipe_rxnotintable(pipe_rxnotintable[7:0]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[0]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[0]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus[2:0]),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[0]),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(pipe_txphaligndone[0]),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .plm_in_l0(plm_in_l0),
        .rst_cpllpd(rst_cpllpd),
        .sys_clk(sys_clk));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_drp \pipe_lane[0].pipe_drp.pipe_drp_i 
       (.DRPADDR({\n_3_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[0].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[0].pipe_drp.pipe_drp_i }),
        .DRP_DONE(p_422_out),
        .DRP_GTXRESET(rst_gtreset),
        .DRP_START(DRP_START0),
        .DRP_X16(DRP_X160),
        .DRP_X16X20_MODE(DRP_X16X20_MODE0),
        .I1(CLK_DCLK),
        .I14(I14),
        .O1(\n_12_pipe_lane[0].pipe_drp.pipe_drp_i ),
        .O2(\n_13_pipe_lane[0].pipe_drp.pipe_drp_i ),
        .Q(DRP_FSM),
        .RST_DCLK_RESET(rst_dclk_reset),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[8:0]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[15:0]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[15:0]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[0]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[0]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[0]),
        .gt_ch_drp_rdy(gt_ch_drp_rdy[0]));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_eq \pipe_lane[0].pipe_eq.pipe_eq_i 
       (.CLK(CLK_OOBCLK),
        .I1(\n_14_pipe_reset.pipe_reset_i ),
        .TXMAINCURSOR({\n_5_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_12_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[0].pipe_eq.pipe_eq_i ),
        .p_0_in__0(p_0_in__0),
        .rate_gen3(EQ_GEN3));
pcie_7x_0_core_top_pcie_7x_0_core_top_gt_common \pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i 
       (.DRP_DONE(p_412_out),
        .DRP_OVRD(qrst_ovrd),
        .DRP_START(qrst_drp_start),
        .I1(CLK_DCLK),
        .O1(O1),
        .O17(\n_11_pipe_lane[6].pipe_rate.pipe_rate_i ),
        .O2(O2),
        .RATE_QPLLLOCK(QRST_QPLLLOCK[0]),
        .RST_DCLK_RESET(rst_dclk_reset),
        .qpllpd(qpllpd),
        .qrst_qpllreset(qrst_qpllreset),
        .sys_clk(sys_clk));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_rate \pipe_lane[0].pipe_rate.pipe_rate_i 
       (.CLK(CLK_OOBCLK),
        .DRP_START0(DRP_START0),
        .DRP_X160(DRP_X160),
        .DRP_X16X20_MODE0(DRP_X16X20_MODE0),
        .GT_TXPMARESET0(GT_TXPMARESET0),
        .I1(O20[0]),
        .I14(I14),
        .I2(\n_14_pipe_reset.pipe_reset_i ),
        .O1(\n_9_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .O2(\n_11_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .QRST_QPLLPD_IN(p_430_out),
        .QRST_QPLLRESET_IN(p_429_out),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[0]),
        .RATE_DRP_DONE(p_422_out),
        .RATE_FSM(out0),
        .RATE_MMCM_LOCK(CLK_MMCM_LOCK),
        .RATE_PHYSTATUS(p_400_out),
        .RATE_QPLLLOCK(QRST_QPLLLOCK[0]),
        .RATE_RESETOVRD_DONE(\n_16_pipe_lane[0].pipe_user_i ),
        .RATE_RXRATEDONE(\n_14_pipe_lane[0].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_21_pipe_lane[0].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(p_425_out),
        .RST_DRP_START(rst_drp_start),
        .RST_DRP_X16(rst_drp_x16),
        .RST_DRP_X16X20_MODE(rst_drp_x16x20_mode),
        .RST_RATE_IDLE(rate_idle[0]),
        .RXRATE({\n_18_pipe_lane[0].pipe_rate.pipe_rate_i ,\n_19_pipe_lane[0].pipe_rate.pipe_rate_i ,\n_20_pipe_lane[0].pipe_rate.pipe_rate_i }),
        .RXSYSCLKSEL({\n_16_pipe_lane[0].pipe_rate.pipe_rate_i ,\n_17_pipe_lane[0].pipe_rate.pipe_rate_i }),
        .SYNC_RXSYNC_DONE(\n_14_pipe_lane[0].pipe_sync_i ),
        .SYNC_RXSYNC_START(\n_14_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START098_out),
        .USER_PCLK_SEL(CLK_PCLK_SEL[0]),
        .USER_RATE_DONE(\n_15_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_27_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_13_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[0].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_22_pipe_lane[0].gt_wrapper_i ),
        .out1({out[0],rst_txsync_start}),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in3_in(p_0_in3_in),
        .p_0_in7_in(p_0_in7_in),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in),
        .rate_gen3(EQ_GEN3));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_sync \pipe_lane[0].pipe_sync_i 
       (.I1(O20[0]),
        .I2(CLK_OOBCLK),
        .O1(\n_15_pipe_lane[0].pipe_sync_i ),
        .O2(\n_16_pipe_lane[0].pipe_sync_i ),
        .O3(\n_17_pipe_lane[0].pipe_sync_i ),
        .O4(\n_18_pipe_lane[0].pipe_sync_i ),
        .O5(\n_19_pipe_lane[0].pipe_sync_i ),
        .O6(\n_21_pipe_lane[0].pipe_sync_i ),
        .Q(SYNC_FSM_TX),
        .RATE_MMCM_LOCK(CLK_MMCM_LOCK),
        .RST_RATE_IDLE(rate_idle[0]),
        .RST_TXSYNC_DONE(p_425_out),
        .SYNC_RXCDRLOCK(p_436_out),
        .SYNC_RXDLYEN(\n_14_pipe_lane[0].pipe_sync_i ),
        .SYNC_RXDLYSRESETDONE0(\n_90_pipe_lane[6].gt_wrapper_i ),
        .SYNC_RXPHALIGNDONE_M(SYNC_RXPHALIGNDONE_M),
        .SYNC_RXPHALIGNDONE_S(\n_87_pipe_lane[3].gt_wrapper_i ),
        .SYNC_RXSYNC_DONEM_IN(\n_13_pipe_lane[0].pipe_sync_i ),
        .SYNC_RXSYNC_START(\n_14_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .SYNC_TXDLYSRESETDONE0(\n_89_pipe_lane[6].gt_wrapper_i ),
        .SYNC_TXPHALIGNDONE(txsyncallin),
        .SYNC_TXPHINITDONE(\n_0_pipe_lane[4].pipe_user_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START098_out),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[0]),
        .p_0_in7_in(p_0_in7_in),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx[6:0]),
        .rate_gen3(EQ_GEN3));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_user \pipe_lane[0].pipe_user_i 
       (.CLK_PCLK_SEL(CLK_PCLK_SEL[0]),
        .I1(\n_16_pipe_lane[0].gt_wrapper_i ),
        .I2(CLK_OOBCLK),
        .I3(\n_6_pipe_lane[0].gt_wrapper_i ),
        .I4(\n_14_pipe_reset.pipe_reset_i ),
        .I6(I6),
        .O1(\n_15_pipe_lane[0].pipe_user_i ),
        .O2(\n_16_pipe_lane[0].pipe_user_i ),
        .O21(O21),
        .O3(O20[0]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[0]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[0]),
        .Q({\n_5_pipe_lane[0].pipe_user_i ,\n_6_pipe_lane[0].pipe_user_i ,\n_7_pipe_lane[0].pipe_user_i ,\n_8_pipe_lane[0].pipe_user_i ,\n_9_pipe_lane[0].pipe_user_i ,\n_10_pipe_lane[0].pipe_user_i ,USER_RXPMARESET}),
        .RST_PHYSTATUS(p_400_out),
        .RST_RATE_IDLE(rate_idle[0]),
        .RST_RESETDONE(p_438_out),
        .RST_RXCDRLOCK(p_436_out),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .USER_OOBCLK(\n_4_pipe_lane[0].pipe_user_i ),
        .USER_RATE_DONE(\n_15_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_27_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_13_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[0].pipe_eq.pipe_eq_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[0].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_22_pipe_lane[0].gt_wrapper_i ),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[0]),
        .gt_rx_phy_status_wire_filter(gt_rx_phy_status_wire_filter[0]),
        .out1(out[0]),
        .p_0_in7_in(p_0_in7_in),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in),
        .p_2_in(p_2_in),
        .pipe_rxstatus(pipe_rxstatus[2]),
        .rate_gen3(EQ_GEN3),
        .user_rx_converge(p_431_out));
pcie_7x_0_core_top_pcie_7x_0_core_top_gt_wrapper_29 \pipe_lane[1].gt_wrapper_i 
       (.D(D),
        .DRPADDR({\n_3_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[1].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[1].pipe_drp.pipe_drp_i }),
        .GT_RXPMARESET089_out(GT_RXPMARESET089_out),
        .GT_TXPMARESET092_out(GT_TXPMARESET092_out),
        .I1(CLK_DCLK),
        .I10(\n_15_pipe_lane[1].pipe_sync_i ),
        .I11(\n_14_pipe_lane[1].pipe_sync_i ),
        .I12(\n_23_pipe_reset.pipe_reset_i ),
        .I13(CLK_OOBCLK),
        .I14(I3),
        .I15(\n_20_pipe_lane[1].pipe_sync_i ),
        .I16(\n_17_pipe_lane[1].pipe_sync_i ),
        .I17(\n_16_pipe_lane[1].pipe_sync_i ),
        .I18(\n_18_pipe_lane[1].pipe_sync_i ),
        .I19(I4),
        .I2(\n_12_pipe_lane[1].pipe_drp.pipe_drp_i ),
        .I20(I7),
        .I21(\n_14_pipe_reset.pipe_reset_i ),
        .I3(\n_13_pipe_lane[1].pipe_drp.pipe_drp_i ),
        .I4(O1),
        .I5(O2),
        .I6(\n_17_pipe_lane[1].pipe_user_i ),
        .I7(\n_11_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .I8(\n_9_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .I9(\n_6_pipe_lane[6].pipe_user_i ),
        .O1(\n_6_pipe_lane[1].gt_wrapper_i ),
        .O2(\n_16_pipe_lane[1].gt_wrapper_i ),
        .O4(O4),
        .O5(O5),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[3:2]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[1]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[1]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[1]),
        .PIPE_TXDATA(PIPE_TXDATA[31:16]),
        .PIPE_TXDATAK(PIPE_TXDATAK[3:2]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH[0]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[1]),
        .PIPE_TXPHINITDONE(PIPE_TXPHINITDONE[0]),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[1]),
        .RATE_PHYSTATUS(p_347_out),
        .RATE_RXRATEDONE(\n_14_pipe_lane[1].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_20_pipe_lane[1].gt_wrapper_i ),
        .RXCHBONDO(\gt_rxchbondo[1]_0 ),
        .RXRATE({\n_18_pipe_lane[1].pipe_rate.pipe_rate_i ,\n_19_pipe_lane[1].pipe_rate.pipe_rate_i ,\n_20_pipe_lane[1].pipe_rate.pipe_rate_i }),
        .RXSYSCLKSEL({\n_16_pipe_lane[1].pipe_rate.pipe_rate_i ,\n_17_pipe_lane[1].pipe_rate.pipe_rate_i }),
        .SYNC_RXSYNC_DONE(\n_13_pipe_lane[1].pipe_sync_i ),
        .TXMAINCURSOR({\n_5_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_12_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .USER_EYESCANRESET(\n_9_pipe_lane[1].pipe_user_i ),
        .USER_OOBCLK(\n_6_pipe_lane[1].pipe_user_i ),
        .USER_RXBUFRESET(\n_7_pipe_lane[1].pipe_user_i ),
        .USER_RXCDRFREQRESET(\n_11_pipe_lane[1].pipe_user_i ),
        .USER_RXCDRRESET(\n_12_pipe_lane[1].pipe_user_i ),
        .USER_RXDFELPMRESET(\n_10_pipe_lane[1].pipe_user_i ),
        .USER_RXPCSRESET(\n_8_pipe_lane[1].pipe_user_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[1].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[1].gt_wrapper_i ),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[31:16]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[1]),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[1]),
        .p_0_in93_in(p_0_in93_in),
        .p_0_in95_in(p_0_in95_in),
        .pci_exp_rxn(pci_exp_rxn[1]),
        .pci_exp_rxp(pci_exp_rxp[1]),
        .pci_exp_txn(pci_exp_txn[1]),
        .pci_exp_txp(pci_exp_txp[1]),
        .pipe_dmonitorout(pipe_dmonitorout[15:8]),
        .pipe_eyescandataerror(pipe_eyescandataerror[1]),
        .pipe_loopback(pipe_loopback),
        .pipe_rxbufstatus(pipe_rxbufstatus[5:3]),
        .pipe_rxcommadet(pipe_rxcommadet[1]),
        .pipe_rxdisperr(pipe_rxdisperr[15:8]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[1]),
        .pipe_rxnotintable(pipe_rxnotintable[15:8]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[1]),
        .pipe_rxphaligndone(pipe_rxphaligndone[0]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[1]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus[5:3]),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[1]),
        .pipe_txphaligndone(pipe_txphaligndone[1]),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .plm_in_l0(plm_in_l0),
        .rst_cpllpd(rst_cpllpd),
        .rst_gtreset(rst_gtreset),
        .sys_clk(sys_clk));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_drp_30 \pipe_lane[1].pipe_drp.pipe_drp_i 
       (.DRPADDR({\n_3_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[1].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[1].pipe_drp.pipe_drp_i }),
        .DRP_DONE(p_365_out),
        .DRP_START(DRP_START0102_out),
        .DRP_X16(DRP_X160104_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE0106_out),
        .I1(CLK_DCLK),
        .I14(I14),
        .O1(\n_12_pipe_lane[1].pipe_drp.pipe_drp_i ),
        .O2(\n_13_pipe_lane[1].pipe_drp.pipe_drp_i ),
        .Q(O24),
        .RST_DCLK_RESET(rst_dclk_reset),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[17:9]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[31:16]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[31:16]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[1]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[1]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[1]),
        .gt_ch_drp_rdy(gt_ch_drp_rdy[1]),
        .rst_gtreset(rst_gtreset));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_eq_31 \pipe_lane[1].pipe_eq.pipe_eq_i 
       (.I1(\n_14_pipe_reset.pipe_reset_i ),
        .I2(CLK_OOBCLK),
        .TXMAINCURSOR({\n_5_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_12_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[1].pipe_eq.pipe_eq_i ),
        .p_0_in__0(p_0_in__0),
        .rate_gen3(rate_gen3[1]));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_rate_32 \pipe_lane[1].pipe_rate.pipe_rate_i 
       (.DRP_START0102_out(DRP_START0102_out),
        .DRP_X160104_out(DRP_X160104_out),
        .DRP_X16X20_MODE0106_out(DRP_X16X20_MODE0106_out),
        .GT_TXPMARESET092_out(GT_TXPMARESET092_out),
        .I1(CLK_OOBCLK),
        .I14(I14),
        .I2(O20[1]),
        .I3(\n_14_pipe_reset.pipe_reset_i ),
        .O1(\n_9_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .O2(\n_11_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .QRST_QPLLPD_IN(p_374_out),
        .QRST_QPLLRESET_IN(p_373_out),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[1]),
        .RATE_DRP_DONE(p_365_out),
        .RATE_FSM(O45),
        .RATE_MMCM_LOCK(CLK_MMCM_LOCK),
        .RATE_PHYSTATUS(p_347_out),
        .RATE_QPLLLOCK(QRST_QPLLLOCK[0]),
        .RATE_RESETOVRD_DONE(\n_18_pipe_lane[1].pipe_user_i ),
        .RATE_RXRATEDONE(\n_14_pipe_lane[1].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_20_pipe_lane[1].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(p_368_out),
        .RST_DRP_START(rst_drp_start),
        .RST_DRP_X16(rst_drp_x16),
        .RST_DRP_X16X20_MODE(rst_drp_x16x20_mode),
        .RST_RATE_IDLE(rate_idle[1]),
        .RXRATE({\n_18_pipe_lane[1].pipe_rate.pipe_rate_i ,\n_19_pipe_lane[1].pipe_rate.pipe_rate_i ,\n_20_pipe_lane[1].pipe_rate.pipe_rate_i }),
        .RXSYSCLKSEL({\n_16_pipe_lane[1].pipe_rate.pipe_rate_i ,\n_17_pipe_lane[1].pipe_rate.pipe_rate_i }),
        .SYNC_RXSYNC_DONE(\n_13_pipe_lane[1].pipe_sync_i ),
        .SYNC_RXSYNC_START(\n_14_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START0100_out),
        .USER_PCLK_SEL(CLK_PCLK_SEL[1]),
        .USER_RATE_DONE(\n_15_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_27_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_13_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[1].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[1].gt_wrapper_i ),
        .out1({out[0],rst_txsync_start}),
        .p_0_in7_in(p_0_in7_in_1),
        .p_0_in93_in(p_0_in93_in),
        .p_0_in95_in(p_0_in95_in),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_2),
        .rate_gen3(rate_gen3[1]));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_sync_33 \pipe_lane[1].pipe_sync_i 
       (.I1(CLK_OOBCLK),
        .I2(CLK_MMCM_LOCK),
        .O1(\n_14_pipe_lane[1].pipe_sync_i ),
        .O2(\n_15_pipe_lane[1].pipe_sync_i ),
        .O3(\n_16_pipe_lane[1].pipe_sync_i ),
        .O4(\n_17_pipe_lane[1].pipe_sync_i ),
        .O5(\n_18_pipe_lane[1].pipe_sync_i ),
        .O6(\n_20_pipe_lane[1].pipe_sync_i ),
        .Q(O22),
        .RST_RATE_IDLE(rate_idle[1]),
        .RST_TXSYNC_DONE(p_368_out),
        .SYNC_GEN3(rate_gen3[1]),
        .SYNC_RXCDRLOCK(p_380_out),
        .SYNC_RXDLYEN(\n_13_pipe_lane[1].pipe_sync_i ),
        .SYNC_RXDLYSRESETDONE0(\n_90_pipe_lane[6].gt_wrapper_i ),
        .SYNC_RXPHALIGNDONE_M(SYNC_RXPHALIGNDONE_M),
        .SYNC_RXPHALIGNDONE_S(\n_87_pipe_lane[3].gt_wrapper_i ),
        .SYNC_RXSYNC_DONEM_IN(\n_13_pipe_lane[0].pipe_sync_i ),
        .SYNC_RXSYNC_START(\n_14_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .SYNC_TXDLYSRESETDONE0(\n_89_pipe_lane[6].gt_wrapper_i ),
        .SYNC_TXPHALIGNDONE(txsyncallin),
        .SYNC_TXPHINITDONE(\n_0_pipe_lane[4].pipe_user_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START0100_out),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[1]),
        .p_0_in7_in(p_0_in7_in_1),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_2),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx[13:7]));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_user_34 \pipe_lane[1].pipe_user_i 
       (.CLK_PCLK_SEL(CLK_PCLK_SEL[1]),
        .I1(O20[2]),
        .I2(\n_0_pipe_lane[2].pipe_user_i ),
        .I3(\n_16_pipe_lane[1].gt_wrapper_i ),
        .I4(CLK_OOBCLK),
        .I5(\n_6_pipe_lane[1].gt_wrapper_i ),
        .I6(\n_14_pipe_reset.pipe_reset_i ),
        .I7(I7),
        .O1(\n_0_pipe_lane[1].pipe_user_i ),
        .O2(\n_3_pipe_lane[1].pipe_user_i ),
        .O20(O20[1]),
        .O23(O23),
        .O3(\n_17_pipe_lane[1].pipe_user_i ),
        .O4(\n_18_pipe_lane[1].pipe_user_i ),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[1]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[1]),
        .Q({\n_7_pipe_lane[1].pipe_user_i ,\n_8_pipe_lane[1].pipe_user_i ,\n_9_pipe_lane[1].pipe_user_i ,\n_10_pipe_lane[1].pipe_user_i ,\n_11_pipe_lane[1].pipe_user_i ,\n_12_pipe_lane[1].pipe_user_i ,O59}),
        .RST_PHYSTATUS(p_347_out),
        .RST_RATE_IDLE(rate_idle[1]),
        .RST_RESETDONE(p_382_out),
        .RST_RXCDRLOCK(p_380_out),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .USER_OOBCLK(\n_6_pipe_lane[1].pipe_user_i ),
        .USER_RATE_DONE(\n_15_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_27_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_13_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[1].pipe_eq.pipe_eq_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[1].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[1].gt_wrapper_i ),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[1]),
        .gt_rx_phy_status_wire_filter(gt_rx_phy_status_wire_filter[1]),
        .out1(out[0]),
        .p_0_in7_in(p_0_in7_in_1),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_2),
        .p_2_in(p_2_in_0),
        .pipe_rxstatus(pipe_rxstatus[5]),
        .pipe_txphaligndone({pipe_txphaligndone[3],pipe_txphaligndone[1]}),
        .rate_gen3(rate_gen3[1]),
        .user_rx_converge(p_375_out));
pcie_7x_0_core_top_pcie_7x_0_core_top_gt_wrapper_35 \pipe_lane[2].gt_wrapper_i 
       (.DRPADDR({\n_3_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[2].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[2].pipe_drp.pipe_drp_i }),
        .GT_RXPMARESET0117_out(GT_RXPMARESET0117_out),
        .GT_TXPMARESET0120_out(GT_TXPMARESET0120_out),
        .I1(CLK_DCLK),
        .I10(\n_15_pipe_lane[2].pipe_sync_i ),
        .I11(\n_14_pipe_lane[2].pipe_sync_i ),
        .I12(\n_22_pipe_reset.pipe_reset_i ),
        .I13(CLK_OOBCLK),
        .I14(I2),
        .I15(\n_20_pipe_lane[2].pipe_sync_i ),
        .I16(\n_17_pipe_lane[2].pipe_sync_i ),
        .I17(\n_16_pipe_lane[2].pipe_sync_i ),
        .I18(\n_18_pipe_lane[2].pipe_sync_i ),
        .I19(I8),
        .I2(\n_12_pipe_lane[2].pipe_drp.pipe_drp_i ),
        .I20(\n_14_pipe_reset.pipe_reset_i ),
        .I3(\n_13_pipe_lane[2].pipe_drp.pipe_drp_i ),
        .I4(O1),
        .I5(O2),
        .I6(\n_17_pipe_lane[2].pipe_user_i ),
        .I7(\n_11_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .I8(\n_9_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .I9(\n_5_pipe_lane[6].pipe_user_i ),
        .O1(\n_6_pipe_lane[2].gt_wrapper_i ),
        .O2(\n_16_pipe_lane[2].gt_wrapper_i ),
        .O53(O53),
        .O6(O6),
        .O7(O7),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[5:4]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[2]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[2]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[2]),
        .PIPE_TXDATA(PIPE_TXDATA[47:32]),
        .PIPE_TXDATAK(PIPE_TXDATAK[5:4]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH[1]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[2]),
        .PIPE_TXPHINITDONE(PIPE_TXPHINITDONE[1]),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[2]),
        .RATE_PHYSTATUS(p_294_out),
        .RATE_RXRATEDONE(\n_14_pipe_lane[2].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_20_pipe_lane[2].gt_wrapper_i ),
        .RXCHBONDO(\gt_rxchbondo[1]_0 ),
        .RXRATE({\n_18_pipe_lane[2].pipe_rate.pipe_rate_i ,\n_19_pipe_lane[2].pipe_rate.pipe_rate_i ,\n_20_pipe_lane[2].pipe_rate.pipe_rate_i }),
        .RXSYSCLKSEL({\n_16_pipe_lane[2].pipe_rate.pipe_rate_i ,\n_17_pipe_lane[2].pipe_rate.pipe_rate_i }),
        .SYNC_RXSYNC_DONE(\n_13_pipe_lane[2].pipe_sync_i ),
        .TXMAINCURSOR({\n_5_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .TXMARGIN(TXMARGIN),
        .TXPOSTCURSOR({\n_12_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .USER_EYESCANRESET(\n_9_pipe_lane[2].pipe_user_i ),
        .USER_OOBCLK(\n_6_pipe_lane[2].pipe_user_i ),
        .USER_RXBUFRESET(\n_7_pipe_lane[2].pipe_user_i ),
        .USER_RXCDRFREQRESET(\n_11_pipe_lane[2].pipe_user_i ),
        .USER_RXCDRRESET(\n_12_pipe_lane[2].pipe_user_i ),
        .USER_RXDFELPMRESET(\n_10_pipe_lane[2].pipe_user_i ),
        .USER_RXPCSRESET(\n_8_pipe_lane[2].pipe_user_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[2].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[2].gt_wrapper_i ),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[47:32]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[2]),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[2]),
        .p_0_in121_in(p_0_in121_in),
        .p_0_in123_in(p_0_in123_in),
        .pci_exp_rxn(pci_exp_rxn[2]),
        .pci_exp_rxp(pci_exp_rxp[2]),
        .pci_exp_txn(pci_exp_txn[2]),
        .pci_exp_txp(pci_exp_txp[2]),
        .pipe_dmonitorout(pipe_dmonitorout[23:16]),
        .pipe_eyescandataerror(pipe_eyescandataerror[2]),
        .pipe_loopback(pipe_loopback),
        .pipe_rxbufstatus(pipe_rxbufstatus[8:6]),
        .pipe_rxcommadet(pipe_rxcommadet[2]),
        .pipe_rxdisperr(pipe_rxdisperr[23:16]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[2]),
        .pipe_rxnotintable(pipe_rxnotintable[23:16]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[2]),
        .pipe_rxphaligndone(pipe_rxphaligndone[1]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[2]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus[8:6]),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[2]),
        .pipe_txphaligndone(pipe_txphaligndone[2]),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .plm_in_l0(plm_in_l0),
        .rst_cpllpd(rst_cpllpd),
        .rst_gtreset(rst_gtreset),
        .sys_clk(sys_clk));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_drp_36 \pipe_lane[2].pipe_drp.pipe_drp_i 
       (.DRPADDR({\n_3_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[2].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[2].pipe_drp.pipe_drp_i }),
        .DRP_DONE(p_312_out),
        .DRP_START(DRP_START0110_out),
        .DRP_X16(DRP_X160112_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE0114_out),
        .I1(CLK_DCLK),
        .I14(I14),
        .O1(\n_12_pipe_lane[2].pipe_drp.pipe_drp_i ),
        .O2(\n_13_pipe_lane[2].pipe_drp.pipe_drp_i ),
        .Q(O28),
        .RST_DCLK_RESET(rst_dclk_reset),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[26:18]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[47:32]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[47:32]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[2]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[2]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[2]),
        .gt_ch_drp_rdy(gt_ch_drp_rdy[2]),
        .rst_gtreset(rst_gtreset));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_eq_37 \pipe_lane[2].pipe_eq.pipe_eq_i 
       (.I1(\n_14_pipe_reset.pipe_reset_i ),
        .I2(CLK_OOBCLK),
        .TXMAINCURSOR({\n_5_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_12_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[2].pipe_eq.pipe_eq_i ),
        .p_0_in__0(p_0_in__0),
        .rate_gen3(rate_gen3[2]));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_rate_38 \pipe_lane[2].pipe_rate.pipe_rate_i 
       (.DRP_START0110_out(DRP_START0110_out),
        .DRP_X160112_out(DRP_X160112_out),
        .DRP_X16X20_MODE0114_out(DRP_X16X20_MODE0114_out),
        .GT_TXPMARESET0120_out(GT_TXPMARESET0120_out),
        .I1(CLK_OOBCLK),
        .I14(I14),
        .I2(CLK_MMCM_LOCK),
        .I3(\n_14_pipe_reset.pipe_reset_i ),
        .O1(\n_9_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .O2(\n_11_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .QRST_QPLLPD_IN(p_321_out),
        .QRST_QPLLRESET_IN(p_320_out),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[2]),
        .RATE_DRP_DONE(p_312_out),
        .RATE_FSM(O46),
        .RATE_PHYSTATUS(p_294_out),
        .RATE_QPLLLOCK(QRST_QPLLLOCK[0]),
        .RATE_RESETOVRD_DONE(\n_18_pipe_lane[2].pipe_user_i ),
        .RATE_RXRATEDONE(\n_14_pipe_lane[2].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_20_pipe_lane[2].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(p_315_out),
        .RST_DRP_START(rst_drp_start),
        .RST_DRP_X16(rst_drp_x16),
        .RST_DRP_X16X20_MODE(rst_drp_x16x20_mode),
        .RST_RATE_IDLE(rate_idle[2]),
        .RXRATE({\n_18_pipe_lane[2].pipe_rate.pipe_rate_i ,\n_19_pipe_lane[2].pipe_rate.pipe_rate_i ,\n_20_pipe_lane[2].pipe_rate.pipe_rate_i }),
        .RXSYSCLKSEL({\n_16_pipe_lane[2].pipe_rate.pipe_rate_i ,\n_17_pipe_lane[2].pipe_rate.pipe_rate_i }),
        .SYNC_RXSYNC_DONE(\n_13_pipe_lane[2].pipe_sync_i ),
        .SYNC_RXSYNC_START(\n_14_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START0108_out),
        .USER_PCLK_SEL(CLK_PCLK_SEL[2]),
        .USER_RATE_DONE(\n_15_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_27_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_13_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[2].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[2].gt_wrapper_i ),
        .out1({out[0],rst_txsync_start}),
        .p_0_in121_in(p_0_in121_in),
        .p_0_in123_in(p_0_in123_in),
        .p_0_in7_in(p_0_in7_in_4),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_5),
        .rate_gen3(rate_gen3[2]),
        .user_active_lane(user_active_lane[2]));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_sync_39 \pipe_lane[2].pipe_sync_i 
       (.I1(CLK_OOBCLK),
        .I2(CLK_MMCM_LOCK),
        .O1(\n_14_pipe_lane[2].pipe_sync_i ),
        .O2(\n_15_pipe_lane[2].pipe_sync_i ),
        .O3(\n_16_pipe_lane[2].pipe_sync_i ),
        .O4(\n_17_pipe_lane[2].pipe_sync_i ),
        .O5(\n_18_pipe_lane[2].pipe_sync_i ),
        .O6(\n_20_pipe_lane[2].pipe_sync_i ),
        .Q(O26),
        .RST_RATE_IDLE(rate_idle[2]),
        .RST_TXSYNC_DONE(p_315_out),
        .SYNC_GEN3(rate_gen3[2]),
        .SYNC_RXCDRLOCK(p_327_out),
        .SYNC_RXDLYEN(\n_13_pipe_lane[2].pipe_sync_i ),
        .SYNC_RXDLYSRESETDONE0(\n_90_pipe_lane[6].gt_wrapper_i ),
        .SYNC_RXPHALIGNDONE_M(SYNC_RXPHALIGNDONE_M),
        .SYNC_RXPHALIGNDONE_S(\n_87_pipe_lane[3].gt_wrapper_i ),
        .SYNC_RXSYNC_DONEM_IN(\n_13_pipe_lane[0].pipe_sync_i ),
        .SYNC_RXSYNC_START(\n_14_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .SYNC_TXDLYSRESETDONE0(\n_89_pipe_lane[6].gt_wrapper_i ),
        .SYNC_TXPHALIGNDONE(txsyncallin),
        .SYNC_TXPHINITDONE(\n_0_pipe_lane[4].pipe_user_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START0108_out),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[2]),
        .p_0_in7_in(p_0_in7_in_4),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_5),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx[20:14]));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_user_40 \pipe_lane[2].pipe_user_i 
       (.CLK_PCLK_SEL(CLK_PCLK_SEL[2]),
        .I1(\n_16_pipe_lane[2].gt_wrapper_i ),
        .I2(CLK_OOBCLK),
        .I3(\n_6_pipe_lane[2].gt_wrapper_i ),
        .I4(\n_14_pipe_reset.pipe_reset_i ),
        .I8(I8),
        .O1(\n_0_pipe_lane[2].pipe_user_i ),
        .O2(\n_17_pipe_lane[2].pipe_user_i ),
        .O25(O25),
        .O27(O27),
        .O3(\n_18_pipe_lane[2].pipe_user_i ),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[2]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[2]),
        .PIPE_TXPHINITDONE(PIPE_TXPHINITDONE[1]),
        .Q({\n_7_pipe_lane[2].pipe_user_i ,\n_8_pipe_lane[2].pipe_user_i ,\n_9_pipe_lane[2].pipe_user_i ,\n_10_pipe_lane[2].pipe_user_i ,\n_11_pipe_lane[2].pipe_user_i ,\n_12_pipe_lane[2].pipe_user_i ,O60}),
        .RST_PHYSTATUS(p_294_out),
        .RST_RATE_IDLE(rate_idle[2]),
        .RST_RESETDONE(p_329_out),
        .RST_RXCDRLOCK(p_327_out),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .USER_OOBCLK(\n_6_pipe_lane[2].pipe_user_i ),
        .USER_RATE_DONE(\n_15_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_27_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_13_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[2].pipe_eq.pipe_eq_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[2].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[2].gt_wrapper_i ),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[2]),
        .gt_rx_phy_status_wire_filter(gt_rx_phy_status_wire_filter[2]),
        .out1(out[0]),
        .p_0_in7_in(p_0_in7_in_4),
        .p_0_in7_in_1(p_0_in7_in),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_5),
        .p_1_in8_in_0(p_1_in8_in),
        .p_2_in(p_2_in_3),
        .pipe_rxstatus(pipe_rxstatus[8]),
        .pipe_txphaligndone({pipe_txphaligndone[2],pipe_txphaligndone[0]}),
        .rate_gen3(rate_gen3[2]),
        .user_active_lane(user_active_lane[2]),
        .user_rx_converge(p_322_out));
pcie_7x_0_core_top_pcie_7x_0_core_top_gt_wrapper_41 \pipe_lane[3].gt_wrapper_i 
       (.DRPADDR({\n_3_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[3].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[3].pipe_drp.pipe_drp_i }),
        .GT_RXPMARESET071_out(GT_RXPMARESET071_out),
        .GT_TXPMARESET074_out(GT_TXPMARESET074_out),
        .I1(CLK_DCLK),
        .I10(\n_15_pipe_lane[3].pipe_sync_i ),
        .I11(\n_14_pipe_lane[3].pipe_sync_i ),
        .I12(\n_21_pipe_reset.pipe_reset_i ),
        .I13(CLK_OOBCLK),
        .I14(I3),
        .I15(\n_20_pipe_lane[3].pipe_sync_i ),
        .I16(\n_17_pipe_lane[3].pipe_sync_i ),
        .I17(\n_16_pipe_lane[3].pipe_sync_i ),
        .I18(\n_18_pipe_lane[3].pipe_sync_i ),
        .I19(I4),
        .I2(\n_12_pipe_lane[3].pipe_drp.pipe_drp_i ),
        .I20(O20[2]),
        .I21(PIPE_TXPHINITDONE[1:0]),
        .I22({pipe_rxphaligndone[6:3],pipe_rxphaligndone[1:0]}),
        .I23(I9),
        .I24(\n_14_pipe_reset.pipe_reset_i ),
        .I3(\n_13_pipe_lane[3].pipe_drp.pipe_drp_i ),
        .I4(O1),
        .I5(O2),
        .I6(\n_17_pipe_lane[3].pipe_user_i ),
        .I7(\n_11_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .I8(\n_9_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .I9(\n_6_pipe_lane[6].pipe_user_i ),
        .O1(\n_6_pipe_lane[3].gt_wrapper_i ),
        .O2(\n_16_pipe_lane[3].gt_wrapper_i ),
        .O20(O20[1]),
        .O3(\n_86_pipe_lane[3].gt_wrapper_i ),
        .O4(\n_87_pipe_lane[3].gt_wrapper_i ),
        .O54(O54),
        .O8(O8),
        .O9(O9),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[7:6]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[3]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[3]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[3]),
        .PIPE_TXDATA(PIPE_TXDATA[63:48]),
        .PIPE_TXDATAK(PIPE_TXDATAK[7:6]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH[1]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[3]),
        .PIPE_TXPHINITDONE(PIPE_TXPHINITDONE[2]),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[3]),
        .RATE_PHYSTATUS(p_241_out),
        .RATE_RXRATEDONE(\n_14_pipe_lane[3].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_20_pipe_lane[3].gt_wrapper_i ),
        .RXCHBONDO(\gt_rxchbondo[1]_0 ),
        .RXRATE({\n_18_pipe_lane[3].pipe_rate.pipe_rate_i ,\n_19_pipe_lane[3].pipe_rate.pipe_rate_i ,\n_20_pipe_lane[3].pipe_rate.pipe_rate_i }),
        .RXSYSCLKSEL({\n_16_pipe_lane[3].pipe_rate.pipe_rate_i ,\n_17_pipe_lane[3].pipe_rate.pipe_rate_i }),
        .SYNC_RXSYNC_DONE(\n_13_pipe_lane[3].pipe_sync_i ),
        .TXMAINCURSOR({\n_5_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_12_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .USER_EYESCANRESET(\n_9_pipe_lane[3].pipe_user_i ),
        .USER_OOBCLK(\n_6_pipe_lane[3].pipe_user_i ),
        .USER_RXBUFRESET(\n_7_pipe_lane[3].pipe_user_i ),
        .USER_RXCDRFREQRESET(\n_11_pipe_lane[3].pipe_user_i ),
        .USER_RXCDRRESET(\n_12_pipe_lane[3].pipe_user_i ),
        .USER_RXDFELPMRESET(\n_10_pipe_lane[3].pipe_user_i ),
        .USER_RXPCSRESET(\n_8_pipe_lane[3].pipe_user_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[3].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[3].gt_wrapper_i ),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[63:48]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[3]),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[3]),
        .p_0_in75_in(p_0_in75_in),
        .p_0_in77_in(p_0_in77_in),
        .pci_exp_rxn(pci_exp_rxn[3]),
        .pci_exp_rxp(pci_exp_rxp[3]),
        .pci_exp_txn(pci_exp_txn[3]),
        .pci_exp_txp(pci_exp_txp[3]),
        .pipe_dmonitorout(pipe_dmonitorout[31:24]),
        .pipe_eyescandataerror(pipe_eyescandataerror[3]),
        .pipe_loopback(pipe_loopback),
        .pipe_rxbufstatus(pipe_rxbufstatus[11:9]),
        .pipe_rxcommadet(pipe_rxcommadet[3]),
        .pipe_rxdisperr(pipe_rxdisperr[31:24]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[3]),
        .pipe_rxnotintable(pipe_rxnotintable[31:24]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[3]),
        .pipe_rxphaligndone(pipe_rxphaligndone[2]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[3]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus[11:9]),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[3]),
        .pipe_txphaligndone(pipe_txphaligndone[3]),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .plm_in_l0(plm_in_l0),
        .rst_cpllpd(rst_cpllpd),
        .rst_gtreset(rst_gtreset),
        .sys_clk(sys_clk),
        .user_active_lane(user_active_lane[2]));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_drp_42 \pipe_lane[3].pipe_drp.pipe_drp_i 
       (.DRPADDR({\n_3_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[3].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[3].pipe_drp.pipe_drp_i }),
        .DRP_DONE(p_259_out),
        .DRP_START(DRP_START082_out),
        .DRP_X16(DRP_X16084_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE086_out),
        .I1(CLK_DCLK),
        .I14(I14),
        .O1(\n_12_pipe_lane[3].pipe_drp.pipe_drp_i ),
        .O2(\n_13_pipe_lane[3].pipe_drp.pipe_drp_i ),
        .Q(O31),
        .RST_DCLK_RESET(rst_dclk_reset),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[35:27]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[63:48]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[63:48]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[3]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[3]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[3]),
        .gt_ch_drp_rdy(gt_ch_drp_rdy[3]),
        .rst_gtreset(rst_gtreset));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_eq_43 \pipe_lane[3].pipe_eq.pipe_eq_i 
       (.I1(\n_14_pipe_reset.pipe_reset_i ),
        .I2(CLK_OOBCLK),
        .TXMAINCURSOR({\n_5_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_12_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[3].pipe_eq.pipe_eq_i ),
        .p_0_in__0(p_0_in__0),
        .rate_gen3(rate_gen3[3]));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_rate_44 \pipe_lane[3].pipe_rate.pipe_rate_i 
       (.DRP_START082_out(DRP_START082_out),
        .DRP_X16084_out(DRP_X16084_out),
        .DRP_X16X20_MODE086_out(DRP_X16X20_MODE086_out),
        .GT_TXPMARESET074_out(GT_TXPMARESET074_out),
        .I1(CLK_OOBCLK),
        .I14(I14),
        .I2(O20[2]),
        .I3(QRST_QPLLLOCK[0]),
        .I4(CLK_MMCM_LOCK),
        .I5(\n_14_pipe_reset.pipe_reset_i ),
        .O1(\n_9_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .O2(\n_11_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .QRST_QPLLPD_IN(p_268_out),
        .QRST_QPLLRESET_IN(p_267_out),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[3]),
        .RATE_DRP_DONE(p_259_out),
        .RATE_FSM(O47),
        .RATE_PHYSTATUS(p_241_out),
        .RATE_RESETOVRD_DONE(\n_18_pipe_lane[3].pipe_user_i ),
        .RATE_RXRATEDONE(\n_14_pipe_lane[3].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_20_pipe_lane[3].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(p_262_out),
        .RST_DRP_START(rst_drp_start),
        .RST_DRP_X16(rst_drp_x16),
        .RST_DRP_X16X20_MODE(rst_drp_x16x20_mode),
        .RST_RATE_IDLE(rate_idle[3]),
        .RXRATE({\n_18_pipe_lane[3].pipe_rate.pipe_rate_i ,\n_19_pipe_lane[3].pipe_rate.pipe_rate_i ,\n_20_pipe_lane[3].pipe_rate.pipe_rate_i }),
        .RXSYSCLKSEL({\n_16_pipe_lane[3].pipe_rate.pipe_rate_i ,\n_17_pipe_lane[3].pipe_rate.pipe_rate_i }),
        .SYNC_RXSYNC_DONE(\n_13_pipe_lane[3].pipe_sync_i ),
        .SYNC_RXSYNC_START(\n_14_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START080_out),
        .USER_PCLK_SEL(CLK_PCLK_SEL[3]),
        .USER_RATE_DONE(\n_15_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_27_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_13_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[3].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[3].gt_wrapper_i ),
        .out1({out[0],rst_txsync_start}),
        .p_0_in75_in(p_0_in75_in),
        .p_0_in77_in(p_0_in77_in),
        .p_0_in7_in(p_0_in7_in_7),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_6),
        .rate_gen3(rate_gen3[3]));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_sync_45 \pipe_lane[3].pipe_sync_i 
       (.I1(CLK_OOBCLK),
        .I2(CLK_MMCM_LOCK),
        .I3(\n_0_pipe_lane[4].pipe_user_i ),
        .I4(SYNC_RXPHALIGNDONE_M),
        .I5(\n_87_pipe_lane[3].gt_wrapper_i ),
        .O1(\n_14_pipe_lane[3].pipe_sync_i ),
        .O2(\n_15_pipe_lane[3].pipe_sync_i ),
        .O3(\n_16_pipe_lane[3].pipe_sync_i ),
        .O4(\n_17_pipe_lane[3].pipe_sync_i ),
        .O5(\n_18_pipe_lane[3].pipe_sync_i ),
        .O6(\n_20_pipe_lane[3].pipe_sync_i ),
        .Q(O29),
        .RST_RATE_IDLE(rate_idle[3]),
        .RST_TXSYNC_DONE(p_262_out),
        .SYNC_GEN3(rate_gen3[3]),
        .SYNC_RXCDRLOCK(p_274_out),
        .SYNC_RXDLYEN(\n_13_pipe_lane[3].pipe_sync_i ),
        .SYNC_RXDLYSRESETDONE0(\n_90_pipe_lane[6].gt_wrapper_i ),
        .SYNC_RXSYNC_DONEM_IN(\n_13_pipe_lane[0].pipe_sync_i ),
        .SYNC_RXSYNC_START(\n_14_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .SYNC_TXDLYSRESETDONE0(\n_89_pipe_lane[6].gt_wrapper_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START080_out),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[3]),
        .p_0_in7_in(p_0_in7_in_7),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_6),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx[27:21]),
        .txsyncallin(txsyncallin));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_user_46 \pipe_lane[3].pipe_user_i 
       (.CLK_PCLK_SEL(CLK_PCLK_SEL[3]),
        .I1(\n_3_pipe_lane[1].pipe_user_i ),
        .I2(O20[0]),
        .I3(\n_16_pipe_lane[3].gt_wrapper_i ),
        .I4(CLK_OOBCLK),
        .I5(\n_6_pipe_lane[3].gt_wrapper_i ),
        .I6(\n_14_pipe_reset.pipe_reset_i ),
        .I9(I9),
        .O1(\n_0_pipe_lane[3].pipe_user_i ),
        .O2(O20[2]),
        .O3(\n_17_pipe_lane[3].pipe_user_i ),
        .O30(O30),
        .O4(\n_18_pipe_lane[3].pipe_user_i ),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[3]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[3]),
        .Q({\n_7_pipe_lane[3].pipe_user_i ,\n_8_pipe_lane[3].pipe_user_i ,\n_9_pipe_lane[3].pipe_user_i ,\n_10_pipe_lane[3].pipe_user_i ,\n_11_pipe_lane[3].pipe_user_i ,\n_12_pipe_lane[3].pipe_user_i ,O61}),
        .RST_PHYSTATUS(p_241_out),
        .RST_RATE_IDLE(rate_idle[3]),
        .RST_RESETDONE(p_276_out),
        .RST_RXCDRLOCK(p_274_out),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .USER_OOBCLK(\n_6_pipe_lane[3].pipe_user_i ),
        .USER_RATE_DONE(\n_15_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_27_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_13_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[3].pipe_eq.pipe_eq_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[3].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[3].gt_wrapper_i ),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[3]),
        .gt_rx_phy_status_wire_filter(gt_rx_phy_status_wire_filter[3]),
        .out1(out[0]),
        .p_0_in7_in(p_0_in7_in_7),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_6),
        .p_2_in(p_2_in_8),
        .pipe_rxstatus(pipe_rxstatus[11]),
        .pipe_txphaligndone({pipe_txphaligndone[2],pipe_txphaligndone[0]}),
        .rate_gen3(rate_gen3[3]),
        .user_active_lane(user_active_lane[2]),
        .user_rx_converge(p_269_out));
pcie_7x_0_core_top_pcie_7x_0_core_top_gt_wrapper_47 \pipe_lane[4].gt_wrapper_i 
       (.DRPADDR({\n_3_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[4].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[4].pipe_drp.pipe_drp_i }),
        .GT_RXPMARESET061_out(GT_RXPMARESET061_out),
        .GT_RX_CONVERGE0(\n_4_pipe_lane[6].pipe_user_i ),
        .GT_TXPMARESET064_out(GT_TXPMARESET064_out),
        .I1(CLK_DCLK),
        .I10(\n_14_pipe_lane[4].pipe_sync_i ),
        .I11(\n_20_pipe_reset.pipe_reset_i ),
        .I12(CLK_OOBCLK),
        .I13(\n_20_pipe_lane[4].pipe_sync_i ),
        .I14(\n_17_pipe_lane[4].pipe_sync_i ),
        .I15(\n_16_pipe_lane[4].pipe_sync_i ),
        .I16(\n_18_pipe_lane[4].pipe_sync_i ),
        .I17(I10),
        .I18(\n_14_pipe_reset.pipe_reset_i ),
        .I2(\n_12_pipe_lane[4].pipe_drp.pipe_drp_i ),
        .I3(\n_13_pipe_lane[4].pipe_drp.pipe_drp_i ),
        .I4(O10),
        .I5(O11),
        .I6(\n_16_pipe_lane[4].pipe_user_i ),
        .I7(\n_11_pipe_lane[4].pipe_rate.pipe_rate_i ),
        .I8(\n_9_pipe_lane[4].pipe_rate.pipe_rate_i ),
        .I9(\n_15_pipe_lane[4].pipe_sync_i ),
        .O1(\n_6_pipe_lane[4].gt_wrapper_i ),
        .O12(O12),
        .O13(O13),
        .O2(\n_16_pipe_lane[4].gt_wrapper_i ),
        .O55(O55),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[9:8]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[4]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[4]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[4]),
        .PIPE_TXDATA(PIPE_TXDATA[79:64]),
        .PIPE_TXDATAK(PIPE_TXDATAK[9:8]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH[2]),
        .PIPE_TXDETECTRX(PIPE_TXDETECTRX),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[4]),
        .PIPE_TXMARGIN(PIPE_TXMARGIN),
        .PIPE_TXPHINITDONE(PIPE_TXPHINITDONE[3]),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[4]),
        .RATE_PHYSTATUS(p_184_out),
        .RATE_RXRATEDONE(\n_14_pipe_lane[4].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_20_pipe_lane[4].gt_wrapper_i ),
        .RXCHBONDO(\gt_rxchbondo[1]_0 ),
        .RXRATE({\n_18_pipe_lane[4].pipe_rate.pipe_rate_i ,\n_19_pipe_lane[4].pipe_rate.pipe_rate_i ,\n_20_pipe_lane[4].pipe_rate.pipe_rate_i }),
        .RXSYSCLKSEL({\n_16_pipe_lane[4].pipe_rate.pipe_rate_i ,\n_17_pipe_lane[4].pipe_rate.pipe_rate_i }),
        .SYNC_RXSYNC_DONE(\n_13_pipe_lane[4].pipe_sync_i ),
        .TXMAINCURSOR({\n_5_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[4].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_12_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[4].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[4].pipe_eq.pipe_eq_i }),
        .USER_EYESCANRESET(\n_8_pipe_lane[4].pipe_user_i ),
        .USER_OOBCLK(\n_5_pipe_lane[4].pipe_user_i ),
        .USER_RXBUFRESET(\n_6_pipe_lane[4].pipe_user_i ),
        .USER_RXCDRFREQRESET(\n_10_pipe_lane[4].pipe_user_i ),
        .USER_RXCDRRESET(\n_11_pipe_lane[4].pipe_user_i ),
        .USER_RXDFELPMRESET(\n_9_pipe_lane[4].pipe_user_i ),
        .USER_RXPCSRESET(\n_7_pipe_lane[4].pipe_user_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[4].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[4].gt_wrapper_i ),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[79:64]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[4]),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[4]),
        .p_0_in65_in(p_0_in65_in),
        .p_0_in67_in(p_0_in67_in),
        .pci_exp_rxn(pci_exp_rxn[4]),
        .pci_exp_rxp(pci_exp_rxp[4]),
        .pci_exp_txn(pci_exp_txn[4]),
        .pci_exp_txp(pci_exp_txp[4]),
        .pipe_dmonitorout(pipe_dmonitorout[39:32]),
        .pipe_eyescandataerror(pipe_eyescandataerror[4]),
        .pipe_loopback(pipe_loopback),
        .pipe_rxbufstatus(pipe_rxbufstatus[14:12]),
        .pipe_rxcommadet(pipe_rxcommadet[4]),
        .pipe_rxdisperr(pipe_rxdisperr[39:32]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[4]),
        .pipe_rxnotintable(pipe_rxnotintable[39:32]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[4]),
        .pipe_rxphaligndone(pipe_rxphaligndone[3]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[4]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus[14:12]),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[4]),
        .pipe_txphaligndone(pipe_txphaligndone[4]),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .plm_in_l0(plm_in_l0),
        .rst_cpllpd(rst_cpllpd),
        .rst_gtreset(rst_gtreset),
        .sys_clk(sys_clk));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_drp_48 \pipe_lane[4].pipe_drp.pipe_drp_i 
       (.DRPADDR({\n_3_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[4].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[4].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[4].pipe_drp.pipe_drp_i }),
        .DRP_DONE(p_206_out),
        .DRP_START(DRP_START0130_out),
        .DRP_X16(DRP_X160132_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE0134_out),
        .I1(CLK_DCLK),
        .I14(I14),
        .O1(\n_12_pipe_lane[4].pipe_drp.pipe_drp_i ),
        .O2(\n_13_pipe_lane[4].pipe_drp.pipe_drp_i ),
        .Q(O34),
        .RST_DCLK_RESET(rst_dclk_reset),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[44:36]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[79:64]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[79:64]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[4]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[4]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[4]),
        .gt_ch_drp_rdy(gt_ch_drp_rdy[4]),
        .rst_gtreset(rst_gtreset));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_eq_49 \pipe_lane[4].pipe_eq.pipe_eq_i 
       (.I1(\n_14_pipe_reset.pipe_reset_i ),
        .I2(CLK_OOBCLK),
        .TXMAINCURSOR({\n_5_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[4].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_12_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[4].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[4].pipe_eq.pipe_eq_i }),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[4].pipe_eq.pipe_eq_i ),
        .p_0_in__0(p_0_in__0),
        .rate_gen3(rate_gen3[4]));
pcie_7x_0_core_top_pcie_7x_0_core_top_gt_common_50 \pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i 
       (.DRP_DONE(p_196_out),
        .DRP_GEN3(\n_11_pipe_lane[6].pipe_rate.pipe_rate_i ),
        .DRP_OVRD(qrst_ovrd),
        .DRP_START(qrst_drp_start),
        .I1(CLK_DCLK),
        .O1(O10),
        .O2(O11),
        .RATE_QPLLLOCK(QRST_QPLLLOCK[1]),
        .RST_DCLK_RESET(rst_dclk_reset),
        .qpllpd(qpllpd),
        .qrst_qpllreset(qrst_qpllreset),
        .sys_clk(sys_clk));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_rate_51 \pipe_lane[4].pipe_rate.pipe_rate_i 
       (.DRP_START0130_out(DRP_START0130_out),
        .DRP_X160132_out(DRP_X160132_out),
        .DRP_X16X20_MODE0134_out(DRP_X16X20_MODE0134_out),
        .GT_TXPMARESET064_out(GT_TXPMARESET064_out),
        .I1(CLK_OOBCLK),
        .I14(I14),
        .I2(CLK_MMCM_LOCK),
        .I3(\n_14_pipe_reset.pipe_reset_i ),
        .O1(\n_9_pipe_lane[4].pipe_rate.pipe_rate_i ),
        .O2(\n_11_pipe_lane[4].pipe_rate.pipe_rate_i ),
        .QRST_QPLLPD_IN(p_215_out),
        .QRST_QPLLRESET_IN(p_214_out),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[4]),
        .RATE_DRP_DONE(p_206_out),
        .RATE_FSM(O48),
        .RATE_PHYSTATUS(p_184_out),
        .RATE_QPLLLOCK(QRST_QPLLLOCK[1]),
        .RATE_RESETOVRD_DONE(\n_17_pipe_lane[4].pipe_user_i ),
        .RATE_RXRATEDONE(\n_14_pipe_lane[4].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_20_pipe_lane[4].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(p_209_out),
        .RST_DRP_START(rst_drp_start),
        .RST_DRP_X16(rst_drp_x16),
        .RST_DRP_X16X20_MODE(rst_drp_x16x20_mode),
        .RST_RATE_IDLE(rate_idle[4]),
        .RXRATE({\n_18_pipe_lane[4].pipe_rate.pipe_rate_i ,\n_19_pipe_lane[4].pipe_rate.pipe_rate_i ,\n_20_pipe_lane[4].pipe_rate.pipe_rate_i }),
        .RXSYSCLKSEL({\n_16_pipe_lane[4].pipe_rate.pipe_rate_i ,\n_17_pipe_lane[4].pipe_rate.pipe_rate_i }),
        .SYNC_RXSYNC_DONE(\n_13_pipe_lane[4].pipe_sync_i ),
        .SYNC_RXSYNC_START(\n_14_pipe_lane[4].pipe_rate.pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START0128_out),
        .USER_PCLK_SEL(CLK_PCLK_SEL[4]),
        .USER_RATE_DONE(\n_15_pipe_lane[4].pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_27_pipe_lane[4].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_13_pipe_lane[4].pipe_rate.pipe_rate_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[4].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[4].gt_wrapper_i ),
        .out1({out[0],rst_txsync_start}),
        .p_0_in65_in(p_0_in65_in),
        .p_0_in67_in(p_0_in67_in),
        .p_0_in7_in(p_0_in7_in_11),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_10),
        .rate_gen3(rate_gen3[4]),
        .user_active_lane(user_active_lane[4]));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_sync_52 \pipe_lane[4].pipe_sync_i 
       (.I1(CLK_OOBCLK),
        .I2(CLK_MMCM_LOCK),
        .I3(\n_0_pipe_lane[4].pipe_user_i ),
        .I4(\n_13_pipe_lane[0].pipe_sync_i ),
        .I5(SYNC_RXPHALIGNDONE_M),
        .I6(\n_87_pipe_lane[3].gt_wrapper_i ),
        .O1(\n_14_pipe_lane[4].pipe_sync_i ),
        .O2(\n_15_pipe_lane[4].pipe_sync_i ),
        .O3(\n_16_pipe_lane[4].pipe_sync_i ),
        .O4(\n_17_pipe_lane[4].pipe_sync_i ),
        .O5(\n_18_pipe_lane[4].pipe_sync_i ),
        .O6(\n_20_pipe_lane[4].pipe_sync_i ),
        .Q(O32),
        .RST_RATE_IDLE(rate_idle[4]),
        .RST_TXSYNC_DONE(p_209_out),
        .SYNC_GEN3(rate_gen3[4]),
        .SYNC_RXCDRLOCK(p_221_out),
        .SYNC_RXDLYEN(\n_13_pipe_lane[4].pipe_sync_i ),
        .SYNC_RXDLYSRESETDONE0(\n_90_pipe_lane[6].gt_wrapper_i ),
        .SYNC_RXSYNC_START(\n_14_pipe_lane[4].pipe_rate.pipe_rate_i ),
        .SYNC_TXDLYSRESETDONE0(\n_89_pipe_lane[6].gt_wrapper_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START0128_out),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[4]),
        .p_0_in7_in(p_0_in7_in_11),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_10),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx[34:28]),
        .txsyncallin(txsyncallin));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_user_53 \pipe_lane[4].pipe_user_i 
       (.CLK_PCLK_SEL(CLK_PCLK_SEL[4]),
        .I1(\n_0_pipe_lane[7].pipe_user_i ),
        .I10(I10),
        .I2(O3),
        .I3(I1),
        .I4(\n_86_pipe_lane[3].gt_wrapper_i ),
        .I5(\n_16_pipe_lane[4].gt_wrapper_i ),
        .I6(CLK_OOBCLK),
        .I7(\n_6_pipe_lane[4].gt_wrapper_i ),
        .I8(\n_14_pipe_reset.pipe_reset_i ),
        .O1(\n_0_pipe_lane[4].pipe_user_i ),
        .O2(\n_16_pipe_lane[4].pipe_user_i ),
        .O3(\n_17_pipe_lane[4].pipe_user_i ),
        .O33(O33),
        .O4(user_active_lane[4]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[4]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[4]),
        .PIPE_TXPHINITDONE(PIPE_TXPHINITDONE[4:3]),
        .Q({\n_6_pipe_lane[4].pipe_user_i ,\n_7_pipe_lane[4].pipe_user_i ,\n_8_pipe_lane[4].pipe_user_i ,\n_9_pipe_lane[4].pipe_user_i ,\n_10_pipe_lane[4].pipe_user_i ,\n_11_pipe_lane[4].pipe_user_i ,O62}),
        .RST_PHYSTATUS(p_184_out),
        .RST_RATE_IDLE(rate_idle[4]),
        .RST_RESETDONE(p_223_out),
        .RST_RXCDRLOCK(p_221_out),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .USER_OOBCLK(\n_5_pipe_lane[4].pipe_user_i ),
        .USER_RATE_DONE(\n_15_pipe_lane[4].pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_27_pipe_lane[4].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_13_pipe_lane[4].pipe_rate.pipe_rate_i ),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[4].pipe_eq.pipe_eq_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[4].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[4].gt_wrapper_i ),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[4]),
        .gt_rx_phy_status_wire_filter(gt_rx_phy_status_wire_filter[4]),
        .out1(out[0]),
        .p_0_in7_in(p_0_in7_in_11),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_10),
        .p_216_out(p_216_out),
        .p_2_in(p_2_in_9),
        .pipe_rxstatus(pipe_rxstatus[14]),
        .rate_gen3(rate_gen3[4]),
        .user_active_lane(user_active_lane[5]));
pcie_7x_0_core_top_pcie_7x_0_core_top_gt_wrapper_54 \pipe_lane[5].gt_wrapper_i 
       (.DRPADDR({\n_3_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[5].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[5].pipe_drp.pipe_drp_i }),
        .GT_RXPMARESET043_out(GT_RXPMARESET043_out),
        .GT_TXPMARESET046_out(GT_TXPMARESET046_out),
        .I1(CLK_DCLK),
        .I10(\n_15_pipe_lane[5].pipe_sync_i ),
        .I11(\n_14_pipe_lane[5].pipe_sync_i ),
        .I12(\n_19_pipe_reset.pipe_reset_i ),
        .I13(CLK_OOBCLK),
        .I14(\n_20_pipe_lane[5].pipe_sync_i ),
        .I15(\n_17_pipe_lane[5].pipe_sync_i ),
        .I16(\n_16_pipe_lane[5].pipe_sync_i ),
        .I17(\n_18_pipe_lane[5].pipe_sync_i ),
        .I18(I5),
        .I19(I11),
        .I2(\n_12_pipe_lane[5].pipe_drp.pipe_drp_i ),
        .I20(\n_14_pipe_reset.pipe_reset_i ),
        .I3(\n_13_pipe_lane[5].pipe_drp.pipe_drp_i ),
        .I4(O10),
        .I5(O11),
        .I6(\n_16_pipe_lane[5].pipe_user_i ),
        .I7(\n_11_pipe_lane[5].pipe_rate.pipe_rate_i ),
        .I8(\n_9_pipe_lane[5].pipe_rate.pipe_rate_i ),
        .I9(\n_7_pipe_lane[6].pipe_user_i ),
        .O1(\n_6_pipe_lane[5].gt_wrapper_i ),
        .O14(O14),
        .O15(O15),
        .O2(\n_16_pipe_lane[5].gt_wrapper_i ),
        .O56(O56),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[11:10]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[5]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[5]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[5]),
        .PIPE_TXDATA(PIPE_TXDATA[95:80]),
        .PIPE_TXDATAK(PIPE_TXDATAK[11:10]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH[2]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[5]),
        .PIPE_TXPHINITDONE(PIPE_TXPHINITDONE[4]),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[5]),
        .RATE_PHYSTATUS(p_131_out),
        .RATE_RXRATEDONE(\n_14_pipe_lane[5].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_20_pipe_lane[5].gt_wrapper_i ),
        .RXCHBONDO(\gt_rxchbondo[1]_0 ),
        .RXRATE({\n_18_pipe_lane[5].pipe_rate.pipe_rate_i ,\n_19_pipe_lane[5].pipe_rate.pipe_rate_i ,\n_20_pipe_lane[5].pipe_rate.pipe_rate_i }),
        .RXSYSCLKSEL({\n_16_pipe_lane[5].pipe_rate.pipe_rate_i ,\n_17_pipe_lane[5].pipe_rate.pipe_rate_i }),
        .SYNC_RXSYNC_DONE(\n_13_pipe_lane[5].pipe_sync_i ),
        .TXMAINCURSOR({\n_5_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[5].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_12_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[5].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[5].pipe_eq.pipe_eq_i }),
        .USER_EYESCANRESET(\n_8_pipe_lane[5].pipe_user_i ),
        .USER_OOBCLK(\n_5_pipe_lane[5].pipe_user_i ),
        .USER_RXBUFRESET(\n_6_pipe_lane[5].pipe_user_i ),
        .USER_RXCDRFREQRESET(\n_10_pipe_lane[5].pipe_user_i ),
        .USER_RXCDRRESET(\n_11_pipe_lane[5].pipe_user_i ),
        .USER_RXDFELPMRESET(\n_9_pipe_lane[5].pipe_user_i ),
        .USER_RXPCSRESET(\n_7_pipe_lane[5].pipe_user_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[5].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[5].gt_wrapper_i ),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[95:80]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[5]),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[5]),
        .p_0_in47_in(p_0_in47_in),
        .p_0_in49_in(p_0_in49_in),
        .pci_exp_rxn(pci_exp_rxn[5]),
        .pci_exp_rxp(pci_exp_rxp[5]),
        .pci_exp_txn(pci_exp_txn[5]),
        .pci_exp_txp(pci_exp_txp[5]),
        .pipe_dmonitorout(pipe_dmonitorout[47:40]),
        .pipe_eyescandataerror(pipe_eyescandataerror[5]),
        .pipe_loopback(pipe_loopback),
        .pipe_rxbufstatus(pipe_rxbufstatus[17:15]),
        .pipe_rxcommadet(pipe_rxcommadet[5]),
        .pipe_rxdisperr(pipe_rxdisperr[47:40]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[5]),
        .pipe_rxnotintable(pipe_rxnotintable[47:40]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[5]),
        .pipe_rxphaligndone(pipe_rxphaligndone[4]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[5]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus[17:15]),
        .pipe_tx_rcvr_det_gt(pipe_tx_rcvr_det_gt),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[5]),
        .pipe_txphaligndone(pipe_txphaligndone[5]),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .plm_in_l0(plm_in_l0),
        .rst_cpllpd(rst_cpllpd),
        .rst_gtreset(rst_gtreset),
        .sys_clk(sys_clk));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_drp_55 \pipe_lane[5].pipe_drp.pipe_drp_i 
       (.DRPADDR({\n_3_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[5].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[5].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[5].pipe_drp.pipe_drp_i }),
        .DRP_DONE(p_149_out),
        .DRP_START(DRP_START054_out),
        .DRP_X16(DRP_X16056_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE058_out),
        .I1(CLK_DCLK),
        .I14(I14),
        .O1(\n_12_pipe_lane[5].pipe_drp.pipe_drp_i ),
        .O2(\n_13_pipe_lane[5].pipe_drp.pipe_drp_i ),
        .Q(O37),
        .RST_DCLK_RESET(rst_dclk_reset),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[53:45]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[95:80]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[95:80]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[5]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[5]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[5]),
        .gt_ch_drp_rdy(gt_ch_drp_rdy[5]),
        .rst_gtreset(rst_gtreset));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_eq_56 \pipe_lane[5].pipe_eq.pipe_eq_i 
       (.I1(\n_14_pipe_reset.pipe_reset_i ),
        .I2(CLK_OOBCLK),
        .TXMAINCURSOR({\n_5_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[5].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_12_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[5].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[5].pipe_eq.pipe_eq_i }),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[5].pipe_eq.pipe_eq_i ),
        .p_0_in__0(p_0_in__0),
        .rate_gen3(rate_gen3[5]));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_rate_57 \pipe_lane[5].pipe_rate.pipe_rate_i 
       (.DRP_START054_out(DRP_START054_out),
        .DRP_X16056_out(DRP_X16056_out),
        .DRP_X16X20_MODE058_out(DRP_X16X20_MODE058_out),
        .GT_TXPMARESET046_out(GT_TXPMARESET046_out),
        .I1(CLK_OOBCLK),
        .I14(I14),
        .I2(CLK_MMCM_LOCK),
        .I3(\n_14_pipe_reset.pipe_reset_i ),
        .O1(\n_9_pipe_lane[5].pipe_rate.pipe_rate_i ),
        .O2(\n_11_pipe_lane[5].pipe_rate.pipe_rate_i ),
        .QRST_QPLLPD_IN(p_158_out),
        .QRST_QPLLRESET_IN(p_157_out),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[5]),
        .RATE_DRP_DONE(p_149_out),
        .RATE_FSM(O49),
        .RATE_PHYSTATUS(p_131_out),
        .RATE_QPLLLOCK(QRST_QPLLLOCK[1]),
        .RATE_RESETOVRD_DONE(\n_17_pipe_lane[5].pipe_user_i ),
        .RATE_RXRATEDONE(\n_14_pipe_lane[5].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_20_pipe_lane[5].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(p_152_out),
        .RST_DRP_START(rst_drp_start),
        .RST_DRP_X16(rst_drp_x16),
        .RST_DRP_X16X20_MODE(rst_drp_x16x20_mode),
        .RST_RATE_IDLE(rate_idle[5]),
        .RXRATE({\n_18_pipe_lane[5].pipe_rate.pipe_rate_i ,\n_19_pipe_lane[5].pipe_rate.pipe_rate_i ,\n_20_pipe_lane[5].pipe_rate.pipe_rate_i }),
        .RXSYSCLKSEL({\n_16_pipe_lane[5].pipe_rate.pipe_rate_i ,\n_17_pipe_lane[5].pipe_rate.pipe_rate_i }),
        .SYNC_RXSYNC_DONE(\n_13_pipe_lane[5].pipe_sync_i ),
        .SYNC_RXSYNC_START(\n_14_pipe_lane[5].pipe_rate.pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START052_out),
        .USER_PCLK_SEL(CLK_PCLK_SEL[5]),
        .USER_RATE_DONE(\n_15_pipe_lane[5].pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_27_pipe_lane[5].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_13_pipe_lane[5].pipe_rate.pipe_rate_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[5].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[5].gt_wrapper_i ),
        .out1({out[0],rst_txsync_start}),
        .p_0_in47_in(p_0_in47_in),
        .p_0_in49_in(p_0_in49_in),
        .p_0_in7_in(p_0_in7_in_12),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_13),
        .rate_gen3(rate_gen3[5]),
        .user_active_lane(user_active_lane[5]));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_sync_58 \pipe_lane[5].pipe_sync_i 
       (.I1(CLK_OOBCLK),
        .I2(CLK_MMCM_LOCK),
        .I3(\n_0_pipe_lane[4].pipe_user_i ),
        .I4(\n_13_pipe_lane[0].pipe_sync_i ),
        .I5(SYNC_RXPHALIGNDONE_M),
        .I6(\n_87_pipe_lane[3].gt_wrapper_i ),
        .O1(\n_14_pipe_lane[5].pipe_sync_i ),
        .O2(\n_15_pipe_lane[5].pipe_sync_i ),
        .O3(\n_16_pipe_lane[5].pipe_sync_i ),
        .O4(\n_17_pipe_lane[5].pipe_sync_i ),
        .O5(\n_18_pipe_lane[5].pipe_sync_i ),
        .O6(\n_20_pipe_lane[5].pipe_sync_i ),
        .Q(O35),
        .RST_RATE_IDLE(rate_idle[5]),
        .RST_TXSYNC_DONE(p_152_out),
        .SYNC_GEN3(rate_gen3[5]),
        .SYNC_RXCDRLOCK(p_164_out),
        .SYNC_RXDLYEN(\n_13_pipe_lane[5].pipe_sync_i ),
        .SYNC_RXDLYSRESETDONE0(\n_90_pipe_lane[6].gt_wrapper_i ),
        .SYNC_RXSYNC_START(\n_14_pipe_lane[5].pipe_rate.pipe_rate_i ),
        .SYNC_TXDLYSRESETDONE0(\n_89_pipe_lane[6].gt_wrapper_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START052_out),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[5]),
        .p_0_in7_in(p_0_in7_in_12),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_13),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx[41:35]),
        .txsyncallin(txsyncallin));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_user_59 \pipe_lane[5].pipe_user_i 
       (.CLK_PCLK_SEL(CLK_PCLK_SEL[5]),
        .I1(\n_16_pipe_lane[5].gt_wrapper_i ),
        .I11(I11),
        .I2(\n_5_pipe_lane[7].pipe_user_i ),
        .I3(CLK_OOBCLK),
        .I4(\n_6_pipe_lane[5].gt_wrapper_i ),
        .I5(\n_14_pipe_reset.pipe_reset_i ),
        .O1(\n_0_pipe_lane[5].pipe_user_i ),
        .O2(\n_16_pipe_lane[5].pipe_user_i ),
        .O3(\n_17_pipe_lane[5].pipe_user_i ),
        .O36(O36),
        .O44(O44),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[5]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[5]),
        .Q({\n_6_pipe_lane[5].pipe_user_i ,\n_7_pipe_lane[5].pipe_user_i ,\n_8_pipe_lane[5].pipe_user_i ,\n_9_pipe_lane[5].pipe_user_i ,\n_10_pipe_lane[5].pipe_user_i ,\n_11_pipe_lane[5].pipe_user_i ,O63}),
        .RST_PHYSTATUS(p_131_out),
        .RST_RATE_IDLE(rate_idle[5]),
        .RST_RESETDONE(p_166_out),
        .RST_RXCDRLOCK(p_164_out),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .USER_OOBCLK(\n_5_pipe_lane[5].pipe_user_i ),
        .USER_RATE_DONE(\n_15_pipe_lane[5].pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_27_pipe_lane[5].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_13_pipe_lane[5].pipe_rate.pipe_rate_i ),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[5].pipe_eq.pipe_eq_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[5].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[5].gt_wrapper_i ),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[5]),
        .gt_rx_phy_status_wire_filter(gt_rx_phy_status_wire_filter[5]),
        .out1(out[0]),
        .p_0_in7_in(p_0_in7_in_12),
        .p_0_in7_in_0(p_0_in7_in_11),
        .p_0_in__0(p_0_in__0),
        .p_159_out(p_159_out),
        .p_1_in8_in(p_1_in8_in_13),
        .p_1_in8_in_1(p_1_in8_in_10),
        .p_2_in(p_2_in_9),
        .pipe_rxstatus(pipe_rxstatus[17]),
        .pipe_txphaligndone(pipe_txphaligndone[5:4]),
        .rate_gen3(rate_gen3[5]),
        .reg_clock_locked(reg_clock_locked),
        .user_active_lane(user_active_lane[5]));
pcie_7x_0_core_top_pcie_7x_0_core_top_gt_wrapper_60 \pipe_lane[6].gt_wrapper_i 
       (.DRPADDR({\n_3_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[6].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[6].pipe_drp.pipe_drp_i }),
        .GT_RXPMARESET032_out(GT_RXPMARESET032_out),
        .GT_RX_CONVERGE0(\n_4_pipe_lane[6].pipe_user_i ),
        .GT_TXPMARESET035_out(GT_TXPMARESET035_out),
        .I1(CLK_DCLK),
        .I10(\n_14_pipe_lane[6].pipe_sync_i ),
        .I11(\n_18_pipe_reset.pipe_reset_i ),
        .I12(CLK_OOBCLK),
        .I13(\n_20_pipe_lane[6].pipe_sync_i ),
        .I14(\n_17_pipe_lane[6].pipe_sync_i ),
        .I15(\n_16_pipe_lane[6].pipe_sync_i ),
        .I16(\n_18_pipe_lane[6].pipe_sync_i ),
        .I17(I12),
        .I18(\n_14_pipe_reset.pipe_reset_i ),
        .I19({pipe_txdlysresetdone[7],pipe_txdlysresetdone[5:0]}),
        .I2(\n_12_pipe_lane[6].pipe_drp.pipe_drp_i ),
        .I20({pipe_rxdlysresetdone[7],pipe_rxdlysresetdone[5:0]}),
        .I3(\n_13_pipe_lane[6].pipe_drp.pipe_drp_i ),
        .I4(O10),
        .I5(O11),
        .I6(\n_20_pipe_lane[6].pipe_user_i ),
        .I7(\n_12_pipe_lane[6].pipe_rate.pipe_rate_i ),
        .I8(\n_9_pipe_lane[6].pipe_rate.pipe_rate_i ),
        .I9(\n_15_pipe_lane[6].pipe_sync_i ),
        .O1(\n_6_pipe_lane[6].gt_wrapper_i ),
        .O16(O16),
        .O17(O17),
        .O2(\n_16_pipe_lane[6].gt_wrapper_i ),
        .O57(O57),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[13:12]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[6]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[6]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[6]),
        .PIPE_TXDATA(PIPE_TXDATA[111:96]),
        .PIPE_TXDATAK(PIPE_TXDATAK[13:12]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH[3]),
        .PIPE_TXDETECTRX(PIPE_TXDETECTRX),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[6]),
        .PIPE_TXMARGIN(PIPE_TXMARGIN),
        .PIPE_TXPHINITDONE(PIPE_TXPHINITDONE[5]),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[6]),
        .RATE_PHYSTATUS(p_78_out),
        .RATE_RXRATEDONE(\n_14_pipe_lane[6].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_20_pipe_lane[6].gt_wrapper_i ),
        .RXCHBONDO(\gt_rxchbondo[1]_0 ),
        .RXRATE({\n_20_pipe_lane[6].pipe_rate.pipe_rate_i ,\n_21_pipe_lane[6].pipe_rate.pipe_rate_i ,\n_22_pipe_lane[6].pipe_rate.pipe_rate_i }),
        .RXSYSCLKSEL({\n_18_pipe_lane[6].pipe_rate.pipe_rate_i ,\n_19_pipe_lane[6].pipe_rate.pipe_rate_i }),
        .SYNC_RXDLYSRESETDONE0(\n_90_pipe_lane[6].gt_wrapper_i ),
        .SYNC_RXSYNC_DONE(\n_13_pipe_lane[6].pipe_sync_i ),
        .SYNC_TXDLYSRESETDONE0(\n_89_pipe_lane[6].gt_wrapper_i ),
        .TXMAINCURSOR({\n_5_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[6].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_12_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[6].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[6].pipe_eq.pipe_eq_i }),
        .USER_EYESCANRESET(\n_13_pipe_lane[6].pipe_user_i ),
        .USER_OOBCLK(\n_10_pipe_lane[6].pipe_user_i ),
        .USER_RXBUFRESET(\n_11_pipe_lane[6].pipe_user_i ),
        .USER_RXCDRFREQRESET(\n_15_pipe_lane[6].pipe_user_i ),
        .USER_RXCDRRESET(\n_16_pipe_lane[6].pipe_user_i ),
        .USER_RXDFELPMRESET(\n_14_pipe_lane[6].pipe_user_i ),
        .USER_RXPCSRESET(\n_12_pipe_lane[6].pipe_user_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[6].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[6].gt_wrapper_i ),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[111:96]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[6]),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[6]),
        .p_0_in36_in(p_0_in36_in),
        .p_0_in38_in(p_0_in38_in),
        .pci_exp_rxn(pci_exp_rxn[6]),
        .pci_exp_rxp(pci_exp_rxp[6]),
        .pci_exp_txn(pci_exp_txn[6]),
        .pci_exp_txp(pci_exp_txp[6]),
        .pipe_dmonitorout(pipe_dmonitorout[55:48]),
        .pipe_eyescandataerror(pipe_eyescandataerror[6]),
        .pipe_loopback(pipe_loopback),
        .pipe_rxbufstatus(pipe_rxbufstatus[20:18]),
        .pipe_rxcommadet(pipe_rxcommadet[6]),
        .pipe_rxdisperr(pipe_rxdisperr[55:48]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[6]),
        .pipe_rxnotintable(pipe_rxnotintable[55:48]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[6]),
        .pipe_rxphaligndone(pipe_rxphaligndone[5]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[6]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus[20:18]),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[6]),
        .pipe_txphaligndone(pipe_txphaligndone[6]),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .plm_in_l0(plm_in_l0),
        .rst_cpllpd(rst_cpllpd),
        .rst_gtreset(rst_gtreset),
        .sys_clk(sys_clk));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_drp_61 \pipe_lane[6].pipe_drp.pipe_drp_i 
       (.DRPADDR({\n_3_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[6].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[6].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[6].pipe_drp.pipe_drp_i }),
        .DRP_DONE(p_96_out),
        .DRP_START(DRP_START025_out),
        .DRP_X16(DRP_X16027_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE029_out),
        .I1(CLK_DCLK),
        .I14(I14),
        .O1(\n_12_pipe_lane[6].pipe_drp.pipe_drp_i ),
        .O2(\n_13_pipe_lane[6].pipe_drp.pipe_drp_i ),
        .Q(O40),
        .RST_DCLK_RESET(rst_dclk_reset),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[62:54]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[111:96]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[111:96]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[6]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[6]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[6]),
        .gt_ch_drp_rdy(gt_ch_drp_rdy[6]),
        .rst_gtreset(rst_gtreset));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_eq_62 \pipe_lane[6].pipe_eq.pipe_eq_i 
       (.I1(\n_14_pipe_reset.pipe_reset_i ),
        .I2(CLK_OOBCLK),
        .TXMAINCURSOR({\n_5_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[6].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_12_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[6].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[6].pipe_eq.pipe_eq_i }),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[6].pipe_eq.pipe_eq_i ),
        .p_0_in__0(p_0_in__0),
        .rate_gen3(rate_gen3[6]));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_rate_63 \pipe_lane[6].pipe_rate.pipe_rate_i 
       (.DRP_START025_out(DRP_START025_out),
        .DRP_X16027_out(DRP_X16027_out),
        .DRP_X16X20_MODE029_out(DRP_X16X20_MODE029_out),
        .GT_TXPMARESET035_out(GT_TXPMARESET035_out),
        .I1({rate_gen3[7],rate_gen3[5:1]}),
        .I14(I14),
        .I2(EQ_GEN3),
        .I3(CLK_OOBCLK),
        .I4(CLK_MMCM_LOCK),
        .I5(\n_14_pipe_reset.pipe_reset_i ),
        .O1(\n_9_pipe_lane[6].pipe_rate.pipe_rate_i ),
        .O2(\n_11_pipe_lane[6].pipe_rate.pipe_rate_i ),
        .O3(\n_12_pipe_lane[6].pipe_rate.pipe_rate_i ),
        .O4(rate_idle[6]),
        .QRST_QPLLPD_IN(p_105_out),
        .QRST_QPLLRESET_IN(p_104_out),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[6]),
        .RATE_DRP_DONE(p_96_out),
        .RATE_FSM(O50),
        .RATE_PHYSTATUS(p_78_out),
        .RATE_QPLLLOCK(QRST_QPLLLOCK[1]),
        .RATE_RESETOVRD_DONE(\n_21_pipe_lane[6].pipe_user_i ),
        .RATE_RXRATEDONE(\n_14_pipe_lane[6].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_20_pipe_lane[6].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(p_99_out),
        .RST_DRP_START(rst_drp_start),
        .RST_DRP_X16(rst_drp_x16),
        .RST_DRP_X16X20_MODE(rst_drp_x16x20_mode),
        .RST_RATE_IDLE({rate_idle[7],rate_idle[5:0]}),
        .RXRATE({\n_20_pipe_lane[6].pipe_rate.pipe_rate_i ,\n_21_pipe_lane[6].pipe_rate.pipe_rate_i ,\n_22_pipe_lane[6].pipe_rate.pipe_rate_i }),
        .RXSYSCLKSEL({\n_18_pipe_lane[6].pipe_rate.pipe_rate_i ,\n_19_pipe_lane[6].pipe_rate.pipe_rate_i }),
        .SYNC_RXSYNC_DONE(\n_13_pipe_lane[6].pipe_sync_i ),
        .SYNC_RXSYNC_START(\n_16_pipe_lane[6].pipe_rate.pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START023_out),
        .USER_PCLK_SEL(CLK_PCLK_SEL[6]),
        .USER_RATE_DONE(\n_17_pipe_lane[6].pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_29_pipe_lane[6].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_15_pipe_lane[6].pipe_rate.pipe_rate_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[6].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[6].gt_wrapper_i ),
        .out1({out[0],rst_txsync_start}),
        .p_0_in36_in(p_0_in36_in),
        .p_0_in38_in(p_0_in38_in),
        .p_0_in7_in(p_0_in7_in_15),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_14),
        .pipe_rate_idle(pipe_rate_idle),
        .rate_gen3(rate_gen3[6]),
        .user_active_lane(user_active_lane[6]));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_sync_64 \pipe_lane[6].pipe_sync_i 
       (.I1(CLK_OOBCLK),
        .I2(CLK_MMCM_LOCK),
        .I3(\n_89_pipe_lane[6].gt_wrapper_i ),
        .I4(\n_0_pipe_lane[4].pipe_user_i ),
        .I5(\n_13_pipe_lane[0].pipe_sync_i ),
        .I6(\n_90_pipe_lane[6].gt_wrapper_i ),
        .I7(SYNC_RXPHALIGNDONE_M),
        .I8(\n_87_pipe_lane[3].gt_wrapper_i ),
        .O1(\n_14_pipe_lane[6].pipe_sync_i ),
        .O2(\n_15_pipe_lane[6].pipe_sync_i ),
        .O3(\n_16_pipe_lane[6].pipe_sync_i ),
        .O4(\n_17_pipe_lane[6].pipe_sync_i ),
        .O5(\n_18_pipe_lane[6].pipe_sync_i ),
        .O6(\n_20_pipe_lane[6].pipe_sync_i ),
        .Q(O38),
        .RST_TXSYNC_DONE(p_99_out),
        .SYNC_GEN3(rate_gen3[6]),
        .SYNC_RATE_IDLE(rate_idle[6]),
        .SYNC_RXCDRLOCK(p_111_out),
        .SYNC_RXDLYEN(\n_13_pipe_lane[6].pipe_sync_i ),
        .SYNC_RXSYNC_START(\n_16_pipe_lane[6].pipe_rate.pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START023_out),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[6]),
        .p_0_in7_in(p_0_in7_in_15),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_14),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx[48:42]),
        .txsyncallin(txsyncallin));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_user_65 \pipe_lane[6].pipe_user_i 
       (.CLK_PCLK_SEL(CLK_PCLK_SEL[6]),
        .GT_RX_CONVERGE0(\n_4_pipe_lane[6].pipe_user_i ),
        .I1(\n_0_pipe_lane[5].pipe_user_i ),
        .I12(I12),
        .I2(\n_0_pipe_lane[3].pipe_user_i ),
        .I3(\n_0_pipe_lane[1].pipe_user_i ),
        .I4(\n_3_pipe_lane[7].pipe_user_i ),
        .I5(\n_16_pipe_lane[6].gt_wrapper_i ),
        .I6(CLK_OOBCLK),
        .I7(\n_6_pipe_lane[6].gt_wrapper_i ),
        .I8(\n_14_pipe_reset.pipe_reset_i ),
        .O1(\n_5_pipe_lane[6].pipe_user_i ),
        .O2(\n_6_pipe_lane[6].pipe_user_i ),
        .O3(\n_7_pipe_lane[6].pipe_user_i ),
        .O39(O39),
        .O4(\n_20_pipe_lane[6].pipe_user_i ),
        .O5(\n_21_pipe_lane[6].pipe_user_i ),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[6]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[6]),
        .Q({\n_11_pipe_lane[6].pipe_user_i ,\n_12_pipe_lane[6].pipe_user_i ,\n_13_pipe_lane[6].pipe_user_i ,\n_14_pipe_lane[6].pipe_user_i ,\n_15_pipe_lane[6].pipe_user_i ,\n_16_pipe_lane[6].pipe_user_i ,O64}),
        .RST_PHYSTATUS(p_78_out),
        .RST_RESETDONE(p_113_out),
        .RST_RXCDRLOCK(p_111_out),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .USER_OOBCLK(\n_10_pipe_lane[6].pipe_user_i ),
        .USER_RATE_DONE(\n_17_pipe_lane[6].pipe_rate.pipe_rate_i ),
        .USER_RATE_GEN3(rate_gen3[6]),
        .USER_RATE_IDLE(rate_idle[6]),
        .USER_RATE_RXSYNC(\n_29_pipe_lane[6].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_15_pipe_lane[6].pipe_rate.pipe_rate_i ),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[6].pipe_eq.pipe_eq_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[6].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[6].gt_wrapper_i ),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[6]),
        .gt_rx_phy_status_wire_filter(gt_rx_phy_status_wire_filter[6]),
        .out1(out[0]),
        .p_0_in7_in(p_0_in7_in_15),
        .p_0_in__0(p_0_in__0),
        .p_159_out(p_159_out),
        .p_1_in8_in(p_1_in8_in_14),
        .p_216_out(p_216_out),
        .p_2_in(p_2_in_16),
        .pipe_rxstatus(pipe_rxstatus[20]),
        .pipe_txphaligndone(pipe_txphaligndone[6]),
        .txsyncallin(txsyncallin),
        .user_active_lane(user_active_lane[6]),
        .user_rx_converge({p_53_out,p_269_out,p_322_out,p_375_out,p_431_out}));
pcie_7x_0_core_top_pcie_7x_0_core_top_gt_wrapper_66 \pipe_lane[7].gt_wrapper_i 
       (.DRPADDR({\n_3_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[7].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[7].pipe_drp.pipe_drp_i }),
        .GT_RXPMARESET014_out(GT_RXPMARESET014_out),
        .GT_TXPMARESET017_out(GT_TXPMARESET017_out),
        .I1(CLK_DCLK),
        .I10(\n_15_pipe_lane[7].pipe_sync_i ),
        .I11(\n_14_pipe_lane[7].pipe_sync_i ),
        .I12(CLK_OOBCLK),
        .I13(\n_20_pipe_lane[7].pipe_sync_i ),
        .I14(\n_17_pipe_lane[7].pipe_sync_i ),
        .I15(\n_16_pipe_lane[7].pipe_sync_i ),
        .I16(\n_18_pipe_lane[7].pipe_sync_i ),
        .I17(I5),
        .I18(I13),
        .I19(\n_14_pipe_reset.pipe_reset_i ),
        .I2(\n_12_pipe_lane[7].pipe_drp.pipe_drp_i ),
        .I3(\n_13_pipe_lane[7].pipe_drp.pipe_drp_i ),
        .I4(O10),
        .I5(O11),
        .I6(\n_17_pipe_lane[7].pipe_user_i ),
        .I7(\n_11_pipe_lane[7].pipe_rate.pipe_rate_i ),
        .I8(\n_9_pipe_lane[7].pipe_rate.pipe_rate_i ),
        .I9(\n_7_pipe_lane[6].pipe_user_i ),
        .O1(\n_6_pipe_lane[7].gt_wrapper_i ),
        .O18(O18),
        .O19(O19),
        .O2(\n_16_pipe_lane[7].gt_wrapper_i ),
        .O58(O58),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[15:14]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[7]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[7]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[7]),
        .PIPE_TXDATA(PIPE_TXDATA[127:112]),
        .PIPE_TXDATAK(PIPE_TXDATAK[15:14]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH[3]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[7]),
        .PIPE_TXPHINITDONE(PIPE_TXPHINITDONE[6]),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[7]),
        .RATE_PHYSTATUS(p_25_out),
        .RATE_RXRATEDONE(\n_14_pipe_lane[7].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_20_pipe_lane[7].gt_wrapper_i ),
        .RXCHBONDO(\gt_rxchbondo[1]_0 ),
        .RXRATE({\n_18_pipe_lane[7].pipe_rate.pipe_rate_i ,\n_19_pipe_lane[7].pipe_rate.pipe_rate_i ,\n_20_pipe_lane[7].pipe_rate.pipe_rate_i }),
        .RXSYSCLKSEL({\n_16_pipe_lane[7].pipe_rate.pipe_rate_i ,\n_17_pipe_lane[7].pipe_rate.pipe_rate_i }),
        .SYNC_RXSYNC_DONE(\n_13_pipe_lane[7].pipe_sync_i ),
        .TXMAINCURSOR({\n_5_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[7].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_12_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[7].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[7].pipe_eq.pipe_eq_i }),
        .USER_EYESCANRESET(\n_9_pipe_lane[7].pipe_user_i ),
        .USER_OOBCLK(\n_6_pipe_lane[7].pipe_user_i ),
        .USER_RXBUFRESET(\n_7_pipe_lane[7].pipe_user_i ),
        .USER_RXCDRFREQRESET(\n_11_pipe_lane[7].pipe_user_i ),
        .USER_RXCDRRESET(\n_12_pipe_lane[7].pipe_user_i ),
        .USER_RXDFELPMRESET(\n_10_pipe_lane[7].pipe_user_i ),
        .USER_RXPCSRESET(\n_8_pipe_lane[7].pipe_user_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[7].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[7].gt_wrapper_i ),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[127:112]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[7]),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[7]),
        .p_0_in18_in(p_0_in18_in),
        .p_0_in20_in(p_0_in20_in),
        .pci_exp_rxn(pci_exp_rxn[7]),
        .pci_exp_rxp(pci_exp_rxp[7]),
        .pci_exp_txn(pci_exp_txn[7]),
        .pci_exp_txp(pci_exp_txp[7]),
        .pipe_dmonitorout(pipe_dmonitorout[63:56]),
        .pipe_eyescandataerror(pipe_eyescandataerror[7]),
        .pipe_loopback(pipe_loopback),
        .pipe_rxbufstatus(pipe_rxbufstatus[23:21]),
        .pipe_rxcommadet(pipe_rxcommadet[7]),
        .pipe_rxdisperr(pipe_rxdisperr[63:56]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[7]),
        .pipe_rxnotintable(pipe_rxnotintable[63:56]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[7]),
        .pipe_rxphaligndone(pipe_rxphaligndone[6]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[7]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus[23:21]),
        .pipe_tx_rcvr_det_gt(pipe_tx_rcvr_det_gt),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[7]),
        .pipe_txphaligndone(pipe_txphaligndone[7]),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .plm_in_l0(plm_in_l0),
        .rst_cpllpd(rst_cpllpd),
        .rst_gtreset(rst_gtreset),
        .rst_userrdy(rst_userrdy),
        .sys_clk(sys_clk));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_drp_67 \pipe_lane[7].pipe_drp.pipe_drp_i 
       (.DRPADDR({\n_3_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[7].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[7].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[7].pipe_drp.pipe_drp_i }),
        .DRP_DONE(p_43_out),
        .DRP_START(DRP_START08_out),
        .DRP_X16(DRP_X16010_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE0136_out),
        .I1(CLK_DCLK),
        .I14(I14),
        .O1(\n_12_pipe_lane[7].pipe_drp.pipe_drp_i ),
        .O2(\n_13_pipe_lane[7].pipe_drp.pipe_drp_i ),
        .Q(O43),
        .RST_DCLK_RESET(rst_dclk_reset),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[71:63]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[127:112]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[127:112]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[7]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[7]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[7]),
        .gt_ch_drp_rdy(gt_ch_drp_rdy[7]),
        .rst_gtreset(rst_gtreset));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_eq_68 \pipe_lane[7].pipe_eq.pipe_eq_i 
       (.I1(\n_14_pipe_reset.pipe_reset_i ),
        .I2(CLK_OOBCLK),
        .I3(rate_gen3[7]),
        .TXMAINCURSOR({\n_5_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[7].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_12_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[7].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[7].pipe_eq.pipe_eq_i }),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[7].pipe_eq.pipe_eq_i ),
        .p_0_in__0(p_0_in__0));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_rate_69 \pipe_lane[7].pipe_rate.pipe_rate_i 
       (.DRP_START08_out(DRP_START08_out),
        .DRP_X16010_out(DRP_X16010_out),
        .DRP_X16X20_MODE0136_out(DRP_X16X20_MODE0136_out),
        .GT_TXPMARESET017_out(GT_TXPMARESET017_out),
        .I1(CLK_OOBCLK),
        .I14(I14),
        .I2(QRST_QPLLLOCK[1]),
        .I3(rate_gen3[7]),
        .I4(CLK_MMCM_LOCK),
        .I5(\n_14_pipe_reset.pipe_reset_i ),
        .O1(\n_9_pipe_lane[7].pipe_rate.pipe_rate_i ),
        .O2(\n_11_pipe_lane[7].pipe_rate.pipe_rate_i ),
        .QRST_QPLLPD_IN(p_52_out),
        .QRST_QPLLRESET_IN(p_51_out),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[7]),
        .RATE_DRP_DONE(p_43_out),
        .RATE_FSM(O51),
        .RATE_PHYSTATUS(p_25_out),
        .RATE_RESETOVRD_DONE(\n_18_pipe_lane[7].pipe_user_i ),
        .RATE_RXRATEDONE(\n_14_pipe_lane[7].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_20_pipe_lane[7].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(p_46_out),
        .RST_DRP_START(rst_drp_start),
        .RST_DRP_X16(rst_drp_x16),
        .RST_DRP_X16X20_MODE(rst_drp_x16x20_mode),
        .RXRATE({\n_18_pipe_lane[7].pipe_rate.pipe_rate_i ,\n_19_pipe_lane[7].pipe_rate.pipe_rate_i ,\n_20_pipe_lane[7].pipe_rate.pipe_rate_i }),
        .RXSYSCLKSEL({\n_16_pipe_lane[7].pipe_rate.pipe_rate_i ,\n_17_pipe_lane[7].pipe_rate.pipe_rate_i }),
        .SYNC_RATE_IDLE(rate_idle[7]),
        .SYNC_RXSYNC_DONE(\n_13_pipe_lane[7].pipe_sync_i ),
        .SYNC_RXSYNC_START(\n_14_pipe_lane[7].pipe_rate.pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START0),
        .USER_PCLK_SEL(CLK_PCLK_SEL[7]),
        .USER_RATE_DONE(\n_15_pipe_lane[7].pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_27_pipe_lane[7].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_13_pipe_lane[7].pipe_rate.pipe_rate_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[7].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[7].gt_wrapper_i ),
        .out1({out[0],rst_txsync_start}),
        .p_0_in18_in(p_0_in18_in),
        .p_0_in20_in(p_0_in20_in),
        .p_0_in7_in(p_0_in7_in_17),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_18),
        .user_active_lane(user_active_lane[7]));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_sync_70 \pipe_lane[7].pipe_sync_i 
       (.I1(CLK_OOBCLK),
        .I2(CLK_MMCM_LOCK),
        .I3(\n_89_pipe_lane[6].gt_wrapper_i ),
        .I4(\n_0_pipe_lane[4].pipe_user_i ),
        .I5(\n_13_pipe_lane[0].pipe_sync_i ),
        .I6(\n_90_pipe_lane[6].gt_wrapper_i ),
        .I7(SYNC_RXPHALIGNDONE_M),
        .I8(\n_87_pipe_lane[3].gt_wrapper_i ),
        .O1(\n_14_pipe_lane[7].pipe_sync_i ),
        .O2(\n_15_pipe_lane[7].pipe_sync_i ),
        .O3(\n_16_pipe_lane[7].pipe_sync_i ),
        .O4(\n_17_pipe_lane[7].pipe_sync_i ),
        .O5(\n_18_pipe_lane[7].pipe_sync_i ),
        .O6(\n_20_pipe_lane[7].pipe_sync_i ),
        .Q(O41),
        .RST_TXSYNC_DONE(p_46_out),
        .SYNC_GEN3(rate_gen3[7]),
        .SYNC_RATE_IDLE(rate_idle[7]),
        .SYNC_RXCDRLOCK(p_58_out),
        .SYNC_RXDLYEN(\n_13_pipe_lane[7].pipe_sync_i ),
        .SYNC_RXSYNC_START(\n_14_pipe_lane[7].pipe_rate.pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START0),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[7]),
        .p_0_in7_in(p_0_in7_in_17),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_18),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx[55:49]),
        .txsyncallin(txsyncallin));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_user_71 \pipe_lane[7].pipe_user_i 
       (.CLK_PCLK_SEL(CLK_PCLK_SEL[7]),
        .I1(\n_16_pipe_lane[7].gt_wrapper_i ),
        .I13(I13),
        .I2(CLK_OOBCLK),
        .I3(\n_6_pipe_lane[7].gt_wrapper_i ),
        .I4(rate_gen3[7]),
        .I5(\n_14_pipe_reset.pipe_reset_i ),
        .O1(\n_0_pipe_lane[7].pipe_user_i ),
        .O2(\n_3_pipe_lane[7].pipe_user_i ),
        .O3(\n_5_pipe_lane[7].pipe_user_i ),
        .O4(\n_17_pipe_lane[7].pipe_user_i ),
        .O42(O42),
        .O5(\n_18_pipe_lane[7].pipe_user_i ),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[7]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[7]),
        .PIPE_TXPHINITDONE(PIPE_TXPHINITDONE[6:5]),
        .Q({\n_7_pipe_lane[7].pipe_user_i ,\n_8_pipe_lane[7].pipe_user_i ,\n_9_pipe_lane[7].pipe_user_i ,\n_10_pipe_lane[7].pipe_user_i ,\n_11_pipe_lane[7].pipe_user_i ,\n_12_pipe_lane[7].pipe_user_i ,O65}),
        .RST_PHYSTATUS(p_25_out),
        .RST_RESETDONE(p_60_out),
        .RST_RXCDRLOCK(p_58_out),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .USER_OOBCLK(\n_6_pipe_lane[7].pipe_user_i ),
        .USER_RATE_DONE(\n_15_pipe_lane[7].pipe_rate.pipe_rate_i ),
        .USER_RATE_IDLE(rate_idle[7]),
        .USER_RATE_RXSYNC(\n_27_pipe_lane[7].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_13_pipe_lane[7].pipe_rate.pipe_rate_i ),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[7].pipe_eq.pipe_eq_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[7].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[7].gt_wrapper_i ),
        .gt_rx_elec_idle_wire_filter(gt_rx_elec_idle_wire_filter[7]),
        .gt_rx_phy_status_wire_filter(gt_rx_phy_status_wire_filter[7]),
        .out1(out[0]),
        .p_0_in7_in(p_0_in7_in_17),
        .p_0_in7_in_0(p_0_in7_in_15),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_18),
        .p_1_in8_in_1(p_1_in8_in_14),
        .p_2_in(p_2_in_16),
        .p_2_in_2(p_2_in_8),
        .p_2_in_3(p_2_in_3),
        .p_2_in_4(p_2_in_0),
        .p_2_in_5(p_2_in),
        .pipe_rxstatus(pipe_rxstatus[23]),
        .pipe_txphaligndone(pipe_txphaligndone[7]),
        .user_active_lane(user_active_lane[7]),
        .user_rx_converge(p_53_out));
pcie_7x_0_core_top_pcie_7x_0_core_top_pipe_reset \pipe_reset.pipe_reset_i 
       (.D({p_60_out,p_113_out,p_166_out,p_223_out,p_276_out,p_329_out,p_382_out,p_438_out}),
        .I1(CLK_OOBCLK),
        .I2(CLK_MMCM_LOCK),
        .I3(QRST_CPLLLOCK),
        .I4({p_43_out,p_96_out,p_149_out,p_206_out,p_259_out,p_312_out,p_365_out,p_422_out}),
        .I5({p_25_out,p_78_out,p_131_out,p_184_out,p_241_out,p_294_out,p_347_out,p_400_out}),
        .I6({p_46_out,p_99_out,p_152_out,p_209_out,p_262_out,p_315_out,p_368_out,p_425_out}),
        .I7(CLK_DCLK),
        .I8({p_58_out,p_111_out,p_164_out,p_221_out,p_274_out,p_327_out,p_380_out,p_436_out}),
        .I9(reset_n_reg2),
        .O1(\n_4_pipe_reset.pipe_reset_i ),
        .O2(\n_14_pipe_reset.pipe_reset_i ),
        .O3(\n_18_pipe_reset.pipe_reset_i ),
        .O4(\n_19_pipe_reset.pipe_reset_i ),
        .O5(\n_20_pipe_reset.pipe_reset_i ),
        .O6(\n_21_pipe_reset.pipe_reset_i ),
        .O7(\n_22_pipe_reset.pipe_reset_i ),
        .O8(\n_23_pipe_reset.pipe_reset_i ),
        .O9(\n_24_pipe_reset.pipe_reset_i ),
        .RST_DCLK_RESET(rst_dclk_reset),
        .RST_DRP_START(rst_drp_start),
        .RST_DRP_X16(rst_drp_x16),
        .RST_DRP_X16X20_MODE(rst_drp_x16x20_mode),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .out({out[1],rst_txsync_start,out[0]}),
        .p_0_in__0(p_0_in__0),
        .pipe_qrst_idle(pipe_qrst_idle),
        .pipe_rst_fsm(pipe_rst_fsm),
        .rate_idle(rate_idle),
        .rst_cpllpd(rst_cpllpd),
        .rst_gtreset(rst_gtreset),
        .rst_userrdy(rst_userrdy));
pcie_7x_0_core_top_pcie_7x_0_core_top_qpll_reset \qpll_reset.qpll_reset_i 
       (.D({p_52_out,p_105_out,p_158_out,p_215_out,p_268_out,p_321_out,p_374_out,p_430_out}),
        .I1(\n_4_pipe_reset.pipe_reset_i ),
        .I14(I14),
        .I2(CLK_OOBCLK),
        .I3({p_196_out,p_412_out}),
        .I4({p_51_out,p_104_out,p_157_out,p_214_out,p_267_out,p_320_out,p_373_out,p_429_out}),
        .I5(QRST_QPLLLOCK[1]),
        .I6(QRST_QPLLLOCK[0]),
        .I7(QRST_CPLLLOCK),
        .I8(CLK_MMCM_LOCK),
        .pipe_qrst_fsm(pipe_qrst_fsm),
        .pipe_qrst_idle(pipe_qrst_idle),
        .qpllpd(qpllpd),
        .qrst_drp_start(qrst_drp_start),
        .qrst_ovrd(qrst_ovrd),
        .qrst_qpllreset(qrst_qpllreset));
LUT1 #(
    .INIT(2'h1)) 
     reset_n_reg1_i_1
       (.I0(sys_rst_n),
        .O(n_0_reset_n_reg1_i_1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE reset_n_reg1_reg
       (.C(CLK_OOBCLK),
        .CE(1'b1),
        .CLR(n_0_reset_n_reg1_i_1),
        .D(1'b1),
        .Q(reset_n_reg1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE reset_n_reg2_reg
       (.C(CLK_OOBCLK),
        .CE(1'b1),
        .CLR(n_0_reset_n_reg1_i_1),
        .D(reset_n_reg1),
        .Q(reset_n_reg2));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_qpll_drp" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_qpll_drp
   (QPLL_QPLLRESET0,
    DRP_ADDR,
    DRP_DI,
    DRP_DONE,
    qpll_drp_en,
    qpll_drp_we,
    qrst_qpllreset,
    RST_DCLK_RESET,
    DRP_START,
    I1,
    DRP_RDY,
    RATE_QPLLLOCK,
    DRP_DO,
    DRP_GEN3,
    DRP_OVRD);
  output QPLL_QPLLRESET0;
  output [7:0]DRP_ADDR;
  output [15:0]DRP_DI;
  output DRP_DONE;
  output qpll_drp_en;
  output qpll_drp_we;
  input qrst_qpllreset;
  input RST_DCLK_RESET;
  input DRP_START;
  input I1;
  input DRP_RDY;
  input RATE_QPLLLOCK;
  input [15:0]DRP_DO;
  input DRP_GEN3;
  input DRP_OVRD;

  wire [7:0]DRP_ADDR;
  wire [15:0]DRP_DI;
  wire [15:0]DRP_DO;
  wire DRP_DONE;
  wire DRP_GEN3;
  wire DRP_OVRD;
  wire DRP_RDY;
  wire DRP_START;
  wire I1;
  wire QPLL_QPLLRESET0;
  wire RATE_QPLLLOCK;
  wire RST_DCLK_RESET;
  wire [15:0]di;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire done;
  wire [8:0]fsm;
  wire gen3_reg1;
  wire gen3_reg2;
  wire [1:0]load_cnt;
  wire \n_0_addr[0]_i_1__0 ;
  wire \n_0_addr[1]_i_1__0 ;
  wire \n_0_addr[2]_i_1__0 ;
  wire \n_0_addr[3]_i_1__0 ;
  wire \n_0_addr[4]_i_1__0 ;
  wire \n_0_addr[5]_i_1__0 ;
  wire \n_0_addr[7]_i_1__0 ;
  wire \n_0_crscode[0]_i_1__0 ;
  wire \n_0_crscode[1]_i_1__0 ;
  wire \n_0_crscode[2]_i_1__0 ;
  wire \n_0_crscode[3]_i_1__0 ;
  wire \n_0_crscode[4]_i_1__0 ;
  wire \n_0_crscode[5]_i_1__0 ;
  wire \n_0_crscode[5]_i_2__0 ;
  wire \n_0_crscode_reg[0] ;
  wire \n_0_crscode_reg[1] ;
  wire \n_0_crscode_reg[2] ;
  wire \n_0_crscode_reg[3] ;
  wire \n_0_crscode_reg[4] ;
  wire \n_0_crscode_reg[5] ;
  wire \n_0_di[11]_i_2__0 ;
  wire \n_0_di[12]_i_2__0 ;
  wire \n_0_di[13]_i_2__0 ;
  wire \n_0_di[14]_i_2__0 ;
  wire \n_0_di[15]_i_2__0 ;
  wire n_0_done_i_2__0;
  wire \n_0_fsm[0]_i_2__5 ;
  wire \n_0_fsm[1]_i_2__0 ;
  wire \n_0_fsm[1]_i_3__0 ;
  wire \n_0_fsm[7]_i_2__0 ;
  wire \n_0_fsm[8]_i_2__0 ;
  wire \n_0_fsm[8]_i_3__0 ;
  wire \n_0_fsm[8]_i_4__0 ;
  wire \n_0_fsm[8]_i_5__0 ;
  wire \n_0_fsm[8]_i_6__0 ;
  wire \n_0_fsm_reg[0] ;
  wire \n_0_fsm_reg[1] ;
  wire \n_0_fsm_reg[2] ;
  wire \n_0_fsm_reg[3] ;
  wire \n_0_fsm_reg[4] ;
  wire \n_0_fsm_reg[5] ;
  wire \n_0_fsm_reg[6] ;
  wire \n_0_fsm_reg[7] ;
  wire \n_0_fsm_reg[8] ;
  wire \n_0_gtx_common.gtxe2_common_i_i_4__0 ;
  wire \n_0_gtx_common.gtxe2_common_i_i_5__0 ;
  wire \n_0_gtx_common.gtxe2_common_i_i_6__0 ;
  wire \n_0_gtx_common.gtxe2_common_i_i_7__0 ;
  wire \n_0_gtx_common.gtxe2_common_i_i_8__0 ;
  wire \n_0_index[0]_i_1__5 ;
  wire \n_0_index[1]_i_1__5 ;
  wire \n_0_index[2]_i_1__5 ;
  wire \n_0_index[2]_i_2__0 ;
  wire \n_0_index[2]_i_3__0 ;
  wire \n_0_index[2]_i_4__0 ;
  wire \n_0_index[2]_i_5__0 ;
  wire \n_0_index_reg[0] ;
  wire \n_0_index_reg[1] ;
  wire \n_0_index_reg[2] ;
  wire \n_0_load_cnt[0]_i_1__5 ;
  wire \n_0_load_cnt[1]_i_1__0 ;
  wire n_0_mode_i_1__5;
  wire n_0_mode_i_2__0;
  wire n_0_mode_reg;
  wire ovrd_reg1;
  wire ovrd_reg2;
  wire qpll_drp_en;
  wire qpll_drp_we;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qrst_qpllreset;
  wire rdy_reg1;
  wire rdy_reg2;
  wire start_reg1;
  wire start_reg2;

LUT3 #(
    .INIT(8'h14)) 
     \addr[0]_i_1__0 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .O(\n_0_addr[0]_i_1__0 ));
LUT3 #(
    .INIT(8'h45)) 
     \addr[1]_i_1__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[2] ),
        .O(\n_0_addr[1]_i_1__0 ));
LUT3 #(
    .INIT(8'h71)) 
     \addr[2]_i_1__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[2] ),
        .O(\n_0_addr[2]_i_1__0 ));
LUT3 #(
    .INIT(8'h40)) 
     \addr[3]_i_1__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .O(\n_0_addr[3]_i_1__0 ));
LUT2 #(
    .INIT(4'h7)) 
     \addr[4]_i_1__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[0] ),
        .O(\n_0_addr[4]_i_1__0 ));
LUT2 #(
    .INIT(4'h7)) 
     \addr[5]_i_1__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[0] ),
        .O(\n_0_addr[5]_i_1__0 ));
LUT3 #(
    .INIT(8'h40)) 
     \addr[7]_i_1__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .O(\n_0_addr[7]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr[0]_i_1__0 ),
        .Q(DRP_ADDR[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr[1]_i_1__0 ),
        .Q(DRP_ADDR[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr[2]_i_1__0 ),
        .Q(DRP_ADDR[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr[3]_i_1__0 ),
        .Q(DRP_ADDR[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr[4]_i_1__0 ),
        .Q(DRP_ADDR[4]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr[5]_i_1__0 ),
        .Q(DRP_ADDR[5]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(DRP_ADDR[6]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr[7]_i_1__0 ),
        .Q(DRP_ADDR[7]),
        .R(RST_DCLK_RESET));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[0]_i_1__0 
       (.I0(do_reg2[1]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[0]_i_1__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[1]_i_1__0 
       (.I0(do_reg2[2]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[1]_i_1__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[2]_i_1__0 
       (.I0(do_reg2[3]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[2]_i_1__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[3]_i_1__0 
       (.I0(do_reg2[4]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[3]_i_1__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[4]_i_1__0 
       (.I0(do_reg2[5]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[4]_i_1__0 ));
LUT4 #(
    .INIT(16'hE000)) 
     \crscode[5]_i_1__0 
       (.I0(ovrd_reg2),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .O(\n_0_crscode[5]_i_1__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[5]_i_2__0 
       (.I0(do_reg2[6]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[5]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[0] 
       (.C(I1),
        .CE(\n_0_crscode[5]_i_1__0 ),
        .D(\n_0_crscode[0]_i_1__0 ),
        .Q(\n_0_crscode_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[1] 
       (.C(I1),
        .CE(\n_0_crscode[5]_i_1__0 ),
        .D(\n_0_crscode[1]_i_1__0 ),
        .Q(\n_0_crscode_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[2] 
       (.C(I1),
        .CE(\n_0_crscode[5]_i_1__0 ),
        .D(\n_0_crscode[2]_i_1__0 ),
        .Q(\n_0_crscode_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[3] 
       (.C(I1),
        .CE(\n_0_crscode[5]_i_1__0 ),
        .D(\n_0_crscode[3]_i_1__0 ),
        .Q(\n_0_crscode_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[4] 
       (.C(I1),
        .CE(\n_0_crscode[5]_i_1__0 ),
        .D(\n_0_crscode[4]_i_1__0 ),
        .Q(\n_0_crscode_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[5] 
       (.C(I1),
        .CE(\n_0_crscode[5]_i_1__0 ),
        .D(\n_0_crscode[5]_i_2__0 ),
        .Q(\n_0_crscode_reg[5] ),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h7E00)) 
     \di[0]_i_1__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[0]),
        .O(di[0]));
LUT5 #(
    .INIT(32'h0CCCCC5C)) 
     \di[10]_i_1__0 
       (.I0(\n_0_crscode_reg[0] ),
        .I1(do_reg2[10]),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .O(di[10]));
LUT5 #(
    .INIT(32'hBBBB8B88)) 
     \di[11]_i_1__0 
       (.I0(\n_0_di[11]_i_2__0 ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(do_reg2[11]),
        .O(di[11]));
LUT5 #(
    .INIT(32'h0000D88D)) 
     \di[11]_i_2__0 
       (.I0(\n_0_index_reg[0] ),
        .I1(ovrd_reg2),
        .I2(\n_0_crscode_reg[0] ),
        .I3(\n_0_crscode_reg[1] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di[11]_i_2__0 ));
LUT6 #(
    .INIT(64'h0F00FF9F00000090)) 
     \di[12]_i_1__0 
       (.I0(\n_0_di[12]_i_2__0 ),
        .I1(\n_0_crscode_reg[2] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .I5(do_reg2[12]),
        .O(di[12]));
LUT2 #(
    .INIT(4'hE)) 
     \di[12]_i_2__0 
       (.I0(\n_0_crscode_reg[1] ),
        .I1(\n_0_crscode_reg[0] ),
        .O(\n_0_di[12]_i_2__0 ));
LUT5 #(
    .INIT(32'h3FBB0388)) 
     \di[13]_i_1__0 
       (.I0(\n_0_di[13]_i_2__0 ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(do_reg2[13]),
        .O(di[13]));
LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC3)) 
     \di[13]_i_2__0 
       (.I0(do_reg2[13]),
        .I1(\n_0_crscode_reg[3] ),
        .I2(\n_0_crscode_reg[1] ),
        .I3(\n_0_crscode_reg[0] ),
        .I4(\n_0_crscode_reg[2] ),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di[13]_i_2__0 ));
LUT6 #(
    .INIT(64'h0FFFFF6F000F0060)) 
     \di[14]_i_1__0 
       (.I0(\n_0_crscode_reg[4] ),
        .I1(\n_0_di[14]_i_2__0 ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .I5(do_reg2[14]),
        .O(di[14]));
LUT4 #(
    .INIT(16'h0001)) 
     \di[14]_i_2__0 
       (.I0(\n_0_crscode_reg[3] ),
        .I1(\n_0_crscode_reg[2] ),
        .I2(\n_0_crscode_reg[1] ),
        .I3(\n_0_crscode_reg[0] ),
        .O(\n_0_di[14]_i_2__0 ));
LUT5 #(
    .INIT(32'h76FF1000)) 
     \di[15]_i_1__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_di[15]_i_2__0 ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[15]),
        .O(di[15]));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \di[15]_i_2__0 
       (.I0(\n_0_crscode_reg[5] ),
        .I1(\n_0_crscode_reg[4] ),
        .I2(\n_0_crscode_reg[3] ),
        .I3(\n_0_crscode_reg[2] ),
        .I4(\n_0_crscode_reg[1] ),
        .I5(\n_0_crscode_reg[0] ),
        .O(\n_0_di[15]_i_2__0 ));
LUT4 #(
    .INIT(16'h7E00)) 
     \di[1]_i_1__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[1]),
        .O(di[1]));
LUT4 #(
    .INIT(16'h7E00)) 
     \di[2]_i_1__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[2]),
        .O(di[2]));
LUT4 #(
    .INIT(16'h7E00)) 
     \di[3]_i_1__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[3]),
        .O(di[3]));
LUT6 #(
    .INIT(64'h4CC84CC84CCD4CC8)) 
     \di[4]_i_1__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(do_reg2[4]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(n_0_mode_reg),
        .I5(gen3_reg2),
        .O(di[4]));
LUT4 #(
    .INIT(16'h70F1)) 
     \di[5]_i_1__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[0] ),
        .O(di[5]));
LUT6 #(
    .INIT(64'h4DC84DCD4DC84DC8)) 
     \di[6]_i_1__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(do_reg2[6]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(gen3_reg2),
        .I5(n_0_mode_reg),
        .O(di[6]));
LUT4 #(
    .INIT(16'h7E00)) 
     \di[7]_i_1__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[7]),
        .O(di[7]));
LUT4 #(
    .INIT(16'h70F1)) 
     \di[8]_i_1__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[8]),
        .I3(\n_0_index_reg[0] ),
        .O(di[8]));
LUT4 #(
    .INIT(16'h7E00)) 
     \di[9]_i_1__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[9]),
        .O(di[9]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(di[0]),
        .Q(DRP_DI[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(di[10]),
        .Q(DRP_DI[10]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(di[11]),
        .Q(DRP_DI[11]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(di[12]),
        .Q(DRP_DI[12]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(di[13]),
        .Q(DRP_DI[13]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(di[14]),
        .Q(DRP_DI[14]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(di[15]),
        .Q(DRP_DI[15]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(di[1]),
        .Q(DRP_DI[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(di[2]),
        .Q(DRP_DI[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(di[3]),
        .Q(DRP_DI[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(di[4]),
        .Q(DRP_DI[4]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(di[5]),
        .Q(DRP_DI[5]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(di[6]),
        .Q(DRP_DI[6]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(di[7]),
        .Q(DRP_DI[7]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(di[8]),
        .Q(DRP_DI[8]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(di[9]),
        .Q(DRP_DI[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0000000000000008)) 
     done_i_1__5
       (.I0(n_0_done_i_2__0),
        .I1(\n_0_fsm_reg[0] ),
        .I2(start_reg2),
        .I3(\n_0_fsm_reg[4] ),
        .I4(\n_0_fsm_reg[6] ),
        .I5(\n_0_fsm_reg[8] ),
        .O(done));
LUT5 #(
    .INIT(32'h00000001)) 
     done_i_2__0
       (.I0(\n_0_fsm_reg[1] ),
        .I1(\n_0_fsm_reg[2] ),
        .I2(\n_0_fsm_reg[3] ),
        .I3(\n_0_fsm_reg[7] ),
        .I4(\n_0_fsm_reg[5] ),
        .O(n_0_done_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(I1),
        .CE(1'b1),
        .D(done),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'hFFFFF444FFFFFFFF)) 
     \fsm[0]_i_1__8 
       (.I0(start_reg2),
        .I1(\n_0_fsm_reg[0] ),
        .I2(qplllock_reg2),
        .I3(\n_0_fsm_reg[8] ),
        .I4(\n_0_fsm[0]_i_2__5 ),
        .I5(\n_0_fsm[8]_i_2__0 ),
        .O(fsm[0]));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT5 #(
    .INIT(32'h00000800)) 
     \fsm[0]_i_2__5 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_fsm_reg[6] ),
        .I4(n_0_mode_reg),
        .O(\n_0_fsm[0]_i_2__5 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAA202020)) 
     \fsm[1]_i_1__8 
       (.I0(\n_0_fsm[8]_i_2__0 ),
        .I1(\n_0_fsm[1]_i_2__0 ),
        .I2(\n_0_fsm_reg[1] ),
        .I3(start_reg2),
        .I4(\n_0_fsm_reg[0] ),
        .I5(\n_0_fsm[1]_i_3__0 ),
        .O(fsm[1]));
LUT2 #(
    .INIT(4'h8)) 
     \fsm[1]_i_2__0 
       (.I0(load_cnt[1]),
        .I1(load_cnt[0]),
        .O(\n_0_fsm[1]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT5 #(
    .INIT(32'hAAAA02AA)) 
     \fsm[1]_i_3__0 
       (.I0(\n_0_fsm_reg[6] ),
        .I1(n_0_mode_reg),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .O(\n_0_fsm[1]_i_3__0 ));
LUT4 #(
    .INIT(16'h8000)) 
     \fsm[2]_i_1__8 
       (.I0(\n_0_fsm[8]_i_2__0 ),
        .I1(load_cnt[1]),
        .I2(load_cnt[0]),
        .I3(\n_0_fsm_reg[1] ),
        .O(fsm[2]));
LUT4 #(
    .INIT(16'hAA08)) 
     \fsm[3]_i_1__0 
       (.I0(\n_0_fsm[8]_i_2__0 ),
        .I1(\n_0_fsm_reg[3] ),
        .I2(rdy_reg2),
        .I3(\n_0_fsm_reg[2] ),
        .O(fsm[3]));
LUT3 #(
    .INIT(8'h80)) 
     \fsm[4]_i_1__8 
       (.I0(\n_0_fsm[8]_i_2__0 ),
        .I1(rdy_reg2),
        .I2(\n_0_fsm_reg[3] ),
        .O(fsm[4]));
LUT4 #(
    .INIT(16'hAA08)) 
     \fsm[5]_i_1__0 
       (.I0(\n_0_fsm[8]_i_2__0 ),
        .I1(\n_0_fsm_reg[5] ),
        .I2(rdy_reg2),
        .I3(\n_0_fsm_reg[4] ),
        .O(fsm[5]));
LUT3 #(
    .INIT(8'h80)) 
     \fsm[6]_i_1__0 
       (.I0(\n_0_fsm[8]_i_2__0 ),
        .I1(rdy_reg2),
        .I2(\n_0_fsm_reg[5] ),
        .O(fsm[6]));
LUT6 #(
    .INIT(64'hAAAA800080008000)) 
     \fsm[7]_i_1__0 
       (.I0(\n_0_fsm[8]_i_2__0 ),
        .I1(\n_0_fsm[7]_i_2__0 ),
        .I2(n_0_mode_reg),
        .I3(\n_0_fsm_reg[6] ),
        .I4(\n_0_fsm_reg[7] ),
        .I5(qplllock_reg2),
        .O(fsm[7]));
LUT2 #(
    .INIT(4'h2)) 
     \fsm[7]_i_2__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[0] ),
        .O(\n_0_fsm[7]_i_2__0 ));
LUT4 #(
    .INIT(16'h2220)) 
     \fsm[8]_i_1__0 
       (.I0(\n_0_fsm[8]_i_2__0 ),
        .I1(qplllock_reg2),
        .I2(\n_0_fsm_reg[8] ),
        .I3(\n_0_fsm_reg[7] ),
        .O(fsm[8]));
LUT4 #(
    .INIT(16'h0012)) 
     \fsm[8]_i_2__0 
       (.I0(\n_0_fsm[8]_i_3__0 ),
        .I1(\n_0_fsm[8]_i_4__0 ),
        .I2(\n_0_fsm[8]_i_5__0 ),
        .I3(\n_0_fsm[8]_i_6__0 ),
        .O(\n_0_fsm[8]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT4 #(
    .INIT(16'h0116)) 
     \fsm[8]_i_3__0 
       (.I0(\n_0_fsm_reg[0] ),
        .I1(\n_0_fsm_reg[1] ),
        .I2(\n_0_fsm_reg[2] ),
        .I3(\n_0_fsm_reg[3] ),
        .O(\n_0_fsm[8]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT4 #(
    .INIT(16'hFEE8)) 
     \fsm[8]_i_4__0 
       (.I0(\n_0_fsm_reg[0] ),
        .I1(\n_0_fsm_reg[1] ),
        .I2(\n_0_fsm_reg[2] ),
        .I3(\n_0_fsm_reg[3] ),
        .O(\n_0_fsm[8]_i_4__0 ));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT5 #(
    .INIT(32'h00010116)) 
     \fsm[8]_i_5__0 
       (.I0(\n_0_fsm_reg[4] ),
        .I1(\n_0_fsm_reg[5] ),
        .I2(\n_0_fsm_reg[6] ),
        .I3(\n_0_fsm_reg[7] ),
        .I4(\n_0_fsm_reg[8] ),
        .O(\n_0_fsm[8]_i_5__0 ));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT5 #(
    .INIT(32'hFFFEFEE8)) 
     \fsm[8]_i_6__0 
       (.I0(\n_0_fsm_reg[4] ),
        .I1(\n_0_fsm_reg[5] ),
        .I2(\n_0_fsm_reg[6] ),
        .I3(\n_0_fsm_reg[7] ),
        .I4(\n_0_fsm_reg[8] ),
        .O(\n_0_fsm[8]_i_6__0 ));
FDSE #(
    .INIT(1'b1)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(\n_0_fsm_reg[0] ),
        .S(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(\n_0_fsm_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(\n_0_fsm_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(\n_0_fsm_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(\n_0_fsm_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[5]),
        .Q(\n_0_fsm_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[6]),
        .Q(\n_0_fsm_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[7]),
        .Q(\n_0_fsm_reg[7] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[8]),
        .Q(\n_0_fsm_reg[8] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_GEN3),
        .Q(gen3_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT6 #(
    .INIT(64'h0013001000100010)) 
     \gtx_common.gtxe2_common_i_i_1__0 
       (.I0(\n_0_gtx_common.gtxe2_common_i_i_4__0 ),
        .I1(\n_0_fsm_reg[1] ),
        .I2(\n_0_fsm_reg[2] ),
        .I3(\n_0_fsm_reg[0] ),
        .I4(\n_0_fsm_reg[4] ),
        .I5(\n_0_gtx_common.gtxe2_common_i_i_5__0 ),
        .O(qpll_drp_en));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT5 #(
    .INIT(32'h00000008)) 
     \gtx_common.gtxe2_common_i_i_2__0 
       (.I0(\n_0_gtx_common.gtxe2_common_i_i_5__0 ),
        .I1(\n_0_fsm_reg[4] ),
        .I2(\n_0_fsm_reg[0] ),
        .I3(\n_0_fsm_reg[2] ),
        .I4(\n_0_fsm_reg[1] ),
        .O(qpll_drp_we));
LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
     \gtx_common.gtxe2_common_i_i_3__0 
       (.I0(\n_0_fsm_reg[7] ),
        .I1(\n_0_fsm_reg[0] ),
        .I2(\n_0_gtx_common.gtxe2_common_i_i_6__0 ),
        .I3(\n_0_gtx_common.gtxe2_common_i_i_7__0 ),
        .I4(\n_0_gtx_common.gtxe2_common_i_i_8__0 ),
        .I5(qrst_qpllreset),
        .O(QPLL_QPLLRESET0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \gtx_common.gtxe2_common_i_i_4__0 
       (.I0(\n_0_fsm_reg[7] ),
        .I1(\n_0_fsm_reg[8] ),
        .I2(\n_0_fsm_reg[6] ),
        .I3(\n_0_fsm_reg[4] ),
        .I4(\n_0_fsm_reg[3] ),
        .I5(\n_0_fsm_reg[5] ),
        .O(\n_0_gtx_common.gtxe2_common_i_i_4__0 ));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \gtx_common.gtxe2_common_i_i_5__0 
       (.I0(\n_0_fsm_reg[8] ),
        .I1(\n_0_fsm_reg[7] ),
        .I2(\n_0_fsm_reg[6] ),
        .I3(\n_0_fsm_reg[5] ),
        .I4(\n_0_fsm_reg[3] ),
        .O(\n_0_gtx_common.gtxe2_common_i_i_5__0 ));
LUT2 #(
    .INIT(4'h1)) 
     \gtx_common.gtxe2_common_i_i_6__0 
       (.I0(\n_0_fsm_reg[2] ),
        .I1(\n_0_fsm_reg[1] ),
        .O(\n_0_gtx_common.gtxe2_common_i_i_6__0 ));
LUT2 #(
    .INIT(4'h1)) 
     \gtx_common.gtxe2_common_i_i_7__0 
       (.I0(\n_0_fsm_reg[3] ),
        .I1(\n_0_fsm_reg[5] ),
        .O(\n_0_gtx_common.gtxe2_common_i_i_7__0 ));
LUT3 #(
    .INIT(8'h01)) 
     \gtx_common.gtxe2_common_i_i_8__0 
       (.I0(\n_0_fsm_reg[4] ),
        .I1(\n_0_fsm_reg[6] ),
        .I2(\n_0_fsm_reg[8] ),
        .O(\n_0_gtx_common.gtxe2_common_i_i_8__0 ));
LUT4 #(
    .INIT(16'h0F80)) 
     \index[0]_i_1__5 
       (.I0(\n_0_index[2]_i_2__0 ),
        .I1(\n_0_fsm[1]_i_3__0 ),
        .I2(\n_0_index[2]_i_3__0 ),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_index[0]_i_1__5 ));
LUT5 #(
    .INIT(32'h20FF8000)) 
     \index[1]_i_1__5 
       (.I0(\n_0_index[2]_i_2__0 ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_fsm[1]_i_3__0 ),
        .I3(\n_0_index[2]_i_3__0 ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_index[1]_i_1__5 ));
LUT6 #(
    .INIT(64'h0A00FFFF80000000)) 
     \index[2]_i_1__5 
       (.I0(\n_0_index[2]_i_2__0 ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_fsm_reg[6] ),
        .I4(\n_0_index[2]_i_3__0 ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_index[2]_i_1__5 ));
LUT4 #(
    .INIT(16'h0002)) 
     \index[2]_i_2__0 
       (.I0(n_0_done_i_2__0),
        .I1(\n_0_fsm_reg[0] ),
        .I2(\n_0_fsm_reg[8] ),
        .I3(\n_0_fsm_reg[4] ),
        .O(\n_0_index[2]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEEEBEEEE)) 
     \index[2]_i_3__0 
       (.I0(\n_0_index[2]_i_4__0 ),
        .I1(\n_0_fsm_reg[1] ),
        .I2(\n_0_fsm_reg[2] ),
        .I3(\n_0_fsm_reg[4] ),
        .I4(\n_0_gtx_common.gtxe2_common_i_i_7__0 ),
        .I5(\n_0_fsm_reg[0] ),
        .O(\n_0_index[2]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEE8)) 
     \index[2]_i_4__0 
       (.I0(\n_0_fsm_reg[2] ),
        .I1(\n_0_fsm_reg[3] ),
        .I2(\n_0_fsm_reg[5] ),
        .I3(\n_0_fsm_reg[4] ),
        .I4(\n_0_index[2]_i_5__0 ),
        .I5(\n_0_fsm_reg[6] ),
        .O(\n_0_index[2]_i_4__0 ));
LUT2 #(
    .INIT(4'hE)) 
     \index[2]_i_5__0 
       (.I0(\n_0_fsm_reg[8] ),
        .I1(\n_0_fsm_reg[7] ),
        .O(\n_0_index[2]_i_5__0 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_index[0]_i_1__5 ),
        .Q(\n_0_index_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_index[1]_i_1__5 ),
        .Q(\n_0_index_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_index[2]_i_1__5 ),
        .Q(\n_0_index_reg[2] ),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0004000000040004)) 
     \load_cnt[0]_i_1__5 
       (.I0(\n_0_fsm_reg[2] ),
        .I1(\n_0_fsm_reg[1] ),
        .I2(\n_0_fsm_reg[0] ),
        .I3(\n_0_gtx_common.gtxe2_common_i_i_4__0 ),
        .I4(load_cnt[1]),
        .I5(load_cnt[0]),
        .O(\n_0_load_cnt[0]_i_1__5 ));
LUT6 #(
    .INIT(64'h0004000400040000)) 
     \load_cnt[1]_i_1__0 
       (.I0(\n_0_fsm_reg[2] ),
        .I1(\n_0_fsm_reg[1] ),
        .I2(\n_0_fsm_reg[0] ),
        .I3(\n_0_gtx_common.gtxe2_common_i_i_4__0 ),
        .I4(load_cnt[0]),
        .I5(load_cnt[1]),
        .O(\n_0_load_cnt[1]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_load_cnt[0]_i_1__5 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_load_cnt[1]_i_1__0 ),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h00000004040C0C04)) 
     mode_i_1__5
       (.I0(n_0_mode_i_2__0),
        .I1(n_0_mode_reg),
        .I2(\n_0_fsm_reg[0] ),
        .I3(\n_0_fsm_reg[2] ),
        .I4(\n_0_fsm_reg[1] ),
        .I5(\n_0_gtx_common.gtxe2_common_i_i_4__0 ),
        .O(n_0_mode_i_1__5));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE9)) 
     mode_i_2__0
       (.I0(\n_0_fsm_reg[8] ),
        .I1(\n_0_fsm_reg[7] ),
        .I2(\n_0_fsm_reg[6] ),
        .I3(\n_0_fsm_reg[5] ),
        .I4(\n_0_fsm_reg[3] ),
        .I5(\n_0_fsm_reg[4] ),
        .O(n_0_mode_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_mode_i_1__5),
        .Q(n_0_mode_reg),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE ovrd_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_OVRD),
        .Q(ovrd_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE ovrd_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(ovrd_reg1),
        .Q(ovrd_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_RDY),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_qpll_drp" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_qpll_drp_84
   (QPLL_QPLLRESET0126_out,
    DRP_ADDR,
    DRP_DI,
    DRP_DONE,
    qpll_drp_en,
    qpll_drp_we,
    qrst_qpllreset,
    RST_DCLK_RESET,
    DRP_START,
    I1,
    DRP_RDY,
    RATE_QPLLLOCK,
    DRP_DO,
    O17,
    DRP_OVRD);
  output QPLL_QPLLRESET0126_out;
  output [7:0]DRP_ADDR;
  output [15:0]DRP_DI;
  output DRP_DONE;
  output qpll_drp_en;
  output qpll_drp_we;
  input qrst_qpllreset;
  input RST_DCLK_RESET;
  input DRP_START;
  input I1;
  input DRP_RDY;
  input RATE_QPLLLOCK;
  input [15:0]DRP_DO;
  input O17;
  input DRP_OVRD;

  wire [7:0]DRP_ADDR;
  wire [15:0]DRP_DI;
  wire [15:0]DRP_DO;
  wire DRP_DONE;
  wire DRP_OVRD;
  wire DRP_RDY;
  wire DRP_START;
  wire I1;
  wire O17;
  wire QPLL_QPLLRESET0126_out;
  wire RATE_QPLLLOCK;
  wire RST_DCLK_RESET;
  wire [15:0]di;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire done;
  wire [8:0]fsm;
  wire gen3_reg1;
  wire gen3_reg2;
  wire [1:0]load_cnt;
  wire \n_0_addr[0]_i_1 ;
  wire \n_0_addr[1]_i_1 ;
  wire \n_0_addr[2]_i_1 ;
  wire \n_0_addr[3]_i_1 ;
  wire \n_0_addr[4]_i_1 ;
  wire \n_0_addr[5]_i_1 ;
  wire \n_0_addr[7]_i_1 ;
  wire \n_0_crscode[0]_i_1 ;
  wire \n_0_crscode[1]_i_1 ;
  wire \n_0_crscode[2]_i_1 ;
  wire \n_0_crscode[3]_i_1 ;
  wire \n_0_crscode[4]_i_1 ;
  wire \n_0_crscode[5]_i_1 ;
  wire \n_0_crscode[5]_i_2 ;
  wire \n_0_crscode_reg[0] ;
  wire \n_0_crscode_reg[1] ;
  wire \n_0_crscode_reg[2] ;
  wire \n_0_crscode_reg[3] ;
  wire \n_0_crscode_reg[4] ;
  wire \n_0_crscode_reg[5] ;
  wire \n_0_di[11]_i_2 ;
  wire \n_0_di[12]_i_2 ;
  wire \n_0_di[13]_i_2 ;
  wire \n_0_di[14]_i_2 ;
  wire \n_0_di[15]_i_2 ;
  wire n_0_done_i_2;
  wire \n_0_fsm[0]_i_2__0 ;
  wire \n_0_fsm[1]_i_2 ;
  wire \n_0_fsm[1]_i_3 ;
  wire \n_0_fsm[7]_i_2 ;
  wire \n_0_fsm[8]_i_2 ;
  wire \n_0_fsm[8]_i_3 ;
  wire \n_0_fsm[8]_i_4 ;
  wire \n_0_fsm[8]_i_5 ;
  wire \n_0_fsm[8]_i_6 ;
  wire \n_0_fsm_reg[0] ;
  wire \n_0_fsm_reg[1] ;
  wire \n_0_fsm_reg[2] ;
  wire \n_0_fsm_reg[3] ;
  wire \n_0_fsm_reg[4] ;
  wire \n_0_fsm_reg[5] ;
  wire \n_0_fsm_reg[6] ;
  wire \n_0_fsm_reg[7] ;
  wire \n_0_fsm_reg[8] ;
  wire \n_0_gtx_common.gtxe2_common_i_i_4 ;
  wire \n_0_gtx_common.gtxe2_common_i_i_5 ;
  wire \n_0_gtx_common.gtxe2_common_i_i_6 ;
  wire \n_0_gtx_common.gtxe2_common_i_i_7 ;
  wire \n_0_gtx_common.gtxe2_common_i_i_8 ;
  wire \n_0_index[0]_i_1__0 ;
  wire \n_0_index[1]_i_1__0 ;
  wire \n_0_index[2]_i_1__0 ;
  wire \n_0_index[2]_i_2 ;
  wire \n_0_index[2]_i_3 ;
  wire \n_0_index[2]_i_4 ;
  wire \n_0_index[2]_i_5 ;
  wire \n_0_index_reg[0] ;
  wire \n_0_index_reg[1] ;
  wire \n_0_index_reg[2] ;
  wire \n_0_load_cnt[0]_i_1__0 ;
  wire \n_0_load_cnt[1]_i_1 ;
  wire n_0_mode_i_1__0;
  wire n_0_mode_i_2;
  wire n_0_mode_reg;
  wire ovrd_reg1;
  wire ovrd_reg2;
  wire qpll_drp_en;
  wire qpll_drp_we;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qrst_qpllreset;
  wire rdy_reg1;
  wire rdy_reg2;
  wire start_reg1;
  wire start_reg2;

LUT3 #(
    .INIT(8'h14)) 
     \addr[0]_i_1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .O(\n_0_addr[0]_i_1 ));
LUT3 #(
    .INIT(8'h45)) 
     \addr[1]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[2] ),
        .O(\n_0_addr[1]_i_1 ));
LUT3 #(
    .INIT(8'h71)) 
     \addr[2]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[2] ),
        .O(\n_0_addr[2]_i_1 ));
LUT3 #(
    .INIT(8'h40)) 
     \addr[3]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .O(\n_0_addr[3]_i_1 ));
LUT2 #(
    .INIT(4'h7)) 
     \addr[4]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[0] ),
        .O(\n_0_addr[4]_i_1 ));
LUT2 #(
    .INIT(4'h7)) 
     \addr[5]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[0] ),
        .O(\n_0_addr[5]_i_1 ));
LUT3 #(
    .INIT(8'h40)) 
     \addr[7]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .O(\n_0_addr[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr[0]_i_1 ),
        .Q(DRP_ADDR[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr[1]_i_1 ),
        .Q(DRP_ADDR[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr[2]_i_1 ),
        .Q(DRP_ADDR[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr[3]_i_1 ),
        .Q(DRP_ADDR[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr[4]_i_1 ),
        .Q(DRP_ADDR[4]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr[5]_i_1 ),
        .Q(DRP_ADDR[5]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .Q(DRP_ADDR[6]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_addr[7]_i_1 ),
        .Q(DRP_ADDR[7]),
        .R(RST_DCLK_RESET));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[0]_i_1 
       (.I0(do_reg2[1]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[0]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[1]_i_1 
       (.I0(do_reg2[2]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[1]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[2]_i_1 
       (.I0(do_reg2[3]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[2]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[3]_i_1 
       (.I0(do_reg2[4]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[3]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[4]_i_1 
       (.I0(do_reg2[5]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[4]_i_1 ));
LUT4 #(
    .INIT(16'hE000)) 
     \crscode[5]_i_1 
       (.I0(ovrd_reg2),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .O(\n_0_crscode[5]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[5]_i_2 
       (.I0(do_reg2[6]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[5]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[0] 
       (.C(I1),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[0]_i_1 ),
        .Q(\n_0_crscode_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[1] 
       (.C(I1),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[1]_i_1 ),
        .Q(\n_0_crscode_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[2] 
       (.C(I1),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[2]_i_1 ),
        .Q(\n_0_crscode_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[3] 
       (.C(I1),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[3]_i_1 ),
        .Q(\n_0_crscode_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[4] 
       (.C(I1),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[4]_i_1 ),
        .Q(\n_0_crscode_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[5] 
       (.C(I1),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[5]_i_2 ),
        .Q(\n_0_crscode_reg[5] ),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h7E00)) 
     \di[0]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[0]),
        .O(di[0]));
LUT5 #(
    .INIT(32'h0CCCCC5C)) 
     \di[10]_i_1 
       (.I0(\n_0_crscode_reg[0] ),
        .I1(do_reg2[10]),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .O(di[10]));
LUT5 #(
    .INIT(32'hBBBB8B88)) 
     \di[11]_i_1 
       (.I0(\n_0_di[11]_i_2 ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(do_reg2[11]),
        .O(di[11]));
LUT5 #(
    .INIT(32'h0000D88D)) 
     \di[11]_i_2 
       (.I0(\n_0_index_reg[0] ),
        .I1(ovrd_reg2),
        .I2(\n_0_crscode_reg[0] ),
        .I3(\n_0_crscode_reg[1] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di[11]_i_2 ));
LUT6 #(
    .INIT(64'h0F00FF9F00000090)) 
     \di[12]_i_1 
       (.I0(\n_0_di[12]_i_2 ),
        .I1(\n_0_crscode_reg[2] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .I5(do_reg2[12]),
        .O(di[12]));
LUT2 #(
    .INIT(4'hE)) 
     \di[12]_i_2 
       (.I0(\n_0_crscode_reg[1] ),
        .I1(\n_0_crscode_reg[0] ),
        .O(\n_0_di[12]_i_2 ));
LUT5 #(
    .INIT(32'h3FBB0388)) 
     \di[13]_i_1 
       (.I0(\n_0_di[13]_i_2 ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(do_reg2[13]),
        .O(di[13]));
LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC3)) 
     \di[13]_i_2 
       (.I0(do_reg2[13]),
        .I1(\n_0_crscode_reg[3] ),
        .I2(\n_0_crscode_reg[1] ),
        .I3(\n_0_crscode_reg[0] ),
        .I4(\n_0_crscode_reg[2] ),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di[13]_i_2 ));
LUT6 #(
    .INIT(64'h0FFFFF6F000F0060)) 
     \di[14]_i_1 
       (.I0(\n_0_crscode_reg[4] ),
        .I1(\n_0_di[14]_i_2 ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .I5(do_reg2[14]),
        .O(di[14]));
LUT4 #(
    .INIT(16'h0001)) 
     \di[14]_i_2 
       (.I0(\n_0_crscode_reg[3] ),
        .I1(\n_0_crscode_reg[2] ),
        .I2(\n_0_crscode_reg[1] ),
        .I3(\n_0_crscode_reg[0] ),
        .O(\n_0_di[14]_i_2 ));
LUT5 #(
    .INIT(32'h76FF1000)) 
     \di[15]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_di[15]_i_2 ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[15]),
        .O(di[15]));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \di[15]_i_2 
       (.I0(\n_0_crscode_reg[5] ),
        .I1(\n_0_crscode_reg[4] ),
        .I2(\n_0_crscode_reg[3] ),
        .I3(\n_0_crscode_reg[2] ),
        .I4(\n_0_crscode_reg[1] ),
        .I5(\n_0_crscode_reg[0] ),
        .O(\n_0_di[15]_i_2 ));
LUT4 #(
    .INIT(16'h7E00)) 
     \di[1]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[1]),
        .O(di[1]));
LUT4 #(
    .INIT(16'h7E00)) 
     \di[2]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[2]),
        .O(di[2]));
LUT4 #(
    .INIT(16'h7E00)) 
     \di[3]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[3]),
        .O(di[3]));
LUT6 #(
    .INIT(64'h4CC84CC84CCD4CC8)) 
     \di[4]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(do_reg2[4]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(n_0_mode_reg),
        .I5(gen3_reg2),
        .O(di[4]));
LUT4 #(
    .INIT(16'h70F1)) 
     \di[5]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[0] ),
        .O(di[5]));
LUT6 #(
    .INIT(64'h4DC84DCD4DC84DC8)) 
     \di[6]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(do_reg2[6]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(gen3_reg2),
        .I5(n_0_mode_reg),
        .O(di[6]));
LUT4 #(
    .INIT(16'h7E00)) 
     \di[7]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[7]),
        .O(di[7]));
LUT4 #(
    .INIT(16'h70F1)) 
     \di[8]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[8]),
        .I3(\n_0_index_reg[0] ),
        .O(di[8]));
LUT4 #(
    .INIT(16'h7E00)) 
     \di[9]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[9]),
        .O(di[9]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(di[0]),
        .Q(DRP_DI[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(di[10]),
        .Q(DRP_DI[10]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(di[11]),
        .Q(DRP_DI[11]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(di[12]),
        .Q(DRP_DI[12]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(di[13]),
        .Q(DRP_DI[13]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(di[14]),
        .Q(DRP_DI[14]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(di[15]),
        .Q(DRP_DI[15]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(di[1]),
        .Q(DRP_DI[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(di[2]),
        .Q(DRP_DI[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(di[3]),
        .Q(DRP_DI[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(di[4]),
        .Q(DRP_DI[4]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(di[5]),
        .Q(DRP_DI[5]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(di[6]),
        .Q(DRP_DI[6]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(di[7]),
        .Q(DRP_DI[7]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(di[8]),
        .Q(DRP_DI[8]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(di[9]),
        .Q(DRP_DI[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(DRP_DO[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[10] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[11] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[12] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[13] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[14] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[15] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[9] 
       (.C(I1),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0000000000000008)) 
     done_i_1__0
       (.I0(n_0_done_i_2),
        .I1(\n_0_fsm_reg[0] ),
        .I2(start_reg2),
        .I3(\n_0_fsm_reg[4] ),
        .I4(\n_0_fsm_reg[6] ),
        .I5(\n_0_fsm_reg[8] ),
        .O(done));
LUT5 #(
    .INIT(32'h00000001)) 
     done_i_2
       (.I0(\n_0_fsm_reg[1] ),
        .I1(\n_0_fsm_reg[2] ),
        .I2(\n_0_fsm_reg[3] ),
        .I3(\n_0_fsm_reg[7] ),
        .I4(\n_0_fsm_reg[5] ),
        .O(n_0_done_i_2));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(I1),
        .CE(1'b1),
        .D(done),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'hFFFFF444FFFFFFFF)) 
     \fsm[0]_i_1__7 
       (.I0(start_reg2),
        .I1(\n_0_fsm_reg[0] ),
        .I2(qplllock_reg2),
        .I3(\n_0_fsm_reg[8] ),
        .I4(\n_0_fsm[0]_i_2__0 ),
        .I5(\n_0_fsm[8]_i_2 ),
        .O(fsm[0]));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT5 #(
    .INIT(32'h00000800)) 
     \fsm[0]_i_2__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_fsm_reg[6] ),
        .I4(n_0_mode_reg),
        .O(\n_0_fsm[0]_i_2__0 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAA202020)) 
     \fsm[1]_i_1__7 
       (.I0(\n_0_fsm[8]_i_2 ),
        .I1(\n_0_fsm[1]_i_2 ),
        .I2(\n_0_fsm_reg[1] ),
        .I3(start_reg2),
        .I4(\n_0_fsm_reg[0] ),
        .I5(\n_0_fsm[1]_i_3 ),
        .O(fsm[1]));
LUT2 #(
    .INIT(4'h8)) 
     \fsm[1]_i_2 
       (.I0(load_cnt[1]),
        .I1(load_cnt[0]),
        .O(\n_0_fsm[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT5 #(
    .INIT(32'hAAAA02AA)) 
     \fsm[1]_i_3 
       (.I0(\n_0_fsm_reg[6] ),
        .I1(n_0_mode_reg),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .O(\n_0_fsm[1]_i_3 ));
LUT4 #(
    .INIT(16'h8000)) 
     \fsm[2]_i_1__7 
       (.I0(\n_0_fsm[8]_i_2 ),
        .I1(load_cnt[1]),
        .I2(load_cnt[0]),
        .I3(\n_0_fsm_reg[1] ),
        .O(fsm[2]));
LUT4 #(
    .INIT(16'hAA08)) 
     \fsm[3]_i_1 
       (.I0(\n_0_fsm[8]_i_2 ),
        .I1(\n_0_fsm_reg[3] ),
        .I2(rdy_reg2),
        .I3(\n_0_fsm_reg[2] ),
        .O(fsm[3]));
LUT3 #(
    .INIT(8'h80)) 
     \fsm[4]_i_1__7 
       (.I0(\n_0_fsm[8]_i_2 ),
        .I1(rdy_reg2),
        .I2(\n_0_fsm_reg[3] ),
        .O(fsm[4]));
LUT4 #(
    .INIT(16'hAA08)) 
     \fsm[5]_i_1 
       (.I0(\n_0_fsm[8]_i_2 ),
        .I1(\n_0_fsm_reg[5] ),
        .I2(rdy_reg2),
        .I3(\n_0_fsm_reg[4] ),
        .O(fsm[5]));
LUT3 #(
    .INIT(8'h80)) 
     \fsm[6]_i_1 
       (.I0(\n_0_fsm[8]_i_2 ),
        .I1(rdy_reg2),
        .I2(\n_0_fsm_reg[5] ),
        .O(fsm[6]));
LUT6 #(
    .INIT(64'hAAAA800080008000)) 
     \fsm[7]_i_1 
       (.I0(\n_0_fsm[8]_i_2 ),
        .I1(\n_0_fsm[7]_i_2 ),
        .I2(n_0_mode_reg),
        .I3(\n_0_fsm_reg[6] ),
        .I4(\n_0_fsm_reg[7] ),
        .I5(qplllock_reg2),
        .O(fsm[7]));
LUT2 #(
    .INIT(4'h2)) 
     \fsm[7]_i_2 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[0] ),
        .O(\n_0_fsm[7]_i_2 ));
LUT4 #(
    .INIT(16'h2220)) 
     \fsm[8]_i_1 
       (.I0(\n_0_fsm[8]_i_2 ),
        .I1(qplllock_reg2),
        .I2(\n_0_fsm_reg[8] ),
        .I3(\n_0_fsm_reg[7] ),
        .O(fsm[8]));
LUT4 #(
    .INIT(16'h0012)) 
     \fsm[8]_i_2 
       (.I0(\n_0_fsm[8]_i_3 ),
        .I1(\n_0_fsm[8]_i_4 ),
        .I2(\n_0_fsm[8]_i_5 ),
        .I3(\n_0_fsm[8]_i_6 ),
        .O(\n_0_fsm[8]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT4 #(
    .INIT(16'h0116)) 
     \fsm[8]_i_3 
       (.I0(\n_0_fsm_reg[0] ),
        .I1(\n_0_fsm_reg[1] ),
        .I2(\n_0_fsm_reg[2] ),
        .I3(\n_0_fsm_reg[3] ),
        .O(\n_0_fsm[8]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT4 #(
    .INIT(16'hFEE8)) 
     \fsm[8]_i_4 
       (.I0(\n_0_fsm_reg[0] ),
        .I1(\n_0_fsm_reg[1] ),
        .I2(\n_0_fsm_reg[2] ),
        .I3(\n_0_fsm_reg[3] ),
        .O(\n_0_fsm[8]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT5 #(
    .INIT(32'h00010116)) 
     \fsm[8]_i_5 
       (.I0(\n_0_fsm_reg[4] ),
        .I1(\n_0_fsm_reg[5] ),
        .I2(\n_0_fsm_reg[6] ),
        .I3(\n_0_fsm_reg[7] ),
        .I4(\n_0_fsm_reg[8] ),
        .O(\n_0_fsm[8]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT5 #(
    .INIT(32'hFFFEFEE8)) 
     \fsm[8]_i_6 
       (.I0(\n_0_fsm_reg[4] ),
        .I1(\n_0_fsm_reg[5] ),
        .I2(\n_0_fsm_reg[6] ),
        .I3(\n_0_fsm_reg[7] ),
        .I4(\n_0_fsm_reg[8] ),
        .O(\n_0_fsm[8]_i_6 ));
FDSE #(
    .INIT(1'b1)) 
     \fsm_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(\n_0_fsm_reg[0] ),
        .S(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(\n_0_fsm_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(\n_0_fsm_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(\n_0_fsm_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(\n_0_fsm_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[5] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[5]),
        .Q(\n_0_fsm_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[6] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[6]),
        .Q(\n_0_fsm_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[7] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[7]),
        .Q(\n_0_fsm_reg[7] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[8] 
       (.C(I1),
        .CE(1'b1),
        .D(fsm[8]),
        .Q(\n_0_fsm_reg[8] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(O17),
        .Q(gen3_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT6 #(
    .INIT(64'h0013001000100010)) 
     \gtx_common.gtxe2_common_i_i_1 
       (.I0(\n_0_gtx_common.gtxe2_common_i_i_4 ),
        .I1(\n_0_fsm_reg[1] ),
        .I2(\n_0_fsm_reg[2] ),
        .I3(\n_0_fsm_reg[0] ),
        .I4(\n_0_fsm_reg[4] ),
        .I5(\n_0_gtx_common.gtxe2_common_i_i_5 ),
        .O(qpll_drp_en));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT5 #(
    .INIT(32'h00000008)) 
     \gtx_common.gtxe2_common_i_i_2 
       (.I0(\n_0_gtx_common.gtxe2_common_i_i_5 ),
        .I1(\n_0_fsm_reg[4] ),
        .I2(\n_0_fsm_reg[0] ),
        .I3(\n_0_fsm_reg[2] ),
        .I4(\n_0_fsm_reg[1] ),
        .O(qpll_drp_we));
LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
     \gtx_common.gtxe2_common_i_i_3 
       (.I0(\n_0_fsm_reg[7] ),
        .I1(\n_0_fsm_reg[0] ),
        .I2(\n_0_gtx_common.gtxe2_common_i_i_6 ),
        .I3(\n_0_gtx_common.gtxe2_common_i_i_7 ),
        .I4(\n_0_gtx_common.gtxe2_common_i_i_8 ),
        .I5(qrst_qpllreset),
        .O(QPLL_QPLLRESET0126_out));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \gtx_common.gtxe2_common_i_i_4 
       (.I0(\n_0_fsm_reg[7] ),
        .I1(\n_0_fsm_reg[8] ),
        .I2(\n_0_fsm_reg[6] ),
        .I3(\n_0_fsm_reg[4] ),
        .I4(\n_0_fsm_reg[3] ),
        .I5(\n_0_fsm_reg[5] ),
        .O(\n_0_gtx_common.gtxe2_common_i_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \gtx_common.gtxe2_common_i_i_5 
       (.I0(\n_0_fsm_reg[8] ),
        .I1(\n_0_fsm_reg[7] ),
        .I2(\n_0_fsm_reg[6] ),
        .I3(\n_0_fsm_reg[5] ),
        .I4(\n_0_fsm_reg[3] ),
        .O(\n_0_gtx_common.gtxe2_common_i_i_5 ));
LUT2 #(
    .INIT(4'h1)) 
     \gtx_common.gtxe2_common_i_i_6 
       (.I0(\n_0_fsm_reg[2] ),
        .I1(\n_0_fsm_reg[1] ),
        .O(\n_0_gtx_common.gtxe2_common_i_i_6 ));
LUT2 #(
    .INIT(4'h1)) 
     \gtx_common.gtxe2_common_i_i_7 
       (.I0(\n_0_fsm_reg[3] ),
        .I1(\n_0_fsm_reg[5] ),
        .O(\n_0_gtx_common.gtxe2_common_i_i_7 ));
LUT3 #(
    .INIT(8'h01)) 
     \gtx_common.gtxe2_common_i_i_8 
       (.I0(\n_0_fsm_reg[4] ),
        .I1(\n_0_fsm_reg[6] ),
        .I2(\n_0_fsm_reg[8] ),
        .O(\n_0_gtx_common.gtxe2_common_i_i_8 ));
LUT4 #(
    .INIT(16'h0F80)) 
     \index[0]_i_1__0 
       (.I0(\n_0_index[2]_i_2 ),
        .I1(\n_0_fsm[1]_i_3 ),
        .I2(\n_0_index[2]_i_3 ),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_index[0]_i_1__0 ));
LUT5 #(
    .INIT(32'h20FF8000)) 
     \index[1]_i_1__0 
       (.I0(\n_0_index[2]_i_2 ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_fsm[1]_i_3 ),
        .I3(\n_0_index[2]_i_3 ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_index[1]_i_1__0 ));
LUT6 #(
    .INIT(64'h0A00FFFF80000000)) 
     \index[2]_i_1__0 
       (.I0(\n_0_index[2]_i_2 ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_fsm_reg[6] ),
        .I4(\n_0_index[2]_i_3 ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_index[2]_i_1__0 ));
LUT4 #(
    .INIT(16'h0002)) 
     \index[2]_i_2 
       (.I0(n_0_done_i_2),
        .I1(\n_0_fsm_reg[0] ),
        .I2(\n_0_fsm_reg[8] ),
        .I3(\n_0_fsm_reg[4] ),
        .O(\n_0_index[2]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEEEBEEEE)) 
     \index[2]_i_3 
       (.I0(\n_0_index[2]_i_4 ),
        .I1(\n_0_fsm_reg[1] ),
        .I2(\n_0_fsm_reg[2] ),
        .I3(\n_0_fsm_reg[4] ),
        .I4(\n_0_gtx_common.gtxe2_common_i_i_7 ),
        .I5(\n_0_fsm_reg[0] ),
        .O(\n_0_index[2]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEE8)) 
     \index[2]_i_4 
       (.I0(\n_0_fsm_reg[2] ),
        .I1(\n_0_fsm_reg[3] ),
        .I2(\n_0_fsm_reg[5] ),
        .I3(\n_0_fsm_reg[4] ),
        .I4(\n_0_index[2]_i_5 ),
        .I5(\n_0_fsm_reg[6] ),
        .O(\n_0_index[2]_i_4 ));
LUT2 #(
    .INIT(4'hE)) 
     \index[2]_i_5 
       (.I0(\n_0_fsm_reg[8] ),
        .I1(\n_0_fsm_reg[7] ),
        .O(\n_0_index[2]_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_index[0]_i_1__0 ),
        .Q(\n_0_index_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_index[1]_i_1__0 ),
        .Q(\n_0_index_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_index[2]_i_1__0 ),
        .Q(\n_0_index_reg[2] ),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0004000000040004)) 
     \load_cnt[0]_i_1__0 
       (.I0(\n_0_fsm_reg[2] ),
        .I1(\n_0_fsm_reg[1] ),
        .I2(\n_0_fsm_reg[0] ),
        .I3(\n_0_gtx_common.gtxe2_common_i_i_4 ),
        .I4(load_cnt[1]),
        .I5(load_cnt[0]),
        .O(\n_0_load_cnt[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h0004000400040000)) 
     \load_cnt[1]_i_1 
       (.I0(\n_0_fsm_reg[2] ),
        .I1(\n_0_fsm_reg[1] ),
        .I2(\n_0_fsm_reg[0] ),
        .I3(\n_0_gtx_common.gtxe2_common_i_i_4 ),
        .I4(load_cnt[0]),
        .I5(load_cnt[1]),
        .O(\n_0_load_cnt[1]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_load_cnt[0]_i_1__0 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_load_cnt[1]_i_1 ),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h00000004040C0C04)) 
     mode_i_1__0
       (.I0(n_0_mode_i_2),
        .I1(n_0_mode_reg),
        .I2(\n_0_fsm_reg[0] ),
        .I3(\n_0_fsm_reg[2] ),
        .I4(\n_0_fsm_reg[1] ),
        .I5(\n_0_gtx_common.gtxe2_common_i_i_4 ),
        .O(n_0_mode_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE9)) 
     mode_i_2
       (.I0(\n_0_fsm_reg[8] ),
        .I1(\n_0_fsm_reg[7] ),
        .I2(\n_0_fsm_reg[6] ),
        .I3(\n_0_fsm_reg[5] ),
        .I4(\n_0_fsm_reg[3] ),
        .I5(\n_0_fsm_reg[4] ),
        .O(n_0_mode_i_2));
FDRE #(
    .INIT(1'b0)) 
     mode_reg
       (.C(I1),
        .CE(1'b1),
        .D(n_0_mode_i_1__0),
        .Q(n_0_mode_reg),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE ovrd_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_OVRD),
        .Q(ovrd_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE ovrd_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(ovrd_reg1),
        .Q(ovrd_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_RDY),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg1_reg
       (.C(I1),
        .CE(1'b1),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg2_reg
       (.C(I1),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_qpll_reset" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_qpll_reset
   (pipe_qrst_fsm,
    qrst_drp_start,
    pipe_qrst_idle,
    qpllpd,
    qrst_qpllreset,
    qrst_ovrd,
    I1,
    I2,
    D,
    I14,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8);
  output [3:0]pipe_qrst_fsm;
  output qrst_drp_start;
  output pipe_qrst_idle;
  output qpllpd;
  output qrst_qpllreset;
  output qrst_ovrd;
  input I1;
  input I2;
  input [7:0]D;
  input [0:0]I14;
  input [1:0]I3;
  input [7:0]I4;
  input I5;
  input I6;
  input [7:0]I7;
  input I8;

  wire [7:0]D;
  wire I1;
  wire [0:0]I14;
  wire I2;
  wire [1:0]I3;
  wire [7:0]I4;
  wire I5;
  wire I6;
  wire [7:0]I7;
  wire I8;
  wire [7:0]cplllock_reg1;
  wire [7:0]cplllock_reg2;
  wire [1:0]drp_done_reg1;
  wire [1:0]drp_done_reg2;
(* RTL_KEEP = "yes" *)   wire [3:0]fsm;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_FSM_sequential_fsm[0]_i_1 ;
  wire \n_0_FSM_sequential_fsm[0]_i_2 ;
  wire \n_0_FSM_sequential_fsm[0]_i_3 ;
  wire \n_0_FSM_sequential_fsm[0]_i_4 ;
  wire \n_0_FSM_sequential_fsm[0]_i_5 ;
  wire \n_0_FSM_sequential_fsm[1]_i_1 ;
  wire \n_0_FSM_sequential_fsm[1]_i_2 ;
  wire \n_0_FSM_sequential_fsm[1]_i_3 ;
  wire \n_0_FSM_sequential_fsm[1]_i_4 ;
  wire \n_0_FSM_sequential_fsm[1]_i_5 ;
  wire \n_0_FSM_sequential_fsm[2]_i_1 ;
  wire \n_0_FSM_sequential_fsm[3]_i_1 ;
  wire n_0_qpllpd_i_1;
  wire n_0_qpllpd_i_2;
  wire n_0_qpllpd_i_3;
  wire n_0_qpllpd_i_4;
  wire n_0_qpllreset_i_1;
  wire n_0_qpllreset_i_2;
  wire n_0_qpllreset_i_3;
  wire n_0_qpllreset_i_4;
  wire [3:0]pipe_qrst_fsm;
  wire pipe_qrst_idle;
  wire [1:0]qplllock_reg1;
  wire [1:0]qplllock_reg2;
  wire qpllpd;
  wire [7:0]qpllpd_in_reg1;
  wire [7:0]qpllpd_in_reg2;
  wire [7:0]qpllreset_in_reg1;
  wire [7:0]qpllreset_in_reg2;
  wire qrst_drp_start;
  wire qrst_ovrd;
  wire qrst_qpllreset;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;

LUT6 #(
    .INIT(64'h00000000AAAAA888)) 
     \FSM_sequential_fsm[0]_i_1 
       (.I0(\n_0_FSM_sequential_fsm[0]_i_2 ),
        .I1(fsm[0]),
        .I2(drp_done_reg2[0]),
        .I3(drp_done_reg2[1]),
        .I4(fsm[1]),
        .I5(\n_0_FSM_sequential_fsm[1]_i_2 ),
        .O(\n_0_FSM_sequential_fsm[0]_i_1 ));
LUT6 #(
    .INIT(64'h0323E3200020E020)) 
     \FSM_sequential_fsm[0]_i_2 
       (.I0(\n_0_FSM_sequential_fsm[0]_i_3 ),
        .I1(fsm[3]),
        .I2(fsm[0]),
        .I3(fsm[1]),
        .I4(fsm[2]),
        .I5(\n_0_FSM_sequential_fsm[0]_i_4 ),
        .O(\n_0_FSM_sequential_fsm[0]_i_2 ));
LUT3 #(
    .INIT(8'hFD)) 
     \FSM_sequential_fsm[0]_i_3 
       (.I0(fsm[1]),
        .I1(drp_done_reg2[0]),
        .I2(drp_done_reg2[1]),
        .O(\n_0_FSM_sequential_fsm[0]_i_3 ));
LUT5 #(
    .INIT(32'hFFFF8000)) 
     \FSM_sequential_fsm[0]_i_4 
       (.I0(\n_0_FSM_sequential_fsm[0]_i_5 ),
        .I1(mmcm_lock_reg2),
        .I2(cplllock_reg2[1]),
        .I3(cplllock_reg2[0]),
        .I4(fsm[2]),
        .O(\n_0_FSM_sequential_fsm[0]_i_4 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \FSM_sequential_fsm[0]_i_5 
       (.I0(cplllock_reg2[5]),
        .I1(cplllock_reg2[4]),
        .I2(cplllock_reg2[6]),
        .I3(cplllock_reg2[7]),
        .I4(cplllock_reg2[2]),
        .I5(cplllock_reg2[3]),
        .O(\n_0_FSM_sequential_fsm[0]_i_5 ));
LUT5 #(
    .INIT(32'h45445555)) 
     \FSM_sequential_fsm[1]_i_1 
       (.I0(fsm[3]),
        .I1(\n_0_FSM_sequential_fsm[1]_i_2 ),
        .I2(fsm[0]),
        .I3(fsm[1]),
        .I4(\n_0_FSM_sequential_fsm[1]_i_3 ),
        .O(\n_0_FSM_sequential_fsm[1]_i_1 ));
LUT5 #(
    .INIT(32'h00800000)) 
     \FSM_sequential_fsm[1]_i_2 
       (.I0(qplllock_reg2[1]),
        .I1(qplllock_reg2[0]),
        .I2(fsm[0]),
        .I3(fsm[1]),
        .I4(fsm[2]),
        .O(\n_0_FSM_sequential_fsm[1]_i_2 ));
LUT6 #(
    .INIT(64'hBBBFBBBFBBBFAAAA)) 
     \FSM_sequential_fsm[1]_i_3 
       (.I0(fsm[2]),
        .I1(fsm[1]),
        .I2(drp_done_reg2[0]),
        .I3(drp_done_reg2[1]),
        .I4(\n_0_FSM_sequential_fsm[1]_i_4 ),
        .I5(\n_0_FSM_sequential_fsm[1]_i_5 ),
        .O(\n_0_FSM_sequential_fsm[1]_i_3 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \FSM_sequential_fsm[1]_i_4 
       (.I0(cplllock_reg2[0]),
        .I1(cplllock_reg2[5]),
        .I2(cplllock_reg2[2]),
        .I3(cplllock_reg2[1]),
        .I4(cplllock_reg2[4]),
        .O(\n_0_FSM_sequential_fsm[1]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_sequential_fsm[1]_i_5 
       (.I0(cplllock_reg2[6]),
        .I1(cplllock_reg2[3]),
        .I2(qplllock_reg2[1]),
        .I3(fsm[0]),
        .I4(cplllock_reg2[7]),
        .I5(qplllock_reg2[0]),
        .O(\n_0_FSM_sequential_fsm[1]_i_5 ));
LUT6 #(
    .INIT(64'h0000001044444444)) 
     \FSM_sequential_fsm[2]_i_1 
       (.I0(fsm[3]),
        .I1(fsm[2]),
        .I2(fsm[0]),
        .I3(drp_done_reg2[1]),
        .I4(drp_done_reg2[0]),
        .I5(fsm[1]),
        .O(\n_0_FSM_sequential_fsm[2]_i_1 ));
LUT4 #(
    .INIT(16'h0008)) 
     \FSM_sequential_fsm[3]_i_1 
       (.I0(fsm[1]),
        .I1(fsm[2]),
        .I2(fsm[3]),
        .I3(fsm[0]),
        .O(\n_0_FSM_sequential_fsm[3]_i_1 ));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_fsm_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_fsm[0]_i_1 ),
        .Q(fsm[0]),
        .R(I1));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_fsm_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_fsm[1]_i_1 ),
        .Q(fsm[1]),
        .R(I1));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_fsm_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_fsm[2]_i_1 ),
        .Q(fsm[2]),
        .R(I1));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_fsm_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_fsm[3]_i_1 ),
        .Q(fsm[3]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[0]),
        .Q(cplllock_reg1[0]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[1]),
        .Q(cplllock_reg1[1]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[2]),
        .Q(cplllock_reg1[2]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[3]),
        .Q(cplllock_reg1[3]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[4]),
        .Q(cplllock_reg1[4]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[5]),
        .Q(cplllock_reg1[5]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[6]),
        .Q(cplllock_reg1[6]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[7]),
        .Q(cplllock_reg1[7]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(cplllock_reg1[0]),
        .Q(cplllock_reg2[0]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(cplllock_reg1[1]),
        .Q(cplllock_reg2[1]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(cplllock_reg1[2]),
        .Q(cplllock_reg2[2]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(cplllock_reg1[3]),
        .Q(cplllock_reg2[3]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(cplllock_reg1[4]),
        .Q(cplllock_reg2[4]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(cplllock_reg1[5]),
        .Q(cplllock_reg2[5]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(cplllock_reg1[6]),
        .Q(cplllock_reg2[6]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(cplllock_reg1[7]),
        .Q(cplllock_reg2[7]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I3[0]),
        .Q(drp_done_reg1[0]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I3[1]),
        .Q(drp_done_reg1[1]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(drp_done_reg1[0]),
        .Q(drp_done_reg2[0]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(drp_done_reg1[1]),
        .Q(drp_done_reg2[1]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I8),
        .Q(mmcm_lock_reg1),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     ovrd_reg
       (.C(I2),
        .CE(1'b1),
        .D(qrst_ovrd),
        .Q(qrst_ovrd),
        .R(I1));
LUT4 #(
    .INIT(16'h0154)) 
     \pipe_qrst_fsm[0]_INST_0 
       (.I0(fsm[3]),
        .I1(fsm[2]),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .O(pipe_qrst_fsm[0]));
LUT4 #(
    .INIT(16'h1045)) 
     \pipe_qrst_fsm[1]_INST_0 
       (.I0(fsm[3]),
        .I1(fsm[1]),
        .I2(fsm[2]),
        .I3(fsm[0]),
        .O(pipe_qrst_fsm[1]));
LUT4 #(
    .INIT(16'h202C)) 
     \pipe_qrst_fsm[2]_INST_0 
       (.I0(fsm[0]),
        .I1(fsm[2]),
        .I2(fsm[1]),
        .I3(fsm[3]),
        .O(pipe_qrst_fsm[2]));
LUT4 #(
    .INIT(16'h0280)) 
     \pipe_qrst_fsm[3]_INST_0 
       (.I0(fsm[1]),
        .I1(fsm[3]),
        .I2(fsm[0]),
        .I3(fsm[2]),
        .O(pipe_qrst_fsm[3]));
LUT4 #(
    .INIT(16'h0100)) 
     pipe_qrst_idle_INST_0
       (.I0(fsm[3]),
        .I1(fsm[2]),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .O(pipe_qrst_idle));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qplllock_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I6),
        .Q(qplllock_reg1[0]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qplllock_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I5),
        .Q(qplllock_reg1[1]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qplllock_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(qplllock_reg1[0]),
        .Q(qplllock_reg2[0]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qplllock_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(qplllock_reg1[1]),
        .Q(qplllock_reg2[1]),
        .R(I1));
LUT6 #(
    .INIT(64'hDFFFFFDF10000010)) 
     qpllpd_i_1
       (.I0(n_0_qpllpd_i_2),
        .I1(fsm[2]),
        .I2(fsm[0]),
        .I3(fsm[3]),
        .I4(fsm[1]),
        .I5(qpllpd),
        .O(n_0_qpllpd_i_1));
LUT5 #(
    .INIT(32'h0D00DDDD)) 
     qpllpd_i_2
       (.I0(n_0_qpllpd_i_3),
        .I1(fsm[3]),
        .I2(rate_reg2[0]),
        .I3(rate_reg2[1]),
        .I4(fsm[1]),
        .O(n_0_qpllpd_i_2));
LUT3 #(
    .INIT(8'h80)) 
     qpllpd_i_3
       (.I0(n_0_qpllpd_i_4),
        .I1(qpllpd_in_reg2[4]),
        .I2(qpllpd_in_reg2[5]),
        .O(n_0_qpllpd_i_3));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     qpllpd_i_4
       (.I0(qpllpd_in_reg2[6]),
        .I1(qpllpd_in_reg2[7]),
        .I2(qpllpd_in_reg2[1]),
        .I3(qpllpd_in_reg2[0]),
        .I4(qpllpd_in_reg2[3]),
        .I5(qpllpd_in_reg2[2]),
        .O(n_0_qpllpd_i_4));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(D[0]),
        .Q(qpllpd_in_reg1[0]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(D[1]),
        .Q(qpllpd_in_reg1[1]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(D[2]),
        .Q(qpllpd_in_reg1[2]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(D[3]),
        .Q(qpllpd_in_reg1[3]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(D[4]),
        .Q(qpllpd_in_reg1[4]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(D[5]),
        .Q(qpllpd_in_reg1[5]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(D[6]),
        .Q(qpllpd_in_reg1[6]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(D[7]),
        .Q(qpllpd_in_reg1[7]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllpd_in_reg1[0]),
        .Q(qpllpd_in_reg2[0]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllpd_in_reg1[1]),
        .Q(qpllpd_in_reg2[1]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllpd_in_reg1[2]),
        .Q(qpllpd_in_reg2[2]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllpd_in_reg1[3]),
        .Q(qpllpd_in_reg2[3]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllpd_in_reg1[4]),
        .Q(qpllpd_in_reg2[4]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllpd_in_reg1[5]),
        .Q(qpllpd_in_reg2[5]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllpd_in_reg1[6]),
        .Q(qpllpd_in_reg2[6]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllpd_in_reg1[7]),
        .Q(qpllpd_in_reg2[7]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_qpllpd_i_1),
        .Q(qpllpd),
        .R(I1));
LUT6 #(
    .INIT(64'hFFFAFFBF000A0080)) 
     qpllreset_i_1
       (.I0(n_0_qpllreset_i_2),
        .I1(fsm[2]),
        .I2(fsm[1]),
        .I3(fsm[3]),
        .I4(fsm[0]),
        .I5(qrst_qpllreset),
        .O(n_0_qpllreset_i_1));
LUT6 #(
    .INIT(64'h0051555500510051)) 
     qpllreset_i_2
       (.I0(fsm[3]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(fsm[0]),
        .I4(fsm[2]),
        .I5(n_0_qpllreset_i_3),
        .O(n_0_qpllreset_i_2));
LUT3 #(
    .INIT(8'h80)) 
     qpllreset_i_3
       (.I0(n_0_qpllreset_i_4),
        .I1(qpllreset_in_reg2[4]),
        .I2(qpllreset_in_reg2[5]),
        .O(n_0_qpllreset_i_3));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     qpllreset_i_4
       (.I0(qpllreset_in_reg2[6]),
        .I1(qpllreset_in_reg2[7]),
        .I2(qpllreset_in_reg2[1]),
        .I3(qpllreset_in_reg2[0]),
        .I4(qpllreset_in_reg2[3]),
        .I5(qpllreset_in_reg2[2]),
        .O(n_0_qpllreset_i_4));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I4[0]),
        .Q(qpllreset_in_reg1[0]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I4[1]),
        .Q(qpllreset_in_reg1[1]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I4[2]),
        .Q(qpllreset_in_reg1[2]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I4[3]),
        .Q(qpllreset_in_reg1[3]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I4[4]),
        .Q(qpllreset_in_reg1[4]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I4[5]),
        .Q(qpllreset_in_reg1[5]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(I4[6]),
        .Q(qpllreset_in_reg1[6]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(I4[7]),
        .Q(qpllreset_in_reg1[7]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllreset_in_reg1[0]),
        .Q(qpllreset_in_reg2[0]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllreset_in_reg1[1]),
        .Q(qpllreset_in_reg2[1]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllreset_in_reg1[2]),
        .Q(qpllreset_in_reg2[2]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllreset_in_reg1[3]),
        .Q(qpllreset_in_reg2[3]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllreset_in_reg1[4]),
        .Q(qpllreset_in_reg2[4]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllreset_in_reg1[5]),
        .Q(qpllreset_in_reg2[5]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllreset_in_reg1[6]),
        .Q(qpllreset_in_reg2[6]),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(qpllreset_in_reg1[7]),
        .Q(qpllreset_in_reg2[7]),
        .S(I1));
FDSE #(
    .INIT(1'b1)) 
     qpllreset_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_qpllreset_i_1),
        .Q(qrst_qpllreset),
        .S(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I14),
        .Q(rate_reg1[0]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_reg1[1]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(I1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(I1));
LUT4 #(
    .INIT(16'h0400)) 
     start_reg1_i_1
       (.I0(fsm[3]),
        .I1(fsm[1]),
        .I2(fsm[2]),
        .I3(fsm[0]),
        .O(qrst_drp_start));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_qpll_wrapper" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_qpll_wrapper
   (qpll_drp_rdy,
    RATE_QPLLLOCK,
    O1,
    O2,
    DRP_DO,
    I1,
    qpll_drp_en,
    qpll_drp_we,
    sys_clk,
    qpllpd,
    QPLL_QPLLRESET0,
    DRP_DI,
    DRP_ADDR);
  output qpll_drp_rdy;
  output RATE_QPLLLOCK;
  output O1;
  output O2;
  output [15:0]DRP_DO;
  input I1;
  input qpll_drp_en;
  input qpll_drp_we;
  input sys_clk;
  input qpllpd;
  input QPLL_QPLLRESET0;
  input [15:0]DRP_DI;
  input [7:0]DRP_ADDR;

  wire [7:0]DRP_ADDR;
  wire [15:0]DRP_DI;
  wire [15:0]DRP_DO;
  wire I1;
  wire O1;
  wire O2;
  wire QPLL_QPLLRESET0;
  wire RATE_QPLLLOCK;
  wire qpll_drp_en;
  wire qpll_drp_rdy;
  wire qpll_drp_we;
  wire qpllpd;
  wire sys_clk;
  wire \NLW_gtx_common.gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_common.gtxe2_common_i_QPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_common.gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED ;
  wire [7:0]\NLW_gtx_common.gtxe2_common_i_QPLLDMONITOR_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   GTXE2_COMMON #(
    .BIAS_CFG(64'h0000040000001000),
    .COMMON_CFG(32'h00000000),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_QPLLLOCKDETCLK_INVERTED(1'b0),
    .QPLL_CFG(27'h06801C1),
    .QPLL_CLKOUT_CFG(4'b0000),
    .QPLL_COARSE_FREQ_OVRD(6'b010000),
    .QPLL_COARSE_FREQ_OVRD_EN(1'b0),
    .QPLL_CP(10'b0000011111),
    .QPLL_CP_MONITOR_EN(1'b0),
    .QPLL_DMONITOR_SEL(1'b0),
    .QPLL_FBDIV(10'b0100100000),
    .QPLL_FBDIV_MONITOR_EN(1'b0),
    .QPLL_FBDIV_RATIO(1'b1),
    .QPLL_INIT_CFG(24'h000006),
    .QPLL_LOCK_CFG(16'h21E8),
    .QPLL_LPF(4'b1101),
    .QPLL_REFCLK_DIV(1),
    .SIM_QPLLREFCLK_SEL(3'b001),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_VERSION("3.0")) 
     \gtx_common.gtxe2_common_i 
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DRPADDR(DRP_ADDR),
        .DRPCLK(I1),
        .DRPDI(DRP_DI),
        .DRPDO(DRP_DO),
        .DRPEN(qpll_drp_en),
        .DRPRDY(qpll_drp_rdy),
        .DRPWE(qpll_drp_we),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .PMARSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLDMONITOR(\NLW_gtx_common.gtxe2_common_i_QPLLDMONITOR_UNCONNECTED [7:0]),
        .QPLLFBCLKLOST(\NLW_gtx_common.gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED ),
        .QPLLLOCK(RATE_QPLLLOCK),
        .QPLLLOCKDETCLK(1'b0),
        .QPLLLOCKEN(1'b1),
        .QPLLOUTCLK(O1),
        .QPLLOUTREFCLK(O2),
        .QPLLOUTRESET(1'b0),
        .QPLLPD(qpllpd),
        .QPLLREFCLKLOST(\NLW_gtx_common.gtxe2_common_i_QPLLREFCLKLOST_UNCONNECTED ),
        .QPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLLRESET(QPLL_QPLLRESET0),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR(\NLW_gtx_common.gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_qpll_wrapper" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_qpll_wrapper_85
   (qpll_drp_rdy,
    RATE_QPLLLOCK,
    O1,
    O2,
    DRP_DO,
    I1,
    qpll_drp_en,
    qpll_drp_we,
    sys_clk,
    qpllpd,
    QPLL_QPLLRESET0126_out,
    DRP_DI,
    DRP_ADDR);
  output qpll_drp_rdy;
  output RATE_QPLLLOCK;
  output O1;
  output O2;
  output [15:0]DRP_DO;
  input I1;
  input qpll_drp_en;
  input qpll_drp_we;
  input sys_clk;
  input qpllpd;
  input QPLL_QPLLRESET0126_out;
  input [15:0]DRP_DI;
  input [7:0]DRP_ADDR;

  wire [7:0]DRP_ADDR;
  wire [15:0]DRP_DI;
  wire [15:0]DRP_DO;
  wire I1;
  wire O1;
  wire O2;
  wire QPLL_QPLLRESET0126_out;
  wire RATE_QPLLLOCK;
  wire qpll_drp_en;
  wire qpll_drp_rdy;
  wire qpll_drp_we;
  wire qpllpd;
  wire sys_clk;
  wire \NLW_gtx_common.gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_common.gtxe2_common_i_QPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_common.gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED ;
  wire [7:0]\NLW_gtx_common.gtxe2_common_i_QPLLDMONITOR_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   GTXE2_COMMON #(
    .BIAS_CFG(64'h0000040000001000),
    .COMMON_CFG(32'h00000000),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_QPLLLOCKDETCLK_INVERTED(1'b0),
    .QPLL_CFG(27'h06801C1),
    .QPLL_CLKOUT_CFG(4'b0000),
    .QPLL_COARSE_FREQ_OVRD(6'b010000),
    .QPLL_COARSE_FREQ_OVRD_EN(1'b0),
    .QPLL_CP(10'b0000011111),
    .QPLL_CP_MONITOR_EN(1'b0),
    .QPLL_DMONITOR_SEL(1'b0),
    .QPLL_FBDIV(10'b0100100000),
    .QPLL_FBDIV_MONITOR_EN(1'b0),
    .QPLL_FBDIV_RATIO(1'b1),
    .QPLL_INIT_CFG(24'h000006),
    .QPLL_LOCK_CFG(16'h21E8),
    .QPLL_LPF(4'b1101),
    .QPLL_REFCLK_DIV(1),
    .SIM_QPLLREFCLK_SEL(3'b001),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_VERSION("3.0")) 
     \gtx_common.gtxe2_common_i 
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DRPADDR(DRP_ADDR),
        .DRPCLK(I1),
        .DRPDI(DRP_DI),
        .DRPDO(DRP_DO),
        .DRPEN(qpll_drp_en),
        .DRPRDY(qpll_drp_rdy),
        .DRPWE(qpll_drp_we),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .PMARSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLDMONITOR(\NLW_gtx_common.gtxe2_common_i_QPLLDMONITOR_UNCONNECTED [7:0]),
        .QPLLFBCLKLOST(\NLW_gtx_common.gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED ),
        .QPLLLOCK(RATE_QPLLLOCK),
        .QPLLLOCKDETCLK(1'b0),
        .QPLLLOCKEN(1'b1),
        .QPLLOUTCLK(O1),
        .QPLLOUTREFCLK(O2),
        .QPLLOUTRESET(1'b0),
        .QPLLPD(qpllpd),
        .QPLLREFCLKLOST(\NLW_gtx_common.gtxe2_common_i_QPLLREFCLKLOST_UNCONNECTED ),
        .QPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLLRESET(QPLL_QPLLRESET0126_out),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR(\NLW_gtx_common.gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_rxeq_scan" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_rxeq_scan
   (D,
    rxeq_new_txcoeff_req,
    O1,
    O2,
    p_0_in__0,
    I1,
    I2,
    I3,
    out,
    I4,
    I5,
    Q,
    I6,
    USER_RXEQ_ADAPT_DONE,
    I7,
    I8,
    I9,
    I10,
    I11);
  output [1:0]D;
  output rxeq_new_txcoeff_req;
  output O1;
  output O2;
  input p_0_in__0;
  input I1;
  input I2;
  input I3;
  input [1:0]out;
  input [2:0]I4;
  input I5;
  input [2:0]Q;
  input I6;
  input USER_RXEQ_ADAPT_DONE;
  input [2:0]I7;
  input [3:0]I8;
  input [17:0]I9;
  input [5:0]I10;
  input [5:0]I11;

  wire [1:0]D;
  wire I1;
  wire [5:0]I10;
  wire [5:0]I11;
  wire I2;
  wire I3;
  wire [2:0]I4;
  wire I5;
  wire I6;
  wire [2:0]I7;
  wire [3:0]I8;
  wire [17:0]I9;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire USER_RXEQ_ADAPT_DONE;
  wire adapt_done;
  wire adapt_done_cnt;
  wire [21:0]converge_cnt;
  wire [21:0]converge_cnt0;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire fsm1;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1__6 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__7 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__7 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__7 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__6 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__6 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5__6 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7__6 ;
  wire \n_0_FSM_onehot_fsm[4]_i_8__6 ;
  wire \n_0_FSM_onehot_fsm[5]_i_1__7 ;
  wire \n_0_FSM_onehot_fsm[5]_i_2__7 ;
  wire \n_0_FSM_onehot_fsm[5]_i_3__6 ;
  wire \n_0_FSM_onehot_fsm[5]_i_4__6 ;
  wire \n_0_FSM_onehot_fsm[5]_i_5__6 ;
  wire \n_0_FSM_onehot_fsm[5]_i_6__6 ;
  wire \n_0_FSM_onehot_fsm[5]_i_7__6 ;
  wire \n_0_FSM_onehot_fsm[5]_i_8__6 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[5] ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_2__6 ;
  wire \n_0_FSM_sequential_fsm_rx[2]_i_2__6 ;
  wire n_0_adapt_done_cnt_i_1__6;
  wire n_0_adapt_done_cnt_reg;
  wire \n_0_converge_cnt[11]_i_3__6 ;
  wire \n_0_converge_cnt[11]_i_4__6 ;
  wire \n_0_converge_cnt[11]_i_5__6 ;
  wire \n_0_converge_cnt[11]_i_6__6 ;
  wire \n_0_converge_cnt[15]_i_3__6 ;
  wire \n_0_converge_cnt[15]_i_4__6 ;
  wire \n_0_converge_cnt[15]_i_5__6 ;
  wire \n_0_converge_cnt[15]_i_6__6 ;
  wire \n_0_converge_cnt[19]_i_3__6 ;
  wire \n_0_converge_cnt[19]_i_4__6 ;
  wire \n_0_converge_cnt[19]_i_5__6 ;
  wire \n_0_converge_cnt[19]_i_6__6 ;
  wire \n_0_converge_cnt[21]_i_3__6 ;
  wire \n_0_converge_cnt[21]_i_4__6 ;
  wire \n_0_converge_cnt[3]_i_3__6 ;
  wire \n_0_converge_cnt[3]_i_4__6 ;
  wire \n_0_converge_cnt[3]_i_5__6 ;
  wire \n_0_converge_cnt[3]_i_6__6 ;
  wire \n_0_converge_cnt[7]_i_3__6 ;
  wire \n_0_converge_cnt[7]_i_4__6 ;
  wire \n_0_converge_cnt[7]_i_5__6 ;
  wire \n_0_converge_cnt[7]_i_6__6 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2__6 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2__6 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2__6 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2__6 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2__6 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_rxeq_adapt_done_reg_i_2__6;
  wire \n_1_converge_cnt_reg[11]_i_2__6 ;
  wire \n_1_converge_cnt_reg[15]_i_2__6 ;
  wire \n_1_converge_cnt_reg[19]_i_2__6 ;
  wire \n_1_converge_cnt_reg[3]_i_2__6 ;
  wire \n_1_converge_cnt_reg[7]_i_2__6 ;
  wire \n_2_converge_cnt_reg[11]_i_2__6 ;
  wire \n_2_converge_cnt_reg[15]_i_2__6 ;
  wire \n_2_converge_cnt_reg[19]_i_2__6 ;
  wire \n_2_converge_cnt_reg[3]_i_2__6 ;
  wire \n_2_converge_cnt_reg[7]_i_2__6 ;
  wire \n_3_converge_cnt_reg[11]_i_2__6 ;
  wire \n_3_converge_cnt_reg[15]_i_2__6 ;
  wire \n_3_converge_cnt_reg[19]_i_2__6 ;
  wire \n_3_converge_cnt_reg[21]_i_2__6 ;
  wire \n_3_converge_cnt_reg[3]_i_2__6 ;
  wire \n_3_converge_cnt_reg[7]_i_2__6 ;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire p_0_in__0;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done_reg0;
  wire rxeq_new_txcoeff_req;
  wire rxeqscan_adapt_done;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__6_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'h000000073333FF07)) 
     \FSM_onehot_fsm[1]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_reg[1] ),
        .I5(preset_valid_reg2),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__6 ));
LUT3 #(
    .INIT(8'hA8)) 
     \FSM_onehot_fsm[3]_i_1__7 
       (.I0(preset_valid_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__7 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8AA)) 
     \FSM_onehot_fsm[4]_i_1__7 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2__7 ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_3__6 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_4__6 ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_5__6 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__7 ));
LUT6 #(
    .INIT(64'h2020202020202F20)) 
     \FSM_onehot_fsm[4]_i_2__7 
       (.I0(new_txcoeff_req_reg2),
        .I1(preset_valid_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(fsm1),
        .I5(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__7 ));
LUT6 #(
    .INIT(64'hFFF6FFFFFFFF6FFF)) 
     \FSM_onehot_fsm[4]_i_3__6 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .I1(\n_0_converge_cnt_reg[2] ),
        .I2(\n_0_converge_cnt_reg[10] ),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[14] ),
        .I5(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__6 ));
LUT6 #(
    .INIT(64'hFF7E7EFFFF7EFF7E)) 
     \FSM_onehot_fsm[4]_i_4__6 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .I1(\n_0_converge_cnt_reg[3] ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[21] ),
        .I4(out[0]),
        .I5(out[1]),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF9)) 
     \FSM_onehot_fsm[4]_i_5__6 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[1] ),
        .I3(\n_0_converge_cnt_reg[7] ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_7__6 ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_8__6 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5__6 ));
LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_fsm[4]_i_6__6 
       (.I0(out[1]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .O(fsm1));
LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
     \FSM_onehot_fsm[4]_i_7__6 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .I1(\n_0_converge_cnt_reg[18] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_converge_cnt_reg[17] ),
        .I4(\n_0_converge_cnt_reg[16] ),
        .I5(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_7__6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
     \FSM_onehot_fsm[4]_i_8__6 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .I1(\n_0_converge_cnt_reg[4] ),
        .I2(\n_0_converge_cnt_reg[12] ),
        .I3(\n_0_converge_cnt_reg[9] ),
        .I4(\n_0_converge_cnt_reg[5] ),
        .I5(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_8__6 ));
LUT3 #(
    .INIT(8'h10)) 
     \FSM_onehot_fsm[5]_i_1__7 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_2__7 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_1__7 ));
LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
     \FSM_onehot_fsm[5]_i_2__7 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_3__6 ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_4__6 ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_5__6 ),
        .I3(\n_0_FSM_onehot_fsm[5]_i_6__6 ),
        .I4(\n_0_FSM_onehot_fsm[5]_i_7__6 ),
        .I5(\n_0_FSM_onehot_fsm[5]_i_8__6 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_2__7 ));
LUT6 #(
    .INIT(64'h02020202FF000000)) 
     \FSM_onehot_fsm[5]_i_3__6 
       (.I0(out[1]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .I3(new_txcoeff_req_reg2),
        .I4(\n_0_FSM_onehot_fsm_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_3__6 ));
LUT6 #(
    .INIT(64'h00004B00004B0000)) 
     \FSM_onehot_fsm[5]_i_4__6 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\n_0_converge_cnt_reg[21] ),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[14] ),
        .I5(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_4__6 ));
LUT6 #(
    .INIT(64'h0000810000810000)) 
     \FSM_onehot_fsm[5]_i_5__6 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .I1(\n_0_converge_cnt_reg[8] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_converge_cnt_reg[20] ),
        .I4(\n_0_converge_cnt_reg[21] ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_5__6 ));
LUT5 #(
    .INIT(32'h00000024)) 
     \FSM_onehot_fsm[5]_i_6__6 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .I1(\n_0_converge_cnt_reg[3] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(\n_0_converge_cnt_reg[5] ),
        .I4(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_6__6 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \FSM_onehot_fsm[5]_i_7__6 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .I1(\n_0_converge_cnt_reg[18] ),
        .I2(\n_0_converge_cnt_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(\n_0_converge_cnt_reg[9] ),
        .I5(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_7__6 ));
LUT6 #(
    .INIT(64'h0000000010000000)) 
     \FSM_onehot_fsm[5]_i_8__6 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .I1(\n_0_converge_cnt_reg[6] ),
        .I2(\n_0_converge_cnt_reg[16] ),
        .I3(\n_0_converge_cnt_reg[17] ),
        .I4(\n_0_converge_cnt_reg[19] ),
        .I5(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_8__6 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__6 ),
        .Q(\n_0_FSM_onehot_fsm_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__7 ),
        .Q(\n_0_FSM_onehot_fsm_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__7 ),
        .Q(\n_0_FSM_onehot_fsm_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[5]_i_1__7 ),
        .Q(\n_0_FSM_onehot_fsm_reg[5] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
     \FSM_sequential_fsm_rx[1]_i_1__6 
       (.I0(\n_0_FSM_sequential_fsm_rx[1]_i_2__6 ),
        .I1(I4[2]),
        .I2(I5),
        .I3(I4[0]),
        .I4(I4[1]),
        .I5(rxeqscan_preset_done),
        .O(D[0]));
LUT6 #(
    .INIT(64'h0000800000FF8000)) 
     \FSM_sequential_fsm_rx[1]_i_2__6 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I4[0]),
        .I4(I4[1]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_2__6 ));
LUT6 #(
    .INIT(64'h55FEFFFF55FE0000)) 
     \FSM_sequential_fsm_rx[2]_i_1__6 
       (.I0(I4[0]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(\n_0_FSM_sequential_fsm_rx[2]_i_2__6 ),
        .O(D[1]));
LUT6 #(
    .INIT(64'h04FF040000000000)) 
     \FSM_sequential_fsm_rx[2]_i_2__6 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(I4[0]),
        .I4(rxeqscan_preset_done),
        .I5(I4[1]),
        .O(\n_0_FSM_sequential_fsm_rx[2]_i_2__6 ));
LUT5 #(
    .INIT(32'h00FF2A00)) 
     adapt_done_cnt_i_1__6
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(adapt_done_cnt),
        .I4(n_0_adapt_done_cnt_reg),
        .O(n_0_adapt_done_cnt_i_1__6));
LUT6 #(
    .INIT(64'hFFFF444744444447)) 
     adapt_done_cnt_i_2__6
       (.I0(new_txcoeff_req_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .I5(fsm1),
        .O(adapt_done_cnt));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_adapt_done_cnt_i_1__6),
        .Q(n_0_adapt_done_cnt_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hA8880000)) 
     adapt_done_i_1__6
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[1]),
        .I3(out[0]),
        .I4(new_txcoeff_req_reg2),
        .O(adapt_done));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[0]_i_1__14 
       (.I0(converge_cnt0[0]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[0]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[10]_i_1__6 
       (.I0(converge_cnt0[10]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[10]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[11]_i_1__6 
       (.I0(converge_cnt0[11]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3__6 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4__6 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5__6 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6__6 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6__6 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[12]_i_1__6 
       (.I0(converge_cnt0[12]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[12]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[13]_i_1__6 
       (.I0(converge_cnt0[13]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[13]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[14]_i_1__6 
       (.I0(converge_cnt0[14]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[14]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[15]_i_1__6 
       (.I0(converge_cnt0[15]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3__6 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4__6 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5__6 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6__6 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6__6 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[16]_i_1__6 
       (.I0(converge_cnt0[16]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[16]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[17]_i_1__6 
       (.I0(converge_cnt0[17]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[17]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[18]_i_1__6 
       (.I0(converge_cnt0[18]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[18]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[19]_i_1__6 
       (.I0(converge_cnt0[19]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3__6 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4__6 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5__6 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6__6 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6__6 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[1]_i_1__6 
       (.I0(converge_cnt0[1]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[1]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[20]_i_1__6 
       (.I0(converge_cnt0[20]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[20]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[21]_i_1__6 
       (.I0(converge_cnt0[21]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[21]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_3__6 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[21]_i_3__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_4__6 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[21]_i_4__6 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[2]_i_1__6 
       (.I0(converge_cnt0[2]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[2]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[3]_i_1__6 
       (.I0(converge_cnt0[3]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3__6 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4__6 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5__6 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5__6 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6__6 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6__6 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[4]_i_1__6 
       (.I0(converge_cnt0[4]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[4]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[5]_i_1__6 
       (.I0(converge_cnt0[5]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[5]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[6]_i_1__6 
       (.I0(converge_cnt0[6]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[6]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[7]_i_1__6 
       (.I0(converge_cnt0[7]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3__6 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4__6 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5__6 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6__6 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6__6 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[8]_i_1__6 
       (.I0(converge_cnt0[8]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[8]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[9]_i_1__6 
       (.I0(converge_cnt0[9]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[11]_i_2__6 
       (.CI(\n_0_converge_cnt_reg[7]_i_2__6 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2__6 ,\n_1_converge_cnt_reg[11]_i_2__6 ,\n_2_converge_cnt_reg[11]_i_2__6 ,\n_3_converge_cnt_reg[11]_i_2__6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\n_0_converge_cnt[11]_i_3__6 ,\n_0_converge_cnt[11]_i_4__6 ,\n_0_converge_cnt[11]_i_5__6 ,\n_0_converge_cnt[11]_i_6__6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[15]_i_2__6 
       (.CI(\n_0_converge_cnt_reg[11]_i_2__6 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2__6 ,\n_1_converge_cnt_reg[15]_i_2__6 ,\n_2_converge_cnt_reg[15]_i_2__6 ,\n_3_converge_cnt_reg[15]_i_2__6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\n_0_converge_cnt[15]_i_3__6 ,\n_0_converge_cnt[15]_i_4__6 ,\n_0_converge_cnt[15]_i_5__6 ,\n_0_converge_cnt[15]_i_6__6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[19]_i_2__6 
       (.CI(\n_0_converge_cnt_reg[15]_i_2__6 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2__6 ,\n_1_converge_cnt_reg[19]_i_2__6 ,\n_2_converge_cnt_reg[19]_i_2__6 ,\n_3_converge_cnt_reg[19]_i_2__6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\n_0_converge_cnt[19]_i_3__6 ,\n_0_converge_cnt[19]_i_4__6 ,\n_0_converge_cnt[19]_i_5__6 ,\n_0_converge_cnt[19]_i_6__6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[21]_i_2__6 
       (.CI(\n_0_converge_cnt_reg[19]_i_2__6 ),
        .CO({\NLW_converge_cnt_reg[21]_i_2__6_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[21]_i_2__6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__6_O_UNCONNECTED [3:2],converge_cnt0[21:20]}),
        .S({1'b0,1'b0,\n_0_converge_cnt[21]_i_3__6 ,\n_0_converge_cnt[21]_i_4__6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[3]_i_2__6 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[3]_i_2__6 ,\n_1_converge_cnt_reg[3]_i_2__6 ,\n_2_converge_cnt_reg[3]_i_2__6 ,\n_3_converge_cnt_reg[3]_i_2__6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_converge_cnt_reg[0] }),
        .O(converge_cnt0[3:0]),
        .S({\n_0_converge_cnt[3]_i_3__6 ,\n_0_converge_cnt[3]_i_4__6 ,\n_0_converge_cnt[3]_i_5__6 ,\n_0_converge_cnt[3]_i_6__6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[7]_i_2__6 
       (.CI(\n_0_converge_cnt_reg[3]_i_2__6 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2__6 ,\n_1_converge_cnt_reg[7]_i_2__6 ,\n_2_converge_cnt_reg[7]_i_2__6 ,\n_3_converge_cnt_reg[7]_i_2__6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\n_0_converge_cnt[7]_i_3__6 ,\n_0_converge_cnt[7]_i_4__6 ,\n_0_converge_cnt[7]_i_5__6 ,\n_0_converge_cnt[7]_i_6__6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[0]),
        .Q(fs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[1]),
        .Q(fs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[2]),
        .Q(fs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[3]),
        .Q(fs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[4]),
        .Q(fs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[5]),
        .Q(fs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[0]),
        .Q(lf_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[1]),
        .Q(lf_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[2]),
        .Q(lf_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[3]),
        .Q(lf_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[4]),
        .Q(lf_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[5]),
        .Q(lf_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     new_txcoeff_done_i_1__6
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .O(new_txcoeff_done));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I1),
        .Q(new_txcoeff_req_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hEA)) 
     preset_done_i_1__6
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(preset_valid_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(preset_done));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[0]),
        .Q(preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[1]),
        .Q(preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[2]),
        .Q(preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I3),
        .Q(preset_valid_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h080F000008000000)) 
     rxeq_adapt_done_i_1__6
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeq_adapt_done_reg0),
        .I2(I4[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(USER_RXEQ_ADAPT_DONE),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair321" *) 
   LUT2 #(
    .INIT(4'hE)) 
     rxeq_adapt_done_i_2__6
       (.I0(rxeqscan_adapt_done),
        .I1(I6),
        .O(rxeq_adapt_done_reg0));
(* SOFT_HLUTNM = "soft_lutpair321" *) 
   LUT5 #(
    .INIT(32'h50FF4000)) 
     rxeq_adapt_done_reg_i_1__6
       (.I0(I4[0]),
        .I1(rxeqscan_adapt_done),
        .I2(I4[2]),
        .I3(n_0_rxeq_adapt_done_reg_i_2__6),
        .I4(I6),
        .O(O1));
LUT6 #(
    .INIT(64'hCCCC888803003333)) 
     rxeq_adapt_done_reg_i_2__6
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(I4[0]),
        .I5(I4[1]),
        .O(n_0_rxeq_adapt_done_reg_i_2__6));
LUT4 #(
    .INIT(16'h0400)) 
     rxeq_new_txcoeff_req_i_1__6
       (.I0(I4[0]),
        .I1(I4[1]),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(I4[2]),
        .O(rxeq_new_txcoeff_req));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[0]),
        .Q(txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[10]),
        .Q(txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[11]),
        .Q(txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[12]),
        .Q(txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[13]),
        .Q(txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[14]),
        .Q(txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[15]),
        .Q(txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[16]),
        .Q(txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[17]),
        .Q(txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[1]),
        .Q(txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[2]),
        .Q(txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[3]),
        .Q(txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[4]),
        .Q(txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[5]),
        .Q(txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[6]),
        .Q(txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[7]),
        .Q(txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[8]),
        .Q(txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[9]),
        .Q(txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[0]),
        .Q(txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[1]),
        .Q(txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[2]),
        .Q(txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[3]),
        .Q(txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_rxeq_scan" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_rxeq_scan_72
   (D,
    rxeq_new_txcoeff_req,
    O1,
    O2,
    p_0_in__0,
    I1,
    I2,
    I3,
    out,
    I4,
    I5,
    Q,
    I6,
    USER_RXEQ_ADAPT_DONE,
    I7,
    I8,
    I9,
    I10,
    I11);
  output [1:0]D;
  output rxeq_new_txcoeff_req;
  output O1;
  output O2;
  input p_0_in__0;
  input I1;
  input I2;
  input I3;
  input [1:0]out;
  input [2:0]I4;
  input I5;
  input [2:0]Q;
  input I6;
  input USER_RXEQ_ADAPT_DONE;
  input [2:0]I7;
  input [3:0]I8;
  input [17:0]I9;
  input [5:0]I10;
  input [5:0]I11;

  wire [1:0]D;
  wire I1;
  wire [5:0]I10;
  wire [5:0]I11;
  wire I2;
  wire I3;
  wire [2:0]I4;
  wire I5;
  wire I6;
  wire [2:0]I7;
  wire [3:0]I8;
  wire [17:0]I9;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire USER_RXEQ_ADAPT_DONE;
  wire adapt_done;
  wire adapt_done_cnt;
  wire [21:0]converge_cnt;
  wire [21:0]converge_cnt0;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire fsm1;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1__5 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__6 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__6 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__6 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__5 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__5 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5__5 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7__5 ;
  wire \n_0_FSM_onehot_fsm[4]_i_8__5 ;
  wire \n_0_FSM_onehot_fsm[5]_i_1__6 ;
  wire \n_0_FSM_onehot_fsm[5]_i_2__6 ;
  wire \n_0_FSM_onehot_fsm[5]_i_3__5 ;
  wire \n_0_FSM_onehot_fsm[5]_i_4__5 ;
  wire \n_0_FSM_onehot_fsm[5]_i_5__5 ;
  wire \n_0_FSM_onehot_fsm[5]_i_6__5 ;
  wire \n_0_FSM_onehot_fsm[5]_i_7__5 ;
  wire \n_0_FSM_onehot_fsm[5]_i_8__5 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[5] ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_2__5 ;
  wire \n_0_FSM_sequential_fsm_rx[2]_i_2__5 ;
  wire n_0_adapt_done_cnt_i_1__5;
  wire n_0_adapt_done_cnt_reg;
  wire \n_0_converge_cnt[11]_i_3__5 ;
  wire \n_0_converge_cnt[11]_i_4__5 ;
  wire \n_0_converge_cnt[11]_i_5__5 ;
  wire \n_0_converge_cnt[11]_i_6__5 ;
  wire \n_0_converge_cnt[15]_i_3__5 ;
  wire \n_0_converge_cnt[15]_i_4__5 ;
  wire \n_0_converge_cnt[15]_i_5__5 ;
  wire \n_0_converge_cnt[15]_i_6__5 ;
  wire \n_0_converge_cnt[19]_i_3__5 ;
  wire \n_0_converge_cnt[19]_i_4__5 ;
  wire \n_0_converge_cnt[19]_i_5__5 ;
  wire \n_0_converge_cnt[19]_i_6__5 ;
  wire \n_0_converge_cnt[21]_i_3__5 ;
  wire \n_0_converge_cnt[21]_i_4__5 ;
  wire \n_0_converge_cnt[3]_i_3__5 ;
  wire \n_0_converge_cnt[3]_i_4__5 ;
  wire \n_0_converge_cnt[3]_i_5__5 ;
  wire \n_0_converge_cnt[3]_i_6__5 ;
  wire \n_0_converge_cnt[7]_i_3__5 ;
  wire \n_0_converge_cnt[7]_i_4__5 ;
  wire \n_0_converge_cnt[7]_i_5__5 ;
  wire \n_0_converge_cnt[7]_i_6__5 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2__5 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2__5 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2__5 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2__5 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2__5 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_rxeq_adapt_done_reg_i_2__5;
  wire \n_1_converge_cnt_reg[11]_i_2__5 ;
  wire \n_1_converge_cnt_reg[15]_i_2__5 ;
  wire \n_1_converge_cnt_reg[19]_i_2__5 ;
  wire \n_1_converge_cnt_reg[3]_i_2__5 ;
  wire \n_1_converge_cnt_reg[7]_i_2__5 ;
  wire \n_2_converge_cnt_reg[11]_i_2__5 ;
  wire \n_2_converge_cnt_reg[15]_i_2__5 ;
  wire \n_2_converge_cnt_reg[19]_i_2__5 ;
  wire \n_2_converge_cnt_reg[3]_i_2__5 ;
  wire \n_2_converge_cnt_reg[7]_i_2__5 ;
  wire \n_3_converge_cnt_reg[11]_i_2__5 ;
  wire \n_3_converge_cnt_reg[15]_i_2__5 ;
  wire \n_3_converge_cnt_reg[19]_i_2__5 ;
  wire \n_3_converge_cnt_reg[21]_i_2__5 ;
  wire \n_3_converge_cnt_reg[3]_i_2__5 ;
  wire \n_3_converge_cnt_reg[7]_i_2__5 ;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire p_0_in__0;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done_reg0;
  wire rxeq_new_txcoeff_req;
  wire rxeqscan_adapt_done;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__5_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__5_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'h000000073333FF07)) 
     \FSM_onehot_fsm[1]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_reg[1] ),
        .I5(preset_valid_reg2),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__5 ));
LUT3 #(
    .INIT(8'hA8)) 
     \FSM_onehot_fsm[3]_i_1__6 
       (.I0(preset_valid_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__6 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8AA)) 
     \FSM_onehot_fsm[4]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_3__5 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_4__5 ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_5__5 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__6 ));
LUT6 #(
    .INIT(64'h2020202020202F20)) 
     \FSM_onehot_fsm[4]_i_2__6 
       (.I0(new_txcoeff_req_reg2),
        .I1(preset_valid_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(fsm1),
        .I5(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__6 ));
LUT6 #(
    .INIT(64'hFFF6FFFFFFFF6FFF)) 
     \FSM_onehot_fsm[4]_i_3__5 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .I1(\n_0_converge_cnt_reg[2] ),
        .I2(\n_0_converge_cnt_reg[10] ),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[14] ),
        .I5(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__5 ));
LUT6 #(
    .INIT(64'hFF7E7EFFFF7EFF7E)) 
     \FSM_onehot_fsm[4]_i_4__5 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .I1(\n_0_converge_cnt_reg[3] ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[21] ),
        .I4(out[0]),
        .I5(out[1]),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF9)) 
     \FSM_onehot_fsm[4]_i_5__5 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[1] ),
        .I3(\n_0_converge_cnt_reg[7] ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_7__5 ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_8__5 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5__5 ));
LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_fsm[4]_i_6__5 
       (.I0(out[1]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .O(fsm1));
LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
     \FSM_onehot_fsm[4]_i_7__5 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .I1(\n_0_converge_cnt_reg[18] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_converge_cnt_reg[17] ),
        .I4(\n_0_converge_cnt_reg[16] ),
        .I5(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_7__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
     \FSM_onehot_fsm[4]_i_8__5 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .I1(\n_0_converge_cnt_reg[4] ),
        .I2(\n_0_converge_cnt_reg[12] ),
        .I3(\n_0_converge_cnt_reg[9] ),
        .I4(\n_0_converge_cnt_reg[5] ),
        .I5(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_8__5 ));
LUT3 #(
    .INIT(8'h10)) 
     \FSM_onehot_fsm[5]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_2__6 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_1__6 ));
LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
     \FSM_onehot_fsm[5]_i_2__6 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_3__5 ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_4__5 ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_5__5 ),
        .I3(\n_0_FSM_onehot_fsm[5]_i_6__5 ),
        .I4(\n_0_FSM_onehot_fsm[5]_i_7__5 ),
        .I5(\n_0_FSM_onehot_fsm[5]_i_8__5 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_2__6 ));
LUT6 #(
    .INIT(64'h02020202FF000000)) 
     \FSM_onehot_fsm[5]_i_3__5 
       (.I0(out[1]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .I3(new_txcoeff_req_reg2),
        .I4(\n_0_FSM_onehot_fsm_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_3__5 ));
LUT6 #(
    .INIT(64'h00004B00004B0000)) 
     \FSM_onehot_fsm[5]_i_4__5 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\n_0_converge_cnt_reg[21] ),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[14] ),
        .I5(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_4__5 ));
LUT6 #(
    .INIT(64'h0000810000810000)) 
     \FSM_onehot_fsm[5]_i_5__5 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .I1(\n_0_converge_cnt_reg[8] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_converge_cnt_reg[20] ),
        .I4(\n_0_converge_cnt_reg[21] ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_5__5 ));
LUT5 #(
    .INIT(32'h00000024)) 
     \FSM_onehot_fsm[5]_i_6__5 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .I1(\n_0_converge_cnt_reg[3] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(\n_0_converge_cnt_reg[5] ),
        .I4(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_6__5 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \FSM_onehot_fsm[5]_i_7__5 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .I1(\n_0_converge_cnt_reg[18] ),
        .I2(\n_0_converge_cnt_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(\n_0_converge_cnt_reg[9] ),
        .I5(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_7__5 ));
LUT6 #(
    .INIT(64'h0000000010000000)) 
     \FSM_onehot_fsm[5]_i_8__5 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .I1(\n_0_converge_cnt_reg[6] ),
        .I2(\n_0_converge_cnt_reg[16] ),
        .I3(\n_0_converge_cnt_reg[17] ),
        .I4(\n_0_converge_cnt_reg[19] ),
        .I5(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_8__5 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__5 ),
        .Q(\n_0_FSM_onehot_fsm_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__6 ),
        .Q(\n_0_FSM_onehot_fsm_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__6 ),
        .Q(\n_0_FSM_onehot_fsm_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[5]_i_1__6 ),
        .Q(\n_0_FSM_onehot_fsm_reg[5] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
     \FSM_sequential_fsm_rx[1]_i_1__5 
       (.I0(\n_0_FSM_sequential_fsm_rx[1]_i_2__5 ),
        .I1(I4[2]),
        .I2(I5),
        .I3(I4[0]),
        .I4(I4[1]),
        .I5(rxeqscan_preset_done),
        .O(D[0]));
LUT6 #(
    .INIT(64'h0000800000FF8000)) 
     \FSM_sequential_fsm_rx[1]_i_2__5 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I4[0]),
        .I4(I4[1]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_2__5 ));
LUT6 #(
    .INIT(64'h55FEFFFF55FE0000)) 
     \FSM_sequential_fsm_rx[2]_i_1__5 
       (.I0(I4[0]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(\n_0_FSM_sequential_fsm_rx[2]_i_2__5 ),
        .O(D[1]));
LUT6 #(
    .INIT(64'h04FF040000000000)) 
     \FSM_sequential_fsm_rx[2]_i_2__5 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(I4[0]),
        .I4(rxeqscan_preset_done),
        .I5(I4[1]),
        .O(\n_0_FSM_sequential_fsm_rx[2]_i_2__5 ));
LUT5 #(
    .INIT(32'h00FF2A00)) 
     adapt_done_cnt_i_1__5
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(adapt_done_cnt),
        .I4(n_0_adapt_done_cnt_reg),
        .O(n_0_adapt_done_cnt_i_1__5));
LUT6 #(
    .INIT(64'hFFFF444744444447)) 
     adapt_done_cnt_i_2__5
       (.I0(new_txcoeff_req_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .I5(fsm1),
        .O(adapt_done_cnt));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_adapt_done_cnt_i_1__5),
        .Q(n_0_adapt_done_cnt_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hA8880000)) 
     adapt_done_i_1__5
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[1]),
        .I3(out[0]),
        .I4(new_txcoeff_req_reg2),
        .O(adapt_done));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[0]_i_1__13 
       (.I0(converge_cnt0[0]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[0]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[10]_i_1__5 
       (.I0(converge_cnt0[10]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[10]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[11]_i_1__5 
       (.I0(converge_cnt0[11]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3__5 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4__5 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5__5 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6__5 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6__5 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[12]_i_1__5 
       (.I0(converge_cnt0[12]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[12]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[13]_i_1__5 
       (.I0(converge_cnt0[13]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[13]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[14]_i_1__5 
       (.I0(converge_cnt0[14]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[14]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[15]_i_1__5 
       (.I0(converge_cnt0[15]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3__5 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4__5 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5__5 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6__5 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6__5 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[16]_i_1__5 
       (.I0(converge_cnt0[16]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[16]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[17]_i_1__5 
       (.I0(converge_cnt0[17]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[17]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[18]_i_1__5 
       (.I0(converge_cnt0[18]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[18]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[19]_i_1__5 
       (.I0(converge_cnt0[19]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3__5 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4__5 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5__5 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6__5 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6__5 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[1]_i_1__5 
       (.I0(converge_cnt0[1]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[1]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[20]_i_1__5 
       (.I0(converge_cnt0[20]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[20]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[21]_i_1__5 
       (.I0(converge_cnt0[21]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[21]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_3__5 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[21]_i_3__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_4__5 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[21]_i_4__5 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[2]_i_1__5 
       (.I0(converge_cnt0[2]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[2]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[3]_i_1__5 
       (.I0(converge_cnt0[3]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3__5 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4__5 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5__5 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5__5 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6__5 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6__5 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[4]_i_1__5 
       (.I0(converge_cnt0[4]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[4]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[5]_i_1__5 
       (.I0(converge_cnt0[5]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[5]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[6]_i_1__5 
       (.I0(converge_cnt0[6]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[6]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[7]_i_1__5 
       (.I0(converge_cnt0[7]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3__5 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4__5 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5__5 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6__5 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6__5 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[8]_i_1__5 
       (.I0(converge_cnt0[8]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[8]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[9]_i_1__5 
       (.I0(converge_cnt0[9]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[11]_i_2__5 
       (.CI(\n_0_converge_cnt_reg[7]_i_2__5 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2__5 ,\n_1_converge_cnt_reg[11]_i_2__5 ,\n_2_converge_cnt_reg[11]_i_2__5 ,\n_3_converge_cnt_reg[11]_i_2__5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\n_0_converge_cnt[11]_i_3__5 ,\n_0_converge_cnt[11]_i_4__5 ,\n_0_converge_cnt[11]_i_5__5 ,\n_0_converge_cnt[11]_i_6__5 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[15]_i_2__5 
       (.CI(\n_0_converge_cnt_reg[11]_i_2__5 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2__5 ,\n_1_converge_cnt_reg[15]_i_2__5 ,\n_2_converge_cnt_reg[15]_i_2__5 ,\n_3_converge_cnt_reg[15]_i_2__5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\n_0_converge_cnt[15]_i_3__5 ,\n_0_converge_cnt[15]_i_4__5 ,\n_0_converge_cnt[15]_i_5__5 ,\n_0_converge_cnt[15]_i_6__5 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[19]_i_2__5 
       (.CI(\n_0_converge_cnt_reg[15]_i_2__5 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2__5 ,\n_1_converge_cnt_reg[19]_i_2__5 ,\n_2_converge_cnt_reg[19]_i_2__5 ,\n_3_converge_cnt_reg[19]_i_2__5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\n_0_converge_cnt[19]_i_3__5 ,\n_0_converge_cnt[19]_i_4__5 ,\n_0_converge_cnt[19]_i_5__5 ,\n_0_converge_cnt[19]_i_6__5 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[21]_i_2__5 
       (.CI(\n_0_converge_cnt_reg[19]_i_2__5 ),
        .CO({\NLW_converge_cnt_reg[21]_i_2__5_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[21]_i_2__5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__5_O_UNCONNECTED [3:2],converge_cnt0[21:20]}),
        .S({1'b0,1'b0,\n_0_converge_cnt[21]_i_3__5 ,\n_0_converge_cnt[21]_i_4__5 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[3]_i_2__5 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[3]_i_2__5 ,\n_1_converge_cnt_reg[3]_i_2__5 ,\n_2_converge_cnt_reg[3]_i_2__5 ,\n_3_converge_cnt_reg[3]_i_2__5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_converge_cnt_reg[0] }),
        .O(converge_cnt0[3:0]),
        .S({\n_0_converge_cnt[3]_i_3__5 ,\n_0_converge_cnt[3]_i_4__5 ,\n_0_converge_cnt[3]_i_5__5 ,\n_0_converge_cnt[3]_i_6__5 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[7]_i_2__5 
       (.CI(\n_0_converge_cnt_reg[3]_i_2__5 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2__5 ,\n_1_converge_cnt_reg[7]_i_2__5 ,\n_2_converge_cnt_reg[7]_i_2__5 ,\n_3_converge_cnt_reg[7]_i_2__5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\n_0_converge_cnt[7]_i_3__5 ,\n_0_converge_cnt[7]_i_4__5 ,\n_0_converge_cnt[7]_i_5__5 ,\n_0_converge_cnt[7]_i_6__5 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[0]),
        .Q(fs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[1]),
        .Q(fs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[2]),
        .Q(fs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[3]),
        .Q(fs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[4]),
        .Q(fs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[5]),
        .Q(fs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[0]),
        .Q(lf_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[1]),
        .Q(lf_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[2]),
        .Q(lf_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[3]),
        .Q(lf_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[4]),
        .Q(lf_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[5]),
        .Q(lf_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     new_txcoeff_done_i_1__5
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .O(new_txcoeff_done));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I1),
        .Q(new_txcoeff_req_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hEA)) 
     preset_done_i_1__5
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(preset_valid_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(preset_done));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[0]),
        .Q(preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[1]),
        .Q(preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[2]),
        .Q(preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I3),
        .Q(preset_valid_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h080F000008000000)) 
     rxeq_adapt_done_i_1__5
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeq_adapt_done_reg0),
        .I2(I4[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(USER_RXEQ_ADAPT_DONE),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair284" *) 
   LUT2 #(
    .INIT(4'hE)) 
     rxeq_adapt_done_i_2__5
       (.I0(rxeqscan_adapt_done),
        .I1(I6),
        .O(rxeq_adapt_done_reg0));
(* SOFT_HLUTNM = "soft_lutpair284" *) 
   LUT5 #(
    .INIT(32'h50FF4000)) 
     rxeq_adapt_done_reg_i_1__5
       (.I0(I4[0]),
        .I1(rxeqscan_adapt_done),
        .I2(I4[2]),
        .I3(n_0_rxeq_adapt_done_reg_i_2__5),
        .I4(I6),
        .O(O1));
LUT6 #(
    .INIT(64'hCCCC888803003333)) 
     rxeq_adapt_done_reg_i_2__5
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(I4[0]),
        .I5(I4[1]),
        .O(n_0_rxeq_adapt_done_reg_i_2__5));
LUT4 #(
    .INIT(16'h0400)) 
     rxeq_new_txcoeff_req_i_1__5
       (.I0(I4[0]),
        .I1(I4[1]),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(I4[2]),
        .O(rxeq_new_txcoeff_req));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[0]),
        .Q(txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[10]),
        .Q(txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[11]),
        .Q(txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[12]),
        .Q(txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[13]),
        .Q(txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[14]),
        .Q(txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[15]),
        .Q(txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[16]),
        .Q(txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[17]),
        .Q(txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[1]),
        .Q(txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[2]),
        .Q(txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[3]),
        .Q(txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[4]),
        .Q(txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[5]),
        .Q(txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[6]),
        .Q(txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[7]),
        .Q(txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[8]),
        .Q(txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[9]),
        .Q(txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[0]),
        .Q(txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[1]),
        .Q(txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[2]),
        .Q(txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[3]),
        .Q(txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_rxeq_scan" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_rxeq_scan_74
   (D,
    rxeq_new_txcoeff_req,
    O1,
    O2,
    p_0_in__0,
    I1,
    I2,
    I3,
    out,
    I4,
    I5,
    Q,
    I6,
    USER_RXEQ_ADAPT_DONE,
    I7,
    I8,
    I9,
    I10,
    I11);
  output [1:0]D;
  output rxeq_new_txcoeff_req;
  output O1;
  output O2;
  input p_0_in__0;
  input I1;
  input I2;
  input I3;
  input [1:0]out;
  input [2:0]I4;
  input I5;
  input [2:0]Q;
  input I6;
  input USER_RXEQ_ADAPT_DONE;
  input [2:0]I7;
  input [3:0]I8;
  input [17:0]I9;
  input [5:0]I10;
  input [5:0]I11;

  wire [1:0]D;
  wire I1;
  wire [5:0]I10;
  wire [5:0]I11;
  wire I2;
  wire I3;
  wire [2:0]I4;
  wire I5;
  wire I6;
  wire [2:0]I7;
  wire [3:0]I8;
  wire [17:0]I9;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire USER_RXEQ_ADAPT_DONE;
  wire adapt_done;
  wire adapt_done_cnt;
  wire [21:0]converge_cnt;
  wire [21:0]converge_cnt0;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire fsm1;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__5 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__5 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__5 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5__4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7__4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_8__4 ;
  wire \n_0_FSM_onehot_fsm[5]_i_1__5 ;
  wire \n_0_FSM_onehot_fsm[5]_i_2__5 ;
  wire \n_0_FSM_onehot_fsm[5]_i_3__4 ;
  wire \n_0_FSM_onehot_fsm[5]_i_4__4 ;
  wire \n_0_FSM_onehot_fsm[5]_i_5__4 ;
  wire \n_0_FSM_onehot_fsm[5]_i_6__4 ;
  wire \n_0_FSM_onehot_fsm[5]_i_7__4 ;
  wire \n_0_FSM_onehot_fsm[5]_i_8__4 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[5] ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_2__4 ;
  wire \n_0_FSM_sequential_fsm_rx[2]_i_2__4 ;
  wire n_0_adapt_done_cnt_i_1__4;
  wire n_0_adapt_done_cnt_reg;
  wire \n_0_converge_cnt[11]_i_3__4 ;
  wire \n_0_converge_cnt[11]_i_4__4 ;
  wire \n_0_converge_cnt[11]_i_5__4 ;
  wire \n_0_converge_cnt[11]_i_6__4 ;
  wire \n_0_converge_cnt[15]_i_3__4 ;
  wire \n_0_converge_cnt[15]_i_4__4 ;
  wire \n_0_converge_cnt[15]_i_5__4 ;
  wire \n_0_converge_cnt[15]_i_6__4 ;
  wire \n_0_converge_cnt[19]_i_3__4 ;
  wire \n_0_converge_cnt[19]_i_4__4 ;
  wire \n_0_converge_cnt[19]_i_5__4 ;
  wire \n_0_converge_cnt[19]_i_6__4 ;
  wire \n_0_converge_cnt[21]_i_3__4 ;
  wire \n_0_converge_cnt[21]_i_4__4 ;
  wire \n_0_converge_cnt[3]_i_3__4 ;
  wire \n_0_converge_cnt[3]_i_4__4 ;
  wire \n_0_converge_cnt[3]_i_5__4 ;
  wire \n_0_converge_cnt[3]_i_6__4 ;
  wire \n_0_converge_cnt[7]_i_3__4 ;
  wire \n_0_converge_cnt[7]_i_4__4 ;
  wire \n_0_converge_cnt[7]_i_5__4 ;
  wire \n_0_converge_cnt[7]_i_6__4 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2__4 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2__4 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2__4 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2__4 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2__4 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_rxeq_adapt_done_reg_i_2__4;
  wire \n_1_converge_cnt_reg[11]_i_2__4 ;
  wire \n_1_converge_cnt_reg[15]_i_2__4 ;
  wire \n_1_converge_cnt_reg[19]_i_2__4 ;
  wire \n_1_converge_cnt_reg[3]_i_2__4 ;
  wire \n_1_converge_cnt_reg[7]_i_2__4 ;
  wire \n_2_converge_cnt_reg[11]_i_2__4 ;
  wire \n_2_converge_cnt_reg[15]_i_2__4 ;
  wire \n_2_converge_cnt_reg[19]_i_2__4 ;
  wire \n_2_converge_cnt_reg[3]_i_2__4 ;
  wire \n_2_converge_cnt_reg[7]_i_2__4 ;
  wire \n_3_converge_cnt_reg[11]_i_2__4 ;
  wire \n_3_converge_cnt_reg[15]_i_2__4 ;
  wire \n_3_converge_cnt_reg[19]_i_2__4 ;
  wire \n_3_converge_cnt_reg[21]_i_2__4 ;
  wire \n_3_converge_cnt_reg[3]_i_2__4 ;
  wire \n_3_converge_cnt_reg[7]_i_2__4 ;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire p_0_in__0;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done_reg0;
  wire rxeq_new_txcoeff_req;
  wire rxeqscan_adapt_done;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__4_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__4_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'h000000073333FF07)) 
     \FSM_onehot_fsm[1]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_reg[1] ),
        .I5(preset_valid_reg2),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__4 ));
LUT3 #(
    .INIT(8'hA8)) 
     \FSM_onehot_fsm[3]_i_1__5 
       (.I0(preset_valid_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__5 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8AA)) 
     \FSM_onehot_fsm[4]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_3__4 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_4__4 ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_5__4 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__5 ));
LUT6 #(
    .INIT(64'h2020202020202F20)) 
     \FSM_onehot_fsm[4]_i_2__5 
       (.I0(new_txcoeff_req_reg2),
        .I1(preset_valid_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(fsm1),
        .I5(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__5 ));
LUT6 #(
    .INIT(64'hFFF6FFFFFFFF6FFF)) 
     \FSM_onehot_fsm[4]_i_3__4 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .I1(\n_0_converge_cnt_reg[2] ),
        .I2(\n_0_converge_cnt_reg[10] ),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[14] ),
        .I5(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__4 ));
LUT6 #(
    .INIT(64'hFF7E7EFFFF7EFF7E)) 
     \FSM_onehot_fsm[4]_i_4__4 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .I1(\n_0_converge_cnt_reg[3] ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[21] ),
        .I4(out[0]),
        .I5(out[1]),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF9)) 
     \FSM_onehot_fsm[4]_i_5__4 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[1] ),
        .I3(\n_0_converge_cnt_reg[7] ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_7__4 ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_8__4 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5__4 ));
LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_fsm[4]_i_6__4 
       (.I0(out[1]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .O(fsm1));
LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
     \FSM_onehot_fsm[4]_i_7__4 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .I1(\n_0_converge_cnt_reg[18] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_converge_cnt_reg[17] ),
        .I4(\n_0_converge_cnt_reg[16] ),
        .I5(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_7__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
     \FSM_onehot_fsm[4]_i_8__4 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .I1(\n_0_converge_cnt_reg[4] ),
        .I2(\n_0_converge_cnt_reg[12] ),
        .I3(\n_0_converge_cnt_reg[9] ),
        .I4(\n_0_converge_cnt_reg[5] ),
        .I5(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_8__4 ));
LUT3 #(
    .INIT(8'h10)) 
     \FSM_onehot_fsm[5]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_2__5 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_1__5 ));
LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
     \FSM_onehot_fsm[5]_i_2__5 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_3__4 ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_4__4 ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_5__4 ),
        .I3(\n_0_FSM_onehot_fsm[5]_i_6__4 ),
        .I4(\n_0_FSM_onehot_fsm[5]_i_7__4 ),
        .I5(\n_0_FSM_onehot_fsm[5]_i_8__4 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_2__5 ));
LUT6 #(
    .INIT(64'h02020202FF000000)) 
     \FSM_onehot_fsm[5]_i_3__4 
       (.I0(out[1]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .I3(new_txcoeff_req_reg2),
        .I4(\n_0_FSM_onehot_fsm_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_3__4 ));
LUT6 #(
    .INIT(64'h00004B00004B0000)) 
     \FSM_onehot_fsm[5]_i_4__4 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\n_0_converge_cnt_reg[21] ),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[14] ),
        .I5(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_4__4 ));
LUT6 #(
    .INIT(64'h0000810000810000)) 
     \FSM_onehot_fsm[5]_i_5__4 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .I1(\n_0_converge_cnt_reg[8] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_converge_cnt_reg[20] ),
        .I4(\n_0_converge_cnt_reg[21] ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_5__4 ));
LUT5 #(
    .INIT(32'h00000024)) 
     \FSM_onehot_fsm[5]_i_6__4 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .I1(\n_0_converge_cnt_reg[3] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(\n_0_converge_cnt_reg[5] ),
        .I4(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_6__4 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \FSM_onehot_fsm[5]_i_7__4 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .I1(\n_0_converge_cnt_reg[18] ),
        .I2(\n_0_converge_cnt_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(\n_0_converge_cnt_reg[9] ),
        .I5(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_7__4 ));
LUT6 #(
    .INIT(64'h0000000010000000)) 
     \FSM_onehot_fsm[5]_i_8__4 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .I1(\n_0_converge_cnt_reg[6] ),
        .I2(\n_0_converge_cnt_reg[16] ),
        .I3(\n_0_converge_cnt_reg[17] ),
        .I4(\n_0_converge_cnt_reg[19] ),
        .I5(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_8__4 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__5 ),
        .Q(\n_0_FSM_onehot_fsm_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__5 ),
        .Q(\n_0_FSM_onehot_fsm_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[5]_i_1__5 ),
        .Q(\n_0_FSM_onehot_fsm_reg[5] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
     \FSM_sequential_fsm_rx[1]_i_1__4 
       (.I0(\n_0_FSM_sequential_fsm_rx[1]_i_2__4 ),
        .I1(I4[2]),
        .I2(I5),
        .I3(I4[0]),
        .I4(I4[1]),
        .I5(rxeqscan_preset_done),
        .O(D[0]));
LUT6 #(
    .INIT(64'h0000800000FF8000)) 
     \FSM_sequential_fsm_rx[1]_i_2__4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I4[0]),
        .I4(I4[1]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_2__4 ));
LUT6 #(
    .INIT(64'h55FEFFFF55FE0000)) 
     \FSM_sequential_fsm_rx[2]_i_1__4 
       (.I0(I4[0]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(\n_0_FSM_sequential_fsm_rx[2]_i_2__4 ),
        .O(D[1]));
LUT6 #(
    .INIT(64'h04FF040000000000)) 
     \FSM_sequential_fsm_rx[2]_i_2__4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(I4[0]),
        .I4(rxeqscan_preset_done),
        .I5(I4[1]),
        .O(\n_0_FSM_sequential_fsm_rx[2]_i_2__4 ));
LUT5 #(
    .INIT(32'h00FF2A00)) 
     adapt_done_cnt_i_1__4
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(adapt_done_cnt),
        .I4(n_0_adapt_done_cnt_reg),
        .O(n_0_adapt_done_cnt_i_1__4));
LUT6 #(
    .INIT(64'hFFFF444744444447)) 
     adapt_done_cnt_i_2__4
       (.I0(new_txcoeff_req_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .I5(fsm1),
        .O(adapt_done_cnt));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_adapt_done_cnt_i_1__4),
        .Q(n_0_adapt_done_cnt_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hA8880000)) 
     adapt_done_i_1__4
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[1]),
        .I3(out[0]),
        .I4(new_txcoeff_req_reg2),
        .O(adapt_done));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[0]_i_1__12 
       (.I0(converge_cnt0[0]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[0]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[10]_i_1__4 
       (.I0(converge_cnt0[10]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[10]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[11]_i_1__4 
       (.I0(converge_cnt0[11]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3__4 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4__4 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5__4 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6__4 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6__4 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[12]_i_1__4 
       (.I0(converge_cnt0[12]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[12]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[13]_i_1__4 
       (.I0(converge_cnt0[13]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[13]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[14]_i_1__4 
       (.I0(converge_cnt0[14]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[14]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[15]_i_1__4 
       (.I0(converge_cnt0[15]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3__4 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4__4 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5__4 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6__4 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6__4 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[16]_i_1__4 
       (.I0(converge_cnt0[16]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[16]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[17]_i_1__4 
       (.I0(converge_cnt0[17]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[17]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[18]_i_1__4 
       (.I0(converge_cnt0[18]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[18]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[19]_i_1__4 
       (.I0(converge_cnt0[19]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3__4 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4__4 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5__4 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6__4 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6__4 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[1]_i_1__4 
       (.I0(converge_cnt0[1]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[1]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[20]_i_1__4 
       (.I0(converge_cnt0[20]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[20]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[21]_i_1__4 
       (.I0(converge_cnt0[21]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[21]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_3__4 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[21]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_4__4 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[21]_i_4__4 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[2]_i_1__4 
       (.I0(converge_cnt0[2]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[2]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[3]_i_1__4 
       (.I0(converge_cnt0[3]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3__4 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4__4 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5__4 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5__4 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6__4 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6__4 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[4]_i_1__4 
       (.I0(converge_cnt0[4]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[4]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[5]_i_1__4 
       (.I0(converge_cnt0[5]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[5]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[6]_i_1__4 
       (.I0(converge_cnt0[6]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[6]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[7]_i_1__4 
       (.I0(converge_cnt0[7]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3__4 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4__4 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5__4 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6__4 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6__4 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[8]_i_1__4 
       (.I0(converge_cnt0[8]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[8]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[9]_i_1__4 
       (.I0(converge_cnt0[9]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[11]_i_2__4 
       (.CI(\n_0_converge_cnt_reg[7]_i_2__4 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2__4 ,\n_1_converge_cnt_reg[11]_i_2__4 ,\n_2_converge_cnt_reg[11]_i_2__4 ,\n_3_converge_cnt_reg[11]_i_2__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\n_0_converge_cnt[11]_i_3__4 ,\n_0_converge_cnt[11]_i_4__4 ,\n_0_converge_cnt[11]_i_5__4 ,\n_0_converge_cnt[11]_i_6__4 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[15]_i_2__4 
       (.CI(\n_0_converge_cnt_reg[11]_i_2__4 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2__4 ,\n_1_converge_cnt_reg[15]_i_2__4 ,\n_2_converge_cnt_reg[15]_i_2__4 ,\n_3_converge_cnt_reg[15]_i_2__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\n_0_converge_cnt[15]_i_3__4 ,\n_0_converge_cnt[15]_i_4__4 ,\n_0_converge_cnt[15]_i_5__4 ,\n_0_converge_cnt[15]_i_6__4 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[19]_i_2__4 
       (.CI(\n_0_converge_cnt_reg[15]_i_2__4 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2__4 ,\n_1_converge_cnt_reg[19]_i_2__4 ,\n_2_converge_cnt_reg[19]_i_2__4 ,\n_3_converge_cnt_reg[19]_i_2__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\n_0_converge_cnt[19]_i_3__4 ,\n_0_converge_cnt[19]_i_4__4 ,\n_0_converge_cnt[19]_i_5__4 ,\n_0_converge_cnt[19]_i_6__4 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[21]_i_2__4 
       (.CI(\n_0_converge_cnt_reg[19]_i_2__4 ),
        .CO({\NLW_converge_cnt_reg[21]_i_2__4_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[21]_i_2__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__4_O_UNCONNECTED [3:2],converge_cnt0[21:20]}),
        .S({1'b0,1'b0,\n_0_converge_cnt[21]_i_3__4 ,\n_0_converge_cnt[21]_i_4__4 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[3]_i_2__4 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[3]_i_2__4 ,\n_1_converge_cnt_reg[3]_i_2__4 ,\n_2_converge_cnt_reg[3]_i_2__4 ,\n_3_converge_cnt_reg[3]_i_2__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_converge_cnt_reg[0] }),
        .O(converge_cnt0[3:0]),
        .S({\n_0_converge_cnt[3]_i_3__4 ,\n_0_converge_cnt[3]_i_4__4 ,\n_0_converge_cnt[3]_i_5__4 ,\n_0_converge_cnt[3]_i_6__4 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[7]_i_2__4 
       (.CI(\n_0_converge_cnt_reg[3]_i_2__4 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2__4 ,\n_1_converge_cnt_reg[7]_i_2__4 ,\n_2_converge_cnt_reg[7]_i_2__4 ,\n_3_converge_cnt_reg[7]_i_2__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\n_0_converge_cnt[7]_i_3__4 ,\n_0_converge_cnt[7]_i_4__4 ,\n_0_converge_cnt[7]_i_5__4 ,\n_0_converge_cnt[7]_i_6__4 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[0]),
        .Q(fs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[1]),
        .Q(fs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[2]),
        .Q(fs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[3]),
        .Q(fs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[4]),
        .Q(fs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[5]),
        .Q(fs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[0]),
        .Q(lf_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[1]),
        .Q(lf_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[2]),
        .Q(lf_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[3]),
        .Q(lf_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[4]),
        .Q(lf_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[5]),
        .Q(lf_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     new_txcoeff_done_i_1__4
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .O(new_txcoeff_done));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I1),
        .Q(new_txcoeff_req_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hEA)) 
     preset_done_i_1__4
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(preset_valid_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(preset_done));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[0]),
        .Q(preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[1]),
        .Q(preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[2]),
        .Q(preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I3),
        .Q(preset_valid_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h080F000008000000)) 
     rxeq_adapt_done_i_1__4
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeq_adapt_done_reg0),
        .I2(I4[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(USER_RXEQ_ADAPT_DONE),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT2 #(
    .INIT(4'hE)) 
     rxeq_adapt_done_i_2__4
       (.I0(rxeqscan_adapt_done),
        .I1(I6),
        .O(rxeq_adapt_done_reg0));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT5 #(
    .INIT(32'h50FF4000)) 
     rxeq_adapt_done_reg_i_1__4
       (.I0(I4[0]),
        .I1(rxeqscan_adapt_done),
        .I2(I4[2]),
        .I3(n_0_rxeq_adapt_done_reg_i_2__4),
        .I4(I6),
        .O(O1));
LUT6 #(
    .INIT(64'hCCCC888803003333)) 
     rxeq_adapt_done_reg_i_2__4
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(I4[0]),
        .I5(I4[1]),
        .O(n_0_rxeq_adapt_done_reg_i_2__4));
LUT4 #(
    .INIT(16'h0400)) 
     rxeq_new_txcoeff_req_i_1__4
       (.I0(I4[0]),
        .I1(I4[1]),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(I4[2]),
        .O(rxeq_new_txcoeff_req));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[0]),
        .Q(txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[10]),
        .Q(txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[11]),
        .Q(txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[12]),
        .Q(txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[13]),
        .Q(txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[14]),
        .Q(txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[15]),
        .Q(txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[16]),
        .Q(txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[17]),
        .Q(txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[1]),
        .Q(txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[2]),
        .Q(txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[3]),
        .Q(txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[4]),
        .Q(txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[5]),
        .Q(txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[6]),
        .Q(txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[7]),
        .Q(txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[8]),
        .Q(txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[9]),
        .Q(txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[0]),
        .Q(txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[1]),
        .Q(txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[2]),
        .Q(txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[3]),
        .Q(txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_rxeq_scan" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_rxeq_scan_76
   (D,
    rxeq_new_txcoeff_req,
    O1,
    O2,
    p_0_in__0,
    I1,
    I2,
    I3,
    out,
    I4,
    I5,
    Q,
    I6,
    USER_RXEQ_ADAPT_DONE,
    I7,
    I8,
    I9,
    I10,
    I11);
  output [1:0]D;
  output rxeq_new_txcoeff_req;
  output O1;
  output O2;
  input p_0_in__0;
  input I1;
  input I2;
  input I3;
  input [1:0]out;
  input [2:0]I4;
  input I5;
  input [2:0]Q;
  input I6;
  input USER_RXEQ_ADAPT_DONE;
  input [2:0]I7;
  input [3:0]I8;
  input [17:0]I9;
  input [5:0]I10;
  input [5:0]I11;

  wire [1:0]D;
  wire I1;
  wire [5:0]I10;
  wire [5:0]I11;
  wire I2;
  wire I3;
  wire [2:0]I4;
  wire I5;
  wire I6;
  wire [2:0]I7;
  wire [3:0]I8;
  wire [17:0]I9;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire USER_RXEQ_ADAPT_DONE;
  wire adapt_done;
  wire adapt_done_cnt;
  wire [21:0]converge_cnt;
  wire [21:0]converge_cnt0;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire fsm1;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_8__3 ;
  wire \n_0_FSM_onehot_fsm[5]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm[5]_i_2__4 ;
  wire \n_0_FSM_onehot_fsm[5]_i_3__3 ;
  wire \n_0_FSM_onehot_fsm[5]_i_4__3 ;
  wire \n_0_FSM_onehot_fsm[5]_i_5__3 ;
  wire \n_0_FSM_onehot_fsm[5]_i_6__3 ;
  wire \n_0_FSM_onehot_fsm[5]_i_7__3 ;
  wire \n_0_FSM_onehot_fsm[5]_i_8__3 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[5] ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_2__3 ;
  wire \n_0_FSM_sequential_fsm_rx[2]_i_2__3 ;
  wire n_0_adapt_done_cnt_i_1__3;
  wire n_0_adapt_done_cnt_reg;
  wire \n_0_converge_cnt[11]_i_3__3 ;
  wire \n_0_converge_cnt[11]_i_4__3 ;
  wire \n_0_converge_cnt[11]_i_5__3 ;
  wire \n_0_converge_cnt[11]_i_6__3 ;
  wire \n_0_converge_cnt[15]_i_3__3 ;
  wire \n_0_converge_cnt[15]_i_4__3 ;
  wire \n_0_converge_cnt[15]_i_5__3 ;
  wire \n_0_converge_cnt[15]_i_6__3 ;
  wire \n_0_converge_cnt[19]_i_3__3 ;
  wire \n_0_converge_cnt[19]_i_4__3 ;
  wire \n_0_converge_cnt[19]_i_5__3 ;
  wire \n_0_converge_cnt[19]_i_6__3 ;
  wire \n_0_converge_cnt[21]_i_3__3 ;
  wire \n_0_converge_cnt[21]_i_4__3 ;
  wire \n_0_converge_cnt[3]_i_3__3 ;
  wire \n_0_converge_cnt[3]_i_4__3 ;
  wire \n_0_converge_cnt[3]_i_5__3 ;
  wire \n_0_converge_cnt[3]_i_6__3 ;
  wire \n_0_converge_cnt[7]_i_3__3 ;
  wire \n_0_converge_cnt[7]_i_4__3 ;
  wire \n_0_converge_cnt[7]_i_5__3 ;
  wire \n_0_converge_cnt[7]_i_6__3 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2__3 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2__3 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2__3 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2__3 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2__3 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_rxeq_adapt_done_reg_i_2__3;
  wire \n_1_converge_cnt_reg[11]_i_2__3 ;
  wire \n_1_converge_cnt_reg[15]_i_2__3 ;
  wire \n_1_converge_cnt_reg[19]_i_2__3 ;
  wire \n_1_converge_cnt_reg[3]_i_2__3 ;
  wire \n_1_converge_cnt_reg[7]_i_2__3 ;
  wire \n_2_converge_cnt_reg[11]_i_2__3 ;
  wire \n_2_converge_cnt_reg[15]_i_2__3 ;
  wire \n_2_converge_cnt_reg[19]_i_2__3 ;
  wire \n_2_converge_cnt_reg[3]_i_2__3 ;
  wire \n_2_converge_cnt_reg[7]_i_2__3 ;
  wire \n_3_converge_cnt_reg[11]_i_2__3 ;
  wire \n_3_converge_cnt_reg[15]_i_2__3 ;
  wire \n_3_converge_cnt_reg[19]_i_2__3 ;
  wire \n_3_converge_cnt_reg[21]_i_2__3 ;
  wire \n_3_converge_cnt_reg[3]_i_2__3 ;
  wire \n_3_converge_cnt_reg[7]_i_2__3 ;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire p_0_in__0;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done_reg0;
  wire rxeq_new_txcoeff_req;
  wire rxeqscan_adapt_done;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__3_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__3_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'h000000073333FF07)) 
     \FSM_onehot_fsm[1]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_reg[1] ),
        .I5(preset_valid_reg2),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__3 ));
LUT3 #(
    .INIT(8'hA8)) 
     \FSM_onehot_fsm[3]_i_1__4 
       (.I0(preset_valid_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__4 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8AA)) 
     \FSM_onehot_fsm[4]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_3__3 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_4__3 ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_5__3 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__4 ));
LUT6 #(
    .INIT(64'h2020202020202F20)) 
     \FSM_onehot_fsm[4]_i_2__4 
       (.I0(new_txcoeff_req_reg2),
        .I1(preset_valid_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(fsm1),
        .I5(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__4 ));
LUT6 #(
    .INIT(64'hFFF6FFFFFFFF6FFF)) 
     \FSM_onehot_fsm[4]_i_3__3 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .I1(\n_0_converge_cnt_reg[2] ),
        .I2(\n_0_converge_cnt_reg[10] ),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[14] ),
        .I5(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__3 ));
LUT6 #(
    .INIT(64'hFF7E7EFFFF7EFF7E)) 
     \FSM_onehot_fsm[4]_i_4__3 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .I1(\n_0_converge_cnt_reg[3] ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[21] ),
        .I4(out[0]),
        .I5(out[1]),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF9)) 
     \FSM_onehot_fsm[4]_i_5__3 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[1] ),
        .I3(\n_0_converge_cnt_reg[7] ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_7__3 ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_8__3 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5__3 ));
LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_fsm[4]_i_6__3 
       (.I0(out[1]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .O(fsm1));
LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
     \FSM_onehot_fsm[4]_i_7__3 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .I1(\n_0_converge_cnt_reg[18] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_converge_cnt_reg[17] ),
        .I4(\n_0_converge_cnt_reg[16] ),
        .I5(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_7__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
     \FSM_onehot_fsm[4]_i_8__3 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .I1(\n_0_converge_cnt_reg[4] ),
        .I2(\n_0_converge_cnt_reg[12] ),
        .I3(\n_0_converge_cnt_reg[9] ),
        .I4(\n_0_converge_cnt_reg[5] ),
        .I5(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_8__3 ));
LUT3 #(
    .INIT(8'h10)) 
     \FSM_onehot_fsm[5]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_2__4 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_1__4 ));
LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
     \FSM_onehot_fsm[5]_i_2__4 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_3__3 ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_4__3 ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_5__3 ),
        .I3(\n_0_FSM_onehot_fsm[5]_i_6__3 ),
        .I4(\n_0_FSM_onehot_fsm[5]_i_7__3 ),
        .I5(\n_0_FSM_onehot_fsm[5]_i_8__3 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_2__4 ));
LUT6 #(
    .INIT(64'h02020202FF000000)) 
     \FSM_onehot_fsm[5]_i_3__3 
       (.I0(out[1]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .I3(new_txcoeff_req_reg2),
        .I4(\n_0_FSM_onehot_fsm_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_3__3 ));
LUT6 #(
    .INIT(64'h00004B00004B0000)) 
     \FSM_onehot_fsm[5]_i_4__3 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\n_0_converge_cnt_reg[21] ),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[14] ),
        .I5(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_4__3 ));
LUT6 #(
    .INIT(64'h0000810000810000)) 
     \FSM_onehot_fsm[5]_i_5__3 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .I1(\n_0_converge_cnt_reg[8] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_converge_cnt_reg[20] ),
        .I4(\n_0_converge_cnt_reg[21] ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_5__3 ));
LUT5 #(
    .INIT(32'h00000024)) 
     \FSM_onehot_fsm[5]_i_6__3 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .I1(\n_0_converge_cnt_reg[3] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(\n_0_converge_cnt_reg[5] ),
        .I4(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_6__3 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \FSM_onehot_fsm[5]_i_7__3 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .I1(\n_0_converge_cnt_reg[18] ),
        .I2(\n_0_converge_cnt_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(\n_0_converge_cnt_reg[9] ),
        .I5(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_7__3 ));
LUT6 #(
    .INIT(64'h0000000010000000)) 
     \FSM_onehot_fsm[5]_i_8__3 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .I1(\n_0_converge_cnt_reg[6] ),
        .I2(\n_0_converge_cnt_reg[16] ),
        .I3(\n_0_converge_cnt_reg[17] ),
        .I4(\n_0_converge_cnt_reg[19] ),
        .I5(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_8__3 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[5]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_reg[5] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
     \FSM_sequential_fsm_rx[1]_i_1__3 
       (.I0(\n_0_FSM_sequential_fsm_rx[1]_i_2__3 ),
        .I1(I4[2]),
        .I2(I5),
        .I3(I4[0]),
        .I4(I4[1]),
        .I5(rxeqscan_preset_done),
        .O(D[0]));
LUT6 #(
    .INIT(64'h0000800000FF8000)) 
     \FSM_sequential_fsm_rx[1]_i_2__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I4[0]),
        .I4(I4[1]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_2__3 ));
LUT6 #(
    .INIT(64'h55FEFFFF55FE0000)) 
     \FSM_sequential_fsm_rx[2]_i_1__3 
       (.I0(I4[0]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(\n_0_FSM_sequential_fsm_rx[2]_i_2__3 ),
        .O(D[1]));
LUT6 #(
    .INIT(64'h04FF040000000000)) 
     \FSM_sequential_fsm_rx[2]_i_2__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(I4[0]),
        .I4(rxeqscan_preset_done),
        .I5(I4[1]),
        .O(\n_0_FSM_sequential_fsm_rx[2]_i_2__3 ));
LUT5 #(
    .INIT(32'h00FF2A00)) 
     adapt_done_cnt_i_1__3
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(adapt_done_cnt),
        .I4(n_0_adapt_done_cnt_reg),
        .O(n_0_adapt_done_cnt_i_1__3));
LUT6 #(
    .INIT(64'hFFFF444744444447)) 
     adapt_done_cnt_i_2__3
       (.I0(new_txcoeff_req_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .I5(fsm1),
        .O(adapt_done_cnt));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_adapt_done_cnt_i_1__3),
        .Q(n_0_adapt_done_cnt_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hA8880000)) 
     adapt_done_i_1__3
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[1]),
        .I3(out[0]),
        .I4(new_txcoeff_req_reg2),
        .O(adapt_done));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[0]_i_1__11 
       (.I0(converge_cnt0[0]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[0]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[10]_i_1__3 
       (.I0(converge_cnt0[10]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[10]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[11]_i_1__3 
       (.I0(converge_cnt0[11]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3__3 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4__3 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5__3 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6__3 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6__3 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[12]_i_1__3 
       (.I0(converge_cnt0[12]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[12]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[13]_i_1__3 
       (.I0(converge_cnt0[13]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[13]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[14]_i_1__3 
       (.I0(converge_cnt0[14]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[14]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[15]_i_1__3 
       (.I0(converge_cnt0[15]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3__3 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4__3 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5__3 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6__3 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6__3 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[16]_i_1__3 
       (.I0(converge_cnt0[16]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[16]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[17]_i_1__3 
       (.I0(converge_cnt0[17]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[17]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[18]_i_1__3 
       (.I0(converge_cnt0[18]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[18]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[19]_i_1__3 
       (.I0(converge_cnt0[19]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3__3 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4__3 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5__3 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6__3 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6__3 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[1]_i_1__3 
       (.I0(converge_cnt0[1]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[1]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[20]_i_1__3 
       (.I0(converge_cnt0[20]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[20]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[21]_i_1__3 
       (.I0(converge_cnt0[21]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[21]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_3__3 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[21]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_4__3 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[21]_i_4__3 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[2]_i_1__3 
       (.I0(converge_cnt0[2]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[2]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[3]_i_1__3 
       (.I0(converge_cnt0[3]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3__3 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4__3 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5__3 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5__3 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6__3 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6__3 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[4]_i_1__3 
       (.I0(converge_cnt0[4]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[4]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[5]_i_1__3 
       (.I0(converge_cnt0[5]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[5]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[6]_i_1__3 
       (.I0(converge_cnt0[6]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[6]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[7]_i_1__3 
       (.I0(converge_cnt0[7]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3__3 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4__3 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5__3 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6__3 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6__3 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[8]_i_1__3 
       (.I0(converge_cnt0[8]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[8]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[9]_i_1__3 
       (.I0(converge_cnt0[9]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[11]_i_2__3 
       (.CI(\n_0_converge_cnt_reg[7]_i_2__3 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2__3 ,\n_1_converge_cnt_reg[11]_i_2__3 ,\n_2_converge_cnt_reg[11]_i_2__3 ,\n_3_converge_cnt_reg[11]_i_2__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\n_0_converge_cnt[11]_i_3__3 ,\n_0_converge_cnt[11]_i_4__3 ,\n_0_converge_cnt[11]_i_5__3 ,\n_0_converge_cnt[11]_i_6__3 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[15]_i_2__3 
       (.CI(\n_0_converge_cnt_reg[11]_i_2__3 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2__3 ,\n_1_converge_cnt_reg[15]_i_2__3 ,\n_2_converge_cnt_reg[15]_i_2__3 ,\n_3_converge_cnt_reg[15]_i_2__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\n_0_converge_cnt[15]_i_3__3 ,\n_0_converge_cnt[15]_i_4__3 ,\n_0_converge_cnt[15]_i_5__3 ,\n_0_converge_cnt[15]_i_6__3 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[19]_i_2__3 
       (.CI(\n_0_converge_cnt_reg[15]_i_2__3 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2__3 ,\n_1_converge_cnt_reg[19]_i_2__3 ,\n_2_converge_cnt_reg[19]_i_2__3 ,\n_3_converge_cnt_reg[19]_i_2__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\n_0_converge_cnt[19]_i_3__3 ,\n_0_converge_cnt[19]_i_4__3 ,\n_0_converge_cnt[19]_i_5__3 ,\n_0_converge_cnt[19]_i_6__3 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[21]_i_2__3 
       (.CI(\n_0_converge_cnt_reg[19]_i_2__3 ),
        .CO({\NLW_converge_cnt_reg[21]_i_2__3_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[21]_i_2__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__3_O_UNCONNECTED [3:2],converge_cnt0[21:20]}),
        .S({1'b0,1'b0,\n_0_converge_cnt[21]_i_3__3 ,\n_0_converge_cnt[21]_i_4__3 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[3]_i_2__3 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[3]_i_2__3 ,\n_1_converge_cnt_reg[3]_i_2__3 ,\n_2_converge_cnt_reg[3]_i_2__3 ,\n_3_converge_cnt_reg[3]_i_2__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_converge_cnt_reg[0] }),
        .O(converge_cnt0[3:0]),
        .S({\n_0_converge_cnt[3]_i_3__3 ,\n_0_converge_cnt[3]_i_4__3 ,\n_0_converge_cnt[3]_i_5__3 ,\n_0_converge_cnt[3]_i_6__3 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[7]_i_2__3 
       (.CI(\n_0_converge_cnt_reg[3]_i_2__3 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2__3 ,\n_1_converge_cnt_reg[7]_i_2__3 ,\n_2_converge_cnt_reg[7]_i_2__3 ,\n_3_converge_cnt_reg[7]_i_2__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\n_0_converge_cnt[7]_i_3__3 ,\n_0_converge_cnt[7]_i_4__3 ,\n_0_converge_cnt[7]_i_5__3 ,\n_0_converge_cnt[7]_i_6__3 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[0]),
        .Q(fs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[1]),
        .Q(fs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[2]),
        .Q(fs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[3]),
        .Q(fs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[4]),
        .Q(fs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[5]),
        .Q(fs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[0]),
        .Q(lf_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[1]),
        .Q(lf_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[2]),
        .Q(lf_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[3]),
        .Q(lf_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[4]),
        .Q(lf_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[5]),
        .Q(lf_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     new_txcoeff_done_i_1__3
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .O(new_txcoeff_done));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I1),
        .Q(new_txcoeff_req_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hEA)) 
     preset_done_i_1__3
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(preset_valid_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(preset_done));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[0]),
        .Q(preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[1]),
        .Q(preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[2]),
        .Q(preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I3),
        .Q(preset_valid_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h080F000008000000)) 
     rxeq_adapt_done_i_1__3
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeq_adapt_done_reg0),
        .I2(I4[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(USER_RXEQ_ADAPT_DONE),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT2 #(
    .INIT(4'hE)) 
     rxeq_adapt_done_i_2__3
       (.I0(rxeqscan_adapt_done),
        .I1(I6),
        .O(rxeq_adapt_done_reg0));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT5 #(
    .INIT(32'h50FF4000)) 
     rxeq_adapt_done_reg_i_1__3
       (.I0(I4[0]),
        .I1(rxeqscan_adapt_done),
        .I2(I4[2]),
        .I3(n_0_rxeq_adapt_done_reg_i_2__3),
        .I4(I6),
        .O(O1));
LUT6 #(
    .INIT(64'hCCCC888803003333)) 
     rxeq_adapt_done_reg_i_2__3
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(I4[0]),
        .I5(I4[1]),
        .O(n_0_rxeq_adapt_done_reg_i_2__3));
LUT4 #(
    .INIT(16'h0400)) 
     rxeq_new_txcoeff_req_i_1__3
       (.I0(I4[0]),
        .I1(I4[1]),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(I4[2]),
        .O(rxeq_new_txcoeff_req));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[0]),
        .Q(txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[10]),
        .Q(txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[11]),
        .Q(txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[12]),
        .Q(txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[13]),
        .Q(txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[14]),
        .Q(txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[15]),
        .Q(txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[16]),
        .Q(txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[17]),
        .Q(txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[1]),
        .Q(txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[2]),
        .Q(txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[3]),
        .Q(txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[4]),
        .Q(txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[5]),
        .Q(txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[6]),
        .Q(txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[7]),
        .Q(txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[8]),
        .Q(txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[9]),
        .Q(txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[0]),
        .Q(txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[1]),
        .Q(txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[2]),
        .Q(txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[3]),
        .Q(txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_rxeq_scan" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_rxeq_scan_78
   (D,
    rxeq_new_txcoeff_req,
    O1,
    O2,
    p_0_in__0,
    I1,
    I2,
    I3,
    out,
    I4,
    I5,
    Q,
    I6,
    USER_RXEQ_ADAPT_DONE,
    I7,
    I8,
    I9,
    I10,
    I11);
  output [1:0]D;
  output rxeq_new_txcoeff_req;
  output O1;
  output O2;
  input p_0_in__0;
  input I1;
  input I2;
  input I3;
  input [1:0]out;
  input [2:0]I4;
  input I5;
  input [2:0]Q;
  input I6;
  input USER_RXEQ_ADAPT_DONE;
  input [2:0]I7;
  input [3:0]I8;
  input [17:0]I9;
  input [5:0]I10;
  input [5:0]I11;

  wire [1:0]D;
  wire I1;
  wire [5:0]I10;
  wire [5:0]I11;
  wire I2;
  wire I3;
  wire [2:0]I4;
  wire I5;
  wire I6;
  wire [2:0]I7;
  wire [3:0]I8;
  wire [17:0]I9;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire USER_RXEQ_ADAPT_DONE;
  wire adapt_done;
  wire adapt_done_cnt;
  wire [21:0]converge_cnt;
  wire [21:0]converge_cnt0;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire fsm1;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_8__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm[5]_i_2__3 ;
  wire \n_0_FSM_onehot_fsm[5]_i_3__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_4__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_5__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_6__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_7__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_8__2 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[5] ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_2__2 ;
  wire \n_0_FSM_sequential_fsm_rx[2]_i_2__2 ;
  wire n_0_adapt_done_cnt_i_1__2;
  wire n_0_adapt_done_cnt_reg;
  wire \n_0_converge_cnt[11]_i_3__2 ;
  wire \n_0_converge_cnt[11]_i_4__2 ;
  wire \n_0_converge_cnt[11]_i_5__2 ;
  wire \n_0_converge_cnt[11]_i_6__2 ;
  wire \n_0_converge_cnt[15]_i_3__2 ;
  wire \n_0_converge_cnt[15]_i_4__2 ;
  wire \n_0_converge_cnt[15]_i_5__2 ;
  wire \n_0_converge_cnt[15]_i_6__2 ;
  wire \n_0_converge_cnt[19]_i_3__2 ;
  wire \n_0_converge_cnt[19]_i_4__2 ;
  wire \n_0_converge_cnt[19]_i_5__2 ;
  wire \n_0_converge_cnt[19]_i_6__2 ;
  wire \n_0_converge_cnt[21]_i_3__2 ;
  wire \n_0_converge_cnt[21]_i_4__2 ;
  wire \n_0_converge_cnt[3]_i_3__2 ;
  wire \n_0_converge_cnt[3]_i_4__2 ;
  wire \n_0_converge_cnt[3]_i_5__2 ;
  wire \n_0_converge_cnt[3]_i_6__2 ;
  wire \n_0_converge_cnt[7]_i_3__2 ;
  wire \n_0_converge_cnt[7]_i_4__2 ;
  wire \n_0_converge_cnt[7]_i_5__2 ;
  wire \n_0_converge_cnt[7]_i_6__2 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2__2 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2__2 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2__2 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2__2 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2__2 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_rxeq_adapt_done_reg_i_2__2;
  wire \n_1_converge_cnt_reg[11]_i_2__2 ;
  wire \n_1_converge_cnt_reg[15]_i_2__2 ;
  wire \n_1_converge_cnt_reg[19]_i_2__2 ;
  wire \n_1_converge_cnt_reg[3]_i_2__2 ;
  wire \n_1_converge_cnt_reg[7]_i_2__2 ;
  wire \n_2_converge_cnt_reg[11]_i_2__2 ;
  wire \n_2_converge_cnt_reg[15]_i_2__2 ;
  wire \n_2_converge_cnt_reg[19]_i_2__2 ;
  wire \n_2_converge_cnt_reg[3]_i_2__2 ;
  wire \n_2_converge_cnt_reg[7]_i_2__2 ;
  wire \n_3_converge_cnt_reg[11]_i_2__2 ;
  wire \n_3_converge_cnt_reg[15]_i_2__2 ;
  wire \n_3_converge_cnt_reg[19]_i_2__2 ;
  wire \n_3_converge_cnt_reg[21]_i_2__2 ;
  wire \n_3_converge_cnt_reg[3]_i_2__2 ;
  wire \n_3_converge_cnt_reg[7]_i_2__2 ;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire p_0_in__0;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done_reg0;
  wire rxeq_new_txcoeff_req;
  wire rxeqscan_adapt_done;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__2_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'h000000073333FF07)) 
     \FSM_onehot_fsm[1]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_reg[1] ),
        .I5(preset_valid_reg2),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__2 ));
LUT3 #(
    .INIT(8'hA8)) 
     \FSM_onehot_fsm[3]_i_1__3 
       (.I0(preset_valid_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__3 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8AA)) 
     \FSM_onehot_fsm[4]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_3__2 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_4__2 ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_5__2 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__3 ));
LUT6 #(
    .INIT(64'h2020202020202F20)) 
     \FSM_onehot_fsm[4]_i_2__3 
       (.I0(new_txcoeff_req_reg2),
        .I1(preset_valid_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(fsm1),
        .I5(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__3 ));
LUT6 #(
    .INIT(64'hFFF6FFFFFFFF6FFF)) 
     \FSM_onehot_fsm[4]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .I1(\n_0_converge_cnt_reg[2] ),
        .I2(\n_0_converge_cnt_reg[10] ),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[14] ),
        .I5(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__2 ));
LUT6 #(
    .INIT(64'hFF7E7EFFFF7EFF7E)) 
     \FSM_onehot_fsm[4]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .I1(\n_0_converge_cnt_reg[3] ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[21] ),
        .I4(out[0]),
        .I5(out[1]),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF9)) 
     \FSM_onehot_fsm[4]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[1] ),
        .I3(\n_0_converge_cnt_reg[7] ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_7__2 ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_8__2 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5__2 ));
LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_fsm[4]_i_6__2 
       (.I0(out[1]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .O(fsm1));
LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
     \FSM_onehot_fsm[4]_i_7__2 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .I1(\n_0_converge_cnt_reg[18] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_converge_cnt_reg[17] ),
        .I4(\n_0_converge_cnt_reg[16] ),
        .I5(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_7__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
     \FSM_onehot_fsm[4]_i_8__2 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .I1(\n_0_converge_cnt_reg[4] ),
        .I2(\n_0_converge_cnt_reg[12] ),
        .I3(\n_0_converge_cnt_reg[9] ),
        .I4(\n_0_converge_cnt_reg[5] ),
        .I5(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_8__2 ));
LUT3 #(
    .INIT(8'h10)) 
     \FSM_onehot_fsm[5]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_2__3 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_1__3 ));
LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
     \FSM_onehot_fsm[5]_i_2__3 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_4__2 ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_5__2 ),
        .I3(\n_0_FSM_onehot_fsm[5]_i_6__2 ),
        .I4(\n_0_FSM_onehot_fsm[5]_i_7__2 ),
        .I5(\n_0_FSM_onehot_fsm[5]_i_8__2 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_2__3 ));
LUT6 #(
    .INIT(64'h02020202FF000000)) 
     \FSM_onehot_fsm[5]_i_3__2 
       (.I0(out[1]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .I3(new_txcoeff_req_reg2),
        .I4(\n_0_FSM_onehot_fsm_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_3__2 ));
LUT6 #(
    .INIT(64'h00004B00004B0000)) 
     \FSM_onehot_fsm[5]_i_4__2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\n_0_converge_cnt_reg[21] ),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[14] ),
        .I5(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_4__2 ));
LUT6 #(
    .INIT(64'h0000810000810000)) 
     \FSM_onehot_fsm[5]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .I1(\n_0_converge_cnt_reg[8] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_converge_cnt_reg[20] ),
        .I4(\n_0_converge_cnt_reg[21] ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_5__2 ));
LUT5 #(
    .INIT(32'h00000024)) 
     \FSM_onehot_fsm[5]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .I1(\n_0_converge_cnt_reg[3] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(\n_0_converge_cnt_reg[5] ),
        .I4(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_6__2 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \FSM_onehot_fsm[5]_i_7__2 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .I1(\n_0_converge_cnt_reg[18] ),
        .I2(\n_0_converge_cnt_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(\n_0_converge_cnt_reg[9] ),
        .I5(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_7__2 ));
LUT6 #(
    .INIT(64'h0000000010000000)) 
     \FSM_onehot_fsm[5]_i_8__2 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .I1(\n_0_converge_cnt_reg[6] ),
        .I2(\n_0_converge_cnt_reg[16] ),
        .I3(\n_0_converge_cnt_reg[17] ),
        .I4(\n_0_converge_cnt_reg[19] ),
        .I5(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_8__2 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[5]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_reg[5] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
     \FSM_sequential_fsm_rx[1]_i_1__2 
       (.I0(\n_0_FSM_sequential_fsm_rx[1]_i_2__2 ),
        .I1(I4[2]),
        .I2(I5),
        .I3(I4[0]),
        .I4(I4[1]),
        .I5(rxeqscan_preset_done),
        .O(D[0]));
LUT6 #(
    .INIT(64'h0000800000FF8000)) 
     \FSM_sequential_fsm_rx[1]_i_2__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I4[0]),
        .I4(I4[1]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_2__2 ));
LUT6 #(
    .INIT(64'h55FEFFFF55FE0000)) 
     \FSM_sequential_fsm_rx[2]_i_1__2 
       (.I0(I4[0]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(\n_0_FSM_sequential_fsm_rx[2]_i_2__2 ),
        .O(D[1]));
LUT6 #(
    .INIT(64'h04FF040000000000)) 
     \FSM_sequential_fsm_rx[2]_i_2__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(I4[0]),
        .I4(rxeqscan_preset_done),
        .I5(I4[1]),
        .O(\n_0_FSM_sequential_fsm_rx[2]_i_2__2 ));
LUT5 #(
    .INIT(32'h00FF2A00)) 
     adapt_done_cnt_i_1__2
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(adapt_done_cnt),
        .I4(n_0_adapt_done_cnt_reg),
        .O(n_0_adapt_done_cnt_i_1__2));
LUT6 #(
    .INIT(64'hFFFF444744444447)) 
     adapt_done_cnt_i_2__2
       (.I0(new_txcoeff_req_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .I5(fsm1),
        .O(adapt_done_cnt));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_adapt_done_cnt_i_1__2),
        .Q(n_0_adapt_done_cnt_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hA8880000)) 
     adapt_done_i_1__2
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[1]),
        .I3(out[0]),
        .I4(new_txcoeff_req_reg2),
        .O(adapt_done));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[0]_i_1__10 
       (.I0(converge_cnt0[0]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[0]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[10]_i_1__2 
       (.I0(converge_cnt0[10]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[10]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[11]_i_1__2 
       (.I0(converge_cnt0[11]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6__2 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[12]_i_1__2 
       (.I0(converge_cnt0[12]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[12]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[13]_i_1__2 
       (.I0(converge_cnt0[13]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[13]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[14]_i_1__2 
       (.I0(converge_cnt0[14]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[14]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[15]_i_1__2 
       (.I0(converge_cnt0[15]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6__2 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[16]_i_1__2 
       (.I0(converge_cnt0[16]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[16]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[17]_i_1__2 
       (.I0(converge_cnt0[17]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[17]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[18]_i_1__2 
       (.I0(converge_cnt0[18]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[18]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[19]_i_1__2 
       (.I0(converge_cnt0[19]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6__2 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[1]_i_1__2 
       (.I0(converge_cnt0[1]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[1]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[20]_i_1__2 
       (.I0(converge_cnt0[20]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[20]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[21]_i_1__2 
       (.I0(converge_cnt0[21]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[21]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[21]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[21]_i_4__2 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[2]_i_1__2 
       (.I0(converge_cnt0[2]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[2]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[3]_i_1__2 
       (.I0(converge_cnt0[3]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5__2 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6__2 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[4]_i_1__2 
       (.I0(converge_cnt0[4]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[4]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[5]_i_1__2 
       (.I0(converge_cnt0[5]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[5]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[6]_i_1__2 
       (.I0(converge_cnt0[6]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[6]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[7]_i_1__2 
       (.I0(converge_cnt0[7]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6__2 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[8]_i_1__2 
       (.I0(converge_cnt0[8]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[8]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[9]_i_1__2 
       (.I0(converge_cnt0[9]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[11]_i_2__2 
       (.CI(\n_0_converge_cnt_reg[7]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2__2 ,\n_1_converge_cnt_reg[11]_i_2__2 ,\n_2_converge_cnt_reg[11]_i_2__2 ,\n_3_converge_cnt_reg[11]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\n_0_converge_cnt[11]_i_3__2 ,\n_0_converge_cnt[11]_i_4__2 ,\n_0_converge_cnt[11]_i_5__2 ,\n_0_converge_cnt[11]_i_6__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[15]_i_2__2 
       (.CI(\n_0_converge_cnt_reg[11]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2__2 ,\n_1_converge_cnt_reg[15]_i_2__2 ,\n_2_converge_cnt_reg[15]_i_2__2 ,\n_3_converge_cnt_reg[15]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\n_0_converge_cnt[15]_i_3__2 ,\n_0_converge_cnt[15]_i_4__2 ,\n_0_converge_cnt[15]_i_5__2 ,\n_0_converge_cnt[15]_i_6__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[19]_i_2__2 
       (.CI(\n_0_converge_cnt_reg[15]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2__2 ,\n_1_converge_cnt_reg[19]_i_2__2 ,\n_2_converge_cnt_reg[19]_i_2__2 ,\n_3_converge_cnt_reg[19]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\n_0_converge_cnt[19]_i_3__2 ,\n_0_converge_cnt[19]_i_4__2 ,\n_0_converge_cnt[19]_i_5__2 ,\n_0_converge_cnt[19]_i_6__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[21]_i_2__2 
       (.CI(\n_0_converge_cnt_reg[19]_i_2__2 ),
        .CO({\NLW_converge_cnt_reg[21]_i_2__2_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[21]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__2_O_UNCONNECTED [3:2],converge_cnt0[21:20]}),
        .S({1'b0,1'b0,\n_0_converge_cnt[21]_i_3__2 ,\n_0_converge_cnt[21]_i_4__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[3]_i_2__2 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[3]_i_2__2 ,\n_1_converge_cnt_reg[3]_i_2__2 ,\n_2_converge_cnt_reg[3]_i_2__2 ,\n_3_converge_cnt_reg[3]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_converge_cnt_reg[0] }),
        .O(converge_cnt0[3:0]),
        .S({\n_0_converge_cnt[3]_i_3__2 ,\n_0_converge_cnt[3]_i_4__2 ,\n_0_converge_cnt[3]_i_5__2 ,\n_0_converge_cnt[3]_i_6__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[7]_i_2__2 
       (.CI(\n_0_converge_cnt_reg[3]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2__2 ,\n_1_converge_cnt_reg[7]_i_2__2 ,\n_2_converge_cnt_reg[7]_i_2__2 ,\n_3_converge_cnt_reg[7]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\n_0_converge_cnt[7]_i_3__2 ,\n_0_converge_cnt[7]_i_4__2 ,\n_0_converge_cnt[7]_i_5__2 ,\n_0_converge_cnt[7]_i_6__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[0]),
        .Q(fs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[1]),
        .Q(fs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[2]),
        .Q(fs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[3]),
        .Q(fs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[4]),
        .Q(fs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[5]),
        .Q(fs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[0]),
        .Q(lf_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[1]),
        .Q(lf_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[2]),
        .Q(lf_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[3]),
        .Q(lf_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[4]),
        .Q(lf_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[5]),
        .Q(lf_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     new_txcoeff_done_i_1__2
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .O(new_txcoeff_done));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I1),
        .Q(new_txcoeff_req_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hEA)) 
     preset_done_i_1__2
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(preset_valid_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(preset_done));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[0]),
        .Q(preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[1]),
        .Q(preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[2]),
        .Q(preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I3),
        .Q(preset_valid_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h080F000008000000)) 
     rxeq_adapt_done_i_1__2
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeq_adapt_done_reg0),
        .I2(I4[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(USER_RXEQ_ADAPT_DONE),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT2 #(
    .INIT(4'hE)) 
     rxeq_adapt_done_i_2__2
       (.I0(rxeqscan_adapt_done),
        .I1(I6),
        .O(rxeq_adapt_done_reg0));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT5 #(
    .INIT(32'h50FF4000)) 
     rxeq_adapt_done_reg_i_1__2
       (.I0(I4[0]),
        .I1(rxeqscan_adapt_done),
        .I2(I4[2]),
        .I3(n_0_rxeq_adapt_done_reg_i_2__2),
        .I4(I6),
        .O(O1));
LUT6 #(
    .INIT(64'hCCCC888803003333)) 
     rxeq_adapt_done_reg_i_2__2
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(I4[0]),
        .I5(I4[1]),
        .O(n_0_rxeq_adapt_done_reg_i_2__2));
LUT4 #(
    .INIT(16'h0400)) 
     rxeq_new_txcoeff_req_i_1__2
       (.I0(I4[0]),
        .I1(I4[1]),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(I4[2]),
        .O(rxeq_new_txcoeff_req));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[0]),
        .Q(txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[10]),
        .Q(txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[11]),
        .Q(txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[12]),
        .Q(txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[13]),
        .Q(txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[14]),
        .Q(txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[15]),
        .Q(txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[16]),
        .Q(txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[17]),
        .Q(txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[1]),
        .Q(txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[2]),
        .Q(txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[3]),
        .Q(txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[4]),
        .Q(txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[5]),
        .Q(txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[6]),
        .Q(txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[7]),
        .Q(txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[8]),
        .Q(txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[9]),
        .Q(txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[0]),
        .Q(txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[1]),
        .Q(txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[2]),
        .Q(txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[3]),
        .Q(txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_rxeq_scan" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_rxeq_scan_80
   (D,
    rxeq_new_txcoeff_req,
    O1,
    O2,
    p_0_in__0,
    I1,
    I2,
    I3,
    out,
    I4,
    I5,
    Q,
    I6,
    USER_RXEQ_ADAPT_DONE,
    I7,
    I8,
    I9,
    I10,
    I11);
  output [1:0]D;
  output rxeq_new_txcoeff_req;
  output O1;
  output O2;
  input p_0_in__0;
  input I1;
  input I2;
  input I3;
  input [1:0]out;
  input [2:0]I4;
  input I5;
  input [2:0]Q;
  input I6;
  input USER_RXEQ_ADAPT_DONE;
  input [2:0]I7;
  input [3:0]I8;
  input [17:0]I9;
  input [5:0]I10;
  input [5:0]I11;

  wire [1:0]D;
  wire I1;
  wire [5:0]I10;
  wire [5:0]I11;
  wire I2;
  wire I3;
  wire [2:0]I4;
  wire I5;
  wire I6;
  wire [2:0]I7;
  wire [3:0]I8;
  wire [17:0]I9;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire USER_RXEQ_ADAPT_DONE;
  wire adapt_done;
  wire adapt_done_cnt;
  wire [21:0]converge_cnt;
  wire [21:0]converge_cnt0;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire fsm1;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_8__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_3__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_4__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_5__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_6__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_7__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_8__1 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[5] ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_2__1 ;
  wire \n_0_FSM_sequential_fsm_rx[2]_i_2__1 ;
  wire n_0_adapt_done_cnt_i_1__1;
  wire n_0_adapt_done_cnt_reg;
  wire \n_0_converge_cnt[11]_i_3__1 ;
  wire \n_0_converge_cnt[11]_i_4__1 ;
  wire \n_0_converge_cnt[11]_i_5__1 ;
  wire \n_0_converge_cnt[11]_i_6__1 ;
  wire \n_0_converge_cnt[15]_i_3__1 ;
  wire \n_0_converge_cnt[15]_i_4__1 ;
  wire \n_0_converge_cnt[15]_i_5__1 ;
  wire \n_0_converge_cnt[15]_i_6__1 ;
  wire \n_0_converge_cnt[19]_i_3__1 ;
  wire \n_0_converge_cnt[19]_i_4__1 ;
  wire \n_0_converge_cnt[19]_i_5__1 ;
  wire \n_0_converge_cnt[19]_i_6__1 ;
  wire \n_0_converge_cnt[21]_i_3__1 ;
  wire \n_0_converge_cnt[21]_i_4__1 ;
  wire \n_0_converge_cnt[3]_i_3__1 ;
  wire \n_0_converge_cnt[3]_i_4__1 ;
  wire \n_0_converge_cnt[3]_i_5__1 ;
  wire \n_0_converge_cnt[3]_i_6__1 ;
  wire \n_0_converge_cnt[7]_i_3__1 ;
  wire \n_0_converge_cnt[7]_i_4__1 ;
  wire \n_0_converge_cnt[7]_i_5__1 ;
  wire \n_0_converge_cnt[7]_i_6__1 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2__1 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2__1 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2__1 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2__1 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2__1 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_rxeq_adapt_done_reg_i_2__1;
  wire \n_1_converge_cnt_reg[11]_i_2__1 ;
  wire \n_1_converge_cnt_reg[15]_i_2__1 ;
  wire \n_1_converge_cnt_reg[19]_i_2__1 ;
  wire \n_1_converge_cnt_reg[3]_i_2__1 ;
  wire \n_1_converge_cnt_reg[7]_i_2__1 ;
  wire \n_2_converge_cnt_reg[11]_i_2__1 ;
  wire \n_2_converge_cnt_reg[15]_i_2__1 ;
  wire \n_2_converge_cnt_reg[19]_i_2__1 ;
  wire \n_2_converge_cnt_reg[3]_i_2__1 ;
  wire \n_2_converge_cnt_reg[7]_i_2__1 ;
  wire \n_3_converge_cnt_reg[11]_i_2__1 ;
  wire \n_3_converge_cnt_reg[15]_i_2__1 ;
  wire \n_3_converge_cnt_reg[19]_i_2__1 ;
  wire \n_3_converge_cnt_reg[21]_i_2__1 ;
  wire \n_3_converge_cnt_reg[3]_i_2__1 ;
  wire \n_3_converge_cnt_reg[7]_i_2__1 ;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire p_0_in__0;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done_reg0;
  wire rxeq_new_txcoeff_req;
  wire rxeqscan_adapt_done;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__1_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'h000000073333FF07)) 
     \FSM_onehot_fsm[1]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_reg[1] ),
        .I5(preset_valid_reg2),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__1 ));
LUT3 #(
    .INIT(8'hA8)) 
     \FSM_onehot_fsm[3]_i_1__2 
       (.I0(preset_valid_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__2 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8AA)) 
     \FSM_onehot_fsm[4]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_3__1 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_4__1 ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_5__1 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__2 ));
LUT6 #(
    .INIT(64'h2020202020202F20)) 
     \FSM_onehot_fsm[4]_i_2__2 
       (.I0(new_txcoeff_req_reg2),
        .I1(preset_valid_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(fsm1),
        .I5(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__2 ));
LUT6 #(
    .INIT(64'hFFF6FFFFFFFF6FFF)) 
     \FSM_onehot_fsm[4]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .I1(\n_0_converge_cnt_reg[2] ),
        .I2(\n_0_converge_cnt_reg[10] ),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[14] ),
        .I5(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__1 ));
LUT6 #(
    .INIT(64'hFF7E7EFFFF7EFF7E)) 
     \FSM_onehot_fsm[4]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .I1(\n_0_converge_cnt_reg[3] ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[21] ),
        .I4(out[0]),
        .I5(out[1]),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF9)) 
     \FSM_onehot_fsm[4]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[1] ),
        .I3(\n_0_converge_cnt_reg[7] ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_7__1 ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_8__1 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5__1 ));
LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_fsm[4]_i_6__1 
       (.I0(out[1]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .O(fsm1));
LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
     \FSM_onehot_fsm[4]_i_7__1 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .I1(\n_0_converge_cnt_reg[18] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_converge_cnt_reg[17] ),
        .I4(\n_0_converge_cnt_reg[16] ),
        .I5(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_7__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
     \FSM_onehot_fsm[4]_i_8__1 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .I1(\n_0_converge_cnt_reg[4] ),
        .I2(\n_0_converge_cnt_reg[12] ),
        .I3(\n_0_converge_cnt_reg[9] ),
        .I4(\n_0_converge_cnt_reg[5] ),
        .I5(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_8__1 ));
LUT3 #(
    .INIT(8'h10)) 
     \FSM_onehot_fsm[5]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_2__2 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_1__2 ));
LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
     \FSM_onehot_fsm[5]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_4__1 ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_5__1 ),
        .I3(\n_0_FSM_onehot_fsm[5]_i_6__1 ),
        .I4(\n_0_FSM_onehot_fsm[5]_i_7__1 ),
        .I5(\n_0_FSM_onehot_fsm[5]_i_8__1 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_2__2 ));
LUT6 #(
    .INIT(64'h02020202FF000000)) 
     \FSM_onehot_fsm[5]_i_3__1 
       (.I0(out[1]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .I3(new_txcoeff_req_reg2),
        .I4(\n_0_FSM_onehot_fsm_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_3__1 ));
LUT6 #(
    .INIT(64'h00004B00004B0000)) 
     \FSM_onehot_fsm[5]_i_4__1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\n_0_converge_cnt_reg[21] ),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[14] ),
        .I5(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_4__1 ));
LUT6 #(
    .INIT(64'h0000810000810000)) 
     \FSM_onehot_fsm[5]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .I1(\n_0_converge_cnt_reg[8] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_converge_cnt_reg[20] ),
        .I4(\n_0_converge_cnt_reg[21] ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_5__1 ));
LUT5 #(
    .INIT(32'h00000024)) 
     \FSM_onehot_fsm[5]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .I1(\n_0_converge_cnt_reg[3] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(\n_0_converge_cnt_reg[5] ),
        .I4(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_6__1 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \FSM_onehot_fsm[5]_i_7__1 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .I1(\n_0_converge_cnt_reg[18] ),
        .I2(\n_0_converge_cnt_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(\n_0_converge_cnt_reg[9] ),
        .I5(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_7__1 ));
LUT6 #(
    .INIT(64'h0000000010000000)) 
     \FSM_onehot_fsm[5]_i_8__1 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .I1(\n_0_converge_cnt_reg[6] ),
        .I2(\n_0_converge_cnt_reg[16] ),
        .I3(\n_0_converge_cnt_reg[17] ),
        .I4(\n_0_converge_cnt_reg[19] ),
        .I5(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_8__1 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[5]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_reg[5] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
     \FSM_sequential_fsm_rx[1]_i_1__1 
       (.I0(\n_0_FSM_sequential_fsm_rx[1]_i_2__1 ),
        .I1(I4[2]),
        .I2(I5),
        .I3(I4[0]),
        .I4(I4[1]),
        .I5(rxeqscan_preset_done),
        .O(D[0]));
LUT6 #(
    .INIT(64'h0000800000FF8000)) 
     \FSM_sequential_fsm_rx[1]_i_2__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I4[0]),
        .I4(I4[1]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_2__1 ));
LUT6 #(
    .INIT(64'h55FEFFFF55FE0000)) 
     \FSM_sequential_fsm_rx[2]_i_1__1 
       (.I0(I4[0]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(\n_0_FSM_sequential_fsm_rx[2]_i_2__1 ),
        .O(D[1]));
LUT6 #(
    .INIT(64'h04FF040000000000)) 
     \FSM_sequential_fsm_rx[2]_i_2__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(I4[0]),
        .I4(rxeqscan_preset_done),
        .I5(I4[1]),
        .O(\n_0_FSM_sequential_fsm_rx[2]_i_2__1 ));
LUT5 #(
    .INIT(32'h00FF2A00)) 
     adapt_done_cnt_i_1__1
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(adapt_done_cnt),
        .I4(n_0_adapt_done_cnt_reg),
        .O(n_0_adapt_done_cnt_i_1__1));
LUT6 #(
    .INIT(64'hFFFF444744444447)) 
     adapt_done_cnt_i_2__1
       (.I0(new_txcoeff_req_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .I5(fsm1),
        .O(adapt_done_cnt));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_adapt_done_cnt_i_1__1),
        .Q(n_0_adapt_done_cnt_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hA8880000)) 
     adapt_done_i_1__1
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[1]),
        .I3(out[0]),
        .I4(new_txcoeff_req_reg2),
        .O(adapt_done));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[0]_i_1__9 
       (.I0(converge_cnt0[0]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[0]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[10]_i_1__1 
       (.I0(converge_cnt0[10]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[10]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[11]_i_1__1 
       (.I0(converge_cnt0[11]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6__1 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[12]_i_1__1 
       (.I0(converge_cnt0[12]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[12]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[13]_i_1__1 
       (.I0(converge_cnt0[13]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[13]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[14]_i_1__1 
       (.I0(converge_cnt0[14]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[14]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[15]_i_1__1 
       (.I0(converge_cnt0[15]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6__1 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[16]_i_1__1 
       (.I0(converge_cnt0[16]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[16]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[17]_i_1__1 
       (.I0(converge_cnt0[17]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[17]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[18]_i_1__1 
       (.I0(converge_cnt0[18]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[18]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[19]_i_1__1 
       (.I0(converge_cnt0[19]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6__1 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[1]_i_1__1 
       (.I0(converge_cnt0[1]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[1]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[20]_i_1__1 
       (.I0(converge_cnt0[20]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[20]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[21]_i_1__1 
       (.I0(converge_cnt0[21]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[21]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[21]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[21]_i_4__1 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[2]_i_1__1 
       (.I0(converge_cnt0[2]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[2]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[3]_i_1__1 
       (.I0(converge_cnt0[3]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5__1 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6__1 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[4]_i_1__1 
       (.I0(converge_cnt0[4]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[4]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[5]_i_1__1 
       (.I0(converge_cnt0[5]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[5]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[6]_i_1__1 
       (.I0(converge_cnt0[6]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[6]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[7]_i_1__1 
       (.I0(converge_cnt0[7]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6__1 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[8]_i_1__1 
       (.I0(converge_cnt0[8]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[8]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[9]_i_1__1 
       (.I0(converge_cnt0[9]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[11]_i_2__1 
       (.CI(\n_0_converge_cnt_reg[7]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2__1 ,\n_1_converge_cnt_reg[11]_i_2__1 ,\n_2_converge_cnt_reg[11]_i_2__1 ,\n_3_converge_cnt_reg[11]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\n_0_converge_cnt[11]_i_3__1 ,\n_0_converge_cnt[11]_i_4__1 ,\n_0_converge_cnt[11]_i_5__1 ,\n_0_converge_cnt[11]_i_6__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[15]_i_2__1 
       (.CI(\n_0_converge_cnt_reg[11]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2__1 ,\n_1_converge_cnt_reg[15]_i_2__1 ,\n_2_converge_cnt_reg[15]_i_2__1 ,\n_3_converge_cnt_reg[15]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\n_0_converge_cnt[15]_i_3__1 ,\n_0_converge_cnt[15]_i_4__1 ,\n_0_converge_cnt[15]_i_5__1 ,\n_0_converge_cnt[15]_i_6__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[19]_i_2__1 
       (.CI(\n_0_converge_cnt_reg[15]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2__1 ,\n_1_converge_cnt_reg[19]_i_2__1 ,\n_2_converge_cnt_reg[19]_i_2__1 ,\n_3_converge_cnt_reg[19]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\n_0_converge_cnt[19]_i_3__1 ,\n_0_converge_cnt[19]_i_4__1 ,\n_0_converge_cnt[19]_i_5__1 ,\n_0_converge_cnt[19]_i_6__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[21]_i_2__1 
       (.CI(\n_0_converge_cnt_reg[19]_i_2__1 ),
        .CO({\NLW_converge_cnt_reg[21]_i_2__1_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[21]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__1_O_UNCONNECTED [3:2],converge_cnt0[21:20]}),
        .S({1'b0,1'b0,\n_0_converge_cnt[21]_i_3__1 ,\n_0_converge_cnt[21]_i_4__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[3]_i_2__1 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[3]_i_2__1 ,\n_1_converge_cnt_reg[3]_i_2__1 ,\n_2_converge_cnt_reg[3]_i_2__1 ,\n_3_converge_cnt_reg[3]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_converge_cnt_reg[0] }),
        .O(converge_cnt0[3:0]),
        .S({\n_0_converge_cnt[3]_i_3__1 ,\n_0_converge_cnt[3]_i_4__1 ,\n_0_converge_cnt[3]_i_5__1 ,\n_0_converge_cnt[3]_i_6__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[7]_i_2__1 
       (.CI(\n_0_converge_cnt_reg[3]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2__1 ,\n_1_converge_cnt_reg[7]_i_2__1 ,\n_2_converge_cnt_reg[7]_i_2__1 ,\n_3_converge_cnt_reg[7]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\n_0_converge_cnt[7]_i_3__1 ,\n_0_converge_cnt[7]_i_4__1 ,\n_0_converge_cnt[7]_i_5__1 ,\n_0_converge_cnt[7]_i_6__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[0]),
        .Q(fs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[1]),
        .Q(fs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[2]),
        .Q(fs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[3]),
        .Q(fs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[4]),
        .Q(fs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[5]),
        .Q(fs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[0]),
        .Q(lf_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[1]),
        .Q(lf_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[2]),
        .Q(lf_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[3]),
        .Q(lf_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[4]),
        .Q(lf_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[5]),
        .Q(lf_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     new_txcoeff_done_i_1__1
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .O(new_txcoeff_done));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I1),
        .Q(new_txcoeff_req_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hEA)) 
     preset_done_i_1__1
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(preset_valid_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(preset_done));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[0]),
        .Q(preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[1]),
        .Q(preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[2]),
        .Q(preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I3),
        .Q(preset_valid_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h080F000008000000)) 
     rxeq_adapt_done_i_1__1
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeq_adapt_done_reg0),
        .I2(I4[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(USER_RXEQ_ADAPT_DONE),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT2 #(
    .INIT(4'hE)) 
     rxeq_adapt_done_i_2__1
       (.I0(rxeqscan_adapt_done),
        .I1(I6),
        .O(rxeq_adapt_done_reg0));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT5 #(
    .INIT(32'h50FF4000)) 
     rxeq_adapt_done_reg_i_1__1
       (.I0(I4[0]),
        .I1(rxeqscan_adapt_done),
        .I2(I4[2]),
        .I3(n_0_rxeq_adapt_done_reg_i_2__1),
        .I4(I6),
        .O(O1));
LUT6 #(
    .INIT(64'hCCCC888803003333)) 
     rxeq_adapt_done_reg_i_2__1
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(I4[0]),
        .I5(I4[1]),
        .O(n_0_rxeq_adapt_done_reg_i_2__1));
LUT4 #(
    .INIT(16'h0400)) 
     rxeq_new_txcoeff_req_i_1__1
       (.I0(I4[0]),
        .I1(I4[1]),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(I4[2]),
        .O(rxeq_new_txcoeff_req));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[0]),
        .Q(txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[10]),
        .Q(txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[11]),
        .Q(txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[12]),
        .Q(txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[13]),
        .Q(txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[14]),
        .Q(txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[15]),
        .Q(txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[16]),
        .Q(txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[17]),
        .Q(txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[1]),
        .Q(txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[2]),
        .Q(txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[3]),
        .Q(txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[4]),
        .Q(txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[5]),
        .Q(txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[6]),
        .Q(txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[7]),
        .Q(txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[8]),
        .Q(txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[9]),
        .Q(txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[0]),
        .Q(txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[1]),
        .Q(txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[2]),
        .Q(txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[3]),
        .Q(txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_rxeq_scan" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_rxeq_scan_82
   (D,
    rxeq_new_txcoeff_req,
    O1,
    O2,
    p_0_in__0,
    I1,
    I2,
    I3,
    out,
    I4,
    I5,
    Q,
    I6,
    USER_RXEQ_ADAPT_DONE,
    I7,
    I8,
    I9,
    I10,
    I11);
  output [1:0]D;
  output rxeq_new_txcoeff_req;
  output O1;
  output O2;
  input p_0_in__0;
  input I1;
  input I2;
  input I3;
  input [1:0]out;
  input [2:0]I4;
  input I5;
  input [2:0]Q;
  input I6;
  input USER_RXEQ_ADAPT_DONE;
  input [2:0]I7;
  input [3:0]I8;
  input [17:0]I9;
  input [5:0]I10;
  input [5:0]I11;

  wire [1:0]D;
  wire I1;
  wire [5:0]I10;
  wire [5:0]I11;
  wire I2;
  wire I3;
  wire [2:0]I4;
  wire I5;
  wire I6;
  wire [2:0]I7;
  wire [3:0]I8;
  wire [17:0]I9;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire USER_RXEQ_ADAPT_DONE;
  wire adapt_done;
  wire adapt_done_cnt;
  wire [21:0]converge_cnt;
  wire [21:0]converge_cnt0;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire fsm1;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_8__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_3__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_4__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_5__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_6__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_7__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_8__0 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[5] ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_2__0 ;
  wire \n_0_FSM_sequential_fsm_rx[2]_i_2__0 ;
  wire n_0_adapt_done_cnt_i_1__0;
  wire n_0_adapt_done_cnt_reg;
  wire \n_0_converge_cnt[11]_i_3__0 ;
  wire \n_0_converge_cnt[11]_i_4__0 ;
  wire \n_0_converge_cnt[11]_i_5__0 ;
  wire \n_0_converge_cnt[11]_i_6__0 ;
  wire \n_0_converge_cnt[15]_i_3__0 ;
  wire \n_0_converge_cnt[15]_i_4__0 ;
  wire \n_0_converge_cnt[15]_i_5__0 ;
  wire \n_0_converge_cnt[15]_i_6__0 ;
  wire \n_0_converge_cnt[19]_i_3__0 ;
  wire \n_0_converge_cnt[19]_i_4__0 ;
  wire \n_0_converge_cnt[19]_i_5__0 ;
  wire \n_0_converge_cnt[19]_i_6__0 ;
  wire \n_0_converge_cnt[21]_i_3__0 ;
  wire \n_0_converge_cnt[21]_i_4__0 ;
  wire \n_0_converge_cnt[3]_i_3__0 ;
  wire \n_0_converge_cnt[3]_i_4__0 ;
  wire \n_0_converge_cnt[3]_i_5__0 ;
  wire \n_0_converge_cnt[3]_i_6__0 ;
  wire \n_0_converge_cnt[7]_i_3__0 ;
  wire \n_0_converge_cnt[7]_i_4__0 ;
  wire \n_0_converge_cnt[7]_i_5__0 ;
  wire \n_0_converge_cnt[7]_i_6__0 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2__0 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2__0 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2__0 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2__0 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2__0 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_rxeq_adapt_done_reg_i_2__0;
  wire \n_1_converge_cnt_reg[11]_i_2__0 ;
  wire \n_1_converge_cnt_reg[15]_i_2__0 ;
  wire \n_1_converge_cnt_reg[19]_i_2__0 ;
  wire \n_1_converge_cnt_reg[3]_i_2__0 ;
  wire \n_1_converge_cnt_reg[7]_i_2__0 ;
  wire \n_2_converge_cnt_reg[11]_i_2__0 ;
  wire \n_2_converge_cnt_reg[15]_i_2__0 ;
  wire \n_2_converge_cnt_reg[19]_i_2__0 ;
  wire \n_2_converge_cnt_reg[3]_i_2__0 ;
  wire \n_2_converge_cnt_reg[7]_i_2__0 ;
  wire \n_3_converge_cnt_reg[11]_i_2__0 ;
  wire \n_3_converge_cnt_reg[15]_i_2__0 ;
  wire \n_3_converge_cnt_reg[19]_i_2__0 ;
  wire \n_3_converge_cnt_reg[21]_i_2__0 ;
  wire \n_3_converge_cnt_reg[3]_i_2__0 ;
  wire \n_3_converge_cnt_reg[7]_i_2__0 ;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire p_0_in__0;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done_reg0;
  wire rxeq_new_txcoeff_req;
  wire rxeqscan_adapt_done;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__0_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'h000000073333FF07)) 
     \FSM_onehot_fsm[1]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_reg[1] ),
        .I5(preset_valid_reg2),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__0 ));
LUT3 #(
    .INIT(8'hA8)) 
     \FSM_onehot_fsm[3]_i_1__1 
       (.I0(preset_valid_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8AA)) 
     \FSM_onehot_fsm[4]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_3__0 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_4__0 ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_5__0 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__1 ));
LUT6 #(
    .INIT(64'h2020202020202F20)) 
     \FSM_onehot_fsm[4]_i_2__1 
       (.I0(new_txcoeff_req_reg2),
        .I1(preset_valid_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(fsm1),
        .I5(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__1 ));
LUT6 #(
    .INIT(64'hFFF6FFFFFFFF6FFF)) 
     \FSM_onehot_fsm[4]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .I1(\n_0_converge_cnt_reg[2] ),
        .I2(\n_0_converge_cnt_reg[10] ),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[14] ),
        .I5(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__0 ));
LUT6 #(
    .INIT(64'hFF7E7EFFFF7EFF7E)) 
     \FSM_onehot_fsm[4]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .I1(\n_0_converge_cnt_reg[3] ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[21] ),
        .I4(out[0]),
        .I5(out[1]),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF9)) 
     \FSM_onehot_fsm[4]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[1] ),
        .I3(\n_0_converge_cnt_reg[7] ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_7__0 ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_8__0 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5__0 ));
LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_fsm[4]_i_6__0 
       (.I0(out[1]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .O(fsm1));
LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
     \FSM_onehot_fsm[4]_i_7__0 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .I1(\n_0_converge_cnt_reg[18] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_converge_cnt_reg[17] ),
        .I4(\n_0_converge_cnt_reg[16] ),
        .I5(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_7__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
     \FSM_onehot_fsm[4]_i_8__0 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .I1(\n_0_converge_cnt_reg[4] ),
        .I2(\n_0_converge_cnt_reg[12] ),
        .I3(\n_0_converge_cnt_reg[9] ),
        .I4(\n_0_converge_cnt_reg[5] ),
        .I5(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_8__0 ));
LUT3 #(
    .INIT(8'h10)) 
     \FSM_onehot_fsm[5]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_2__1 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_1__1 ));
LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
     \FSM_onehot_fsm[5]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_4__0 ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_5__0 ),
        .I3(\n_0_FSM_onehot_fsm[5]_i_6__0 ),
        .I4(\n_0_FSM_onehot_fsm[5]_i_7__0 ),
        .I5(\n_0_FSM_onehot_fsm[5]_i_8__0 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_2__1 ));
LUT6 #(
    .INIT(64'h02020202FF000000)) 
     \FSM_onehot_fsm[5]_i_3__0 
       (.I0(out[1]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .I3(new_txcoeff_req_reg2),
        .I4(\n_0_FSM_onehot_fsm_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_3__0 ));
LUT6 #(
    .INIT(64'h00004B00004B0000)) 
     \FSM_onehot_fsm[5]_i_4__0 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\n_0_converge_cnt_reg[21] ),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[14] ),
        .I5(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_4__0 ));
LUT6 #(
    .INIT(64'h0000810000810000)) 
     \FSM_onehot_fsm[5]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .I1(\n_0_converge_cnt_reg[8] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_converge_cnt_reg[20] ),
        .I4(\n_0_converge_cnt_reg[21] ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_5__0 ));
LUT5 #(
    .INIT(32'h00000024)) 
     \FSM_onehot_fsm[5]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .I1(\n_0_converge_cnt_reg[3] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(\n_0_converge_cnt_reg[5] ),
        .I4(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_6__0 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \FSM_onehot_fsm[5]_i_7__0 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .I1(\n_0_converge_cnt_reg[18] ),
        .I2(\n_0_converge_cnt_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(\n_0_converge_cnt_reg[9] ),
        .I5(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_7__0 ));
LUT6 #(
    .INIT(64'h0000000010000000)) 
     \FSM_onehot_fsm[5]_i_8__0 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .I1(\n_0_converge_cnt_reg[6] ),
        .I2(\n_0_converge_cnt_reg[16] ),
        .I3(\n_0_converge_cnt_reg[17] ),
        .I4(\n_0_converge_cnt_reg[19] ),
        .I5(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_8__0 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[5]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[5] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
     \FSM_sequential_fsm_rx[1]_i_1__0 
       (.I0(\n_0_FSM_sequential_fsm_rx[1]_i_2__0 ),
        .I1(I4[2]),
        .I2(I5),
        .I3(I4[0]),
        .I4(I4[1]),
        .I5(rxeqscan_preset_done),
        .O(D[0]));
LUT6 #(
    .INIT(64'h0000800000FF8000)) 
     \FSM_sequential_fsm_rx[1]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I4[0]),
        .I4(I4[1]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_2__0 ));
LUT6 #(
    .INIT(64'h55FEFFFF55FE0000)) 
     \FSM_sequential_fsm_rx[2]_i_1__0 
       (.I0(I4[0]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(\n_0_FSM_sequential_fsm_rx[2]_i_2__0 ),
        .O(D[1]));
LUT6 #(
    .INIT(64'h04FF040000000000)) 
     \FSM_sequential_fsm_rx[2]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(I4[0]),
        .I4(rxeqscan_preset_done),
        .I5(I4[1]),
        .O(\n_0_FSM_sequential_fsm_rx[2]_i_2__0 ));
LUT5 #(
    .INIT(32'h00FF2A00)) 
     adapt_done_cnt_i_1__0
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(adapt_done_cnt),
        .I4(n_0_adapt_done_cnt_reg),
        .O(n_0_adapt_done_cnt_i_1__0));
LUT6 #(
    .INIT(64'hFFFF444744444447)) 
     adapt_done_cnt_i_2__0
       (.I0(new_txcoeff_req_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .I5(fsm1),
        .O(adapt_done_cnt));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(I2),
        .CE(1'b1),
        .D(n_0_adapt_done_cnt_i_1__0),
        .Q(n_0_adapt_done_cnt_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hA8880000)) 
     adapt_done_i_1__0
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[1]),
        .I3(out[0]),
        .I4(new_txcoeff_req_reg2),
        .O(adapt_done));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[0]_i_1__8 
       (.I0(converge_cnt0[0]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[0]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[10]_i_1__0 
       (.I0(converge_cnt0[10]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[10]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[11]_i_1__0 
       (.I0(converge_cnt0[11]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6__0 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[12]_i_1__0 
       (.I0(converge_cnt0[12]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[12]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[13]_i_1__0 
       (.I0(converge_cnt0[13]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[13]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[14]_i_1__0 
       (.I0(converge_cnt0[14]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[14]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[15]_i_1__0 
       (.I0(converge_cnt0[15]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6__0 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[16]_i_1__0 
       (.I0(converge_cnt0[16]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[16]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[17]_i_1__0 
       (.I0(converge_cnt0[17]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[17]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[18]_i_1__0 
       (.I0(converge_cnt0[18]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[18]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[19]_i_1__0 
       (.I0(converge_cnt0[19]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6__0 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[1]_i_1__0 
       (.I0(converge_cnt0[1]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[1]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[20]_i_1__0 
       (.I0(converge_cnt0[20]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[20]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[21]_i_1__0 
       (.I0(converge_cnt0[21]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[21]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[21]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[21]_i_4__0 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[2]_i_1__0 
       (.I0(converge_cnt0[2]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[2]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[3]_i_1__0 
       (.I0(converge_cnt0[3]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6__0 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[4]_i_1__0 
       (.I0(converge_cnt0[4]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[4]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[5]_i_1__0 
       (.I0(converge_cnt0[5]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[5]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[6]_i_1__0 
       (.I0(converge_cnt0[6]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[6]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[7]_i_1__0 
       (.I0(converge_cnt0[7]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6__0 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[8]_i_1__0 
       (.I0(converge_cnt0[8]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[8]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[9]_i_1__0 
       (.I0(converge_cnt0[9]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[11]_i_2__0 
       (.CI(\n_0_converge_cnt_reg[7]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2__0 ,\n_1_converge_cnt_reg[11]_i_2__0 ,\n_2_converge_cnt_reg[11]_i_2__0 ,\n_3_converge_cnt_reg[11]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\n_0_converge_cnt[11]_i_3__0 ,\n_0_converge_cnt[11]_i_4__0 ,\n_0_converge_cnt[11]_i_5__0 ,\n_0_converge_cnt[11]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[15]_i_2__0 
       (.CI(\n_0_converge_cnt_reg[11]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2__0 ,\n_1_converge_cnt_reg[15]_i_2__0 ,\n_2_converge_cnt_reg[15]_i_2__0 ,\n_3_converge_cnt_reg[15]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\n_0_converge_cnt[15]_i_3__0 ,\n_0_converge_cnt[15]_i_4__0 ,\n_0_converge_cnt[15]_i_5__0 ,\n_0_converge_cnt[15]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[19]_i_2__0 
       (.CI(\n_0_converge_cnt_reg[15]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2__0 ,\n_1_converge_cnt_reg[19]_i_2__0 ,\n_2_converge_cnt_reg[19]_i_2__0 ,\n_3_converge_cnt_reg[19]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\n_0_converge_cnt[19]_i_3__0 ,\n_0_converge_cnt[19]_i_4__0 ,\n_0_converge_cnt[19]_i_5__0 ,\n_0_converge_cnt[19]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[21]_i_2__0 
       (.CI(\n_0_converge_cnt_reg[19]_i_2__0 ),
        .CO({\NLW_converge_cnt_reg[21]_i_2__0_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[21]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__0_O_UNCONNECTED [3:2],converge_cnt0[21:20]}),
        .S({1'b0,1'b0,\n_0_converge_cnt[21]_i_3__0 ,\n_0_converge_cnt[21]_i_4__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[3]_i_2__0 ,\n_1_converge_cnt_reg[3]_i_2__0 ,\n_2_converge_cnt_reg[3]_i_2__0 ,\n_3_converge_cnt_reg[3]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_converge_cnt_reg[0] }),
        .O(converge_cnt0[3:0]),
        .S({\n_0_converge_cnt[3]_i_3__0 ,\n_0_converge_cnt[3]_i_4__0 ,\n_0_converge_cnt[3]_i_5__0 ,\n_0_converge_cnt[3]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[7]_i_2__0 
       (.CI(\n_0_converge_cnt_reg[3]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2__0 ,\n_1_converge_cnt_reg[7]_i_2__0 ,\n_2_converge_cnt_reg[7]_i_2__0 ,\n_3_converge_cnt_reg[7]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\n_0_converge_cnt[7]_i_3__0 ,\n_0_converge_cnt[7]_i_4__0 ,\n_0_converge_cnt[7]_i_5__0 ,\n_0_converge_cnt[7]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[0]),
        .Q(fs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[1]),
        .Q(fs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[2]),
        .Q(fs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[3]),
        .Q(fs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[4]),
        .Q(fs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I10[5]),
        .Q(fs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[0]),
        .Q(lf_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[1]),
        .Q(lf_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[2]),
        .Q(lf_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[3]),
        .Q(lf_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[4]),
        .Q(lf_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I11[5]),
        .Q(lf_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     new_txcoeff_done_i_1__0
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .O(new_txcoeff_done));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I1),
        .Q(new_txcoeff_req_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hEA)) 
     preset_done_i_1__0
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(preset_valid_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(preset_done));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(I2),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[0]),
        .Q(preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[1]),
        .Q(preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I7[2]),
        .Q(preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg1_reg
       (.C(I2),
        .CE(1'b1),
        .D(I3),
        .Q(preset_valid_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg2_reg
       (.C(I2),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h080F000008000000)) 
     rxeq_adapt_done_i_1__0
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeq_adapt_done_reg0),
        .I2(I4[0]),
        .I3(I4[1]),
        .I4(I4[2]),
        .I5(USER_RXEQ_ADAPT_DONE),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT2 #(
    .INIT(4'hE)) 
     rxeq_adapt_done_i_2__0
       (.I0(rxeqscan_adapt_done),
        .I1(I6),
        .O(rxeq_adapt_done_reg0));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT5 #(
    .INIT(32'h50FF4000)) 
     rxeq_adapt_done_reg_i_1__0
       (.I0(I4[0]),
        .I1(rxeqscan_adapt_done),
        .I2(I4[2]),
        .I3(n_0_rxeq_adapt_done_reg_i_2__0),
        .I4(I6),
        .O(O1));
LUT6 #(
    .INIT(64'hCCCC888803003333)) 
     rxeq_adapt_done_reg_i_2__0
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(I4[0]),
        .I5(I4[1]),
        .O(n_0_rxeq_adapt_done_reg_i_2__0));
LUT4 #(
    .INIT(16'h0400)) 
     rxeq_new_txcoeff_req_i_1__0
       (.I0(I4[0]),
        .I1(I4[1]),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(I4[2]),
        .O(rxeq_new_txcoeff_req));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[0]),
        .Q(txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[10]),
        .Q(txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[11]),
        .Q(txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[12]),
        .Q(txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[13]),
        .Q(txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[14]),
        .Q(txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[15]),
        .Q(txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[16]),
        .Q(txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[17]),
        .Q(txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[1]),
        .Q(txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[2]),
        .Q(txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[3]),
        .Q(txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[4]),
        .Q(txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[5]),
        .Q(txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[6]),
        .Q(txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[7]),
        .Q(txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[8]),
        .Q(txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(I9[9]),
        .Q(txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(I2),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[0]),
        .Q(txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[1]),
        .Q(txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[2]),
        .Q(txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(I8[3]),
        .Q(txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(I2),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top_rxeq_scan" *) 
module pcie_7x_0_core_top_pcie_7x_0_core_top_rxeq_scan_86
   (D,
    rxeq_new_txcoeff_req,
    O1,
    O2,
    p_0_in__0,
    I1,
    CLK,
    I2,
    out,
    I3,
    I4,
    Q,
    I5,
    USER_RXEQ_ADAPT_DONE,
    I6,
    I7,
    I8,
    I9,
    I10);
  output [1:0]D;
  output rxeq_new_txcoeff_req;
  output O1;
  output O2;
  input p_0_in__0;
  input I1;
  input CLK;
  input I2;
  input [1:0]out;
  input [2:0]I3;
  input I4;
  input [2:0]Q;
  input I5;
  input USER_RXEQ_ADAPT_DONE;
  input [2:0]I6;
  input [3:0]I7;
  input [17:0]I8;
  input [5:0]I9;
  input [5:0]I10;

  wire CLK;
  wire [1:0]D;
  wire I1;
  wire [5:0]I10;
  wire I2;
  wire [2:0]I3;
  wire I4;
  wire I5;
  wire [2:0]I6;
  wire [3:0]I7;
  wire [17:0]I8;
  wire [5:0]I9;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire USER_RXEQ_ADAPT_DONE;
  wire adapt_done;
  wire adapt_done_cnt;
  wire [21:0]converge_cnt;
  wire [21:0]converge_cnt0;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire fsm1;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7 ;
  wire \n_0_FSM_onehot_fsm[4]_i_8 ;
  wire \n_0_FSM_onehot_fsm[5]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_3 ;
  wire \n_0_FSM_onehot_fsm[5]_i_4 ;
  wire \n_0_FSM_onehot_fsm[5]_i_5 ;
  wire \n_0_FSM_onehot_fsm[5]_i_6 ;
  wire \n_0_FSM_onehot_fsm[5]_i_7 ;
  wire \n_0_FSM_onehot_fsm[5]_i_8 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[1] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[2] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[3] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[4] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_fsm_reg[5] ;
  wire \n_0_FSM_sequential_fsm_rx[1]_i_2 ;
  wire \n_0_FSM_sequential_fsm_rx[2]_i_2 ;
  wire n_0_adapt_done_cnt_i_1;
  wire n_0_adapt_done_cnt_reg;
  wire \n_0_converge_cnt[11]_i_3 ;
  wire \n_0_converge_cnt[11]_i_4 ;
  wire \n_0_converge_cnt[11]_i_5 ;
  wire \n_0_converge_cnt[11]_i_6 ;
  wire \n_0_converge_cnt[15]_i_3 ;
  wire \n_0_converge_cnt[15]_i_4 ;
  wire \n_0_converge_cnt[15]_i_5 ;
  wire \n_0_converge_cnt[15]_i_6 ;
  wire \n_0_converge_cnt[19]_i_3 ;
  wire \n_0_converge_cnt[19]_i_4 ;
  wire \n_0_converge_cnt[19]_i_5 ;
  wire \n_0_converge_cnt[19]_i_6 ;
  wire \n_0_converge_cnt[21]_i_3 ;
  wire \n_0_converge_cnt[21]_i_4 ;
  wire \n_0_converge_cnt[3]_i_3 ;
  wire \n_0_converge_cnt[3]_i_4 ;
  wire \n_0_converge_cnt[3]_i_5 ;
  wire \n_0_converge_cnt[3]_i_6 ;
  wire \n_0_converge_cnt[7]_i_3 ;
  wire \n_0_converge_cnt[7]_i_4 ;
  wire \n_0_converge_cnt[7]_i_5 ;
  wire \n_0_converge_cnt[7]_i_6 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_rxeq_adapt_done_reg_i_2;
  wire \n_1_converge_cnt_reg[11]_i_2 ;
  wire \n_1_converge_cnt_reg[15]_i_2 ;
  wire \n_1_converge_cnt_reg[19]_i_2 ;
  wire \n_1_converge_cnt_reg[3]_i_2 ;
  wire \n_1_converge_cnt_reg[7]_i_2 ;
  wire \n_2_converge_cnt_reg[11]_i_2 ;
  wire \n_2_converge_cnt_reg[15]_i_2 ;
  wire \n_2_converge_cnt_reg[19]_i_2 ;
  wire \n_2_converge_cnt_reg[3]_i_2 ;
  wire \n_2_converge_cnt_reg[7]_i_2 ;
  wire \n_3_converge_cnt_reg[11]_i_2 ;
  wire \n_3_converge_cnt_reg[15]_i_2 ;
  wire \n_3_converge_cnt_reg[19]_i_2 ;
  wire \n_3_converge_cnt_reg[21]_i_2 ;
  wire \n_3_converge_cnt_reg[3]_i_2 ;
  wire \n_3_converge_cnt_reg[7]_i_2 ;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire p_0_in__0;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done_reg0;
  wire rxeq_new_txcoeff_req;
  wire rxeqscan_adapt_done;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'h000000073333FF07)) 
     \FSM_onehot_fsm[1]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_reg[1] ),
        .I5(preset_valid_reg2),
        .O(\n_0_FSM_onehot_fsm[1]_i_1 ));
LUT3 #(
    .INIT(8'hA8)) 
     \FSM_onehot_fsm[3]_i_1__0 
       (.I0(preset_valid_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__0 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8AA)) 
     \FSM_onehot_fsm[4]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_3 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_4 ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_5 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__0 ));
LUT6 #(
    .INIT(64'h2020202020202F20)) 
     \FSM_onehot_fsm[4]_i_2__0 
       (.I0(new_txcoeff_req_reg2),
        .I1(preset_valid_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(fsm1),
        .I5(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFF6FFFFFFFF6FFF)) 
     \FSM_onehot_fsm[4]_i_3 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .I1(\n_0_converge_cnt_reg[2] ),
        .I2(\n_0_converge_cnt_reg[10] ),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[14] ),
        .I5(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3 ));
LUT6 #(
    .INIT(64'hFF7E7EFFFF7EFF7E)) 
     \FSM_onehot_fsm[4]_i_4 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .I1(\n_0_converge_cnt_reg[3] ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[21] ),
        .I4(out[0]),
        .I5(out[1]),
        .O(\n_0_FSM_onehot_fsm[4]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF9)) 
     \FSM_onehot_fsm[4]_i_5 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[1] ),
        .I3(\n_0_converge_cnt_reg[7] ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_7 ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_8 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5 ));
LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_fsm[4]_i_6 
       (.I0(out[1]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .O(fsm1));
LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
     \FSM_onehot_fsm[4]_i_7 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .I1(\n_0_converge_cnt_reg[18] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_converge_cnt_reg[17] ),
        .I4(\n_0_converge_cnt_reg[16] ),
        .I5(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
     \FSM_onehot_fsm[4]_i_8 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .I1(\n_0_converge_cnt_reg[4] ),
        .I2(\n_0_converge_cnt_reg[12] ),
        .I3(\n_0_converge_cnt_reg[9] ),
        .I4(\n_0_converge_cnt_reg[5] ),
        .I5(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_8 ));
LUT3 #(
    .INIT(8'h10)) 
     \FSM_onehot_fsm[5]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_2__0 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_1__0 ));
LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
     \FSM_onehot_fsm[5]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_4 ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_5 ),
        .I3(\n_0_FSM_onehot_fsm[5]_i_6 ),
        .I4(\n_0_FSM_onehot_fsm[5]_i_7 ),
        .I5(\n_0_FSM_onehot_fsm[5]_i_8 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_2__0 ));
LUT6 #(
    .INIT(64'h02020202FF000000)) 
     \FSM_onehot_fsm[5]_i_3 
       (.I0(out[1]),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .I3(new_txcoeff_req_reg2),
        .I4(\n_0_FSM_onehot_fsm_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_3 ));
LUT6 #(
    .INIT(64'h00004B00004B0000)) 
     \FSM_onehot_fsm[5]_i_4 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\n_0_converge_cnt_reg[21] ),
        .I3(\n_0_converge_cnt_reg[13] ),
        .I4(\n_0_converge_cnt_reg[14] ),
        .I5(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_4 ));
LUT6 #(
    .INIT(64'h0000810000810000)) 
     \FSM_onehot_fsm[5]_i_5 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .I1(\n_0_converge_cnt_reg[8] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_converge_cnt_reg[20] ),
        .I4(\n_0_converge_cnt_reg[21] ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_5 ));
LUT5 #(
    .INIT(32'h00000024)) 
     \FSM_onehot_fsm[5]_i_6 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .I1(\n_0_converge_cnt_reg[3] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(\n_0_converge_cnt_reg[5] ),
        .I4(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_6 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \FSM_onehot_fsm[5]_i_7 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .I1(\n_0_converge_cnt_reg[18] ),
        .I2(\n_0_converge_cnt_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(\n_0_converge_cnt_reg[9] ),
        .I5(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_7 ));
LUT6 #(
    .INIT(64'h0000000010000000)) 
     \FSM_onehot_fsm[5]_i_8 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .I1(\n_0_converge_cnt_reg[6] ),
        .I2(\n_0_converge_cnt_reg[16] ),
        .I3(\n_0_converge_cnt_reg[17] ),
        .I4(\n_0_converge_cnt_reg[19] ),
        .I5(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_8 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[1]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[1] ),
        .S(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[2] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_reg[3] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_reg[4] ),
        .R(p_0_in__0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[5]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_reg[5] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
     \FSM_sequential_fsm_rx[1]_i_1 
       (.I0(\n_0_FSM_sequential_fsm_rx[1]_i_2 ),
        .I1(I3[2]),
        .I2(I4),
        .I3(I3[0]),
        .I4(I3[1]),
        .I5(rxeqscan_preset_done),
        .O(D[0]));
LUT6 #(
    .INIT(64'h0000800000FF8000)) 
     \FSM_sequential_fsm_rx[1]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I3[0]),
        .I4(I3[1]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(\n_0_FSM_sequential_fsm_rx[1]_i_2 ));
LUT6 #(
    .INIT(64'h55FEFFFF55FE0000)) 
     \FSM_sequential_fsm_rx[2]_i_1 
       (.I0(I3[0]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(I3[1]),
        .I4(I3[2]),
        .I5(\n_0_FSM_sequential_fsm_rx[2]_i_2 ),
        .O(D[1]));
LUT6 #(
    .INIT(64'h04FF040000000000)) 
     \FSM_sequential_fsm_rx[2]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(I3[0]),
        .I4(rxeqscan_preset_done),
        .I5(I3[1]),
        .O(\n_0_FSM_sequential_fsm_rx[2]_i_2 ));
LUT5 #(
    .INIT(32'h00FF2A00)) 
     adapt_done_cnt_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(adapt_done_cnt),
        .I4(n_0_adapt_done_cnt_reg),
        .O(n_0_adapt_done_cnt_i_1));
LUT6 #(
    .INIT(64'hFFFF444744444447)) 
     adapt_done_cnt_i_2
       (.I0(new_txcoeff_req_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .I5(fsm1),
        .O(adapt_done_cnt));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_adapt_done_cnt_i_1),
        .Q(n_0_adapt_done_cnt_reg),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hA8880000)) 
     adapt_done_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[1]),
        .I3(out[0]),
        .I4(new_txcoeff_req_reg2),
        .O(adapt_done));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[0]_i_1__7 
       (.I0(converge_cnt0[0]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[0]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[10]_i_1 
       (.I0(converge_cnt0[10]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[10]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[11]_i_1 
       (.I0(converge_cnt0[11]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[12]_i_1 
       (.I0(converge_cnt0[12]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[12]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[13]_i_1 
       (.I0(converge_cnt0[13]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[13]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[14]_i_1 
       (.I0(converge_cnt0[14]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[14]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[15]_i_1 
       (.I0(converge_cnt0[15]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[16]_i_1 
       (.I0(converge_cnt0[16]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[16]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[17]_i_1 
       (.I0(converge_cnt0[17]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[17]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[18]_i_1 
       (.I0(converge_cnt0[18]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[18]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[19]_i_1 
       (.I0(converge_cnt0[19]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[1]_i_1 
       (.I0(converge_cnt0[1]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[1]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[20]_i_1 
       (.I0(converge_cnt0[20]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[20]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[21]_i_1 
       (.I0(converge_cnt0[21]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[21]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_3 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[21]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_4 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[21]_i_4 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[2]_i_1 
       (.I0(converge_cnt0[2]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[2]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[3]_i_1 
       (.I0(converge_cnt0[3]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[4]_i_1 
       (.I0(converge_cnt0[4]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[4]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[5]_i_1 
       (.I0(converge_cnt0[5]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[5]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[6]_i_1 
       (.I0(converge_cnt0[6]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[6]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[7]_i_1 
       (.I0(converge_cnt0[7]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6 ));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[8]_i_1 
       (.I0(converge_cnt0[8]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[8]));
LUT5 #(
    .INIT(32'h88888808)) 
     \converge_cnt[9]_i_1 
       (.I0(converge_cnt0[9]),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(out[1]),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(out[0]),
        .O(converge_cnt[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[11]_i_2 
       (.CI(\n_0_converge_cnt_reg[7]_i_2 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2 ,\n_1_converge_cnt_reg[11]_i_2 ,\n_2_converge_cnt_reg[11]_i_2 ,\n_3_converge_cnt_reg[11]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\n_0_converge_cnt[11]_i_3 ,\n_0_converge_cnt[11]_i_4 ,\n_0_converge_cnt[11]_i_5 ,\n_0_converge_cnt[11]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[15]_i_2 
       (.CI(\n_0_converge_cnt_reg[11]_i_2 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2 ,\n_1_converge_cnt_reg[15]_i_2 ,\n_2_converge_cnt_reg[15]_i_2 ,\n_3_converge_cnt_reg[15]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\n_0_converge_cnt[15]_i_3 ,\n_0_converge_cnt[15]_i_4 ,\n_0_converge_cnt[15]_i_5 ,\n_0_converge_cnt[15]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[19]_i_2 
       (.CI(\n_0_converge_cnt_reg[15]_i_2 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2 ,\n_1_converge_cnt_reg[19]_i_2 ,\n_2_converge_cnt_reg[19]_i_2 ,\n_3_converge_cnt_reg[19]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\n_0_converge_cnt[19]_i_3 ,\n_0_converge_cnt[19]_i_4 ,\n_0_converge_cnt[19]_i_5 ,\n_0_converge_cnt[19]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[21]_i_2 
       (.CI(\n_0_converge_cnt_reg[19]_i_2 ),
        .CO({\NLW_converge_cnt_reg[21]_i_2_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[21]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2_O_UNCONNECTED [3:2],converge_cnt0[21:20]}),
        .S({1'b0,1'b0,\n_0_converge_cnt[21]_i_3 ,\n_0_converge_cnt[21]_i_4 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[3]_i_2 ,\n_1_converge_cnt_reg[3]_i_2 ,\n_2_converge_cnt_reg[3]_i_2 ,\n_3_converge_cnt_reg[3]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_converge_cnt_reg[0] }),
        .O(converge_cnt0[3:0]),
        .S({\n_0_converge_cnt[3]_i_3 ,\n_0_converge_cnt[3]_i_4 ,\n_0_converge_cnt[3]_i_5 ,\n_0_converge_cnt[3]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[7]_i_2 
       (.CI(\n_0_converge_cnt_reg[3]_i_2 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2 ,\n_1_converge_cnt_reg[7]_i_2 ,\n_2_converge_cnt_reg[7]_i_2 ,\n_3_converge_cnt_reg[7]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\n_0_converge_cnt[7]_i_3 ,\n_0_converge_cnt[7]_i_4 ,\n_0_converge_cnt[7]_i_5 ,\n_0_converge_cnt[7]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I9[0]),
        .Q(fs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I9[1]),
        .Q(fs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I9[2]),
        .Q(fs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I9[3]),
        .Q(fs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I9[4]),
        .Q(fs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I9[5]),
        .Q(fs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I10[0]),
        .Q(lf_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I10[1]),
        .Q(lf_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I10[2]),
        .Q(lf_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I10[3]),
        .Q(lf_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I10[4]),
        .Q(lf_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I10[5]),
        .Q(lf_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     new_txcoeff_done_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .O(new_txcoeff_done));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(new_txcoeff_req_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hEA)) 
     preset_done_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(preset_valid_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(preset_done));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I6[0]),
        .Q(preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I6[1]),
        .Q(preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I6[2]),
        .Q(preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I2),
        .Q(preset_valid_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h080F000008000000)) 
     rxeq_adapt_done_i_1
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeq_adapt_done_reg0),
        .I2(I3[0]),
        .I3(I3[1]),
        .I4(I3[2]),
        .I5(USER_RXEQ_ADAPT_DONE),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT2 #(
    .INIT(4'hE)) 
     rxeq_adapt_done_i_2
       (.I0(rxeqscan_adapt_done),
        .I1(I5),
        .O(rxeq_adapt_done_reg0));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT5 #(
    .INIT(32'h50FF4000)) 
     rxeq_adapt_done_reg_i_1
       (.I0(I3[0]),
        .I1(rxeqscan_adapt_done),
        .I2(I3[2]),
        .I3(n_0_rxeq_adapt_done_reg_i_2),
        .I4(I5),
        .O(O1));
LUT6 #(
    .INIT(64'hCCCC888803003333)) 
     rxeq_adapt_done_reg_i_2
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I3[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(I3[0]),
        .I5(I3[1]),
        .O(n_0_rxeq_adapt_done_reg_i_2));
LUT4 #(
    .INIT(16'h0400)) 
     rxeq_new_txcoeff_req_i_1
       (.I0(I3[0]),
        .I1(I3[1]),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(I3[2]),
        .O(rxeq_new_txcoeff_req));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I8[0]),
        .Q(txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(I8[10]),
        .Q(txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(I8[11]),
        .Q(txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(I8[12]),
        .Q(txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(I8[13]),
        .Q(txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(I8[14]),
        .Q(txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(I8[15]),
        .Q(txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(I8[16]),
        .Q(txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(I8[17]),
        .Q(txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I8[1]),
        .Q(txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I8[2]),
        .Q(txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I8[3]),
        .Q(txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I8[4]),
        .Q(txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I8[5]),
        .Q(txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I8[6]),
        .Q(txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I8[7]),
        .Q(txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(I8[8]),
        .Q(txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(I8[9]),
        .Q(txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I7[0]),
        .Q(txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I7[1]),
        .Q(txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I7[2]),
        .Q(txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I7[3]),
        .Q(txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(p_0_in__0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
