

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_to_float_i12_l_j9'
================================================================
* Date:           Tue Sep  5 11:49:57 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36871|    36871|  0.369 ms|  0.369 ms|  36871|  36871|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- l_to_float_i12_l_j9  |    36869|    36869|         7|          1|          1|  36864|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1064|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     65|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     655|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     655|   1352|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+----------------+---------+----+---+----+-----+
    |       Instance       |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+----------------+---------+----+---+----+-----+
    |mux_124_24_1_1_U7659  |mux_124_24_1_1  |        0|   0|  0|  65|    0|
    +----------------------+----------------+---------+----+---+----+-----+
    |Total                 |                |        0|   0|  0|  65|    0|
    +----------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln1150_fu_757_p2      |         +|   0|  0|   31|          24|           6|
    |add_ln1159_fu_798_p2      |         +|   0|  0|   39|          32|           6|
    |add_ln1170_fu_877_p2      |         +|   0|  0|    8|           8|           8|
    |add_ln305_1_fu_512_p2     |         +|   0|  0|   23|          16|           1|
    |add_ln305_fu_570_p2       |         +|   0|  0|   13|           4|           1|
    |add_ln306_fu_551_p2       |         +|   0|  0|   12|          12|           1|
    |lsb_index_fu_690_p2       |         +|   0|  0|   39|          32|           6|
    |m_7_fu_838_p2             |         +|   0|  0|   71|          64|          64|
    |sub_ln1145_fu_672_p2      |         -|   0|  0|   39|           5|          32|
    |sub_ln1148_fu_711_p2      |         -|   0|  0|   13|           5|           5|
    |sub_ln1160_fu_813_p2      |         -|   0|  0|   39|           5|          32|
    |sub_ln1165_fu_872_p2      |         -|   0|  0|    8|           4|           8|
    |tmp_V_fu_631_p2           |         -|   0|  0|   31|           1|          24|
    |a_fu_737_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln1150_fu_769_p2      |       and|   0|  0|    2|           1|           1|
    |p_Result_45_fu_726_p2     |       and|   0|  0|   24|          24|          24|
    |icmp_ln1136_fu_626_p2     |      icmp|   0|  0|   15|          24|           1|
    |icmp_ln1147_fu_705_p2     |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln1148_fu_731_p2     |      icmp|   0|  0|   15|          24|           1|
    |icmp_ln1159_fu_789_p2     |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln305_fu_506_p2      |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln306_fu_521_p2      |      icmp|   0|  0|   12|          12|          12|
    |lshr_ln1148_fu_720_p2     |      lshr|   0|  0|   67|           2|          24|
    |lshr_ln1159_fu_807_p2     |      lshr|   0|  0|  182|          64|          64|
    |or_ln1150_fu_775_p2       |        or|   0|  0|    2|           1|           1|
    |m_6_fu_828_p3             |    select|   0|  0|   64|           1|          64|
    |select_ln1144_fu_865_p3   |    select|   0|  0|    7|           1|           7|
    |select_ln305_1_fu_576_p3  |    select|   0|  0|    4|           1|           4|
    |select_ln305_fu_527_p3    |    select|   0|  0|   12|           1|           1|
    |tmp_V_612_fu_636_p3       |    select|   0|  0|   24|           1|          24|
    |v201_fu_910_p3            |    select|   0|  0|   32|           1|           1|
    |shl_ln1160_fu_822_p2      |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |xor_ln1150_fu_751_p2      |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1064|         516|         510|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten41_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_j9_load                |   9|          2|   12|         24|
    |i12_fu_168                              |   9|          2|    4|          8|
    |indvar_flatten41_fu_172                 |   9|          2|   16|         32|
    |j9_fu_164                               |   9|          2|   12|         24|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   62|        124|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |i12_fu_168                         |   4|   0|    4|          0|
    |icmp_ln1136_reg_1040               |   1|   0|    1|          0|
    |icmp_ln1159_reg_1079               |   1|   0|    1|          0|
    |icmp_ln306_reg_942                 |   1|   0|    1|          0|
    |indvar_flatten41_fu_172            |  16|   0|   16|          0|
    |j9_fu_164                          |  12|   0|   12|          0|
    |m_8_reg_1084                       |  63|   0|   63|          0|
    |or_ln1150_1_reg_1074               |   1|   0|    2|          1|
    |p_Result_47_reg_1089               |   1|   0|    1|          0|
    |p_Result_49_reg_1034               |   1|   0|    1|          0|
    |select_ln305_1_reg_1023            |   4|   0|    4|          0|
    |sub_ln1145_reg_1052                |  32|   0|   32|          0|
    |sub_ln1145_reg_1052_pp0_iter3_reg  |  32|   0|   32|          0|
    |tmp_V_612_reg_1045                 |  24|   0|   24|          0|
    |tmp_V_612_reg_1045_pp0_iter3_reg   |  24|   0|   24|          0|
    |trunc_ln1144_reg_1069              |   8|   0|    8|          0|
    |trunc_ln1145_reg_1059              |  24|   0|   24|          0|
    |trunc_ln1148_reg_1064              |   5|   0|    5|          0|
    |v200_V_reg_1027                    |  24|   0|   24|          0|
    |v201_reg_1094                      |  32|   0|   32|          0|
    |zext_ln306_reg_947                 |  12|   0|   64|         52|
    |icmp_ln1136_reg_1040               |  64|  32|    1|          0|
    |p_Result_49_reg_1034               |  64|  32|    1|          0|
    |select_ln305_1_reg_1023            |  64|  32|    4|          0|
    |trunc_ln1144_reg_1069              |  64|  32|    8|          0|
    |zext_ln306_reg_947                 |  64|  32|   64|         52|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 655| 160|  466|        105|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_to_float_i12_l_j9|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_to_float_i12_l_j9|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_to_float_i12_l_j9|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_to_float_i12_l_j9|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_to_float_i12_l_j9|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_to_float_i12_l_j9|  return value|
|outp1_V_address0     |  out|   12|   ap_memory|                                  outp1_V|         array|
|outp1_V_ce0          |  out|    1|   ap_memory|                                  outp1_V|         array|
|outp1_V_q0           |   in|   24|   ap_memory|                                  outp1_V|         array|
|outp1_V_1_address0   |  out|   12|   ap_memory|                                outp1_V_1|         array|
|outp1_V_1_ce0        |  out|    1|   ap_memory|                                outp1_V_1|         array|
|outp1_V_1_q0         |   in|   24|   ap_memory|                                outp1_V_1|         array|
|outp1_V_2_address0   |  out|   12|   ap_memory|                                outp1_V_2|         array|
|outp1_V_2_ce0        |  out|    1|   ap_memory|                                outp1_V_2|         array|
|outp1_V_2_q0         |   in|   24|   ap_memory|                                outp1_V_2|         array|
|outp1_V_3_address0   |  out|   12|   ap_memory|                                outp1_V_3|         array|
|outp1_V_3_ce0        |  out|    1|   ap_memory|                                outp1_V_3|         array|
|outp1_V_3_q0         |   in|   24|   ap_memory|                                outp1_V_3|         array|
|outp1_V_4_address0   |  out|   12|   ap_memory|                                outp1_V_4|         array|
|outp1_V_4_ce0        |  out|    1|   ap_memory|                                outp1_V_4|         array|
|outp1_V_4_q0         |   in|   24|   ap_memory|                                outp1_V_4|         array|
|outp1_V_5_address0   |  out|   12|   ap_memory|                                outp1_V_5|         array|
|outp1_V_5_ce0        |  out|    1|   ap_memory|                                outp1_V_5|         array|
|outp1_V_5_q0         |   in|   24|   ap_memory|                                outp1_V_5|         array|
|outp1_V_6_address0   |  out|   12|   ap_memory|                                outp1_V_6|         array|
|outp1_V_6_ce0        |  out|    1|   ap_memory|                                outp1_V_6|         array|
|outp1_V_6_q0         |   in|   24|   ap_memory|                                outp1_V_6|         array|
|outp1_V_7_address0   |  out|   12|   ap_memory|                                outp1_V_7|         array|
|outp1_V_7_ce0        |  out|    1|   ap_memory|                                outp1_V_7|         array|
|outp1_V_7_q0         |   in|   24|   ap_memory|                                outp1_V_7|         array|
|outp1_V_8_address0   |  out|   12|   ap_memory|                                outp1_V_8|         array|
|outp1_V_8_ce0        |  out|    1|   ap_memory|                                outp1_V_8|         array|
|outp1_V_8_q0         |   in|   24|   ap_memory|                                outp1_V_8|         array|
|outp1_V_9_address0   |  out|   12|   ap_memory|                                outp1_V_9|         array|
|outp1_V_9_ce0        |  out|    1|   ap_memory|                                outp1_V_9|         array|
|outp1_V_9_q0         |   in|   24|   ap_memory|                                outp1_V_9|         array|
|outp1_V_10_address0  |  out|   12|   ap_memory|                               outp1_V_10|         array|
|outp1_V_10_ce0       |  out|    1|   ap_memory|                               outp1_V_10|         array|
|outp1_V_10_q0        |   in|   24|   ap_memory|                               outp1_V_10|         array|
|outp1_V_11_address0  |  out|   12|   ap_memory|                               outp1_V_11|         array|
|outp1_V_11_ce0       |  out|    1|   ap_memory|                               outp1_V_11|         array|
|outp1_V_11_q0        |   in|   24|   ap_memory|                               outp1_V_11|         array|
|v272_address0        |  out|   12|   ap_memory|                                     v272|         array|
|v272_ce0             |  out|    1|   ap_memory|                                     v272|         array|
|v272_we0             |  out|    1|   ap_memory|                                     v272|         array|
|v272_d0              |  out|   32|   ap_memory|                                     v272|         array|
|v272_1_address0      |  out|   12|   ap_memory|                                   v272_1|         array|
|v272_1_ce0           |  out|    1|   ap_memory|                                   v272_1|         array|
|v272_1_we0           |  out|    1|   ap_memory|                                   v272_1|         array|
|v272_1_d0            |  out|   32|   ap_memory|                                   v272_1|         array|
|v272_2_address0      |  out|   12|   ap_memory|                                   v272_2|         array|
|v272_2_ce0           |  out|    1|   ap_memory|                                   v272_2|         array|
|v272_2_we0           |  out|    1|   ap_memory|                                   v272_2|         array|
|v272_2_d0            |  out|   32|   ap_memory|                                   v272_2|         array|
|v272_3_address0      |  out|   12|   ap_memory|                                   v272_3|         array|
|v272_3_ce0           |  out|    1|   ap_memory|                                   v272_3|         array|
|v272_3_we0           |  out|    1|   ap_memory|                                   v272_3|         array|
|v272_3_d0            |  out|   32|   ap_memory|                                   v272_3|         array|
|v272_4_address0      |  out|   12|   ap_memory|                                   v272_4|         array|
|v272_4_ce0           |  out|    1|   ap_memory|                                   v272_4|         array|
|v272_4_we0           |  out|    1|   ap_memory|                                   v272_4|         array|
|v272_4_d0            |  out|   32|   ap_memory|                                   v272_4|         array|
|v272_5_address0      |  out|   12|   ap_memory|                                   v272_5|         array|
|v272_5_ce0           |  out|    1|   ap_memory|                                   v272_5|         array|
|v272_5_we0           |  out|    1|   ap_memory|                                   v272_5|         array|
|v272_5_d0            |  out|   32|   ap_memory|                                   v272_5|         array|
|v272_6_address0      |  out|   12|   ap_memory|                                   v272_6|         array|
|v272_6_ce0           |  out|    1|   ap_memory|                                   v272_6|         array|
|v272_6_we0           |  out|    1|   ap_memory|                                   v272_6|         array|
|v272_6_d0            |  out|   32|   ap_memory|                                   v272_6|         array|
|v272_7_address0      |  out|   12|   ap_memory|                                   v272_7|         array|
|v272_7_ce0           |  out|    1|   ap_memory|                                   v272_7|         array|
|v272_7_we0           |  out|    1|   ap_memory|                                   v272_7|         array|
|v272_7_d0            |  out|   32|   ap_memory|                                   v272_7|         array|
|v272_8_address0      |  out|   12|   ap_memory|                                   v272_8|         array|
|v272_8_ce0           |  out|    1|   ap_memory|                                   v272_8|         array|
|v272_8_we0           |  out|    1|   ap_memory|                                   v272_8|         array|
|v272_8_d0            |  out|   32|   ap_memory|                                   v272_8|         array|
|v272_9_address0      |  out|   12|   ap_memory|                                   v272_9|         array|
|v272_9_ce0           |  out|    1|   ap_memory|                                   v272_9|         array|
|v272_9_we0           |  out|    1|   ap_memory|                                   v272_9|         array|
|v272_9_d0            |  out|   32|   ap_memory|                                   v272_9|         array|
|v272_10_address0     |  out|   12|   ap_memory|                                  v272_10|         array|
|v272_10_ce0          |  out|    1|   ap_memory|                                  v272_10|         array|
|v272_10_we0          |  out|    1|   ap_memory|                                  v272_10|         array|
|v272_10_d0           |  out|   32|   ap_memory|                                  v272_10|         array|
|v272_11_address0     |  out|   12|   ap_memory|                                  v272_11|         array|
|v272_11_ce0          |  out|    1|   ap_memory|                                  v272_11|         array|
|v272_11_we0          |  out|    1|   ap_memory|                                  v272_11|         array|
|v272_11_d0           |  out|   32|   ap_memory|                                  v272_11|         array|
+---------------------+-----+-----+------------+-----------------------------------------+--------------+

