// Seed: 2041729515
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = -id_2 == 1;
  id_5(
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(id_3),
      .id_5(1),
      .id_6(1),
      .id_7(id_1),
      .id_8(1),
      .id_9(1 !=? 1),
      .id_10(id_3),
      .id_11(id_3)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
  id_10(
      .id_0(id_9)
  );
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_9
  );
  wire id_11;
endmodule
