#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar  3 15:30:26 2022
# Process ID: 20932
# Current directory: D:/Vfile/OExp00/Water_LED
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23852 D:\Vfile\OExp00\Water_LED\Water_LED.xpr
# Log file: D:/Vfile/OExp00/Water_LED/vivado.log
# Journal file: D:/Vfile/OExp00/Water_LED\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vfile/OExp00/Water_LED/Water_LED.xpr
INFO: [Project 1-313] Project file moved from 'D:/1学习文件/计组/Lab/Lab0 Vivado介绍和模块封装（学生版） (2)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/Water_LED' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1111.395 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.395 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2594.770 ; gain = 1483.375
set_property PROGRAM.FILE {D:/Vfile/OExp00/Water_LED/Water_LED.runs/impl_1/Water_LED.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/Vfile/OExp00/Water_LED/Water_LED.runs/impl_1/Water_LED.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2618.387 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2652.820 ; gain = 21.410
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {D:/Vfile/OExp00/Water_LED/Water_LED.runs/impl_1/Water_LED.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_project
create_project T_rom D:/Vfile/T_rom -part xc7k160tffg676-2L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2020.2/data/ip'.
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name rom_d
set_property -dict [list CONFIG.depth {1024} CONFIG.data_width {32} CONFIG.Component_Name {rom_d} CONFIG.memory_type {rom}] [get_ips rom_d]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'rom_d' to 'rom_d' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/rom_d/rom_d.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_d'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/rom_d/rom_d.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_d'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_d'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_d'...
catch { config_ip_cache -export [get_ips -all rom_d] }
export_ip_user_files -of_objects [get_files d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/rom_d/rom_d.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/rom_d/rom_d.xci]
launch_runs rom_d_synth_1 -jobs 4
[Thu Mar  3 15:53:27 2022] Launched rom_d_synth_1...
Run output will be captured here: D:/Vfile/T_rom/T_rom.runs/rom_d_synth_1/runme.log
export_simulation -of_objects [get_files d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/rom_d/rom_d.xci] -directory D:/Vfile/T_rom/T_rom.ip_user_files/sim_scripts -ip_user_files_dir D:/Vfile/T_rom/T_rom.ip_user_files -ipstatic_source_dir D:/Vfile/T_rom/T_rom.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vfile/T_rom/T_rom.cache/compile_simlib/modelsim} {questa=D:/Vfile/T_rom/T_rom.cache/compile_simlib/questa} {riviera=D:/Vfile/T_rom/T_rom.cache/compile_simlib/riviera} {activehdl=D:/Vfile/T_rom/T_rom.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {D:/Vfile/T_rom/T_rom.srcs/sources_1/ip/rom_d/rom.coe}] [get_ips rom_d]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Vfile/T_rom/T_rom.srcs/sources_1/ip/rom_d/rom.coe' provided. It will be converted relative to IP Instance files 'rom.coe'
generate_target all [get_files  d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/rom_d/rom_d.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_d'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_d'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_d'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_d'...
catch { config_ip_cache -export [get_ips -all rom_d] }
export_ip_user_files -of_objects [get_files d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/rom_d/rom_d.xci] -no_script -sync -force -quiet
reset_run rom_d_synth_1
launch_runs rom_d_synth_1 -jobs 4
[Thu Mar  3 16:06:56 2022] Launched rom_d_synth_1...
Run output will be captured here: D:/Vfile/T_rom/T_rom.runs/rom_d_synth_1/runme.log
export_simulation -of_objects [get_files d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/rom_d/rom_d.xci] -directory D:/Vfile/T_rom/T_rom.ip_user_files/sim_scripts -ip_user_files_dir D:/Vfile/T_rom/T_rom.ip_user_files -ipstatic_source_dir D:/Vfile/T_rom/T_rom.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vfile/T_rom/T_rom.cache/compile_simlib/modelsim} {questa=D:/Vfile/T_rom/T_rom.cache/compile_simlib/questa} {riviera=D:/Vfile/T_rom/T_rom.cache/compile_simlib/riviera} {activehdl=D:/Vfile/T_rom/T_rom.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name ram
set_property -dict [list CONFIG.Component_Name {ram} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips ram]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ram' to 'ram' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/ram/ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram'...
set_property generate_synth_checkpoint false [get_files  d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/ram/ram.xci]
generate_target all [get_files  d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/ram/ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram'...
export_ip_user_files -of_objects [get_files d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/ram/ram.xci] -directory D:/Vfile/T_rom/T_rom.ip_user_files/sim_scripts -ip_user_files_dir D:/Vfile/T_rom/T_rom.ip_user_files -ipstatic_source_dir D:/Vfile/T_rom/T_rom.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vfile/T_rom/T_rom.cache/compile_simlib/modelsim} {questa=D:/Vfile/T_rom/T_rom.cache/compile_simlib/questa} {riviera=D:/Vfile/T_rom/T_rom.cache/compile_simlib/riviera} {activehdl=D:/Vfile/T_rom/T_rom.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  3 16:42:48 2022...
