// Seed: 891412897
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6, id_7, id_8;
  assign id_4 = id_6;
  logic id_9[1 : -1 'b0];
  ;
  initial id_9 = id_9;
  parameter id_10 = -1;
  assign id_5 = - -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wand id_6;
  inout wand id_5;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_5,
      id_1,
      id_6
  );
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_10;
  assign id_6 = (1) + id_8;
  wire id_11;
  ;
  assign id_5 = 1;
endmodule
