#ifndef _I2C_H_
#define _I2C_H_
	
//I2C0 Register
#define rIC0_CON                       *((volatile uint32_t*)0x40002000)
#define rIC0_TAR                       *((volatile uint32_t*)0x40002004)
#define rIC0_SAR                       *((volatile uint32_t*)0x40002008)	
#define rIC0_HS_MADDR                  *((volatile uint32_t*)0x4000200C)
#define rIC0_DATA_CMD                  *((volatile uint32_t*)0x40002010)
#define rIC0_SS_SCL_HCNT               *((volatile uint32_t*)0x40002014)
#define rIC0_SS_SCL_LCNT               *((volatile uint32_t*)0x40002018)
#define rIC0_FS_SCL_HCNT               *((volatile uint32_t*)0x4000201C)
#define rIC0_FS_SCL_LCNT               *((volatile uint32_t*)0x40002020)
#define rIC0_HS_SCL_HCNT               *((volatile uint32_t*)0x40002024)
#define rIC0_HS_SCL_LCNT               *((volatile uint32_t*)0x40002028)
#define rIC0_INTR_STAT                 *((volatile uint32_t*)0x4000202C)
#define rIC0_INTR_MASK                 *((volatile uint32_t*)0x40002030)	
#define rIC0_RAW_INTR_STAT             *((volatile uint32_t*)0x40002034)
#define rIC0_RX_TL                     *((volatile uint32_t*)0x40002038)
#define rIC0_TX_TL                     *((volatile uint32_t*)0x4000203C)
#define rIC0_CLR_INTR                  *((volatile uint32_t*)0x40002040)
#define rIC0_CLR_RX_UNDER              *((volatile uint32_t*)0x40002044)
#define rIC0_CLR_RX_OVER               *((volatile uint32_t*)0x40002048)
#define rIC0_CLR_TX_OVER               *((volatile uint32_t*)0x4000204C)
#define rIC0_CLR_RD_REQ                *((volatile uint32_t*)0x40002050)
#define rIC0_CLR_TX_ABRT               *((volatile uint32_t*)0x40002054)
#define rIC0_CLR_STOP_DET              *((volatile uint32_t*)0x40002060)
#define rIC0_CLR_START_DET             *((volatile uint32_t*)0x40002064)
#define rIC0_CLR_GEN_CALL              *((volatile uint32_t*)0x40002068)
#define rIC0_ENABLE                    *((volatile uint32_t*)0x4000206C)
#define rIC0_STATUS                    *((volatile uint32_t*)0x40002070)
#define rIC0_TXFLR                     *((volatile uint32_t*)0x40002074)
#define rIC0_RXFLR                     *((volatile uint32_t*)0x40002078)
#define rIC0_SDA_HOLD                  *((volatile uint32_t*)0x4000207C)
#define rIC0_TX_ABRT_SOURCE            *((volatile uint32_t*)0x40002080)
#define rIC0_SLV_DATA_NACK_ONLY        *((volatile uint32_t*)0x40002084)
	
//I2C1 Register
#define rIC1_CON                       *((volatile uint32_t*)0x40007000)
#define rIC1_TAR                       *((volatile uint32_t*)0x40007004)
#define rIC1_SAR                       *((volatile uint32_t*)0x40007008)	
#define rIC1_HS_MADDR                  *((volatile uint32_t*)0x4000700C)
#define rIC1_DATA_CMD                  *((volatile uint32_t*)0x40007010)
#define rIC1_SS_SCL_HCNT               *((volatile uint32_t*)0x40007014)
#define rIC1_SS_SCL_LCNT               *((volatile uint32_t*)0x40007018)
#define rIC1_FS_SCL_HCNT               *((volatile uint32_t*)0x4000701C)
#define rIC1_FS_SCL_LCNT               *((volatile uint32_t*)0x40007020)
#define rIC1_HS_SCL_HCNT               *((volatile uint32_t*)0x40007024)
#define rIC1_HS_SCL_LCNT               *((volatile uint32_t*)0x40007028)
#define rIC1_INTR_STAT                 *((volatile uint32_t*)0x4000702C)
#define rIC1_INTR_MASK                 *((volatile uint32_t*)0x40007030)	
#define rIC1_RAW_INTR_STAT             *((volatile uint32_t*)0x40007034)
#define rIC1_RX_TL                     *((volatile uint32_t*)0x40007038)
#define rIC1_TX_TL                     *((volatile uint32_t*)0x4000703C)
#define rIC1_CLR_INTR                  *((volatile uint32_t*)0x40007040)
#define rIC1_CLR_RX_UNDER              *((volatile uint32_t*)0x40007044)
#define rIC1_CLR_RX_OVER               *((volatile uint32_t*)0x40007048)
#define rIC1_CLR_TX_OVER               *((volatile uint32_t*)0x4000704C)
#define rIC1_CLR_RD_REQ                *((volatile uint32_t*)0x40007050)
#define rIC1_CLR_TX_ABRT               *((volatile uint32_t*)0x40007054)
#define rIC1_CLR_STOP_DET              *((volatile uint32_t*)0x40007060)
#define rIC1_CLR_START_DET             *((volatile uint32_t*)0x40007064)
#define rIC1_CLR_GEN_CALL              *((volatile uint32_t*)0x40007068)
#define rIC1_ENABLE                    *((volatile uint32_t*)0x4000706C)
#define rIC1_STATUS                    *((volatile uint32_t*)0x40007070)
#define rIC1_TXFLR                     *((volatile uint32_t*)0x40007074)
#define rIC1_RXFLR                     *((volatile uint32_t*)0x40007078)
#define rIC1_SDA_HOLD                  *((volatile uint32_t*)0x4000707C)
#define rIC1_TX_ABRT_SOURCE            *((volatile uint32_t*)0x40007080)
#define rIC1_SLV_DATA_NACK_ONLY        *((volatile uint32_t*)0x40007084)
	
#endif
