{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604218129775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604218129775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 01 13:38:49 2020 " "Processing started: Sun Nov 01 13:38:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604218129775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218129775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Modified -c Modified " "Command: quartus_map --read_settings_files=on --write_settings_files=off Modified -c Modified" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218129775 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604218130462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604218130462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topregisterwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file topregisterwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopRegisterWrapper " "Found entity 1: TopRegisterWrapper" {  } { { "TopRegisterWrapper.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/TopRegisterWrapper.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218141941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218141941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/Processor.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218141941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218141941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_rp_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file module_rp_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Module_RP_CP " "Found entity 1: Module_RP_CP" {  } { { "Module_RP_CP.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/Module_RP_CP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218141976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218141976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_regf.v 1 1 " "Found 1 design units, including 1 entities, in source file module_regf.v" { { "Info" "ISGN_ENTITY_NAME" "1 Module_RegF " "Found entity 1: Module_RegF" {  } { { "Module_RegF.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/Module_RegF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218141993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218141993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file module_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Module_Reg " "Found entity 1: Module_Reg" {  } { { "Module_Reg.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/Module_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218141993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218141993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define.v 0 0 " "Found 0 design units, including 0 entities, in source file define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218141993 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Control_Unit.v(19) " "Verilog HDL information at Control_Unit.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/Control_Unit.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1604218142105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/Control_Unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218142105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218142105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/clkdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218142142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218142142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218142216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218142216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS_MUX " "Found entity 1: BUS_MUX" {  } { { "BUS_MUX.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/BUS_MUX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218142253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218142253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pointer_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file pointer_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pointer_MUX " "Found entity 1: Pointer_MUX" {  } { { "Pointer_MUX.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/Pointer_MUX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218142289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218142289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iram.v 1 1 " "Found 1 design units, including 1 entities, in source file iram.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRAM " "Found entity 1: IRAM" {  } { { "IRAM.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/IRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218142311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218142311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.v 1 1 " "Found 1 design units, including 1 entities, in source file dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAM " "Found entity 1: DRAM" {  } { { "DRAM.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/DRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218142311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218142311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modified.v 1 1 " "Found 1 design units, including 1 entities, in source file modified.v" { { "Info" "ISGN_ENTITY_NAME" "1 Modified " "Found entity 1: Modified" {  } { { "Modified.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/Modified.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218142384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218142384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char7.v 1 1 " "Found 1 design units, including 1 entities, in source file char7.v" { { "Info" "ISGN_ENTITY_NAME" "1 char7 " "Found entity 1: char7" {  } { { "char7.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/char7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218142436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218142436 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604218142823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:clkdiv1 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:clkdiv1\"" {  } { { "Processor.v" "clkdiv1" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/Processor.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218142914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TopRegisterWrapper TopRegisterWrapper:TRW1 " "Elaborating entity \"TopRegisterWrapper\" for hierarchy \"TopRegisterWrapper:TRW1\"" {  } { { "Processor.v" "TRW1" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/Processor.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218143174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_Reg TopRegisterWrapper:TRW1\|Module_Reg:PCreg " "Elaborating entity \"Module_Reg\" for hierarchy \"TopRegisterWrapper:TRW1\|Module_Reg:PCreg\"" {  } { { "TopRegisterWrapper.v" "PCreg" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/TopRegisterWrapper.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218143210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_RP_CP TopRegisterWrapper:TRW1\|Module_RP_CP:RPreg " "Elaborating entity \"Module_RP_CP\" for hierarchy \"TopRegisterWrapper:TRW1\|Module_RP_CP:RPreg\"" {  } { { "TopRegisterWrapper.v" "RPreg" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/TopRegisterWrapper.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218143232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_RegF TopRegisterWrapper:TRW1\|Module_RegF:CIDreg " "Elaborating entity \"Module_RegF\" for hierarchy \"TopRegisterWrapper:TRW1\|Module_RegF:CIDreg\"" {  } { { "TopRegisterWrapper.v" "CIDreg" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/TopRegisterWrapper.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218143268 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din Module_RegF.v(8) " "Verilog HDL Always Construct warning at Module_RegF.v(8): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Module_RegF.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/Module_RegF.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604218143268 "|Processor|TopRegisterWrapper:TRW1|Module_RegF:CIDreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU TopRegisterWrapper:TRW1\|ALU:ALUAC " "Elaborating entity \"ALU\" for hierarchy \"TopRegisterWrapper:TRW1\|ALU:ALUAC\"" {  } { { "TopRegisterWrapper.v" "ALUAC" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/TopRegisterWrapper.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218143284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS_MUX TopRegisterWrapper:TRW1\|BUS_MUX:BUS_MSelect " "Elaborating entity \"BUS_MUX\" for hierarchy \"TopRegisterWrapper:TRW1\|BUS_MUX:BUS_MSelect\"" {  } { { "TopRegisterWrapper.v" "BUS_MSelect" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/TopRegisterWrapper.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218143415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux TopRegisterWrapper:TRW1\|BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"TopRegisterWrapper:TRW1\|BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component\"" {  } { { "BUS_MUX.v" "LPM_MUX_component" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/BUS_MUX.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218144123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopRegisterWrapper:TRW1\|BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"TopRegisterWrapper:TRW1\|BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component\"" {  } { { "BUS_MUX.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/BUS_MUX.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218144432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopRegisterWrapper:TRW1\|BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"TopRegisterWrapper:TRW1\|BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 13 " "Parameter \"lpm_size\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218144432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218144432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218144432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218144432 ""}  } { { "BUS_MUX.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/BUS_MUX.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604218144432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3tc " "Found entity 1: mux_3tc" {  } { { "db/mux_3tc.tdf" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/mux_3tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218144743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218144743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3tc TopRegisterWrapper:TRW1\|BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component\|mux_3tc:auto_generated " "Elaborating entity \"mux_3tc\" for hierarchy \"TopRegisterWrapper:TRW1\|BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component\|mux_3tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218144743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pointer_MUX TopRegisterWrapper:TRW1\|Pointer_MUX:Pointer_MSelect " "Elaborating entity \"Pointer_MUX\" for hierarchy \"TopRegisterWrapper:TRW1\|Pointer_MUX:Pointer_MSelect\"" {  } { { "TopRegisterWrapper.v" "Pointer_MSelect" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/TopRegisterWrapper.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218144776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux TopRegisterWrapper:TRW1\|Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"TopRegisterWrapper:TRW1\|Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component\"" {  } { { "Pointer_MUX.v" "LPM_MUX_component" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/Pointer_MUX.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218145049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopRegisterWrapper:TRW1\|Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"TopRegisterWrapper:TRW1\|Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component\"" {  } { { "Pointer_MUX.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/Pointer_MUX.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218145080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopRegisterWrapper:TRW1\|Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"TopRegisterWrapper:TRW1\|Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218145081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218145081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218145081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218145081 ""}  } { { "Pointer_MUX.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/Pointer_MUX.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604218145081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hrc " "Found entity 1: mux_hrc" {  } { { "db/mux_hrc.tdf" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/mux_hrc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218145129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218145129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hrc TopRegisterWrapper:TRW1\|Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated " "Elaborating entity \"mux_hrc\" for hierarchy \"TopRegisterWrapper:TRW1\|Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218145129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit TopRegisterWrapper:TRW1\|Control_Unit:Control_Unit1 " "Elaborating entity \"Control_Unit\" for hierarchy \"TopRegisterWrapper:TRW1\|Control_Unit:Control_Unit1\"" {  } { { "TopRegisterWrapper.v" "Control_Unit1" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/TopRegisterWrapper.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218145142 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Control_Unit.v(560) " "Verilog HDL Case Statement warning at Control_Unit.v(560): case item expression covers a value already covered by a previous case item" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/Control_Unit.v" 560 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604218145145 "|Processor|TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRAM IRAM:IRAM1 " "Elaborating entity \"IRAM\" for hierarchy \"IRAM:IRAM1\"" {  } { { "Processor.v" "IRAM1" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/Processor.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218145198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IRAM:IRAM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IRAM:IRAM1\|altsyncram:altsyncram_component\"" {  } { { "IRAM.v" "altsyncram_component" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/IRAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218146429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IRAM:IRAM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IRAM:IRAM1\|altsyncram:altsyncram_component\"" {  } { { "IRAM.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/IRAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218146524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IRAM:IRAM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"IRAM:IRAM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218146524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218146524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file IRAM_Init.mif " "Parameter \"init_file\" = \"IRAM_Init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218146524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218146524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IRAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218146524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218146524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218146524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218146524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218146524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218146524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218146524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218146524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218146524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218146524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218146524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218146524 ""}  } { { "IRAM.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/IRAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604218146524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hdm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hdm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hdm1 " "Found entity 1: altsyncram_hdm1" {  } { { "db/altsyncram_hdm1.tdf" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/altsyncram_hdm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218146629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218146629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hdm1 IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_hdm1:auto_generated " "Elaborating entity \"altsyncram_hdm1\" for hierarchy \"IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_hdm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218146629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6jc2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6jc2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6jc2 " "Found entity 1: altsyncram_6jc2" {  } { { "db/altsyncram_6jc2.tdf" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/altsyncram_6jc2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218146719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218146719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6jc2 IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_hdm1:auto_generated\|altsyncram_6jc2:altsyncram1 " "Elaborating entity \"altsyncram_6jc2\" for hierarchy \"IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_hdm1:auto_generated\|altsyncram_6jc2:altsyncram1\"" {  } { { "db/altsyncram_hdm1.tdf" "altsyncram1" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/altsyncram_hdm1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218146719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_hdm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_hdm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hdm1.tdf" "mgl_prim2" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/altsyncram_hdm1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218148833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_hdm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_hdm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hdm1.tdf" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/altsyncram_hdm1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218148864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_hdm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_hdm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218148864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218148864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218148864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1230127437 " "Parameter \"NODE_NAME\" = \"1230127437\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218148864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218148864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218148864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218148864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218148864 ""}  } { { "db/altsyncram_hdm1.tdf" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/altsyncram_hdm1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604218148864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_hdm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_hdm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218149070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_hdm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_hdm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218149221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_hdm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_hdm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218149359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRAM DRAM:DRAM1 " "Elaborating entity \"DRAM\" for hierarchy \"DRAM:DRAM1\"" {  } { { "Processor.v" "DRAM1" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/Processor.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218149425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DRAM:DRAM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DRAM:DRAM1\|altsyncram:altsyncram_component\"" {  } { { "DRAM.v" "altsyncram_component" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/DRAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218149641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DRAM:DRAM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DRAM:DRAM1\|altsyncram:altsyncram_component\"" {  } { { "DRAM.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/DRAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218149688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DRAM:DRAM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"DRAM:DRAM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DRAM_Init.mif " "Parameter \"init_file\" = \"DRAM_Init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=Dram " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=Dram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149688 ""}  } { { "DRAM.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/DRAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604218149688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7dm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7dm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7dm1 " "Found entity 1: altsyncram_7dm1" {  } { { "db/altsyncram_7dm1.tdf" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/altsyncram_7dm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218149736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218149736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7dm1 DRAM:DRAM1\|altsyncram:altsyncram_component\|altsyncram_7dm1:auto_generated " "Elaborating entity \"altsyncram_7dm1\" for hierarchy \"DRAM:DRAM1\|altsyncram:altsyncram_component\|altsyncram_7dm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218149736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jc2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jc2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jc2 " "Found entity 1: altsyncram_1jc2" {  } { { "db/altsyncram_1jc2.tdf" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/altsyncram_1jc2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218149826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218149826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1jc2 DRAM:DRAM1\|altsyncram:altsyncram_component\|altsyncram_7dm1:auto_generated\|altsyncram_1jc2:altsyncram1 " "Elaborating entity \"altsyncram_1jc2\" for hierarchy \"DRAM:DRAM1\|altsyncram:altsyncram_component\|altsyncram_7dm1:auto_generated\|altsyncram_1jc2:altsyncram1\"" {  } { { "db/altsyncram_7dm1.tdf" "altsyncram1" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/altsyncram_7dm1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218149827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DRAM:DRAM1\|altsyncram:altsyncram_component\|altsyncram_7dm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DRAM:DRAM1\|altsyncram:altsyncram_component\|altsyncram_7dm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7dm1.tdf" "mgl_prim2" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/altsyncram_7dm1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218149886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DRAM:DRAM1\|altsyncram:altsyncram_component\|altsyncram_7dm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"DRAM:DRAM1\|altsyncram:altsyncram_component\|altsyncram_7dm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7dm1.tdf" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/altsyncram_7dm1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218149907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DRAM:DRAM1\|altsyncram:altsyncram_component\|altsyncram_7dm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"DRAM:DRAM1\|altsyncram:altsyncram_component\|altsyncram_7dm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1148346733 " "Parameter \"NODE_NAME\" = \"1148346733\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218149907 ""}  } { { "db/altsyncram_7dm1.tdf" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/altsyncram_7dm1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604218149907 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1604218150418 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.11.01.13:39:15 Progress: Loading sld30ce387f/alt_sld_fab_wrapper_hw.tcl " "2020.11.01.13:39:15 Progress: Loading sld30ce387f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218155062 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218158533 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218158741 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218161934 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218162180 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218162357 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218162564 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218162601 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218162602 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1604218163473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30ce387f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30ce387f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld30ce387f/alt_sld_fab.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/ip/sld30ce387f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218163736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218163736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30ce387f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30ce387f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld30ce387f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/ip/sld30ce387f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218163840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218163840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30ce387f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30ce387f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld30ce387f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/ip/sld30ce387f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218163994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218163994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30ce387f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30ce387f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld30ce387f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/ip/sld30ce387f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218164080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218164080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30ce387f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld30ce387f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld30ce387f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/ip/sld30ce387f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218164184 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld30ce387f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/ip/sld30ce387f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218164184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218164184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30ce387f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30ce387f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld30ce387f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/ip/sld30ce387f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218164263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218164263 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TopRegisterWrapper:TRW1\|Control_Unit:Control_Unit1\|WideOr7_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopRegisterWrapper:TRW1\|Control_Unit:Control_Unit1\|WideOr7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604218166550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 19 " "Parameter WIDTH_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604218166550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604218166550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604218166550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604218166550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604218166550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Modified.Processor0.rtl.mif " "Parameter INIT_FILE set to Modified.Processor0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604218166550 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604218166550 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1604218166550 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "TopRegisterWrapper:TRW1\|ALU:ALUAC\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TopRegisterWrapper:TRW1\|ALU:ALUAC\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/ALU.v" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604218166587 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TopRegisterWrapper:TRW1\|ALU:ALUAC\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TopRegisterWrapper:TRW1\|ALU:ALUAC\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/ALU.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604218166587 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TopRegisterWrapper:TRW1\|ALU:ALUAC\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TopRegisterWrapper:TRW1\|ALU:ALUAC\|Mod0\"" {  } { { "ALU.v" "Mod0" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/ALU.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604218166587 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1604218166587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopRegisterWrapper:TRW1\|Control_Unit:Control_Unit1\|altsyncram:WideOr7_rtl_0 " "Elaborated megafunction instantiation \"TopRegisterWrapper:TRW1\|Control_Unit:Control_Unit1\|altsyncram:WideOr7_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218166671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopRegisterWrapper:TRW1\|Control_Unit:Control_Unit1\|altsyncram:WideOr7_rtl_0 " "Instantiated megafunction \"TopRegisterWrapper:TRW1\|Control_Unit:Control_Unit1\|altsyncram:WideOr7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218166672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 19 " "Parameter \"WIDTH_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218166672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218166672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218166672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218166672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218166672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Modified.Processor0.rtl.mif " "Parameter \"INIT_FILE\" = \"Modified.Processor0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218166672 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604218166672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_avv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_avv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_avv " "Found entity 1: altsyncram_avv" {  } { { "db/altsyncram_avv.tdf" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/altsyncram_avv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218166716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218166716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopRegisterWrapper:TRW1\|ALU:ALUAC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TopRegisterWrapper:TRW1\|ALU:ALUAC\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/ALU.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218167046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopRegisterWrapper:TRW1\|ALU:ALUAC\|lpm_mult:Mult0 " "Instantiated megafunction \"TopRegisterWrapper:TRW1\|ALU:ALUAC\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218167046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218167046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218167046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218167046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218167046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218167046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218167046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218167046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218167046 ""}  } { { "ALU.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/ALU.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604218167046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/mult_aat.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218167120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218167120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopRegisterWrapper:TRW1\|ALU:ALUAC\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"TopRegisterWrapper:TRW1\|ALU:ALUAC\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/ALU.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218167642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopRegisterWrapper:TRW1\|ALU:ALUAC\|lpm_divide:Div0 " "Instantiated megafunction \"TopRegisterWrapper:TRW1\|ALU:ALUAC\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218167642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218167642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218167642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218167642 ""}  } { { "ALU.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/ALU.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604218167642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/lpm_divide_nhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218167722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218167722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218167772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218167772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218167878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218167878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218168141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218168141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218168201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218168201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopRegisterWrapper:TRW1\|ALU:ALUAC\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"TopRegisterWrapper:TRW1\|ALU:ALUAC\|lpm_divide:Mod0\"" {  } { { "ALU.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/ALU.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218168349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopRegisterWrapper:TRW1\|ALU:ALUAC\|lpm_divide:Mod0 " "Instantiated megafunction \"TopRegisterWrapper:TRW1\|ALU:ALUAC\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218168349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218168349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218168349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604218168349 ""}  } { { "ALU.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/ALU.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604218168349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/db/lpm_divide_q9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604218168390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218168390 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1604218168830 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218169578 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/output_files/Modified.map.smsg " "Generated suppressed messages file C:/Users/dinid/Documents/GitHub/FPGA-processor-design/new/chech/modify/output_files/Modified.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218171412 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604218173030 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604218173030 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "990 " "Implemented 990 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604218174275 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604218174275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "945 " "Implemented 945 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604218174275 ""} { "Info" "ICUT_CUT_TM_RAMS" "35 " "Implemented 35 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1604218174275 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1604218174275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604218174275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604218174317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 01 13:39:34 2020 " "Processing ended: Sun Nov 01 13:39:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604218174317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604218174317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604218174317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604218174317 ""}
