# Routing Mux Bits
.mux S1E1_CLKFB
G_TECLK0 F2B26 F2B28
G_TECLK1 F2B26 F2B27
S1E1_CLKINTFB -
S1E1_JCLKFB0 -
S1E1_JCLKFB1 F2B26
S1E1_JCLKFB2 F2B27
S1E1_JCLKFB4 F2B28

.mux S1E1_JCLKOP_PLL
S1E1_CLKI_PLL F3B18 F3B48

.mux S1E1_JCLKOS2_PLL
S1E1_CLKI_PLL F3B29 F3B50

.mux S1E1_JCLKOS3_PLL
S1E1_CLKI_PLL F3B26 F3B51

.mux S1E1_JCLKOS_PLL
S1E1_CLKI_PLL F3B22 F3B49

.mux S1E1_REFCLK0
S1E1_JREFCLK0 -
S1E1_JREFCLK1_0 F2B22
S1E1_JREFCLK2_0 F2B23
S1E1_JREFCLK3 F2B22 F2B23
S1E1_JREFCLK4 F2B24
S1E1_JREFCLK5 F2B22 F2B24
S1E1_JREFCLK6 F2B23 F2B24
S1E1_JREFCLK7 F2B22 F2B23 F2B24

.mux S1E1_REFCLK1
S1E1_JREFCLK0 -
S1E1_JREFCLK1_1 F2B18
S1E1_JREFCLK2_1 F2B19
S1E1_JREFCLK3 F2B18 F2B19
S1E1_JREFCLK4 F2B20
S1E1_JREFCLK5 F2B18 F2B20
S1E1_JREFCLK6 F2B19 F2B20
S1E1_JREFCLK7 F2B18 F2B19 F2B20


# Non-Routing Configuration
.config CLKFB_DIV 0000000
F2B42
F2B43
F2B44
F2B45
F2B46
F2B47
F2B48

.config CLKI_DIV 0000000
F2B34
F2B35
F2B36
F2B37
F2B38
F2B39
F2B40

.config CLKOP_CPHASE 0000000
F5B28
F5B29
F5B30
F5B31
F5B32
F5B33
F5B34

.config CLKOP_DIV 0000000
F4B14
F4B15
F4B16
F4B17
F4B18
F4B19
F4B20

.config CLKOP_FPHASE 000
F4B46
F4B47
F4B48

.config CLKOS2_CPHASE 0000000
F5B44
F5B45
F5B46
F5B47
F5B48
F5B49
F5B50

.config CLKOS2_DIV 0000000
F4B30
F4B31
F4B32
F4B33
F4B34
F4B35
F4B36

.config CLKOS2_FPHASE 000
F4B54
F4B55
F4B56

.config CLKOS3_CPHASE 0000000
F5B52
F5B53
F5B54
F5B55
F5B56
F5B57
F4B12

.config CLKOS3_DIV 0000000
F4B38
F4B39
F4B40
F4B41
F4B42
F4B43
F4B44

.config CLKOS3_FPHASE 000
F3B12
F3B13
F3B14

.config CLKOS_CPHASE 0000000
F5B36
F5B37
F5B38
F5B39
F5B40
F5B41
F5B42

.config CLKOS_DIV 0000000
F4B22
F4B23
F4B24
F4B25
F4B26
F4B27
F4B28

.config CLKOS_FPHASE 000
F4B50
F4B51
F4B52

.config FRACN_DIV 0000000000000000
F5B12
F5B13
F5B14
F5B15
F5B16
F5B17
F5B18
F5B19
F5B20
F5B21
F5B22
F5B23
F5B24
F5B25
F5B26
F5B27

.config FRACN_ORDER 00
F2B32
F2B33

.config FREQ_LOCK_ACCURACY 00
F3B30
F3B31

.config GMC_GAIN 000
F2B50
F2B51
F2B52

.config GMC_TEST 0000
F1B40
F1B41
F1B42
F1B43

.config ICP_CURRENT 00000
F1B12
F1B13
F1B14
F1B15
F1B16

.config KVCO 000
F1B17
F1B18
F1B19

.config LPF_CAPACITOR 00
F1B44
F1B45

.config LPF_RESISTOR 0000000
F1B20
F1B21
F1B22
F1B23
F1B24
F1B25
F1B26

.config MFG1_TEST 000
F1B28
F1B29
F1B30

.config MFG2_TEST 000
F1B31
F1B32
F1B33

.config MFG_ENABLE_FILTEROPAMP 0
F2B54

.config MFG_EN_UP 0
F2B21

.config MFG_FLOAT_ICP 0
F2B53

.config MFG_FORCE_VFILTER 0
F2B49

.config MFG_GMCREF_SEL 00
F1B34
F1B35

.config MFG_GMC_PRESET 0
F1B27

.config MFG_GMC_RESET 0
F2B41

.config MFG_ICP_TEST 0
F2B55

.config MFG_LF_PRESET 0
F2B57

.config MFG_LF_RESET 0
F2B56

.config MFG_LF_RESGRND 0
F2B25

.config PLL_LOCK_MODE 000
F3B52
F3B53
F3B54

.config PREDIVIDER_MUXA1 00
F3B38
F3B39

.config PREDIVIDER_MUXB1 00
F3B36
F3B37

.config PREDIVIDER_MUXC1 00
F3B34
F3B35

.config PREDIVIDER_MUXD1 00
F3B32
F3B33

.config_enum CLKOP_ENABLE DISABLED
DISABLED -
ENABLED F3B48

.config_enum CLKOP_TRIM_DELAY 0
0 !F2B14 !F2B15 !F2B16 !F2B17 !F3B44 !F3B45 !F3B46
1 F2B14 F2B15 F2B16 F2B17 F3B44 !F3B45 !F3B46
2 F2B14 F2B15 F2B16 F2B17 !F3B44 F3B45 !F3B46
4 F2B14 F2B15 F2B16 F2B17 !F3B44 !F3B45 F3B46

.config_enum CLKOP_TRIM_POL FALLING
FALLING !F3B47
RISING F3B47

.config_enum CLKOS2_ENABLE DISABLED
DISABLED -
ENABLED F3B50

.config_enum CLKOS3_ENABLE DISABLED
DISABLED -
ENABLED F3B51

.config_enum CLKOS_ENABLE DISABLED
DISABLED -
ENABLED F3B49

.config_enum CLKOS_TRIM_DELAY 0
0 !F2B15 !F3B40 !F3B41 !F3B42
1 F2B15 F3B40 !F3B41 !F3B42
2 F2B15 !F3B40 F3B41 !F3B42
4 F2B15 !F3B40 !F3B41 F3B42

.config_enum CLKOS_TRIM_POL FALLING
FALLING !F3B43
RISING F3B43

.config_enum CLOCK_ENABLE_PORTS ENABLED
DISABLED F3B48 F3B49 F3B50 F3B51
ENABLED -

.config_enum DCRST_ENA DISABLED
DISABLED !F3B15
ENABLED F3B15

.config_enum DDRST_ENA DISABLED
DISABLED !F3B23
ENABLED F3B23

.config_enum DPHASE_SOURCE DISABLED
DISABLED !F3B55
ENABLED F3B55

.config_enum FEEDBK_PATH USERCLOCK
CLKOP -
CLKOS -
CLKOS2 -
CLKOS3 -
INT_DIVA F2B26 F2B27 F2B29
INT_DIVB F2B27 F2B29 F2B30
INT_DIVC F2B26 F2B29 F2B31
INT_DIVD F2B29 F2B30 F2B31
USERCLOCK -

.config_enum FRACN_ENABLE DISABLED
DISABLED -
ENABLED F4B13

.config_enum INTFB_WAKE DISABLED
DISABLED !F3B19
ENABLED F3B19

.config_enum INT_LOCK_STICKY DISABLED
DISABLED !F4B49
ENABLED F4B49

.config_enum MODE NONE
EHXPLLJ F5B43
NONE -

.config_enum MRST_ENA DISABLED
DISABLED !F4B37
ENABLED F4B37

.config_enum OUTDIVIDER_MUXA2 DIVA
DIVA -
REFCLK F3B18

.config_enum OUTDIVIDER_MUXB2 DIVB
DIVB -
REFCLK F3B22

.config_enum OUTDIVIDER_MUXC2 DIVC
DIVC -
REFCLK F3B29

.config_enum OUTDIVIDER_MUXD2 DIVD
DIVD -
REFCLK F3B26

.config_enum PLLRST_ENA DISABLED
DISABLED !F4B29
ENABLED F4B29

.config_enum PLL_EXPERT DISABLED
DISABLED -
ENABLED F0B13

.config_enum PLL_USE_WB DISABLED
DISABLED -
ENABLED F0B12

.config_enum REFIN_RESET DISABLED
DISABLED !F4B21
ENABLED F4B21

.config_enum STDBY_ENABLE DISABLED
DISABLED !F4B45
ENABLED F4B45

.config_enum SYNC_ENABLE DISABLED
DISABLED !F4B53
ENABLED F4B53

.config_enum VCO_BYPASS_A0 ENABLED
DISABLED F1B36
ENABLED -

.config_enum VCO_BYPASS_B0 ENABLED
DISABLED F1B37
ENABLED -

.config_enum VCO_BYPASS_C0 ENABLED
DISABLED F1B38
ENABLED -

.config_enum VCO_BYPASS_D0 ENABLED
DISABLED F1B39
ENABLED -


# Fixed Connections
.fixed_conn 1200_S11E12_JA0_CLKFBBUF S1E1_JCLKOP_PLL

.fixed_conn 1200_S11E12_JPLLCLKOP0 S1E1_JCLKOP_PLL

.fixed_conn 1200_S11E12_JPLLCLKOS0 S1E1_JCLKOS_PLL

.fixed_conn 1200_S1E12_JPLLCLKOP0 S1E1_JCLKOP_PLL

.fixed_conn 1200_S1E12_JPLLCLKOS0 S1E1_JCLKOS_PLL

.fixed_conn 1200_S1E3_JPLL0ACKI_EFB S1E1_JPLLACK_PLL

.fixed_conn 1200_S1E3_JPLL0DATI0_EFB S1E1_JPLLDATO0_PLL

.fixed_conn 1200_S1E3_JPLL0DATI1_EFB S1E1_JPLLDATO1_PLL

.fixed_conn 1200_S1E3_JPLL0DATI2_EFB S1E1_JPLLDATO2_PLL

.fixed_conn 1200_S1E3_JPLL0DATI3_EFB S1E1_JPLLDATO3_PLL

.fixed_conn 1200_S1E3_JPLL0DATI4_EFB S1E1_JPLLDATO4_PLL

.fixed_conn 1200_S1E3_JPLL0DATI5_EFB S1E1_JPLLDATO5_PLL

.fixed_conn 1200_S1E3_JPLL0DATI6_EFB S1E1_JPLLDATO6_PLL

.fixed_conn 1200_S1E3_JPLL0DATI7_EFB S1E1_JPLLDATO7_PLL

.fixed_conn 2000_S14E13_JA0_CLKFBBUF S1E1_JCLKOP_PLL

.fixed_conn 2000_S14E13_JPLLCLKOP0 S1E1_JCLKOP_PLL

.fixed_conn 2000_S14E13_JPLLCLKOS0 S1E1_JCLKOS_PLL

.fixed_conn 2000_S1E13_JPLLCLKOP0 S1E1_JCLKOP_PLL

.fixed_conn 2000_S1E13_JPLLCLKOS0 S1E1_JCLKOS_PLL

.fixed_conn 2000_S1E3_JPLL0ACKI_EFB S1E1_JPLLACK_PLL

.fixed_conn 2000_S1E3_JPLL0DATI0_EFB S1E1_JPLLDATO0_PLL

.fixed_conn 2000_S1E3_JPLL0DATI1_EFB S1E1_JPLLDATO1_PLL

.fixed_conn 2000_S1E3_JPLL0DATI2_EFB S1E1_JPLLDATO2_PLL

.fixed_conn 2000_S1E3_JPLL0DATI3_EFB S1E1_JPLLDATO3_PLL

.fixed_conn 2000_S1E3_JPLL0DATI4_EFB S1E1_JPLLDATO4_PLL

.fixed_conn 2000_S1E3_JPLL0DATI5_EFB S1E1_JPLLDATO5_PLL

.fixed_conn 2000_S1E3_JPLL0DATI6_EFB S1E1_JPLLDATO6_PLL

.fixed_conn 2000_S1E3_JPLL0DATI7_EFB S1E1_JPLLDATO7_PLL

.fixed_conn 4000_S1E15_JPLLCLKOP0 S1E1_JCLKOP_PLL

.fixed_conn 4000_S1E15_JPLLCLKOS0 S1E1_JCLKOS_PLL

.fixed_conn 4000_S1E3_JPLL0ACKI S1E1_JPLLACK_PLL

.fixed_conn 4000_S1E3_JPLL0DATI0 S1E1_JPLLDATO0_PLL

.fixed_conn 4000_S1E3_JPLL0DATI1 S1E1_JPLLDATO1_PLL

.fixed_conn 4000_S1E3_JPLL0DATI2 S1E1_JPLLDATO2_PLL

.fixed_conn 4000_S1E3_JPLL0DATI3 S1E1_JPLLDATO3_PLL

.fixed_conn 4000_S1E3_JPLL0DATI4 S1E1_JPLLDATO4_PLL

.fixed_conn 4000_S1E3_JPLL0DATI5 S1E1_JPLLDATO5_PLL

.fixed_conn 4000_S1E3_JPLL0DATI6 S1E1_JPLLDATO6_PLL

.fixed_conn 4000_S1E3_JPLL0DATI7 S1E1_JPLLDATO7_PLL

.fixed_conn 4000_S21E15_JA0_CLKFBBUF S1E1_JCLKOP_PLL

.fixed_conn 4000_S21E15_JPLLCLKOP0 S1E1_JCLKOP_PLL

.fixed_conn 4000_S21E15_JPLLCLKOS0 S1E1_JCLKOS_PLL

.fixed_conn 7000_S1E18_JPLLCLKOP0 S1E1_JCLKOP_PLL

.fixed_conn 7000_S1E18_JPLLCLKOS0 S1E1_JCLKOS_PLL

.fixed_conn 7000_S1E3_JPLL0ACKI S1E1_JPLLACK_PLL

.fixed_conn 7000_S1E3_JPLL0DATI0 S1E1_JPLLDATO0_PLL

.fixed_conn 7000_S1E3_JPLL0DATI1 S1E1_JPLLDATO1_PLL

.fixed_conn 7000_S1E3_JPLL0DATI2 S1E1_JPLLDATO2_PLL

.fixed_conn 7000_S1E3_JPLL0DATI3 S1E1_JPLLDATO3_PLL

.fixed_conn 7000_S1E3_JPLL0DATI4 S1E1_JPLLDATO4_PLL

.fixed_conn 7000_S1E3_JPLL0DATI5 S1E1_JPLLDATO5_PLL

.fixed_conn 7000_S1E3_JPLL0DATI6 S1E1_JPLLDATO6_PLL

.fixed_conn 7000_S1E3_JPLL0DATI7 S1E1_JPLLDATO7_PLL

.fixed_conn 7000_S26E18_JA0_CLKFBBUF S1E1_JCLKOP_PLL

.fixed_conn 7000_S26E18_JPLLCLKOP0 S1E1_JCLKOP_PLL

.fixed_conn 7000_S26E18_JPLLCLKOS0 S1E1_JCLKOS_PLL

.fixed_conn G_JLPLLCLK0 S1E1_JCLKOP_PLL

.fixed_conn G_JLPLLCLK1 S1E1_JCLKOS_PLL

.fixed_conn G_JLPLLCLK2 S1E1_JCLKOS2_PLL

.fixed_conn G_JLPLLCLK3 S1E1_JCLKOS3_PLL

.fixed_conn S1E1_CLK0_PLLREFCS S1E1_REFCLK0

.fixed_conn S1E1_CLK1_PLLREFCS S1E1_REFCLK1

.fixed_conn S1E1_CLKFB_PLL S1E1_CLKFB

.fixed_conn S1E1_CLKINTFB S1E1_CLKINTFB_PLL

.fixed_conn S1E1_CLKI_PLL S1E1_PLLCSOUT_PLLREFCS

.fixed_conn S1E1_JCLKFB1 S1E1_JCLK1

.fixed_conn S1E1_JCLKFB2 1200_S11E12_JPLLCLKFB1

.fixed_conn S1E1_JCLKFB2 2000_S14E13_JPLLCLKFB1

.fixed_conn S1E1_JCLKFB2 4000_S21E15_JPLLCLKFB1

.fixed_conn S1E1_JCLKFB2 7000_S26E18_JPLLCLKFB1

.fixed_conn S1E1_JCLKFB4 1200_S11E12_JPLLCLKFB0

.fixed_conn S1E1_JCLKFB4 2000_S14E13_JPLLCLKFB0

.fixed_conn S1E1_JCLKFB4 4000_S21E15_JPLLCLKFB0

.fixed_conn S1E1_JCLKFB4 7000_S26E18_JPLLCLKFB0

.fixed_conn S1E1_JENCLKOP_PLL S1E1_JD2

.fixed_conn S1E1_JENCLKOS2_PLL S1E1_JB3

.fixed_conn S1E1_JENCLKOS3_PLL S1E1_JC3

.fixed_conn S1E1_JENCLKOS_PLL S1E1_JA3

.fixed_conn S1E1_JF0 S1E1_JCLKOP_PLL

.fixed_conn S1E1_JF2 S1E1_JCLKOS_PLL

.fixed_conn S1E1_JF4 S1E1_JCLKOS2_PLL

.fixed_conn S1E1_JF6 S1E1_JCLKOS3_PLL

.fixed_conn S1E1_JLOADREG_PLL S1E1_JD3

.fixed_conn S1E1_JPHASEDIR_PLL S1E1_JD4

.fixed_conn S1E1_JPHASESEL0_PLL S1E1_JB4

.fixed_conn S1E1_JPHASESEL1_PLL S1E1_JA4

.fixed_conn S1E1_JPHASESTEP_PLL S1E1_JC4

.fixed_conn S1E1_JPLLADDR0_PLL 1200_S1E3_JPLLADRO0_EFB

.fixed_conn S1E1_JPLLADDR0_PLL 2000_S1E3_JPLLADRO0_EFB

.fixed_conn S1E1_JPLLADDR0_PLL 4000_S1E3_JPLLADRO0_EFB

.fixed_conn S1E1_JPLLADDR0_PLL 7000_S1E3_JPLLADRO0_EFB

.fixed_conn S1E1_JPLLADDR1_PLL 1200_S1E3_JPLLADRO1_EFB

.fixed_conn S1E1_JPLLADDR1_PLL 2000_S1E3_JPLLADRO1_EFB

.fixed_conn S1E1_JPLLADDR1_PLL 4000_S1E3_JPLLADRO1_EFB

.fixed_conn S1E1_JPLLADDR1_PLL 7000_S1E3_JPLLADRO1_EFB

.fixed_conn S1E1_JPLLADDR2_PLL 1200_S1E3_JPLLADRO2_EFB

.fixed_conn S1E1_JPLLADDR2_PLL 2000_S1E3_JPLLADRO2_EFB

.fixed_conn S1E1_JPLLADDR2_PLL 4000_S1E3_JPLLADRO2_EFB

.fixed_conn S1E1_JPLLADDR2_PLL 7000_S1E3_JPLLADRO2_EFB

.fixed_conn S1E1_JPLLADDR3_PLL 1200_S1E3_JPLLADRO3_EFB

.fixed_conn S1E1_JPLLADDR3_PLL 2000_S1E3_JPLLADRO3_EFB

.fixed_conn S1E1_JPLLADDR3_PLL 4000_S1E3_JPLLADRO3_EFB

.fixed_conn S1E1_JPLLADDR3_PLL 7000_S1E3_JPLLADRO3_EFB

.fixed_conn S1E1_JPLLADDR4_PLL 1200_S1E3_JPLLADRO4_EFB

.fixed_conn S1E1_JPLLADDR4_PLL 2000_S1E3_JPLLADRO4_EFB

.fixed_conn S1E1_JPLLADDR4_PLL 4000_S1E3_JPLLADRO4_EFB

.fixed_conn S1E1_JPLLADDR4_PLL 7000_S1E3_JPLLADRO4_EFB

.fixed_conn S1E1_JPLLCLK_PLL 1200_S1E3_JPLLCLKO_EFB

.fixed_conn S1E1_JPLLCLK_PLL 2000_S1E3_JPLLCLKO_EFB

.fixed_conn S1E1_JPLLCLK_PLL 4000_S1E3_JPLLCLKO_EFB

.fixed_conn S1E1_JPLLCLK_PLL 7000_S1E3_JPLLCLKO_EFB

.fixed_conn S1E1_JPLLDATI0_PLL 1200_S1E3_JPLLDATO0_EFB

.fixed_conn S1E1_JPLLDATI0_PLL 2000_S1E3_JPLLDATO0_EFB

.fixed_conn S1E1_JPLLDATI0_PLL 4000_S1E3_JPLLDATO0_EFB

.fixed_conn S1E1_JPLLDATI0_PLL 7000_S1E3_JPLLDATO0_EFB

.fixed_conn S1E1_JPLLDATI1_PLL 1200_S1E3_JPLLDATO1_EFB

.fixed_conn S1E1_JPLLDATI1_PLL 2000_S1E3_JPLLDATO1_EFB

.fixed_conn S1E1_JPLLDATI1_PLL 4000_S1E3_JPLLDATO1_EFB

.fixed_conn S1E1_JPLLDATI1_PLL 7000_S1E3_JPLLDATO1_EFB

.fixed_conn S1E1_JPLLDATI2_PLL 1200_S1E3_JPLLDATO2_EFB

.fixed_conn S1E1_JPLLDATI2_PLL 2000_S1E3_JPLLDATO2_EFB

.fixed_conn S1E1_JPLLDATI2_PLL 4000_S1E3_JPLLDATO2_EFB

.fixed_conn S1E1_JPLLDATI2_PLL 7000_S1E3_JPLLDATO2_EFB

.fixed_conn S1E1_JPLLDATI3_PLL 1200_S1E3_JPLLDATO3_EFB

.fixed_conn S1E1_JPLLDATI3_PLL 2000_S1E3_JPLLDATO3_EFB

.fixed_conn S1E1_JPLLDATI3_PLL 4000_S1E3_JPLLDATO3_EFB

.fixed_conn S1E1_JPLLDATI3_PLL 7000_S1E3_JPLLDATO3_EFB

.fixed_conn S1E1_JPLLDATI4_PLL 1200_S1E3_JPLLDATO4_EFB

.fixed_conn S1E1_JPLLDATI4_PLL 2000_S1E3_JPLLDATO4_EFB

.fixed_conn S1E1_JPLLDATI4_PLL 4000_S1E3_JPLLDATO4_EFB

.fixed_conn S1E1_JPLLDATI4_PLL 7000_S1E3_JPLLDATO4_EFB

.fixed_conn S1E1_JPLLDATI5_PLL 1200_S1E3_JPLLDATO5_EFB

.fixed_conn S1E1_JPLLDATI5_PLL 2000_S1E3_JPLLDATO5_EFB

.fixed_conn S1E1_JPLLDATI5_PLL 4000_S1E3_JPLLDATO5_EFB

.fixed_conn S1E1_JPLLDATI5_PLL 7000_S1E3_JPLLDATO5_EFB

.fixed_conn S1E1_JPLLDATI6_PLL 1200_S1E3_JPLLDATO6_EFB

.fixed_conn S1E1_JPLLDATI6_PLL 2000_S1E3_JPLLDATO6_EFB

.fixed_conn S1E1_JPLLDATI6_PLL 4000_S1E3_JPLLDATO6_EFB

.fixed_conn S1E1_JPLLDATI6_PLL 7000_S1E3_JPLLDATO6_EFB

.fixed_conn S1E1_JPLLDATI7_PLL 1200_S1E3_JPLLDATO7_EFB

.fixed_conn S1E1_JPLLDATI7_PLL 2000_S1E3_JPLLDATO7_EFB

.fixed_conn S1E1_JPLLDATI7_PLL 4000_S1E3_JPLLDATO7_EFB

.fixed_conn S1E1_JPLLDATI7_PLL 7000_S1E3_JPLLDATO7_EFB

.fixed_conn S1E1_JPLLRST_PLL 1200_S1E3_JPLLRSTO_EFB

.fixed_conn S1E1_JPLLRST_PLL 2000_S1E3_JPLLRSTO_EFB

.fixed_conn S1E1_JPLLRST_PLL 4000_S1E3_JPLLRSTO_EFB

.fixed_conn S1E1_JPLLRST_PLL 7000_S1E3_JPLLRSTO_EFB

.fixed_conn S1E1_JPLLSTB_PLL 1200_S1E3_JPLL0STBO_EFB

.fixed_conn S1E1_JPLLSTB_PLL 2000_S1E3_JPLL0STBO_EFB

.fixed_conn S1E1_JPLLSTB_PLL 4000_S1E3_JPLL0STBOMUX

.fixed_conn S1E1_JPLLSTB_PLL 7000_S1E3_JPLL0STBOMUX

.fixed_conn S1E1_JPLLWAKESYNC_PLL S1E1_JC2

.fixed_conn S1E1_JPLLWE_PLL 1200_S1E3_JPLLWEO_EFB

.fixed_conn S1E1_JPLLWE_PLL 2000_S1E3_JPLLWEO_EFB

.fixed_conn S1E1_JPLLWE_PLL 4000_S1E3_JPLLWEO_EFB

.fixed_conn S1E1_JPLLWE_PLL 7000_S1E3_JPLLWEO_EFB

.fixed_conn S1E1_JQ0 S1E1_JREFCLK_PLL

.fixed_conn S1E1_JQ2 S1E1_JLOCK_PLL

.fixed_conn S1E1_JQ4 S1E1_JINTLOCK_PLL

.fixed_conn S1E1_JQ6 S1E1_JDPHSRC_PLL

.fixed_conn S1E1_JREFCLK0 G_JOSC_OSC

.fixed_conn S1E1_JREFCLK1_0 S1E1_JA0

.fixed_conn S1E1_JREFCLK1_1 S1E2_JA0

.fixed_conn S1E1_JREFCLK2_0 S1E1_JCLK0

.fixed_conn S1E1_JREFCLK2_1 S1E2_JCLK0

.fixed_conn S1E1_JREFCLK_PLL S1E1_CLKI_PLL

.fixed_conn S1E1_JRESETC_PLL S1E1_JD1

.fixed_conn S1E1_JRESETD_PLL S1E1_JA2

.fixed_conn S1E1_JRESETM_PLL S1E1_JC1

.fixed_conn S1E1_JRST_PLL S1E1_JB1

.fixed_conn S1E1_JSEL_PLLREFCS S1E1_JB2

.fixed_conn S1E1_JSTDBY_PLL S1E1_JLSR0

.fixed_conn S1E1_PLLCSOUT_PLLREFCS S1E1_CLK0_PLLREFCS

