<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_d_c_m_i___type_def" xml:lang="en-US">
<title>DCMI_TypeDef Struct Reference</title>
<indexterm><primary>DCMI_TypeDef</primary></indexterm>
<para>

<para>DCMI. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f4xx.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_c_m_i___type_def_1ab40c89c59391aaa9d9a8ec011dd0907a">CR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_c_m_i___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360">SR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_c_m_i___type_def_1aa196fddf0ba7d6e3ce29bdb04eb38b94">RISR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_c_m_i___type_def_1a6566f8cfbd1d8aa7e8db046aa35e77db">IER</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_c_m_i___type_def_1a524e134cec519206cb41d0545e382978">MISR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_c_m_i___type_def_1a0a8c8230846fd8ff154b9fde8dfa0399">ICR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_c_m_i___type_def_1a9cc4ec74be864c929261e0810f2fd7f0">ESCR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_c_m_i___type_def_1af751d49ef824c1636c78822ecae066f4">ESUR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_c_m_i___type_def_1a919b70dd8762e44263a02dfbafc7b8ce">CWSTRTR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_c_m_i___type_def_1aa3ccc5d081bbee3c61ae9aa5e0c83af9">CWSIZER</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_c_m_i___type_def_1a3df0d8dfcd1ec958659ffe21eb64fa94">DR</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>DCMI. </para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_d_c_m_i___type_def_1ab40c89c59391aaa9d9a8ec011dd0907a"/><section>
    <title>CR</title>
<indexterm><primary>CR</primary><secondary>DCMI_TypeDef</secondary></indexterm>
<indexterm><primary>DCMI_TypeDef</primary><secondary>CR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CR</computeroutput></para>
<para>DCMI control register 1, Address offset: 0x00 </para>
</section>
<anchor xml:id="_struct_d_c_m_i___type_def_1aa3ccc5d081bbee3c61ae9aa5e0c83af9"/><section>
    <title>CWSIZER</title>
<indexterm><primary>CWSIZER</primary><secondary>DCMI_TypeDef</secondary></indexterm>
<indexterm><primary>DCMI_TypeDef</primary><secondary>CWSIZER</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CWSIZER</computeroutput></para>
<para>DCMI crop window size, Address offset: 0x24 </para>
</section>
<anchor xml:id="_struct_d_c_m_i___type_def_1a919b70dd8762e44263a02dfbafc7b8ce"/><section>
    <title>CWSTRTR</title>
<indexterm><primary>CWSTRTR</primary><secondary>DCMI_TypeDef</secondary></indexterm>
<indexterm><primary>DCMI_TypeDef</primary><secondary>CWSTRTR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CWSTRTR</computeroutput></para>
<para>DCMI crop window start, Address offset: 0x20 </para>
</section>
<anchor xml:id="_struct_d_c_m_i___type_def_1a3df0d8dfcd1ec958659ffe21eb64fa94"/><section>
    <title>DR</title>
<indexterm><primary>DR</primary><secondary>DCMI_TypeDef</secondary></indexterm>
<indexterm><primary>DCMI_TypeDef</primary><secondary>DR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t DR</computeroutput></para>
<para>DCMI data register, Address offset: 0x28 </para>
</section>
<anchor xml:id="_struct_d_c_m_i___type_def_1a9cc4ec74be864c929261e0810f2fd7f0"/><section>
    <title>ESCR</title>
<indexterm><primary>ESCR</primary><secondary>DCMI_TypeDef</secondary></indexterm>
<indexterm><primary>DCMI_TypeDef</primary><secondary>ESCR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t ESCR</computeroutput></para>
<para>DCMI embedded synchronization code register, Address offset: 0x18 </para>
</section>
<anchor xml:id="_struct_d_c_m_i___type_def_1af751d49ef824c1636c78822ecae066f4"/><section>
    <title>ESUR</title>
<indexterm><primary>ESUR</primary><secondary>DCMI_TypeDef</secondary></indexterm>
<indexterm><primary>DCMI_TypeDef</primary><secondary>ESUR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t ESUR</computeroutput></para>
<para>DCMI embedded synchronization unmask register, Address offset: 0x1C </para>
</section>
<anchor xml:id="_struct_d_c_m_i___type_def_1a0a8c8230846fd8ff154b9fde8dfa0399"/><section>
    <title>ICR</title>
<indexterm><primary>ICR</primary><secondary>DCMI_TypeDef</secondary></indexterm>
<indexterm><primary>DCMI_TypeDef</primary><secondary>ICR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t ICR</computeroutput></para>
<para>DCMI interrupt clear register, Address offset: 0x14 </para>
</section>
<anchor xml:id="_struct_d_c_m_i___type_def_1a6566f8cfbd1d8aa7e8db046aa35e77db"/><section>
    <title>IER</title>
<indexterm><primary>IER</primary><secondary>DCMI_TypeDef</secondary></indexterm>
<indexterm><primary>DCMI_TypeDef</primary><secondary>IER</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t IER</computeroutput></para>
<para>DCMI interrupt enable register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_struct_d_c_m_i___type_def_1a524e134cec519206cb41d0545e382978"/><section>
    <title>MISR</title>
<indexterm><primary>MISR</primary><secondary>DCMI_TypeDef</secondary></indexterm>
<indexterm><primary>DCMI_TypeDef</primary><secondary>MISR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t MISR</computeroutput></para>
<para>DCMI masked interrupt status register, Address offset: 0x10 </para>
</section>
<anchor xml:id="_struct_d_c_m_i___type_def_1aa196fddf0ba7d6e3ce29bdb04eb38b94"/><section>
    <title>RISR</title>
<indexterm><primary>RISR</primary><secondary>DCMI_TypeDef</secondary></indexterm>
<indexterm><primary>DCMI_TypeDef</primary><secondary>RISR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t RISR</computeroutput></para>
<para>DCMI raw interrupt status register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_struct_d_c_m_i___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360"/><section>
    <title>SR</title>
<indexterm><primary>SR</primary><secondary>DCMI_TypeDef</secondary></indexterm>
<indexterm><primary>DCMI_TypeDef</primary><secondary>SR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SR</computeroutput></para>
<para>DCMI status register, Address offset: 0x04 </para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
CUBE_IDE/VGA/Core/Inc/<link linkend="_stm32f4xx_8h">stm32f4xx.h</link></section>
</section>
