

================================================================
== Vitis HLS Report for 'substring_Pipeline_loop_7_VITIS_LOOP_157_8'
================================================================
* Date:           Sun Jun 23 03:45:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        substring
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.915 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12283|    12283|  61.415 us|  61.415 us|  12283|  12283|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop_7_VITIS_LOOP_157_8  |    12281|    12281|         4|          1|          1|  12279|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     331|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      90|    -|
|Register             |        -|     -|      310|      64|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      310|     485|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln154_1_fu_150_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln154_fu_124_p2       |         +|   0|  0|  21|          14|           1|
    |add_ln158_fu_188_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln161_fu_164_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln165_fu_249_p2       |         +|   0|  0|  39|          32|           1|
    |icmp_ln154_fu_118_p2      |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln157_fu_136_p2      |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln161_fu_217_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln164_fu_243_p2      |      icmp|   0|  0|  39|          32|           1|
    |or_ln161_fu_230_p2        |        or|   0|  0|   2|           1|           1|
    |match_1_fu_235_p3         |    select|   0|  0|  32|           1|          32|
    |s_7_1_fu_255_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln154_1_fu_207_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln154_fu_156_p3    |    select|   0|  0|  12|           1|          12|
    |select_ln161_fu_222_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln25_fu_142_p3     |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 331|         160|         178|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|   12|         24|
    |ap_sig_allocacmp_indvar_flatten56_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |i_fu_62                                 |   9|          2|   12|         24|
    |indvar_flatten56_fu_66                  |   9|          2|   14|         28|
    |j_fu_50                                 |   9|          2|    2|          4|
    |match_fu_46                             |   9|          2|   32|         64|
    |s_7_fu_58                               |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         20|  122|        244|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln161_reg_344                 |   2|   0|    2|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |c_reg_354                         |  32|   0|   32|          0|
    |i_fu_62                           |  12|   0|   12|          0|
    |icmp_ln154_reg_324                |   1|   0|    1|          0|
    |icmp_ln154_reg_324_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln157_reg_328                |   1|   0|    1|          0|
    |indvar_flatten56_fu_66            |  14|   0|   14|          0|
    |j_fu_50                           |   2|   0|    2|          0|
    |match_fu_46                       |  32|   0|   32|          0|
    |s_7_18_fu_54                      |  32|   0|   32|          0|
    |s_7_fu_58                         |  32|   0|   32|          0|
    |select_ln154_reg_339              |  12|   0|   12|          0|
    |select_ln25_reg_334               |   2|   0|    2|          0|
    |add_ln161_reg_344                 |  64|  32|    2|          0|
    |icmp_ln157_reg_328                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 310|  64|  185|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  substring_Pipeline_loop_7_VITIS_LOOP_157_8|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  substring_Pipeline_loop_7_VITIS_LOOP_157_8|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  substring_Pipeline_loop_7_VITIS_LOOP_157_8|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  substring_Pipeline_loop_7_VITIS_LOOP_157_8|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  substring_Pipeline_loop_7_VITIS_LOOP_157_8|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  substring_Pipeline_loop_7_VITIS_LOOP_157_8|  return value|
|str_7_address0     |  out|   12|   ap_memory|                                       str_7|         array|
|str_7_ce0          |  out|    1|   ap_memory|                                       str_7|         array|
|str_7_q0           |   in|   32|   ap_memory|                                       str_7|         array|
|s_7_18_out         |  out|   32|      ap_vld|                                  s_7_18_out|       pointer|
|s_7_18_out_ap_vld  |  out|    1|      ap_vld|                                  s_7_18_out|       pointer|
+-------------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.50>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%match = alloca i32 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:156]   --->   Operation 7 'alloca' 'match' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:155]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%s_7_18 = alloca i32 1"   --->   Operation 9 'alloca' 's_7_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%s_7 = alloca i32 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:25]   --->   Operation 10 'alloca' 's_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten56 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %str_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten56"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln154 = store i12 0, i12 %i" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 15 'store' 'store_ln154' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln25 = store i32 0, i32 %s_7" [HLS-benchmarks/Inter-Block/substring/substring.cpp:25]   --->   Operation 16 'store' 'store_ln25' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln155 = store i2 0, i2 %j" [HLS-benchmarks/Inter-Block/substring/substring.cpp:155]   --->   Operation 17 'store' 'store_ln155' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln156 = store i32 1, i32 %match" [HLS-benchmarks/Inter-Block/substring/substring.cpp:156]   --->   Operation 18 'store' 'store_ln156' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body243"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten56_load = load i14 %indvar_flatten56" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 20 'load' 'indvar_flatten56_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.05ns)   --->   "%icmp_ln154 = icmp_eq  i14 %indvar_flatten56_load, i14 12279" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 21 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.05ns)   --->   "%add_ln154 = add i14 %indvar_flatten56_load, i14 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 22 'add' 'add_ln154' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %for.end255, void %for.end262.exitStub" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 23 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [HLS-benchmarks/Inter-Block/substring/substring.cpp:157]   --->   Operation 24 'load' 'j_load' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i12 %i" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 25 'load' 'i_load' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.62ns)   --->   "%icmp_ln157 = icmp_eq  i2 %j_load, i2 3" [HLS-benchmarks/Inter-Block/substring/substring.cpp:157]   --->   Operation 26 'icmp' 'icmp_ln157' <Predicate = (!icmp_ln154)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.34ns)   --->   "%select_ln25 = select i1 %icmp_ln157, i2 0, i2 %j_load" [HLS-benchmarks/Inter-Block/substring/substring.cpp:25]   --->   Operation 27 'select' 'select_ln25' <Predicate = (!icmp_ln154)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.99ns)   --->   "%add_ln154_1 = add i12 %i_load, i12 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 28 'add' 'add_ln154_1' <Predicate = (!icmp_ln154)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.36ns)   --->   "%select_ln154 = select i1 %icmp_ln157, i12 %add_ln154_1, i12 %i_load" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 29 'select' 'select_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.62ns)   --->   "%add_ln161 = add i2 %select_ln25, i2 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:161]   --->   Operation 30 'add' 'add_ln161' <Predicate = (!icmp_ln154)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln154 = store i14 %add_ln154, i14 %indvar_flatten56" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 31 'store' 'store_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.46>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln154 = store i12 %select_ln154, i12 %i" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 32 'store' 'store_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln155 = store i2 %add_ln161, i2 %j" [HLS-benchmarks/Inter-Block/substring/substring.cpp:155]   --->   Operation 33 'store' 'store_ln155' <Predicate = (!icmp_ln154)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i2 %select_ln25" [HLS-benchmarks/Inter-Block/substring/substring.cpp:157]   --->   Operation 34 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.99ns)   --->   "%add_ln158 = add i12 %zext_ln157, i12 %select_ln154" [HLS-benchmarks/Inter-Block/substring/substring.cpp:158]   --->   Operation 35 'add' 'add_ln158' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i12 %add_ln158" [HLS-benchmarks/Inter-Block/substring/substring.cpp:160]   --->   Operation 36 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%str_7_addr = getelementptr i32 %str_7, i64 0, i64 %zext_ln160" [HLS-benchmarks/Inter-Block/substring/substring.cpp:160]   --->   Operation 37 'getelementptr' 'str_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.29ns)   --->   "%c = load i12 %str_7_addr" [HLS-benchmarks/Inter-Block/substring/substring.cpp:160]   --->   Operation 38 'load' 'c' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 39 [1/2] (1.29ns)   --->   "%c = load i12 %str_7_addr" [HLS-benchmarks/Inter-Block/substring/substring.cpp:160]   --->   Operation 39 'load' 'c' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%s_7_18_load = load i32 %s_7_18"   --->   Operation 59 'load' 's_7_18_load' <Predicate = (icmp_ln154)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %s_7_18_out, i32 %s_7_18_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln154)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln154)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.91>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%match_load = load i32 %match" [HLS-benchmarks/Inter-Block/substring/substring.cpp:161]   --->   Operation 40 'load' 'match_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%s_7_18_load_1 = load i32 %s_7_18" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 41 'load' 's_7_18_load_1' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%s_7_load = load i32 %s_7" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 42 'load' 's_7_load' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_7_VITIS_LOOP_157_8_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12279, i64 12279, i64 12279"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.28ns)   --->   "%select_ln154_1 = select i1 %icmp_ln157, i32 %s_7_18_load_1, i32 %s_7_load" [HLS-benchmarks/Inter-Block/substring/substring.cpp:154]   --->   Operation 45 'select' 'select_ln154_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln155 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/Inter-Block/substring/substring.cpp:155]   --->   Operation 46 'specpipeline' 'specpipeline_ln155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i2 %add_ln161" [HLS-benchmarks/Inter-Block/substring/substring.cpp:161]   --->   Operation 47 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.14ns)   --->   "%icmp_ln161 = icmp_ne  i32 %zext_ln161, i32 %c" [HLS-benchmarks/Inter-Block/substring/substring.cpp:161]   --->   Operation 48 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node match_1)   --->   "%select_ln161 = select i1 %icmp_ln161, i32 0, i32 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:161]   --->   Operation 49 'select' 'select_ln161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node match_1)   --->   "%or_ln161 = or i1 %icmp_ln161, i1 %icmp_ln157" [HLS-benchmarks/Inter-Block/substring/substring.cpp:161]   --->   Operation 50 'or' 'or_ln161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.34ns) (out node of the LUT)   --->   "%match_1 = select i1 %or_ln161, i32 %select_ln161, i32 %match_load" [HLS-benchmarks/Inter-Block/substring/substring.cpp:161]   --->   Operation 51 'select' 'match_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.14ns)   --->   "%icmp_ln164 = icmp_eq  i32 %match_1, i32 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:164]   --->   Operation 52 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.14ns)   --->   "%add_ln165 = add i32 %select_ln154_1, i32 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:165]   --->   Operation 53 'add' 'add_ln165' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.28ns)   --->   "%s_7_1 = select i1 %icmp_ln164, i32 %add_ln165, i32 %select_ln154_1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:164]   --->   Operation 54 'select' 's_7_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln25 = store i32 %select_ln154_1, i32 %s_7" [HLS-benchmarks/Inter-Block/substring/substring.cpp:25]   --->   Operation 55 'store' 'store_ln25' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln164 = store i32 %s_7_1, i32 %s_7_18" [HLS-benchmarks/Inter-Block/substring/substring.cpp:164]   --->   Operation 56 'store' 'store_ln164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.46ns)   --->   "%store_ln156 = store i32 %match_1, i32 %match" [HLS-benchmarks/Inter-Block/substring/substring.cpp:156]   --->   Operation 57 'store' 'store_ln156' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.body243" [HLS-benchmarks/Inter-Block/substring/substring.cpp:157]   --->   Operation 58 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ str_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s_7_18_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
match                 (alloca           ) [ 01111]
j                     (alloca           ) [ 01000]
s_7_18                (alloca           ) [ 01111]
s_7                   (alloca           ) [ 01111]
i                     (alloca           ) [ 01000]
indvar_flatten56      (alloca           ) [ 01000]
specinterface_ln0     (specinterface    ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln154           (store            ) [ 00000]
store_ln25            (store            ) [ 00000]
store_ln155           (store            ) [ 00000]
store_ln156           (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
indvar_flatten56_load (load             ) [ 00000]
icmp_ln154            (icmp             ) [ 01110]
add_ln154             (add              ) [ 00000]
br_ln154              (br               ) [ 00000]
j_load                (load             ) [ 00000]
i_load                (load             ) [ 00000]
icmp_ln157            (icmp             ) [ 01111]
select_ln25           (select           ) [ 01100]
add_ln154_1           (add              ) [ 00000]
select_ln154          (select           ) [ 01100]
add_ln161             (add              ) [ 01111]
store_ln154           (store            ) [ 00000]
store_ln154           (store            ) [ 00000]
store_ln155           (store            ) [ 00000]
zext_ln157            (zext             ) [ 00000]
add_ln158             (add              ) [ 00000]
zext_ln160            (zext             ) [ 00000]
str_7_addr            (getelementptr    ) [ 01010]
c                     (load             ) [ 01001]
match_load            (load             ) [ 00000]
s_7_18_load_1         (load             ) [ 00000]
s_7_load              (load             ) [ 00000]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
select_ln154_1        (select           ) [ 00000]
specpipeline_ln155    (specpipeline     ) [ 00000]
zext_ln161            (zext             ) [ 00000]
icmp_ln161            (icmp             ) [ 00000]
select_ln161          (select           ) [ 00000]
or_ln161              (or               ) [ 00000]
match_1               (select           ) [ 00000]
icmp_ln164            (icmp             ) [ 00000]
add_ln165             (add              ) [ 00000]
s_7_1                 (select           ) [ 00000]
store_ln25            (store            ) [ 00000]
store_ln164           (store            ) [ 00000]
store_ln156           (store            ) [ 00000]
br_ln157              (br               ) [ 00000]
s_7_18_load           (load             ) [ 00000]
write_ln0             (write            ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="str_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="str_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_7_18_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_7_18_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_7_VITIS_LOOP_157_8_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="match_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="match/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="j_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="s_7_18_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_7_18/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="s_7_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_7/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten56_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten56/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln0_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="str_7_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="12" slack="0"/>
<pin id="81" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="str_7_addr/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="12" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln0_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="14" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln154_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="12" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln25_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln155_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="2" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln156_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="indvar_flatten56_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="14" slack="0"/>
<pin id="117" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten56_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln154_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="14" slack="0"/>
<pin id="120" dir="0" index="1" bw="14" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln154_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="j_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="0"/>
<pin id="132" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_load_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="12" slack="0"/>
<pin id="135" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln157_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="0"/>
<pin id="138" dir="0" index="1" bw="2" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="select_ln25_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="2" slack="0"/>
<pin id="145" dir="0" index="2" bw="2" slack="0"/>
<pin id="146" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln154_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="12" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="select_ln154_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="12" slack="0"/>
<pin id="159" dir="0" index="2" bw="12" slack="0"/>
<pin id="160" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln161_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln161/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln154_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="14" slack="0"/>
<pin id="172" dir="0" index="1" bw="14" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln154_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="12" slack="0"/>
<pin id="177" dir="0" index="1" bw="12" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln155_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="0" index="1" bw="2" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln157_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="1"/>
<pin id="187" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln158_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="0" index="1" bw="12" slack="1"/>
<pin id="191" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln160_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="12" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="match_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="3"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="match_load/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="s_7_18_load_1_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="3"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_7_18_load_1/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="s_7_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="3"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_7_load/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="select_ln154_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="3"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154_1/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln161_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="3"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln161_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="1"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln161/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="select_ln161_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln161/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="or_ln161_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="3"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln161/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="match_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="0" index="2" bw="32" slack="0"/>
<pin id="239" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="match_1/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln164_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln164/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln165_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="s_7_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_7_1/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln25_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="3"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln164_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="3"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln164/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln156_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="3"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="s_7_18_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_7_18_load/3 "/>
</bind>
</comp>

<comp id="282" class="1005" name="match_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="match "/>
</bind>
</comp>

<comp id="289" class="1005" name="j_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="296" class="1005" name="s_7_18_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="2"/>
<pin id="298" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="s_7_18 "/>
</bind>
</comp>

<comp id="303" class="1005" name="s_7_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s_7 "/>
</bind>
</comp>

<comp id="310" class="1005" name="i_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="12" slack="0"/>
<pin id="312" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="317" class="1005" name="indvar_flatten56_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="14" slack="0"/>
<pin id="319" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten56 "/>
</bind>
</comp>

<comp id="324" class="1005" name="icmp_ln154_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="2"/>
<pin id="326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln154 "/>
</bind>
</comp>

<comp id="328" class="1005" name="icmp_ln157_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="3"/>
<pin id="330" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="334" class="1005" name="select_ln25_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="1"/>
<pin id="336" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25 "/>
</bind>
</comp>

<comp id="339" class="1005" name="select_ln154_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="12" slack="1"/>
<pin id="341" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln154 "/>
</bind>
</comp>

<comp id="344" class="1005" name="add_ln161_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="3"/>
<pin id="346" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="add_ln161 "/>
</bind>
</comp>

<comp id="349" class="1005" name="str_7_addr_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="12" slack="1"/>
<pin id="351" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="str_7_addr "/>
</bind>
</comp>

<comp id="354" class="1005" name="c_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="44" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="130" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="133" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="136" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="150" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="133" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="142" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="124" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="156" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="164" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="188" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="212"><net_src comp="201" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="213"><net_src comp="204" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="221"><net_src comp="214" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="4" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="217" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="222" pin="3"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="198" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="4" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="207" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="4" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="243" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="249" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="207" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="267"><net_src comp="207" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="255" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="235" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="278" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="285"><net_src comp="46" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="292"><net_src comp="50" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="295"><net_src comp="289" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="299"><net_src comp="54" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="306"><net_src comp="58" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="313"><net_src comp="62" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="320"><net_src comp="66" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="327"><net_src comp="118" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="136" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="337"><net_src comp="142" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="342"><net_src comp="156" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="347"><net_src comp="164" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="352"><net_src comp="77" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="357"><net_src comp="84" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="217" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: str_7 | {}
	Port: s_7_18_out | {3 }
 - Input state : 
	Port: substring_Pipeline_loop_7_VITIS_LOOP_157_8 : str_7 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln154 : 1
		store_ln25 : 1
		store_ln155 : 1
		store_ln156 : 1
		indvar_flatten56_load : 1
		icmp_ln154 : 2
		add_ln154 : 2
		br_ln154 : 3
		j_load : 1
		i_load : 1
		icmp_ln157 : 2
		select_ln25 : 3
		add_ln154_1 : 2
		select_ln154 : 3
		add_ln161 : 4
		store_ln154 : 3
		store_ln154 : 4
		store_ln155 : 5
	State 2
		add_ln158 : 1
		zext_ln160 : 2
		str_7_addr : 3
		c : 4
	State 3
		write_ln0 : 1
	State 4
		select_ln154_1 : 1
		icmp_ln161 : 1
		select_ln161 : 2
		or_ln161 : 2
		match_1 : 2
		icmp_ln164 : 3
		add_ln165 : 2
		s_7_1 : 4
		store_ln25 : 2
		store_ln164 : 5
		store_ln156 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   select_ln25_fu_142  |    0    |    2    |
|          |  select_ln154_fu_156  |    0    |    12   |
|  select  | select_ln154_1_fu_207 |    0    |    32   |
|          |  select_ln161_fu_222  |    0    |    32   |
|          |     match_1_fu_235    |    0    |    32   |
|          |      s_7_1_fu_255     |    0    |    32   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln154_fu_118   |    0    |    21   |
|   icmp   |   icmp_ln157_fu_136   |    0    |    9    |
|          |   icmp_ln161_fu_217   |    0    |    39   |
|          |   icmp_ln164_fu_243   |    0    |    39   |
|----------|-----------------------|---------|---------|
|          |    add_ln154_fu_124   |    0    |    21   |
|          |   add_ln154_1_fu_150  |    0    |    19   |
|    add   |    add_ln161_fu_164   |    0    |    9    |
|          |    add_ln158_fu_188   |    0    |    19   |
|          |    add_ln165_fu_249   |    0    |    39   |
|----------|-----------------------|---------|---------|
|    or    |    or_ln161_fu_230    |    0    |    2    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_70 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln157_fu_185   |    0    |    0    |
|   zext   |   zext_ln160_fu_193   |    0    |    0    |
|          |   zext_ln161_fu_214   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   359   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln161_reg_344   |    2   |
|        c_reg_354       |   32   |
|        i_reg_310       |   12   |
|   icmp_ln154_reg_324   |    1   |
|   icmp_ln157_reg_328   |    1   |
|indvar_flatten56_reg_317|   14   |
|        j_reg_289       |    2   |
|      match_reg_282     |   32   |
|     s_7_18_reg_296     |   32   |
|       s_7_reg_303      |   32   |
|  select_ln154_reg_339  |   12   |
|   select_ln25_reg_334  |    2   |
|   str_7_addr_reg_349   |   12   |
+------------------------+--------+
|          Total         |   186  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_84 |  p0  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||   0.46  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   359  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   186  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   186  |   368  |
+-----------+--------+--------+--------+
