Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1_AR76722 (lin64) Build 3428450 Thu Jan 13 11:43:02 MST 2022
| Date              : Thu Apr 20 22:26:11 2023
| Host              : ws32 running 64-bit CentOS release 6.10 (Final)
| Command           : report_timing_summary -setup -nworst 3 -max_paths 3 -file FB1_uA_timing_summary.txt
| Design            : FB1_uA
| Device            : xcvu19p-fsva3824
| Speed File        : -1  PRODUCTION 1.31 12-02-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8673)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16509)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (1)
9. checking loops (0)
10. checking partial_input_delay (51)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8673)
---------------------------
 There are 2172 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[0] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[1] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[2] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16509)
----------------------------------------------------
 There are 16509 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (4)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (1)
--------------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (51)
-------------------------------------
 There are 51 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.948     -118.601                     37                80806        0.510        0.000                       0                 30582  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)           Period(ns)      Frequency(MHz)
-----                             ------------           ----------      --------------
afpga_lock_clk                    {0.000 500.000}        1000.000        1.000           
clk1                              {0.000 22.500}         45.000          22.222          
gt1_refclk                        {0.000 5.000}          10.000          100.000         
  socket_clk\.qpll_clk            {0.000 0.083}          0.167           5999.999        
    GTYE4_CHANNEL_TXOUTCLKPCS[0]  {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[1]  {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[2]  {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[3]  {0.000 2.667}          5.333           187.500         
    rxoutclk_out[2]               {0.000 2.667}          5.333           187.500         
    txoutclk_out[2]               {0.000 2.667}          5.333           187.500         
  socket_clk\.qpll_refclk         {0.000 5.000}          10.000          100.000         
ref_clk_p                         {0.000 5.000}          10.000          100.000         
  clkfbout_clk_wiz_0              {0.000 5.000}          10.000          100.000         
  haps_infra_clk_10               {0.000 50.000}         100.000         10.000          
  haps_infra_clk_100              {0.000 5.000}          10.000          100.000         
  haps_infra_clk_160              {0.000 3.125}          6.250           160.000         
  haps_infra_clk_200              {0.000 2.500}          5.000           200.000         
  haps_infra_clk_50_2_sync        {0.000 10.000}         20.000          50.000          
  haps_infra_clk_umr3             {0.000 4.000}          8.000           125.000         
  ref_clk_x0y1_int                {0.000 10.000}         20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
afpga_lock_clk                        998.540        0.000                      0                    2      499.427        0.000                       0                    20  
clk1                                   38.471        0.000                      0                    9       18.500        0.000                       0                    27  
gt1_refclk                              9.493        0.000                      0                    3        4.725        0.000                       0                     4  
    GTYE4_CHANNEL_TXOUTCLKPCS[0]        3.892        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[1]        3.534        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[2]        3.641        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[3]        3.851        0.000                      0                   34        2.392        0.000                       0                    15  
    rxoutclk_out[2]                     2.891        0.000                      0                 5391        0.514        0.000                       0                  2830  
    txoutclk_out[2]                     1.522        0.000                      0                11045        0.510        0.000                       0                  5128  
ref_clk_p                                                                                                     2.000        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                          8.501        0.000                       0                     3  
  haps_infra_clk_10                    95.438        0.000                      0                 3393       49.457        0.000                       0                  1887  
  haps_infra_clk_100                    3.769        0.000                      0                 8079        3.200        0.000                       0                  4065  
  haps_infra_clk_160                                                                                          4.751        0.000                       0                     2  
  haps_infra_clk_200                    3.287        0.000                      0                  378        2.225        0.000                       0                   168  
  haps_infra_clk_50_2_sync             17.517        0.000                      0                 1003        8.200        0.000                       0                   616  
  haps_infra_clk_umr3                   3.369        0.000                      0                38359        3.427        0.000                       0                 15770  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------  
input port clock    clk1                     -2.136       -2.592                      2                   65  
haps_infra_clk_100  ref_clk_p                 4.954        0.000                      0                    1  
ref_clk_p           haps_infra_clk_100        4.740        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------  
**async_default**         haps_infra_clk_10         haps_infra_clk_10              98.587        0.000                      0                   69  
**async_default**         haps_infra_clk_100        haps_infra_clk_100              4.823        0.000                      0                  738  
**async_default**         haps_infra_clk_50_2_sync  haps_infra_clk_50_2_sync       17.543        0.000                      0                  118  
**async_default**         haps_infra_clk_umr3       haps_infra_clk_umr3             4.894        0.000                      0                11348  
**async_default**         rxoutclk_out[2]           rxoutclk_out[2]                 4.537        0.000                      0                    8  
**async_default**         txoutclk_out[2]           txoutclk_out[2]                 2.386        0.000                      0                  603  
**default**               clk1                                                     -2.267       -3.098                      3                   63  
**default**               input port clock                                         -5.948     -112.911                     32                   42  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  afpga_lock_clk
  To Clock:  afpga_lock_clk

Setup :            0  Failing Endpoints,  Worst Slack      998.540ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      499.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.540ns  (required time - arrival time)
  Source:                 dut_inst/un1_in_valid_18_349321_cfg2/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/un1_in_valid_2_174378_cfg3/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (afpga_lock_clk rise@1000.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.352ns (27.372%)  route 0.934ns (72.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.626ns = ( 1004.626 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.126ns
    Clock Pessimism Removal (CPR):    2.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.601ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.547ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.685     0.685 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.685    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.685 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           4.846     5.531    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.559 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X7Y7 (CLOCK_ROOT)    net (fo=19, routed)          1.567     7.126    dut_inst/ufpga_lock_clk_o
    SLICE_X361Y433       SRLC32E                                      r  dut_inst/un1_in_valid_18_349321_cfg2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X361Y433       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.352     7.478 r  dut_inst/un1_in_valid_18_349321_cfg2/Q31
                         net (fo=1, routed)           0.934     8.412    dut_inst/CDO_1
    SLICE_X361Y512       SRLC32E                                      r  dut_inst/un1_in_valid_2_174378_cfg3/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                   1000.000  1000.000 r  
    BR40                                              0.000  1000.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000  1000.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.417  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000  1000.417    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.798  1003.215    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1003.239 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X7Y7 (CLOCK_ROOT)    net (fo=19, routed)          1.387  1004.626    dut_inst/ufpga_lock_clk_o
    SLICE_X361Y512       SRLC32E                                      r  dut_inst/un1_in_valid_2_174378_cfg3/CLK
                         clock pessimism              2.374  1007.000    
                         clock uncertainty           -0.035  1006.965    
    SLICE_X361Y512       SRLC32E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.013  1006.952    dut_inst/un1_in_valid_2_174378_cfg3
  -------------------------------------------------------------------
                         required time                       1006.952    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                998.540    

Slack (MET) :             998.540ns  (required time - arrival time)
  Source:                 dut_inst/un1_in_valid_18_349321_cfg2/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/un1_in_valid_2_174378_cfg3/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (afpga_lock_clk rise@1000.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.352ns (27.372%)  route 0.934ns (72.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.626ns = ( 1004.626 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.126ns
    Clock Pessimism Removal (CPR):    2.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.601ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.547ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.685     0.685 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.685    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.685 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           4.846     5.531    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.559 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X7Y7 (CLOCK_ROOT)    net (fo=19, routed)          1.567     7.126    dut_inst/ufpga_lock_clk_o
    SLICE_X361Y433       SRLC32E                                      r  dut_inst/un1_in_valid_18_349321_cfg2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X361Y433       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.352     7.478 f  dut_inst/un1_in_valid_18_349321_cfg2/Q31
                         net (fo=1, routed)           0.934     8.412    dut_inst/CDO_1
    SLICE_X361Y512       SRLC32E                                      f  dut_inst/un1_in_valid_2_174378_cfg3/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                   1000.000  1000.000 r  
    BR40                                              0.000  1000.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000  1000.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.417  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000  1000.417    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.798  1003.215    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1003.239 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X7Y7 (CLOCK_ROOT)    net (fo=19, routed)          1.387  1004.626    dut_inst/ufpga_lock_clk_o
    SLICE_X361Y512       SRLC32E                                      r  dut_inst/un1_in_valid_2_174378_cfg3/CLK
                         clock pessimism              2.374  1007.000    
                         clock uncertainty           -0.035  1006.965    
    SLICE_X361Y512       SRLC32E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.013  1006.952    dut_inst/un1_in_valid_2_174378_cfg3
  -------------------------------------------------------------------
                         required time                       1006.952    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                998.540    

Slack (MET) :             998.586ns  (required time - arrival time)
  Source:                 dut_inst/input_A_dec_7_3_300483_cfg10/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/input_A_dec_4_270_cfg11/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (afpga_lock_clk rise@1000.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.352ns (29.780%)  route 0.830ns (70.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 1004.593 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.151ns
    Clock Pessimism Removal (CPR):    2.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.601ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.547ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.685     0.685 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.685    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.685 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           4.846     5.531    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.559 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X7Y7 (CLOCK_ROOT)    net (fo=19, routed)          1.592     7.151    dut_inst/ufpga_lock_clk_o
    SLICE_X361Y512       SRLC32E                                      r  dut_inst/input_A_dec_7_3_300483_cfg10/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X361Y512       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.352     7.503 r  dut_inst/input_A_dec_7_3_300483_cfg10/Q31
                         net (fo=1, routed)           0.830     8.333    dut_inst/CDO_9
    SLICE_X357Y439       SRLC32E                                      r  dut_inst/input_A_dec_4_270_cfg11/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                   1000.000  1000.000 r  
    BR40                                              0.000  1000.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000  1000.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.417  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000  1000.417    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.798  1003.215    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1003.239 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X7Y7 (CLOCK_ROOT)    net (fo=19, routed)          1.354  1004.593    dut_inst/ufpga_lock_clk_o
    SLICE_X357Y439       SRLC32E                                      r  dut_inst/input_A_dec_4_270_cfg11/CLK
                         clock pessimism              2.374  1006.967    
                         clock uncertainty           -0.035  1006.932    
    SLICE_X357Y439       SRLC32E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.013  1006.919    dut_inst/input_A_dec_4_270_cfg11
  -------------------------------------------------------------------
                         required time                       1006.919    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                998.586    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         afpga_lock_clk
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { AFPGA_LOCK_CLK_I }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I     n/a            1.499         1000.000    998.501    BUFGCE_X1Y148   sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/I
Min Period        n/a     SRLC32E/CLK  n/a            1.146         1000.000    998.854    SLICE_X357Y439  dut_inst/input_A_dec_0_3_292860_cfg13/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.146         1000.000    998.854    SLICE_X361Y512  dut_inst/input_A_dec_1_267_cfg8/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X357Y439  dut_inst/input_A_dec_0_3_292860_cfg13/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X357Y439  dut_inst/input_A_dec_0_3_292860_cfg13/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X361Y512  dut_inst/input_A_dec_1_267_cfg8/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X357Y439  dut_inst/input_A_dec_0_3_292860_cfg13/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X357Y439  dut_inst/input_A_dec_0_3_292860_cfg13/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X361Y512  dut_inst/input_A_dec_1_267_cfg8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk1
  To Clock:  clk1

Setup :            0  Failing Endpoints,  Worst Slack       38.471ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.471ns  (required time - arrival time)
  Source:                 dut_inst/count[3]/C
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dut_inst/count[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.000ns  (clk1 rise@45.000ns - clk1 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 0.274ns (4.257%)  route 6.163ns (95.743%))
  Logic Levels:           2  (SRLC32E=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 48.570 - 45.000 ) 
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.004ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.570ns
    Common Clock Delay      (CCD):    3.546ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.821ns (routing 1.242ns, distribution 1.579ns)
  Clock Net Delay (Destination): 2.508ns (routing 1.127ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    F35                                               0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk1_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.839    clk1_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk1_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.175    clk1_bufg
    BUFGCE_X1Y251        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.203 r  clk1_bufg/O
    X7Y7 (CLOCK_ROOT)    net (fo=26, routed)          2.821     4.024    dut_inst/clk1
    SLR Crossing[2->0]   
    SLICE_X353Y296       FDCE                                         r  dut_inst/count[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y296       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.120 r  dut_inst/count[3]/Q
                         net (fo=11, routed)          2.643     6.763    dut_inst/count[3]
    SLR Crossing[0->1]   
    SLICE_X361Y512       SRLC32E (Prop_D6LUT_SLICEM_A[1]_Q)
                                                      0.114     6.877 r  dut_inst/un1_count_2_421517_cfg7/Q
                         net (fo=22, routed)          0.163     7.040    dut_inst/un1_count_2
    SLICE_X361Y512       SRLC32E (Prop_G6LUT_SLICEM_A[3]_Q)
                                                      0.064     7.104 r  dut_inst/un1_in_valid_13_511612_cfg4/Q
                         net (fo=4, routed)           3.357    10.461    dut_inst/un1_in_valid_13
    SLR Crossing[1->0]   
    SLICE_X353Y296       FDCE                                         r  dut_inst/count[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      45.000    45.000 r  
    F35                                               0.000    45.000 r  clk1 (IN)
                         net (fo=0)                   0.000    45.000    clk1_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702    45.702 r  clk1_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    45.742    clk1_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    45.742 r  clk1_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    46.038    clk1_bufg
    BUFGCE_X1Y251        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    46.062 r  clk1_bufg/O
    X7Y7 (CLOCK_ROOT)    net (fo=26, routed)          2.508    48.570    dut_inst/clk1
    SLR Crossing[2->0]   
    SLICE_X353Y296       FDCE                                         r  dut_inst/count[3]/C
                         clock pessimism              0.444    49.013    
                         inter-SLR compensation      -0.004    49.010    
                         clock uncertainty           -0.035    48.974    
    SLICE_X353Y296       FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042    48.932    dut_inst/count[3]
  -------------------------------------------------------------------
                         required time                         48.932    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                 38.471    

Slack (MET) :             38.471ns  (required time - arrival time)
  Source:                 dut_inst/count[3]/C
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dut_inst/count[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.000ns  (clk1 rise@45.000ns - clk1 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 0.274ns (4.257%)  route 6.163ns (95.743%))
  Logic Levels:           2  (SRLC32E=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 48.570 - 45.000 ) 
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.004ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.570ns
    Common Clock Delay      (CCD):    3.546ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.821ns (routing 1.242ns, distribution 1.579ns)
  Clock Net Delay (Destination): 2.508ns (routing 1.127ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    F35                                               0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk1_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.839    clk1_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk1_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.175    clk1_bufg
    BUFGCE_X1Y251        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.203 r  clk1_bufg/O
    X7Y7 (CLOCK_ROOT)    net (fo=26, routed)          2.821     4.024    dut_inst/clk1
    SLR Crossing[2->0]   
    SLICE_X353Y296       FDCE                                         r  dut_inst/count[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y296       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.120 f  dut_inst/count[3]/Q
                         net (fo=11, routed)          2.643     6.763    dut_inst/count[3]
    SLR Crossing[0->1]   
    SLICE_X361Y512       SRLC32E (Prop_D6LUT_SLICEM_A[1]_Q)
                                                      0.114     6.877 r  dut_inst/un1_count_2_421517_cfg7/Q
                         net (fo=22, routed)          0.163     7.040    dut_inst/un1_count_2
    SLICE_X361Y512       SRLC32E (Prop_G6LUT_SLICEM_A[3]_Q)
                                                      0.064     7.104 r  dut_inst/un1_in_valid_13_511612_cfg4/Q
                         net (fo=4, routed)           3.357    10.461    dut_inst/un1_in_valid_13
    SLR Crossing[1->0]   
    SLICE_X353Y296       FDCE                                         r  dut_inst/count[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      45.000    45.000 r  
    F35                                               0.000    45.000 r  clk1 (IN)
                         net (fo=0)                   0.000    45.000    clk1_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702    45.702 r  clk1_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    45.742    clk1_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    45.742 r  clk1_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    46.038    clk1_bufg
    BUFGCE_X1Y251        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    46.062 r  clk1_bufg/O
    X7Y7 (CLOCK_ROOT)    net (fo=26, routed)          2.508    48.570    dut_inst/clk1
    SLR Crossing[2->0]   
    SLICE_X353Y296       FDCE                                         r  dut_inst/count[3]/C
                         clock pessimism              0.444    49.013    
                         inter-SLR compensation      -0.004    49.010    
                         clock uncertainty           -0.035    48.974    
    SLICE_X353Y296       FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042    48.932    dut_inst/count[3]
  -------------------------------------------------------------------
                         required time                         48.932    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                 38.471    

Slack (MET) :             38.471ns  (required time - arrival time)
  Source:                 dut_inst/count[3]/C
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dut_inst/count[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.000ns  (clk1 rise@45.000ns - clk1 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 0.274ns (4.257%)  route 6.163ns (95.743%))
  Logic Levels:           2  (SRLC32E=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 48.570 - 45.000 ) 
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.004ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.570ns
    Common Clock Delay      (CCD):    3.546ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.821ns (routing 1.242ns, distribution 1.579ns)
  Clock Net Delay (Destination): 2.508ns (routing 1.127ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    F35                                               0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk1_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.839    clk1_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk1_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.175    clk1_bufg
    BUFGCE_X1Y251        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.203 r  clk1_bufg/O
    X7Y7 (CLOCK_ROOT)    net (fo=26, routed)          2.821     4.024    dut_inst/clk1
    SLR Crossing[2->0]   
    SLICE_X353Y296       FDCE                                         r  dut_inst/count[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y296       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.120 r  dut_inst/count[3]/Q
                         net (fo=11, routed)          2.643     6.763    dut_inst/count[3]
    SLR Crossing[0->1]   
    SLICE_X361Y512       SRLC32E (Prop_D6LUT_SLICEM_A[1]_Q)
                                                      0.114     6.877 f  dut_inst/un1_count_2_421517_cfg7/Q
                         net (fo=22, routed)          0.163     7.040    dut_inst/un1_count_2
    SLICE_X361Y512       SRLC32E (Prop_G6LUT_SLICEM_A[3]_Q)
                                                      0.064     7.104 r  dut_inst/un1_in_valid_13_511612_cfg4/Q
                         net (fo=4, routed)           3.357    10.461    dut_inst/un1_in_valid_13
    SLR Crossing[1->0]   
    SLICE_X353Y296       FDCE                                         r  dut_inst/count[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      45.000    45.000 r  
    F35                                               0.000    45.000 r  clk1 (IN)
                         net (fo=0)                   0.000    45.000    clk1_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702    45.702 r  clk1_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    45.742    clk1_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    45.742 r  clk1_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    46.038    clk1_bufg
    BUFGCE_X1Y251        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    46.062 r  clk1_bufg/O
    X7Y7 (CLOCK_ROOT)    net (fo=26, routed)          2.508    48.570    dut_inst/clk1
    SLR Crossing[2->0]   
    SLICE_X353Y296       FDCE                                         r  dut_inst/count[3]/C
                         clock pessimism              0.444    49.013    
                         inter-SLR compensation      -0.004    49.010    
                         clock uncertainty           -0.035    48.974    
    SLICE_X353Y296       FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042    48.932    dut_inst/count[3]
  -------------------------------------------------------------------
                         required time                         48.932    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                 38.471    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { clk1 }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     FDRE/C    n/a            8.000         45.000      37.000     HDIOLOGIC_S_X0Y23  dut_inst/aptn_reset_sync_rst_n_4/C
Min Period        n/a     BUFGCE/I  n/a            1.499         45.000      43.501     BUFGCE_X1Y251      clk1_bufg/I
Min Period        n/a     FDRE/C    n/a            0.550         45.000      44.450     SLICE_X412Y564     dut_inst/aptn_reset_sync_rst_n_2/C
Low Pulse Width   Slow    FDRE/C    n/a            4.000         22.500      18.500     HDIOLOGIC_S_X0Y23  dut_inst/aptn_reset_sync_rst_n_4/C
Low Pulse Width   Fast    FDRE/C    n/a            4.000         22.500      18.500     HDIOLOGIC_S_X0Y23  dut_inst/aptn_reset_sync_rst_n_4/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         22.500      22.225     SLICE_X412Y564     dut_inst/aptn_reset_sync_rst_n_2/C
High Pulse Width  Slow    FDRE/C    n/a            4.000         22.500      18.500     HDIOLOGIC_S_X0Y23  dut_inst/aptn_reset_sync_rst_n_4/C
High Pulse Width  Fast    FDRE/C    n/a            4.000         22.500      18.500     HDIOLOGIC_S_X0Y23  dut_inst/aptn_reset_sync_rst_n_4/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         22.500      22.225     SLICE_X412Y564     dut_inst/aptn_reset_sync_rst_n_2/C



---------------------------------------------------------------------------------------------------
From Clock:  gt1_refclk
  To Clock:  gt1_refclk

Setup :            0  Failing Endpoints,  Worst Slack        9.493ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.493ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt1_refclk rise@10.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.239ns (48.975%)  route 0.249ns (51.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.461ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.417ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.508     0.508 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.091     0.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.738 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y9 (CLOCK_ROOT)    net (fo=3, routed)           1.386     2.124    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X429Y543       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y543       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     2.221 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/Q
                         net (fo=2, routed)           0.215     2.436    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]
    SLICE_X429Y543       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.142     2.578 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.034     2.612    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X429Y543       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.083    10.246    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.368 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y9 (CLOCK_ROOT)    net (fo=3, routed)           1.202    11.570    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X429Y543       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism              0.543    12.113    
                         clock uncertainty           -0.035    12.078    
    SLICE_X429Y543       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.027    12.105    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         12.105    
                         arrival time                          -2.612    
  -------------------------------------------------------------------
                         slack                                  9.493    

Slack (MET) :             9.493ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt1_refclk rise@10.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.239ns (48.975%)  route 0.249ns (51.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.461ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.417ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.508     0.508 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.091     0.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.738 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y9 (CLOCK_ROOT)    net (fo=3, routed)           1.386     2.124    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X429Y543       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y543       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     2.221 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/Q
                         net (fo=2, routed)           0.215     2.436    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]
    SLICE_X429Y543       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.142     2.578 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.034     2.612    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X429Y543       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.083    10.246    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.368 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y9 (CLOCK_ROOT)    net (fo=3, routed)           1.202    11.570    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X429Y543       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism              0.543    12.113    
                         clock uncertainty           -0.035    12.078    
    SLICE_X429Y543       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.027    12.105    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         12.105    
                         arrival time                          -2.612    
  -------------------------------------------------------------------
                         slack                                  9.493    

Slack (MET) :             9.493ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt1_refclk rise@10.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.239ns (48.975%)  route 0.249ns (51.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.461ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.417ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.508     0.508 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.091     0.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.738 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y9 (CLOCK_ROOT)    net (fo=3, routed)           1.386     2.124    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X429Y543       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y543       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     2.221 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/Q
                         net (fo=2, routed)           0.215     2.436    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]
    SLICE_X429Y543       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.142     2.578 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.034     2.612    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X429Y543       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.083    10.246    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.368 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y9 (CLOCK_ROOT)    net (fo=3, routed)           1.202    11.570    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X429Y543       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism              0.543    12.113    
                         clock uncertainty           -0.035    12.078    
    SLICE_X429Y543       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.027    12.105    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         12.105    
                         arrival time                          -2.612    
  -------------------------------------------------------------------
                         slack                                  9.493    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt1_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GT1_REFCLK_P }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I  n/a            1.499         10.000      8.501      BUFG_GT_X0Y205  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/I
Min Period        n/a     FDRE/C     n/a            0.550         10.000      9.450      SLICE_X429Y543  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Min Period        n/a     FDRE/C     n/a            0.550         10.000      9.450      SLICE_X429Y543  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X429Y543  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X429Y543  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X429Y543  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X429Y543  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X429Y543  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X429Y543  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]

Setup :            0  Failing Endpoints,  Worst Slack        3.892ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.161ns (12.963%)  route 1.081ns (87.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns = ( 5.806 - 5.333 ) 
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.755     0.755    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y510       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y510       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.853 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.694     1.547    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X431Y510       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     1.610 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1/O
                         net (fo=1, routed)           0.387     1.997    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0
    SLICE_X431Y511       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.473     5.806    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y511       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.171     5.978    
                         clock uncertainty           -0.046     5.931    
    SLICE_X431Y511       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.889    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.889    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.161ns (12.963%)  route 1.081ns (87.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns = ( 5.806 - 5.333 ) 
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.755     0.755    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y510       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y510       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.853 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.694     1.547    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X431Y510       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     1.610 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1/O
                         net (fo=1, routed)           0.387     1.997    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0
    SLICE_X431Y511       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.473     5.806    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y511       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.171     5.978    
                         clock uncertainty           -0.046     5.931    
    SLICE_X431Y511       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.889    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.889    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.214ns (20.837%)  route 0.813ns (79.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.516ns = ( 5.849 - 5.333 ) 
    Source Clock Delay      (SCD):    0.797ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.797     0.797    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y512       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y512       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.895 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, routed)           0.356     1.251    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X431Y512       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     1.367 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1/O
                         net (fo=1, routed)           0.457     1.824    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1_n_0
    SLICE_X431Y513       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.516     5.849    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y513       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism              0.057     5.906    
                         clock uncertainty           -0.046     5.860    
    SLICE_X431Y513       FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     5.887    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                          5.887    
                         arrival time                          -1.824    
  -------------------------------------------------------------------
                         slack                                  4.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[0]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y510  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y510  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y510  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y510  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]

Setup :            0  Failing Endpoints,  Worst Slack        3.534ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.195ns (13.061%)  route 1.298ns (86.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.445ns = ( 5.778 - 5.333 ) 
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.719     0.719    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y515       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y515       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.816 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.817     1.633    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y514       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     1.731 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.481     2.212    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0_n_0
    SLICE_X430Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.445     5.778    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.056     5.834    
                         clock uncertainty           -0.046     5.788    
    SLICE_X430Y515       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042     5.746    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -2.212    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.195ns (13.061%)  route 1.298ns (86.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.445ns = ( 5.778 - 5.333 ) 
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.719     0.719    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y515       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y515       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.816 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.817     1.633    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y514       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     1.731 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.481     2.212    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0_n_0
    SLICE_X430Y515       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.445     5.778    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.056     5.834    
                         clock uncertainty           -0.046     5.788    
    SLICE_X430Y515       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042     5.746    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -2.212    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.197ns (13.502%)  route 1.262ns (86.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.486ns = ( 5.819 - 5.333 ) 
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.719     0.719    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y515       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y515       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.816 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.821     1.637    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y514       LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     1.737 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.441     2.178    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X430Y516       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.486     5.819    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y516       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.056     5.875    
                         clock uncertainty           -0.046     5.829    
    SLICE_X430Y516       FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042     5.787    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.787    
                         arrival time                          -2.178    
  -------------------------------------------------------------------
                         slack                                  3.609    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[1]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y515  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y514  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y514  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y515  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y515  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y514  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y515  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y515  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y514  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[2]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[2]

Setup :            0  Failing Endpoints,  Worst Slack        3.641ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.197ns (13.383%)  route 1.275ns (86.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.409ns = ( 5.742 - 5.333 ) 
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.597     0.597    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y517       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y517       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.696 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.767     1.463    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y517       LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     1.561 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, routed)          0.508     2.069    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X431Y519       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.409     5.742    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y519       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.057     5.799    
                         clock uncertainty           -0.046     5.753    
    SLICE_X431Y519       FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043     5.710    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.710    
                         arrival time                          -2.069    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.197ns (13.383%)  route 1.275ns (86.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.409ns = ( 5.742 - 5.333 ) 
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.597     0.597    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y517       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y517       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.696 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.767     1.463    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y517       LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     1.561 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, routed)          0.508     2.069    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X431Y519       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.409     5.742    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y519       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.057     5.799    
                         clock uncertainty           -0.046     5.753    
    SLICE_X431Y519       FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043     5.710    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.710    
                         arrival time                          -2.069    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.197ns (13.383%)  route 1.275ns (86.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.409ns = ( 5.742 - 5.333 ) 
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.597     0.597    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y517       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y517       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.696 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.767     1.463    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y517       LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     1.561 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, routed)          0.508     2.069    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X431Y519       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.409     5.742    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y519       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism              0.057     5.799    
                         clock uncertainty           -0.046     5.753    
    SLICE_X431Y519       FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.043     5.710    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.710    
                         arrival time                          -2.069    
  -------------------------------------------------------------------
                         slack                                  3.641    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y517  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y517  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y517  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y517  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y517  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y517  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y517  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y517  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y517  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[3]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[3]

Setup :            0  Failing Endpoints,  Worst Slack        3.851ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.238ns (22.181%)  route 0.835ns (77.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.358ns = ( 5.691 - 5.333 ) 
    Source Clock Delay      (SCD):    0.735ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.735     0.735    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y536       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y536       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.834 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.508     1.342    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y536       LUT1 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.139     1.481 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.327     1.808    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X431Y534       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.358     5.691    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y534       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                         clock pessimism              0.056     5.747    
                         clock uncertainty           -0.046     5.701    
    SLICE_X431Y534       FDCE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.659    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]
  -------------------------------------------------------------------
                         required time                          5.659    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.238ns (22.181%)  route 0.835ns (77.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.358ns = ( 5.691 - 5.333 ) 
    Source Clock Delay      (SCD):    0.735ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.735     0.735    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y536       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y536       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.834 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.508     1.342    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y536       LUT1 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.139     1.481 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.327     1.808    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X431Y534       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.358     5.691    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y534       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                         clock pessimism              0.056     5.747    
                         clock uncertainty           -0.046     5.701    
    SLICE_X431Y534       FDCE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.659    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]
  -------------------------------------------------------------------
                         required time                          5.659    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.238ns (22.181%)  route 0.835ns (77.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.358ns = ( 5.691 - 5.333 ) 
    Source Clock Delay      (SCD):    0.735ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.735     0.735    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y536       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y536       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.834 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.508     1.342    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y536       LUT1 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.139     1.481 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.327     1.808    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X431Y534       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.358     5.691    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y534       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism              0.056     5.747    
                         clock uncertainty           -0.046     5.701    
    SLICE_X431Y534       FDCE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.042     5.659    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                          5.659    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                  3.851    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[3]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y536  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y534  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y534  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y536  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y536  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y534  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y536  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y536  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y534  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[2]
  To Clock:  rxoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        2.891ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.514ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.891ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/unscrambled_data_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/idl_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.471ns (22.061%)  route 1.664ns (77.939%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.373ns = ( 6.706 - 5.333 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.432ns (routing 0.376ns, distribution 1.056ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.331ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.432     1.661    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X429Y544       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/unscrambled_data_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y544       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     1.756 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/unscrambled_data_i_reg[56]/Q
                         net (fo=5, routed)           0.398     2.154    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/UNSCRAMBLED_DATA_OUT[56]
    SLICE_X427Y550       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.303 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/pol_state[3]_i_32__2/O
                         net (fo=1, routed)           0.110     2.413    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/pol_state[3]_i_32__2_n_0
    SLICE_X427Y551       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.453 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/pol_state[3]_i_12__2/O
                         net (fo=3, routed)           0.237     2.690    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/pol_state[3]_i_12__2_n_0
    SLICE_X429Y552       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     2.837 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/pol_state[3]_i_4__2/O
                         net (fo=5, routed)           0.400     3.237    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/idl_count_reg[0]_0
    SLICE_X427Y542       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.277 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/idl_count[5]_i_2__2/O
                         net (fo=6, routed)           0.519     3.796    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/idl_count0
    SLICE_X429Y539       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/idl_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.168     6.706    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X429Y539       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/idl_count_reg[2]/C
                         clock pessimism              0.069     6.775    
                         clock uncertainty           -0.046     6.729    
    SLICE_X429Y539       FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042     6.687    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/idl_count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -3.796    
  -------------------------------------------------------------------
                         slack                                  2.891    

Slack (MET) :             2.891ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/unscrambled_data_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/idl_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.471ns (22.061%)  route 1.664ns (77.939%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.373ns = ( 6.706 - 5.333 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.432ns (routing 0.376ns, distribution 1.056ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.331ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.432     1.661    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X429Y544       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/unscrambled_data_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y544       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     1.756 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/unscrambled_data_i_reg[56]/Q
                         net (fo=5, routed)           0.398     2.154    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/UNSCRAMBLED_DATA_OUT[56]
    SLICE_X427Y550       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.303 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/pol_state[3]_i_32__2/O
                         net (fo=1, routed)           0.110     2.413    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/pol_state[3]_i_32__2_n_0
    SLICE_X427Y551       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.453 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/pol_state[3]_i_12__2/O
                         net (fo=3, routed)           0.237     2.690    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/pol_state[3]_i_12__2_n_0
    SLICE_X429Y552       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     2.837 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/pol_state[3]_i_4__2/O
                         net (fo=5, routed)           0.400     3.237    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/idl_count_reg[0]_0
    SLICE_X427Y542       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.277 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/idl_count[5]_i_2__2/O
                         net (fo=6, routed)           0.519     3.796    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/idl_count0
    SLICE_X429Y539       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/idl_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.168     6.706    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X429Y539       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/idl_count_reg[2]/C
                         clock pessimism              0.069     6.775    
                         clock uncertainty           -0.046     6.729    
    SLICE_X429Y539       FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042     6.687    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/idl_count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -3.796    
  -------------------------------------------------------------------
                         slack                                  2.891    

Slack (MET) :             2.891ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/unscrambled_data_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/idl_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.471ns (22.071%)  route 1.663ns (77.929%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.373ns = ( 6.706 - 5.333 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.432ns (routing 0.376ns, distribution 1.056ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.331ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.432     1.661    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X429Y544       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/unscrambled_data_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y544       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     1.756 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/unscrambled_data_i_reg[56]/Q
                         net (fo=5, routed)           0.398     2.154    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/UNSCRAMBLED_DATA_OUT[56]
    SLICE_X427Y550       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.303 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/pol_state[3]_i_32__2/O
                         net (fo=1, routed)           0.110     2.413    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/pol_state[3]_i_32__2_n_0
    SLICE_X427Y551       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.453 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/pol_state[3]_i_12__2/O
                         net (fo=3, routed)           0.237     2.690    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/pol_state[3]_i_12__2_n_0
    SLICE_X429Y552       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     2.837 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane3_i/pol_state[3]_i_4__2/O
                         net (fo=5, routed)           0.400     3.237    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/idl_count_reg[0]_0
    SLICE_X427Y542       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.277 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/idl_count[5]_i_2__2/O
                         net (fo=6, routed)           0.518     3.795    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/idl_count0
    SLICE_X429Y539       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/idl_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.168     6.706    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X429Y539       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/idl_count_reg[1]/C
                         clock pessimism              0.069     6.775    
                         clock uncertainty           -0.046     6.729    
    SLICE_X429Y539       FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043     6.686    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane3_i/idl_count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.686    
                         arrival time                          -3.795    
  -------------------------------------------------------------------
                         slack                                  2.891    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK2  n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.011       0.514      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.011       0.514      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.011       0.514      GTYE4_CHANNEL_X0Y34  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[2]
  To Clock:  txoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        1.522ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/local_crc_error_rsync_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.800ns (25.118%)  route 2.385ns (74.882%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 7.221 - 5.333 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.611ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.546ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.968     2.197    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/socket256\\.user_clk
    SLICE_X421Y554       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/local_crc_error_rsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y554       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     2.295 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/local_crc_error_rsync_reg/Q
                         net (fo=10, routed)          0.489     2.784    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/local_crc_error_rsync
    SLICE_X424Y536       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116     2.900 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/sib_idle_id[47]_i_6/O
                         net (fo=1, routed)           0.067     2.967    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/p_5_in__0[5]
    SLICE_X424Y536       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     3.144 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/sib_idle_id[47]_i_3/O
                         net (fo=6, routed)           0.184     3.328    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/sib_idle_id[47]_i_3_n_0
    SLICE_X423Y534       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.505 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core_i_520/O
                         net (fo=3, routed)           0.061     3.566    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core_i_520_n_0
    SLICE_X423Y534       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.682 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core_i_260/O
                         net (fo=9, routed)           0.652     4.334    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X418Y533       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     4.450 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=15, routed)          0.932     5.382    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X7Y94         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.684     7.221    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X7Y94         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.090     7.311    
                         clock uncertainty           -0.046     7.265    
    RAMB36_X7Y94         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.361     6.904    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.904    
                         arrival time                          -5.382    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/local_crc_error_rsync_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.800ns (25.118%)  route 2.385ns (74.882%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 7.221 - 5.333 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.611ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.546ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.968     2.197    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/socket256\\.user_clk
    SLICE_X421Y554       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/local_crc_error_rsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y554       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     2.295 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/local_crc_error_rsync_reg/Q
                         net (fo=10, routed)          0.489     2.784    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/local_crc_error_rsync
    SLICE_X424Y536       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116     2.900 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/sib_idle_id[47]_i_6/O
                         net (fo=1, routed)           0.067     2.967    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/p_5_in__0[5]
    SLICE_X424Y536       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     3.144 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/sib_idle_id[47]_i_3/O
                         net (fo=6, routed)           0.184     3.328    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/sib_idle_id[47]_i_3_n_0
    SLICE_X423Y534       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.505 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core_i_520/O
                         net (fo=3, routed)           0.061     3.566    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core_i_520_n_0
    SLICE_X423Y534       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.682 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core_i_260/O
                         net (fo=9, routed)           0.652     4.334    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X418Y533       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     4.450 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=15, routed)          0.932     5.382    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X7Y94         RAMB36E2                                     f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.684     7.221    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X7Y94         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.090     7.311    
                         clock uncertainty           -0.046     7.265    
    RAMB36_X7Y94         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.361     6.904    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.904    
                         arrival time                          -5.382    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/local_crc_error_rsync_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.800ns (25.253%)  route 2.368ns (74.747%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 7.223 - 5.333 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.611ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.546ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.968     2.197    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/socket256\\.user_clk
    SLICE_X421Y554       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/local_crc_error_rsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y554       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     2.295 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/local_crc_error_rsync_reg/Q
                         net (fo=10, routed)          0.489     2.784    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/local_crc_error_rsync
    SLICE_X424Y536       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116     2.900 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/sib_idle_id[47]_i_6/O
                         net (fo=1, routed)           0.067     2.967    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/p_5_in__0[5]
    SLICE_X424Y536       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     3.144 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/sib_idle_id[47]_i_3/O
                         net (fo=6, routed)           0.184     3.328    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/sib_idle_id[47]_i_3_n_0
    SLICE_X423Y534       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.505 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core_i_520/O
                         net (fo=3, routed)           0.061     3.566    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core_i_520_n_0
    SLICE_X423Y534       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.682 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_snd/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core_i_260/O
                         net (fo=9, routed)           0.652     4.334    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X418Y533       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     4.450 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=15, routed)          0.915     5.365    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X7Y95         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.686     7.223    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X7Y95         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.090     7.313    
                         clock uncertainty           -0.046     7.267    
    RAMB36_X7Y95         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.361     6.906    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                  1.541    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK2  n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.119       0.510      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.119       0.510      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.119       0.510      GTYE4_CHANNEL_X0Y35  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_p
  To Clock:  ref_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/ref_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I          n/a            1.499         10.000      8.501      BUFG_GT_X0Y192  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I             n/a            1.499         10.000      8.501      BUFGCE_X1Y158  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_bufg_clkfb/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.250         10.000      8.750      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.250         10.000      8.750      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_10
  To Clock:  haps_infra_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       95.438ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       49.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.438ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.001ns (22.833%)  route 3.383ns (77.167%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 99.143 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.185ns (routing 1.213ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.931ns (routing 1.104ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.273    -2.732    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.704 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        2.185    -0.519    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/haps_infra_clk7
    SLICE_X418Y569       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X418Y569       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099    -0.420 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[10]/Q
                         net (fo=3, routed)           0.294    -0.126    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/local_addr[2]
    SLICE_X419Y570       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     0.052 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/reg_inject_error_i_4/O
                         net (fo=2, routed)           0.116     0.168    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv_reg[1]_0
    SLICE_X418Y570       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     0.283 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/reg_ctrl[31]_i_3/O
                         net (fo=3, routed)           0.845     1.128    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_registers/addr_ok__17
    SLICE_X426Y572       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.228 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[30]_i_2/O
                         net (fo=32, routed)          0.760     1.988    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[3]_1
    SLICE_X430Y567       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.162 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[6]_i_6/O
                         net (fo=1, routed)           0.391     2.553    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/p_0_in[6]
    SLICE_X425Y565       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.701 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[6]_i_4/O
                         net (fo=1, routed)           0.467     3.168    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[6]_i_4_n_0
    SLICE_X427Y551       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     3.207 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[6]_i_1/O
                         net (fo=2, routed)           0.450     3.657    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/srb32_mst\\.srb_data_rd[6]
    SLICE_X420Y549       LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     3.805 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.060     3.865    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_mux[6]
    SLICE_X420Y549       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732   102.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.152    96.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.241    97.188    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.212 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.931    99.143    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/haps_infra_clk7
    SLICE_X420Y549       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[6]/C
                         clock pessimism              0.239    99.382    
                         clock uncertainty           -0.106    99.276    
    SLICE_X420Y549       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    99.303    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         99.303    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                 95.438    

Slack (MET) :             95.438ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.001ns (22.833%)  route 3.383ns (77.167%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 99.143 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.185ns (routing 1.213ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.931ns (routing 1.104ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.273    -2.732    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.704 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        2.185    -0.519    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/haps_infra_clk7
    SLICE_X418Y569       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X418Y569       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099    -0.420 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[10]/Q
                         net (fo=3, routed)           0.294    -0.126    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/local_addr[2]
    SLICE_X419Y570       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     0.052 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/reg_inject_error_i_4/O
                         net (fo=2, routed)           0.116     0.168    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv_reg[1]_0
    SLICE_X418Y570       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     0.283 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/reg_ctrl[31]_i_3/O
                         net (fo=3, routed)           0.845     1.128    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_registers/addr_ok__17
    SLICE_X426Y572       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.228 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[30]_i_2/O
                         net (fo=32, routed)          0.760     1.988    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[3]_1
    SLICE_X430Y567       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.162 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[6]_i_6/O
                         net (fo=1, routed)           0.391     2.553    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/p_0_in[6]
    SLICE_X425Y565       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.701 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[6]_i_4/O
                         net (fo=1, routed)           0.467     3.168    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[6]_i_4_n_0
    SLICE_X427Y551       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     3.207 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[6]_i_1/O
                         net (fo=2, routed)           0.450     3.657    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/srb32_mst\\.srb_data_rd[6]
    SLICE_X420Y549       LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     3.805 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.060     3.865    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_mux[6]
    SLICE_X420Y549       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732   102.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.152    96.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.241    97.188    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.212 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.931    99.143    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/haps_infra_clk7
    SLICE_X420Y549       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[6]/C
                         clock pessimism              0.239    99.382    
                         clock uncertainty           -0.106    99.276    
    SLICE_X420Y549       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    99.303    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         99.303    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                 95.438    

Slack (MET) :             95.531ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.970ns (22.605%)  route 3.321ns (77.395%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 99.143 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.185ns (routing 1.213ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.931ns (routing 1.104ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.273    -2.732    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.704 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        2.185    -0.519    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/haps_infra_clk7
    SLICE_X418Y569       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X418Y569       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096    -0.423 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[11]/Q
                         net (fo=4, routed)           0.232    -0.191    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/local_addr[3]
    SLICE_X419Y570       LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150    -0.041 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/reg_inject_error_i_4/O
                         net (fo=2, routed)           0.116     0.075    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv_reg[1]_0
    SLICE_X418Y570       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     0.190 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/reg_ctrl[31]_i_3/O
                         net (fo=3, routed)           0.845     1.035    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_registers/addr_ok__17
    SLICE_X426Y572       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.135 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[30]_i_2/O
                         net (fo=32, routed)          0.760     1.895    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[3]_1
    SLICE_X430Y567       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.069 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[6]_i_6/O
                         net (fo=1, routed)           0.391     2.460    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/p_0_in[6]
    SLICE_X425Y565       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.608 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[6]_i_4/O
                         net (fo=1, routed)           0.467     3.075    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[6]_i_4_n_0
    SLICE_X427Y551       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     3.114 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[6]_i_1/O
                         net (fo=2, routed)           0.450     3.564    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/srb32_mst\\.srb_data_rd[6]
    SLICE_X420Y549       LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     3.712 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.060     3.772    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_mux[6]
    SLICE_X420Y549       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732   102.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.152    96.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.241    97.188    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.212 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.931    99.143    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/haps_infra_clk7
    SLICE_X420Y549       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[6]/C
                         clock pessimism              0.239    99.382    
                         clock uncertainty           -0.106    99.276    
    SLICE_X420Y549       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    99.303    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         99.303    
                         arrival time                          -3.772    
  -------------------------------------------------------------------
                         slack                                 95.531    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y117  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y116  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y115  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y117  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y117  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y116  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y117  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y117  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y116  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_100
  To Clock:  haps_infra_clk_100

Setup :            0  Failing Endpoints,  Worst Slack        3.769ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 0.272ns (4.866%)  route 5.318ns (95.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.150ns = ( 10.150 - 10.000 ) 
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.305ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.150ns
    Common Clock Delay      (CCD):   -1.881ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.334ns (routing 0.957ns, distribution 2.377ns)
  Clock Net Delay (Destination): 2.949ns (routing 0.866ns, distribution 2.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.746    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.718 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        3.334     0.616    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y403       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y403       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.709 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2565, routed)        2.016     2.725    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_reset_o
    SLR Crossing[1->0]   
    SLICE_X386Y299       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     2.904 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d[1][31]_i_1/O
                         net (fo=64, routed)          3.302     6.206    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d[1][31]_i_1_n_0
    SLR Crossing[0->1]   
    SLICE_X405Y501       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732    12.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.152     6.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.177    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.201 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        2.949    10.150    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_clk
    SLICE_X405Y501       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][9]/C
                         clock pessimism              0.176    10.326    
                         inter-SLR compensation      -0.305    10.022    
                         clock uncertainty           -0.074     9.948    
    SLICE_X405Y501       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     9.975    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][9]
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 0.272ns (4.866%)  route 5.318ns (95.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.150ns = ( 10.150 - 10.000 ) 
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.305ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.150ns
    Common Clock Delay      (CCD):   -1.881ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.334ns (routing 0.957ns, distribution 2.377ns)
  Clock Net Delay (Destination): 2.949ns (routing 0.866ns, distribution 2.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.746    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.718 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        3.334     0.616    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y403       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y403       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.709 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2565, routed)        2.016     2.725    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_reset_o
    SLR Crossing[1->0]   
    SLICE_X386Y299       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     2.904 f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d[1][31]_i_1/O
                         net (fo=64, routed)          3.302     6.206    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d[1][31]_i_1_n_0
    SLR Crossing[0->1]   
    SLICE_X405Y501       FDRE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732    12.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.152     6.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.177    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.201 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        2.949    10.150    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_clk
    SLICE_X405Y501       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][9]/C
                         clock pessimism              0.176    10.326    
                         inter-SLR compensation      -0.305    10.022    
                         clock uncertainty           -0.074     9.948    
    SLICE_X405Y501       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     9.975    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][9]
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 0.272ns (4.879%)  route 5.303ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.149ns = ( 10.149 - 10.000 ) 
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.304ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.149ns
    Common Clock Delay      (CCD):   -1.881ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.334ns (routing 0.957ns, distribution 2.377ns)
  Clock Net Delay (Destination): 2.948ns (routing 0.866ns, distribution 2.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.746    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.718 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        3.334     0.616    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y403       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y403       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.709 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2565, routed)        2.016     2.725    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_reset_o
    SLR Crossing[1->0]   
    SLICE_X386Y299       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     2.904 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d[1][31]_i_1/O
                         net (fo=64, routed)          3.287     6.191    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d[1][31]_i_1_n_0
    SLR Crossing[0->1]   
    SLICE_X405Y502       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732    12.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.152     6.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.177    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.201 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        2.948    10.149    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_clk
    SLICE_X405Y502       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[2][8]/C
                         clock pessimism              0.176    10.325    
                         inter-SLR compensation      -0.304    10.021    
                         clock uncertainty           -0.074     9.947    
    SLICE_X405Y502       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     9.974    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[2][8]
  -------------------------------------------------------------------
                         required time                          9.974    
                         arrival time                          -6.191    
  -------------------------------------------------------------------
                         slack                                  3.783    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y25  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y24  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y5   sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y25  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y25  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y24  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y25  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y25  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y24  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_160
  To Clock:  haps_infra_clk_160

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_160
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I            n/a            1.499         6.250       4.751      BUFGCE_X1Y145  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout1_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         6.250       5.000      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_200
  To Clock:  haps_infra_clk_200

Setup :            0  Failing Endpoints,  Worst Slack        3.287ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (haps_infra_clk_200 rise@5.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.568ns (35.127%)  route 1.049ns (64.873%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 4.208 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.284ns (routing 1.293ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.999ns (routing 1.170ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268    -2.737    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y151        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.709 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y9 (CLOCK_ROOT)    net (fo=166, routed)         2.284    -0.425    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/freq_reg[19]_1
    SLICE_X429Y550       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y550       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095    -0.330 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[4]/Q
                         net (fo=4, routed)           0.361     0.031    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[4]
    SLICE_X429Y550       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     0.182 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[10]_i_2/O
                         net (fo=6, routed)           0.267     0.449    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[10]_i_2_n_0
    SLICE_X431Y552       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     0.597 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_2/O
                         net (fo=5, routed)           0.339     0.936    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_2_n_0
    SLICE_X429Y557       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     1.110 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_1/O
                         net (fo=1, routed)           0.082     1.192    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt0[15]
    SLICE_X429Y557       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      5.000     5.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732     7.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.152     1.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238     2.185    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y151        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.209 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y9 (CLOCK_ROOT)    net (fo=166, routed)         1.999     4.208    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/freq_reg[19]_1
    SLICE_X429Y557       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]/C
                         clock pessimism              0.311     4.519    
                         clock uncertainty           -0.067     4.452    
    SLICE_X429Y557       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     4.479    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.479    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (haps_infra_clk_200 rise@5.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.568ns (35.127%)  route 1.049ns (64.873%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 4.208 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.284ns (routing 1.293ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.999ns (routing 1.170ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268    -2.737    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y151        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.709 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y9 (CLOCK_ROOT)    net (fo=166, routed)         2.284    -0.425    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/freq_reg[19]_1
    SLICE_X429Y550       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y550       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095    -0.330 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[4]/Q
                         net (fo=4, routed)           0.361     0.031    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[4]
    SLICE_X429Y550       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     0.182 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[10]_i_2/O
                         net (fo=6, routed)           0.267     0.449    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[10]_i_2_n_0
    SLICE_X431Y552       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     0.597 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_2/O
                         net (fo=5, routed)           0.339     0.936    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_2_n_0
    SLICE_X429Y557       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     1.110 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_1/O
                         net (fo=1, routed)           0.082     1.192    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt0[15]
    SLICE_X429Y557       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      5.000     5.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732     7.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.152     1.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238     2.185    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y151        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.209 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y9 (CLOCK_ROOT)    net (fo=166, routed)         1.999     4.208    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/freq_reg[19]_1
    SLICE_X429Y557       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]/C
                         clock pessimism              0.311     4.519    
                         clock uncertainty           -0.067     4.452    
    SLICE_X429Y557       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     4.479    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.479    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (haps_infra_clk_200 rise@5.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.568ns (35.127%)  route 1.049ns (64.873%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 4.208 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.284ns (routing 1.293ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.999ns (routing 1.170ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268    -2.737    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y151        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.709 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y9 (CLOCK_ROOT)    net (fo=166, routed)         2.284    -0.425    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/freq_reg[19]_1
    SLICE_X429Y550       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y550       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095    -0.330 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[4]/Q
                         net (fo=4, routed)           0.361     0.031    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[4]
    SLICE_X429Y550       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     0.182 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[10]_i_2/O
                         net (fo=6, routed)           0.267     0.449    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[10]_i_2_n_0
    SLICE_X431Y552       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     0.597 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_2/O
                         net (fo=5, routed)           0.339     0.936    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_2_n_0
    SLICE_X429Y557       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     1.110 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_1/O
                         net (fo=1, routed)           0.082     1.192    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt0[15]
    SLICE_X429Y557       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      5.000     5.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732     7.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.152     1.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238     2.185    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y151        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.209 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y9 (CLOCK_ROOT)    net (fo=166, routed)         1.999     4.208    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/freq_reg[19]_1
    SLICE_X429Y557       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]/C
                         clock pessimism              0.311     4.519    
                         clock uncertainty           -0.067     4.452    
    SLICE_X429Y557       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     4.479    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.479    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                  3.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         5.000       3.501      BUFGCE_X1Y151   sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT3  n/a            1.250         5.000       3.750      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X428Y576  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X428Y576  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X428Y576  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X428Y581  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/counter_cascade_0/counter_last_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X428Y576  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X428Y576  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X428Y581  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/counter_cascade_0/counter_last_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_50_2_sync
  To Clock:  haps_infra_clk_50_2_sync

Setup :            0  Failing Endpoints,  Worst Slack       17.517ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.517ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/count_for_reset_r_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.391ns (17.887%)  route 1.795ns (82.113%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.572ns = ( 19.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.236ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.471ns (routing 1.173ns, distribution 1.298ns)
  Clock Net Delay (Destination): 2.219ns (routing 1.068ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.270    -2.735    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y9 (CLOCK_ROOT)    net (fo=610, routed)         2.471    -0.236    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/gt_reset_sync/init_clk
    SLICE_X428Y561       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y561       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098    -0.138 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=18, routed)          0.755     0.617    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/pma_init_sync
    SLICE_X427Y535       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     0.793 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=7, routed)           0.455     1.248    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/u_rst_sync_fsm_resetdone_initclk/out
    SLICE_X426Y535       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     1.365 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/u_rst_sync_fsm_resetdone_initclk/count_for_reset_r[0]_i_1__1/O
                         net (fo=24, routed)          0.585     1.950    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/count_for_reset_r_reg[23]_0
    SLICE_X426Y539       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/count_for_reset_r_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732    22.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.152    16.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.238    17.185    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.209 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y9 (CLOCK_ROOT)    net (fo=610, routed)         2.219    19.428    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/init_clk
    SLICE_X426Y539       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/count_for_reset_r_reg[16]/C
                         clock pessimism              0.193    19.621    
                         clock uncertainty           -0.082    19.540    
    SLICE_X426Y539       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072    19.468    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/count_for_reset_r_reg[16]
  -------------------------------------------------------------------
                         required time                         19.468    
                         arrival time                          -1.950    
  -------------------------------------------------------------------
                         slack                                 17.517    

Slack (MET) :             17.517ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/count_for_reset_r_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.391ns (17.887%)  route 1.795ns (82.113%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.572ns = ( 19.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.236ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.471ns (routing 1.173ns, distribution 1.298ns)
  Clock Net Delay (Destination): 2.219ns (routing 1.068ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.270    -2.735    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y9 (CLOCK_ROOT)    net (fo=610, routed)         2.471    -0.236    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/gt_reset_sync/init_clk
    SLICE_X428Y561       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y561       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098    -0.138 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=18, routed)          0.755     0.617    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/pma_init_sync
    SLICE_X427Y535       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     0.793 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=7, routed)           0.455     1.248    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/u_rst_sync_fsm_resetdone_initclk/out
    SLICE_X426Y535       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     1.365 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/u_rst_sync_fsm_resetdone_initclk/count_for_reset_r[0]_i_1__1/O
                         net (fo=24, routed)          0.585     1.950    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/count_for_reset_r_reg[23]_0
    SLICE_X426Y539       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/count_for_reset_r_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732    22.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.152    16.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.238    17.185    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.209 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y9 (CLOCK_ROOT)    net (fo=610, routed)         2.219    19.428    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/init_clk
    SLICE_X426Y539       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/count_for_reset_r_reg[16]/C
                         clock pessimism              0.193    19.621    
                         clock uncertainty           -0.082    19.540    
    SLICE_X426Y539       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072    19.468    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/count_for_reset_r_reg[16]
  -------------------------------------------------------------------
                         required time                         19.468    
                         arrival time                          -1.950    
  -------------------------------------------------------------------
                         slack                                 17.517    

Slack (MET) :             17.517ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/count_for_reset_r_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.391ns (17.887%)  route 1.795ns (82.113%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.572ns = ( 19.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.236ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.471ns (routing 1.173ns, distribution 1.298ns)
  Clock Net Delay (Destination): 2.219ns (routing 1.068ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.270    -2.735    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y9 (CLOCK_ROOT)    net (fo=610, routed)         2.471    -0.236    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/gt_reset_sync/init_clk
    SLICE_X428Y561       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y561       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098    -0.138 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=18, routed)          0.755     0.617    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/pma_init_sync
    SLICE_X427Y535       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     0.793 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=7, routed)           0.455     1.248    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/u_rst_sync_fsm_resetdone_initclk/out
    SLICE_X426Y535       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     1.365 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/u_rst_sync_fsm_resetdone_initclk/count_for_reset_r[0]_i_1__1/O
                         net (fo=24, routed)          0.585     1.950    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/count_for_reset_r_reg[23]_0
    SLICE_X426Y539       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/count_for_reset_r_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732    22.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.152    16.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.238    17.185    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.209 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y9 (CLOCK_ROOT)    net (fo=610, routed)         2.219    19.428    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/init_clk
    SLICE_X426Y539       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/count_for_reset_r_reg[17]/C
                         clock pessimism              0.193    19.621    
                         clock uncertainty           -0.082    19.540    
    SLICE_X426Y539       FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072    19.468    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/count_for_reset_r_reg[17]
  -------------------------------------------------------------------
                         required time                         19.468    
                         arrival time                          -1.950    
  -------------------------------------------------------------------
                         slack                                 17.517    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_50_2_sync
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y34  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_umr3
  To Clock:  haps_infra_clk_umr3

Setup :            0  Failing Endpoints,  Worst Slack        3.369ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_empty_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/umr3_in_data_d0_reg[179]/CE
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.039ns (23.662%)  route 3.352ns (76.338%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.156ns = ( 6.844 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.723ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.657ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.262    -2.743    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y162        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.715 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       1.900    -0.815    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/haps_infra_clk2
    SLICE_X382Y587       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X382Y587       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097    -0.718 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_empty_reg/Q
                         net (fo=143, routed)         0.356    -0.362    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_empty_reg_n_0
    SLICE_X372Y585       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100    -0.262 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/header_reg[63]_i_1/O
                         net (fo=327, routed)         0.276     0.014    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/header_reg[63]_i_1_n_0
    SLICE_X376Y588       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     0.076 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/header_reg[36]_i_1/O
                         net (fo=3, routed)           0.382     0.458    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_us_buf_header[36]
    SLICE_X375Y587       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.635 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_8/O
                         net (fo=2, routed)           0.313     0.948    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_8_n_0
    SLICE_X376Y584       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     1.122 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_3__0/O
                         net (fo=7, routed)           0.336     1.458    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_3__0_n_0
    SLICE_X366Y584       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.606 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_valid_d0_i_3/O
                         net (fo=1, routed)           0.246     1.852    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_valid_d0_i_3_n_0
    SLICE_X369Y587       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     2.030 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_valid_d0_i_2/O
                         net (fo=18, routed)          0.352     2.382    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_ready_reg_0
    SLICE_X364Y582       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     2.446 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[3]_i_3/O
                         net (fo=6, routed)           0.123     2.569    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/
    SLICE_X363Y583       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.039     2.608 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/umr3_in_eof_d0_i_1/O
                         net (fo=260, routed)         0.968     3.576    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/umr3_in_eof_d0_i_1_n_0
    SLICE_X390Y564       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/umr3_in_data_d0_reg[179]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732    10.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.152     4.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.180    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y162        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.204 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       1.640     6.844    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/haps_infra_clk2
    SLICE_X390Y564       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/umr3_in_data_d0_reg[179]/C
                         clock pessimism              0.215     7.059    
                         clock uncertainty           -0.071     6.988    
    SLICE_X390Y564       FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043     6.945    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/umr3_in_data_d0_reg[179]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -3.576    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_empty_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/umr3_in_data_d0_reg[179]/CE
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.039ns (23.662%)  route 3.352ns (76.338%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.156ns = ( 6.844 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.723ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.657ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.262    -2.743    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y162        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.715 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       1.900    -0.815    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/haps_infra_clk2
    SLICE_X382Y587       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X382Y587       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097    -0.718 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_empty_reg/Q
                         net (fo=143, routed)         0.356    -0.362    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_empty_reg_n_0
    SLICE_X372Y585       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100    -0.262 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/header_reg[63]_i_1/O
                         net (fo=327, routed)         0.276     0.014    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/header_reg[63]_i_1_n_0
    SLICE_X376Y588       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     0.076 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/header_reg[36]_i_1/O
                         net (fo=3, routed)           0.382     0.458    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_us_buf_header[36]
    SLICE_X375Y587       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.635 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_8/O
                         net (fo=2, routed)           0.313     0.948    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_8_n_0
    SLICE_X376Y584       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     1.122 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_3__0/O
                         net (fo=7, routed)           0.336     1.458    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_3__0_n_0
    SLICE_X366Y584       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.606 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_valid_d0_i_3/O
                         net (fo=1, routed)           0.246     1.852    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_valid_d0_i_3_n_0
    SLICE_X369Y587       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     2.030 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_valid_d0_i_2/O
                         net (fo=18, routed)          0.352     2.382    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_ready_reg_0
    SLICE_X364Y582       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     2.446 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[3]_i_3/O
                         net (fo=6, routed)           0.123     2.569    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/
    SLICE_X363Y583       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.039     2.608 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/umr3_in_eof_d0_i_1/O
                         net (fo=260, routed)         0.968     3.576    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/umr3_in_eof_d0_i_1_n_0
    SLICE_X390Y564       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/umr3_in_data_d0_reg[179]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732    10.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.152     4.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.180    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y162        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.204 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       1.640     6.844    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/haps_infra_clk2
    SLICE_X390Y564       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/umr3_in_data_d0_reg[179]/C
                         clock pessimism              0.215     7.059    
                         clock uncertainty           -0.071     6.988    
    SLICE_X390Y564       FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043     6.945    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/umr3_in_data_d0_reg[179]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -3.576    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_empty_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/umr3_in_data_d0_reg[214]/CE
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.039ns (23.662%)  route 3.352ns (76.338%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.156ns = ( 6.844 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.723ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.657ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.262    -2.743    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y162        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.715 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       1.900    -0.815    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/haps_infra_clk2
    SLICE_X382Y587       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X382Y587       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097    -0.718 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_empty_reg/Q
                         net (fo=143, routed)         0.356    -0.362    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_empty_reg_n_0
    SLICE_X372Y585       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100    -0.262 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/header_reg[63]_i_1/O
                         net (fo=327, routed)         0.276     0.014    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/header_reg[63]_i_1_n_0
    SLICE_X376Y588       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     0.076 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/header_reg[36]_i_1/O
                         net (fo=3, routed)           0.382     0.458    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_us_buf_header[36]
    SLICE_X375Y587       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.635 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_8/O
                         net (fo=2, routed)           0.313     0.948    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_8_n_0
    SLICE_X376Y584       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     1.122 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_3__0/O
                         net (fo=7, routed)           0.336     1.458    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_3__0_n_0
    SLICE_X366Y584       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.606 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_valid_d0_i_3/O
                         net (fo=1, routed)           0.246     1.852    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_valid_d0_i_3_n_0
    SLICE_X369Y587       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     2.030 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_valid_d0_i_2/O
                         net (fo=18, routed)          0.352     2.382    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_ready_reg_0
    SLICE_X364Y582       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     2.446 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[3]_i_3/O
                         net (fo=6, routed)           0.123     2.569    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/
    SLICE_X363Y583       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.039     2.608 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/umr3_in_eof_d0_i_1/O
                         net (fo=260, routed)         0.968     3.576    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/umr3_in_eof_d0_i_1_n_0
    SLICE_X390Y564       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/umr3_in_data_d0_reg[214]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732    10.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.152     4.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.180    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y162        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.204 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       1.640     6.844    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/haps_infra_clk2
    SLICE_X390Y564       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/umr3_in_data_d0_reg[214]/C
                         clock pessimism              0.215     7.059    
                         clock uncertainty           -0.071     6.988    
    SLICE_X390Y564       FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.043     6.945    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[5].I_umr3_pipeline_stage/umr3_in_data_d0_reg[214]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -3.576    
  -------------------------------------------------------------------
                         slack                                  3.369    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_umr3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         8.000       6.261      RAMB18_X7Y228   haps_system_memory/memory_core.memory_inst_memory_inst_0_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         8.000       6.261      RAMB18_X7Y228   haps_system_memory/memory_core.memory_inst_memory_inst_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         8.000       6.261      RAMB36_X6Y107   sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_b/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         4.000       3.427      SLICE_X367Y575  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_regb/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         4.000       3.427      SLICE_X367Y575  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_regb/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         4.000       3.427      SLICE_X367Y575  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_regb/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         4.000       3.427      SLICE_X367Y575  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_regb/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         4.000       3.427      SLICE_X367Y575  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_regb/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         4.000       3.427      SLICE_X367Y575  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_regb/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clk1

Setup :            2  Failing Endpoints,  Worst Slack       -2.136ns,  Total Violation       -2.592ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.136ns  (required time - arrival time)
  Source:                 un1_count_8[0]
                            (input port)
  Destination:            dut_inst/count[0]/D
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (MaxDelay Path 3.600ns)
  Data Path Delay:        5.763ns  (logic 0.603ns (10.470%)  route 5.160ns (89.530%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Timing Exception:       MaxDelay Path -high_priority 3.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BM13                                              0.000     0.000 r  un1_count_8[0] (IN)
                         net (fo=0)                   0.000     0.000    un1_count_8_ibuf[0]/I
    BM13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.603     0.603 r  un1_count_8_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    un1_count_8_ibuf[0]/OUT
    BM13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.603 r  un1_count_8_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=1, routed)           5.160     5.763    dut_inst/un1_count_8[0]
    SLR Crossing[0->1]   
    SLICE_X356Y544       FDCE                                         r  dut_inst/count[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.600     3.600    
    SLICE_X356Y544       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     3.627    dut_inst/count[0]
  -------------------------------------------------------------------
                         required time                          3.627    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                 -2.136    

Slack (VIOLATED) :        -2.136ns  (required time - arrival time)
  Source:                 un1_count_8[0]
                            (input port)
  Destination:            dut_inst/count[0]/D
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (MaxDelay Path 3.600ns)
  Data Path Delay:        5.763ns  (logic 0.603ns (10.470%)  route 5.160ns (89.530%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Timing Exception:       MaxDelay Path -high_priority 3.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BM13                                              0.000     0.000 r  un1_count_8[0] (IN)
                         net (fo=0)                   0.000     0.000    un1_count_8_ibuf[0]/I
    BM13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.603     0.603 r  un1_count_8_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    un1_count_8_ibuf[0]/OUT
    BM13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.603 r  un1_count_8_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=1, routed)           5.160     5.763    dut_inst/un1_count_8[0]
    SLR Crossing[0->1]   
    SLICE_X356Y544       FDCE                                         r  dut_inst/count[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.600     3.600    
    SLICE_X356Y544       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     3.627    dut_inst/count[0]
  -------------------------------------------------------------------
                         required time                          3.627    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                 -2.136    

Slack (VIOLATED) :        -2.136ns  (required time - arrival time)
  Source:                 un1_count_8[0]
                            (input port)
  Destination:            dut_inst/count[0]/D
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (MaxDelay Path 3.600ns)
  Data Path Delay:        5.763ns  (logic 0.603ns (10.470%)  route 5.160ns (89.530%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Timing Exception:       MaxDelay Path -high_priority 3.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BM13                                              0.000     0.000 f  un1_count_8[0] (IN)
                         net (fo=0)                   0.000     0.000    un1_count_8_ibuf[0]/I
    BM13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.603     0.603 f  un1_count_8_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    un1_count_8_ibuf[0]/OUT
    BM13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.603 f  un1_count_8_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=1, routed)           5.160     5.763    dut_inst/un1_count_8[0]
    SLR Crossing[0->1]   
    SLICE_X356Y544       FDCE                                         f  dut_inst/count[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.600     3.600    
    SLICE_X356Y544       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     3.627    dut_inst/count[0]
  -------------------------------------------------------------------
                         required time                          3.627    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                 -2.136    





---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_100
  To Clock:  ref_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        4.954ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ref_clk_p rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 1.524ns (84.953%)  route 0.270ns (15.047%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.430ns
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.367ns (routing 0.957ns, distribution 2.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.746    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.718 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        3.367     0.649    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.442     1.091 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, routed)           0.270     1.361    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      1.082     2.444 r  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     2.444    AFPGA_GLNK_OUT
    BY35                                                              r  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.172     9.828    
                         output delay                -2.430     7.398    
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -2.444    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ref_clk_p rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 1.524ns (84.953%)  route 0.270ns (15.047%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.430ns
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.367ns (routing 0.957ns, distribution 2.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.746    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.718 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        3.367     0.649    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.442     1.091 f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, routed)           0.270     1.361    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      1.082     2.444 f  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     2.444    AFPGA_GLNK_OUT
    BY35                                                              f  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.172     9.828    
                         output delay                -2.430     7.398    
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -2.444    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             7.235ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Max at Fast Process Corner
  Requirement:            10.000ns  (ref_clk_p rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.953ns (84.867%)  route 0.170ns (15.133%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.430ns
  Clock Path Skew:        0.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.957ns (routing 0.543ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.134     1.572    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.676    -3.104 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -2.937    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.918 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        1.957    -0.961    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.245    -0.716 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, routed)           0.170    -0.546    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.708     0.163 r  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     0.163    AFPGA_GLNK_OUT
    BY35                                                              r  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.172     9.828    
                         output delay                -2.430     7.398    
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  7.235    





---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_p
  To Clock:  haps_infra_clk_100

Setup :            0  Failing Endpoints,  Worst Slack        4.740ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.481ns (70.101%)  route 0.205ns (29.899%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.150ns
  Clock Path Skew:        -1.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.212ns = ( 8.788 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.669ns (routing 0.489ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.150     3.150    
    BW38                                              0.000     3.150 r  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     3.150    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.481     3.631 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.631 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.205     3.836    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142    10.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052    10.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073    10.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.009    11.276    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.321     6.955 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     7.102    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.119 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        1.669     8.788    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     8.788    
                         clock uncertainty           -0.172     8.616    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.041     8.575    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.481ns (70.101%)  route 0.205ns (29.899%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.150ns
  Clock Path Skew:        -1.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.212ns = ( 8.788 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.669ns (routing 0.489ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.150     3.150    
    BW38                                              0.000     3.150 f  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     3.150    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.481     3.631 f  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.631 f  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.205     3.836    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142    10.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052    10.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073    10.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.009    11.276    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.321     6.955 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     7.102    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.119 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        1.669     8.788    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     8.788    
                         clock uncertainty           -0.172     8.616    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.041     8.575    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.688ns (67.440%)  route 0.332ns (32.560%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.150ns
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.125ns = ( 10.125 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 2.924ns (routing 0.866ns, distribution 2.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.150     3.150    
    BW38                                              0.000     3.150 r  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     3.150    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.688     3.838 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.838    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.838 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.332     4.170    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732    12.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.152     6.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.177    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.201 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        2.924    10.125    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000    10.125    
                         clock uncertainty           -0.172     9.953    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.113     9.840    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          9.840    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                  5.671    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_10
  To Clock:  haps_infra_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       98.587ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.587ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.097ns (8.875%)  route 0.996ns (91.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.868ns = ( 99.132 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.213ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.920ns (routing 1.104ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.273    -2.732    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.704 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        2.217    -0.487    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X416Y597       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y597       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097    -0.390 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.996     0.606    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X420Y595       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732   102.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.152    96.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.241    97.188    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.212 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.920    99.132    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X420Y595       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.239    99.371    
                         clock uncertainty           -0.106    99.265    
    SLICE_X420Y595       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    99.193    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         99.193    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                 98.587    

Slack (MET) :             98.587ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.097ns (8.875%)  route 0.996ns (91.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.868ns = ( 99.132 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.213ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.920ns (routing 1.104ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.273    -2.732    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.704 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        2.217    -0.487    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X416Y597       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y597       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097    -0.390 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.996     0.606    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X420Y595       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732   102.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.152    96.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.241    97.188    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.212 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.920    99.132    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X420Y595       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.239    99.371    
                         clock uncertainty           -0.106    99.265    
    SLICE_X420Y595       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    99.193    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         99.193    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                 98.587    

Slack (MET) :             98.879ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.097ns (11.659%)  route 0.735ns (88.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 99.163 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.213ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.951ns (routing 1.104ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.273    -2.732    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.704 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        2.217    -0.487    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X416Y597       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y597       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097    -0.390 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.735     0.345    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X419Y595       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732   102.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.152    96.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.241    97.188    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y160        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.212 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.951    99.163    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X419Y595       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.239    99.402    
                         clock uncertainty           -0.106    99.296    
    SLICE_X419Y595       FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.072    99.224    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         99.224    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                 98.879    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_100
  To Clock:  haps_infra_clk_100

Setup :            0  Failing Endpoints,  Worst Slack        4.823ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.823ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[130]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 0.093ns (1.958%)  route 4.656ns (98.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.158ns = ( 10.158 - 10.000 ) 
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.334ns (routing 0.957ns, distribution 2.377ns)
  Clock Net Delay (Destination): 2.957ns (routing 0.866ns, distribution 2.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.746    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.718 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        3.334     0.616    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y403       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y403       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.709 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2565, routed)        4.656     5.365    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    SLICE_X404Y527       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[130]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732    12.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.152     6.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.177    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.201 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        2.957    10.158    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    SLICE_X404Y527       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[130]/C
                         clock pessimism              0.176    10.334    
                         clock uncertainty           -0.074    10.261    
    SLICE_X404Y527       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072    10.189    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[130]
  -------------------------------------------------------------------
                         required time                         10.189    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                  4.823    

Slack (MET) :             4.823ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[42]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 0.093ns (1.958%)  route 4.656ns (98.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.158ns = ( 10.158 - 10.000 ) 
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.334ns (routing 0.957ns, distribution 2.377ns)
  Clock Net Delay (Destination): 2.957ns (routing 0.866ns, distribution 2.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.746    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.718 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        3.334     0.616    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y403       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y403       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.709 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2565, routed)        4.656     5.365    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    SLICE_X404Y527       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732    12.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.152     6.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.177    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.201 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        2.957    10.158    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    SLICE_X404Y527       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[42]/C
                         clock pessimism              0.176    10.334    
                         clock uncertainty           -0.074    10.261    
    SLICE_X404Y527       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072    10.189    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[42]
  -------------------------------------------------------------------
                         required time                         10.189    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                  4.823    

Slack (MET) :             4.823ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[96]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 0.093ns (1.958%)  route 4.656ns (98.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.158ns = ( 10.158 - 10.000 ) 
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.334ns (routing 0.957ns, distribution 2.377ns)
  Clock Net Delay (Destination): 2.957ns (routing 0.866ns, distribution 2.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.746    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.718 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        3.334     0.616    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y403       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y403       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.709 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2565, routed)        4.656     5.365    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    SLICE_X405Y527       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[96]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732    12.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.152     6.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.177    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.201 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        2.957    10.158    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    SLICE_X405Y527       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[96]/C
                         clock pessimism              0.176    10.334    
                         clock uncertainty           -0.074    10.261    
    SLICE_X405Y527       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    10.189    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[96]
  -------------------------------------------------------------------
                         required time                         10.189    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                  4.823    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_50_2_sync
  To Clock:  haps_infra_clk_50_2_sync

Setup :            0  Failing Endpoints,  Worst Slack       17.543ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.543ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg/PRE
                            (recovery check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.219ns (6.252%)  route 3.284ns (93.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.865ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.840ns (routing 0.001ns, distribution 0.839ns)
  Clock Net Delay (Destination): 2.064ns (routing 1.068ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.733    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.705 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0_BUFG_inst/O
    X7Y6 (CLOCK_ROOT)    net (fo=4, routed)           0.840    -1.865    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/CLK
    SLICE_X349Y413       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y413       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -1.769 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/Q
                         net (fo=2, routed)           0.998    -0.771    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/init_reset_o
    SLICE_X326Y413       LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.123    -0.648 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/init_reset_o_hold_fix/O
                         net (fo=2, routed)           2.286     1.638    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/init_reset_o_hold_fix_1_alias
    SLICE_X365Y543       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732    22.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.152    16.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.238    17.185    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.209 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y9 (CLOCK_ROOT)    net (fo=610, routed)         2.064    19.273    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/CLK
    SLICE_X365Y543       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg/C
                         clock pessimism              0.062    19.335    
                         clock uncertainty           -0.082    19.254    
    SLICE_X365Y543       FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.072    19.182    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg
  -------------------------------------------------------------------
                         required time                         19.182    
                         arrival time                          -1.638    
  -------------------------------------------------------------------
                         slack                                 17.543    

Slack (MET) :             17.543ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_reg/PRE
                            (recovery check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.219ns (6.252%)  route 3.284ns (93.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.865ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.840ns (routing 0.001ns, distribution 0.839ns)
  Clock Net Delay (Destination): 2.064ns (routing 1.068ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.733    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.705 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0_BUFG_inst/O
    X7Y6 (CLOCK_ROOT)    net (fo=4, routed)           0.840    -1.865    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/CLK
    SLICE_X349Y413       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y413       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -1.769 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/Q
                         net (fo=2, routed)           0.998    -0.771    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/init_reset_o
    SLICE_X326Y413       LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.123    -0.648 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/init_reset_o_hold_fix/O
                         net (fo=2, routed)           2.286     1.638    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/init_reset_o_hold_fix_1_alias
    SLICE_X365Y543       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732    22.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.152    16.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.238    17.185    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.209 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y9 (CLOCK_ROOT)    net (fo=610, routed)         2.064    19.273    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/CLK
    SLICE_X365Y543       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_reg/C
                         clock pessimism              0.062    19.335    
                         clock uncertainty           -0.082    19.254    
    SLICE_X365Y543       FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.072    19.182    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_reg
  -------------------------------------------------------------------
                         required time                         19.182    
                         arrival time                          -1.638    
  -------------------------------------------------------------------
                         slack                                 17.543    

Slack (MET) :             17.608ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.096ns (5.037%)  route 1.810ns (94.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.150ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):   -0.721ns
    Common Clock Delay      (CCD):   -1.723ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.357ns (routing 1.173ns, distribution 1.184ns)
  Clock Net Delay (Destination): 2.070ns (routing 1.068ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.270    -2.735    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y9 (CLOCK_ROOT)    net (fo=610, routed)         2.357    -0.350    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLR Crossing[1->2]   
    SLICE_X378Y632       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X378Y632       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.254 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, routed)         1.810     1.556    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/AR[0]
    SLR Crossing[2->1]   
    SLICE_X352Y579       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732    22.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.152    16.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.238    17.185    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.209 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y9 (CLOCK_ROOT)    net (fo=610, routed)         2.070    19.279    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X352Y579       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[10]/C
                         clock pessimism              0.189    19.468    
                         inter-SLR compensation      -0.150    19.318    
                         clock uncertainty           -0.082    19.237    
    SLICE_X352Y579       FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072    19.165    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                 17.608    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_umr3
  To Clock:  haps_infra_clk_umr3

Setup :            0  Failing Endpoints,  Worst Slack        4.894ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_regb/regb_reg[1][5]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.124ns (4.359%)  route 2.721ns (95.641%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.095ns = ( 6.905 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.723ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.657ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.262    -2.743    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y162        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.715 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       1.885    -0.830    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X349Y393       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y393       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.734 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=1, routed)           0.952     0.218    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o_bufg_place
    BUFGCE_X1Y189        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.246 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg_bufg_place/O
                         net (fo=11193, routed)       1.769     2.015    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_regb/umr3_sib_reset_o
    SLICE_X361Y548       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_regb/regb_reg[1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732    10.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.152     4.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.180    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y162        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.204 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       1.701     6.905    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_regb/haps_infra_clk2
    SLICE_X361Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_regb/regb_reg[1][5]/C
                         clock pessimism              0.147     7.052    
                         clock uncertainty           -0.071     6.981    
    SLICE_X361Y548       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     6.909    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_regb/regb_reg[1][5]
  -------------------------------------------------------------------
                         required time                          6.909    
                         arrival time                          -2.015    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_regb/regb_reg[2][5]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.124ns (4.359%)  route 2.721ns (95.641%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.095ns = ( 6.905 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.723ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.657ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.262    -2.743    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y162        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.715 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       1.885    -0.830    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X349Y393       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y393       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.734 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=1, routed)           0.952     0.218    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o_bufg_place
    BUFGCE_X1Y189        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.246 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg_bufg_place/O
                         net (fo=11193, routed)       1.769     2.015    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_regb/umr3_sib_reset_o
    SLICE_X361Y548       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_regb/regb_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732    10.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.152     4.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.180    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y162        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.204 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       1.701     6.905    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_regb/haps_infra_clk2
    SLICE_X361Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_regb/regb_reg[2][5]/C
                         clock pessimism              0.147     7.052    
                         clock uncertainty           -0.071     6.981    
    SLICE_X361Y548       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072     6.909    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_regb/regb_reg[2][5]
  -------------------------------------------------------------------
                         required time                          6.909    
                         arrival time                          -2.015    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_mcapim_capi/umr3_out_data_reg[33]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.124ns (4.386%)  route 2.703ns (95.614%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 6.888 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.723ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.657ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.951     2.658    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.663    -3.005 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.262    -2.743    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y162        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.715 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       1.885    -0.830    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X349Y393       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y393       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.734 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=1, routed)           0.952     0.218    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o_bufg_place
    BUFGCE_X1Y189        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.246 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg_bufg_place/O
                         net (fo=11193, routed)       1.751     1.997    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_mcapim_capi/umr3_sib_reset_o
    SLICE_X367Y558       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_mcapim_capi/umr3_out_data_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.732    10.099    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.152     4.947 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.180    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y162        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.204 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15757, routed)       1.684     6.888    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_mcapim_capi/haps_infra_clk2
    SLICE_X367Y558       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_mcapim_capi/umr3_out_data_reg[33]/C
                         clock pessimism              0.147     7.035    
                         clock uncertainty           -0.071     6.964    
    SLICE_X367Y558       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     6.892    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_mcapim_capi/umr3_out_data_reg[33]
  -------------------------------------------------------------------
                         required time                          6.892    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                  4.895    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[2]
  To Clock:  rxoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        4.537ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.093ns (16.489%)  route 0.471ns (83.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.356ns = ( 6.689 - 5.333 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.349ns (routing 0.376ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.331ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.349     1.578    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X426Y528       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X426Y528       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.671 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.471     2.142    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X424Y535       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.151     6.689    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X424Y535       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/C
                         clock pessimism              0.108     6.798    
                         clock uncertainty           -0.046     6.751    
    SLICE_X424Y535       FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.072     6.679    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.679    
                         arrival time                          -2.142    
  -------------------------------------------------------------------
                         slack                                  4.537    

Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.093ns (16.489%)  route 0.471ns (83.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.356ns = ( 6.689 - 5.333 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.349ns (routing 0.376ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.331ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.349     1.578    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X426Y528       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X426Y528       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.671 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.471     2.142    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X424Y535       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.151     6.689    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X424Y535       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/C
                         clock pessimism              0.108     6.798    
                         clock uncertainty           -0.046     6.751    
    SLICE_X424Y535       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072     6.679    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.679    
                         arrival time                          -2.142    
  -------------------------------------------------------------------
                         slack                                  4.537    

Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.093ns (16.489%)  route 0.471ns (83.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.356ns = ( 6.689 - 5.333 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.349ns (routing 0.376ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.331ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.349     1.578    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X426Y528       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X426Y528       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.671 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.471     2.142    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X424Y535       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y195       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.151     6.689    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X424Y535       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/C
                         clock pessimism              0.108     6.798    
                         clock uncertainty           -0.046     6.751    
    SLICE_X424Y535       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072     6.679    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.679    
                         arrival time                          -2.142    
  -------------------------------------------------------------------
                         slack                                  4.537    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[2]
  To Clock:  txoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        2.386ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[223]/PRE
                            (recovery check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 0.270ns (10.465%)  route 2.310ns (89.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 7.185 - 5.333 ) 
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.611ns, distribution 1.351ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.546ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.962     2.191    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/user_clk
    SLICE_X421Y542       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y542       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.284 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/Q
                         net (fo=29, routed)          0.547     2.831    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/rx_channel_up
    SLICE_X424Y567       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     3.008 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr[255]_i_3/O
                         net (fo=304, routed)         1.763     4.771    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/crc_rst
    SLICE_X419Y531       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[223]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.648     7.185    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X419Y531       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[223]/C
                         clock pessimism              0.090     7.275    
                         clock uncertainty           -0.046     7.229    
    SLICE_X419Y531       FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.072     7.157    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[223]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[224]/CLR
                            (recovery check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 0.270ns (10.465%)  route 2.310ns (89.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 7.185 - 5.333 ) 
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.611ns, distribution 1.351ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.546ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.962     2.191    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/user_clk
    SLICE_X421Y542       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y542       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.284 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/Q
                         net (fo=29, routed)          0.547     2.831    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/rx_channel_up
    SLICE_X424Y567       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     3.008 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr[255]_i_3/O
                         net (fo=304, routed)         1.763     4.771    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/crc_rst
    SLICE_X419Y531       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[224]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.648     7.185    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X419Y531       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[224]/C
                         clock pessimism              0.090     7.275    
                         clock uncertainty           -0.046     7.229    
    SLICE_X419Y531       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072     7.157    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[224]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[225]/PRE
                            (recovery check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 0.270ns (10.465%)  route 2.310ns (89.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 7.185 - 5.333 ) 
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.611ns, distribution 1.351ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.546ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.962     2.191    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/user_clk
    SLICE_X421Y542       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y542       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.284 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/Q
                         net (fo=29, routed)          0.547     2.831    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/rx_channel_up
    SLICE_X424Y567       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     3.008 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr[255]_i_3/O
                         net (fo=304, routed)         1.763     4.771    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/crc_rst
    SLICE_X419Y531       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[225]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y194       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.648     7.185    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X419Y531       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[225]/C
                         clock pessimism              0.090     7.275    
                         clock uncertainty           -0.046     7.229    
    SLICE_X419Y531       FDPE (Recov_BFF_SLICEM_C_PRE)
                                                     -0.072     7.157    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[225]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                  2.386    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk1
  To Clock:  

Setup :            3  Failing Endpoints,  Worst Slack       -2.267ns,  Total Violation       -3.098ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.267ns  (required time - arrival time)
  Source:                 dut_inst/count[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            count[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        4.667ns  (logic 1.175ns (25.183%)  route 3.492ns (74.817%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y544                                    0.000     0.000 r  dut_inst/count[0]/C
    SLICE_X356Y544       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  dut_inst/count[0]/Q
                         net (fo=4, routed)           3.492     3.589    count_c[0]
    SLR Crossing[1->2]   
    B31                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.078     4.667 r  count_obuf[0]/O
                         net (fo=0)                   0.000     4.667    count[0]
    B31                                                               r  count[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
                         output delay                -0.000     2.400    
  -------------------------------------------------------------------
                         required time                          2.400    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                 -2.267    

Slack (VIOLATED) :        -2.267ns  (required time - arrival time)
  Source:                 dut_inst/count[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            count[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        4.667ns  (logic 1.175ns (25.183%)  route 3.492ns (74.817%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y544                                    0.000     0.000 r  dut_inst/count[0]/C
    SLICE_X356Y544       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 f  dut_inst/count[0]/Q
                         net (fo=4, routed)           3.492     3.589    count_c[0]
    SLR Crossing[1->2]   
    B31                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.078     4.667 f  count_obuf[0]/O
                         net (fo=0)                   0.000     4.667    count[0]
    B31                                                               f  count[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
                         output delay                -0.000     2.400    
  -------------------------------------------------------------------
                         required time                          2.400    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                 -2.267    

Slack (VIOLATED) :        -0.960ns  (required time - arrival time)
  Source:                 dut_inst/count[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            count[0]
  Path Group:             **default**
  Path Type:              Max at Fast Process Corner
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        2.921ns  (logic 0.806ns (27.602%)  route 2.115ns (72.398%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Inter-SLR Compensation: 0.438ns  ( * DF)
    Derating Factor          (DF):    0.150
  Timing Exception:       MaxDelay Path -high_priority 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y544                                    0.000     0.000 r  dut_inst/count[0]/C
    SLICE_X356Y544       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.052     0.052 r  dut_inst/count[0]/Q
                         net (fo=4, routed)           2.115     2.167    count_c[0]
    SLR Crossing[1->2]   
    B31                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.754     2.921 r  count_obuf[0]/O
                         net (fo=0)                   0.000     2.921    count[0]
    B31                                                               r  count[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
                         inter-SLR compensation      -0.438     1.962    
                         output delay                -0.000     1.962    
  -------------------------------------------------------------------
                         required time                          1.962    
                         arrival time                          -2.921    
  -------------------------------------------------------------------
                         slack                                 -0.960    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :           32  Failing Endpoints,  Worst Slack       -5.948ns,  Total Violation     -112.911ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.948ns  (required time - arrival time)
  Source:                 input_A_pmux
                            (input port)
  Destination:            un1_remainder_reg_3[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        9.948ns  (logic 3.206ns (32.224%)  route 6.742ns (67.776%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B33                                               0.000     0.000 r  input_A_pmux (IN)
                         net (fo=0)                   0.000     0.000    input_A_pmux_ibuf/I
    B33                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.663     0.663 r  input_A_pmux_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.663    input_A_pmux_ibuf/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.663 r  input_A_pmux_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           5.483     6.146    dut_inst/input_A_pmux
    SLR Crossing[2->0]   
    SLICE_X358Y298       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     6.185 r  dut_inst/input_A_pmux_RNI5MM72/O
                         net (fo=1, routed)           1.259     7.444    un1_remainder_reg_3_0[0]
    BG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.503     9.948 r  un1_remainder_reg_3_obuf[0]/O
                         net (fo=0)                   0.000     9.948    un1_remainder_reg_3[0]
    BG14                                                              r  un1_remainder_reg_3[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
                         output delay                -0.000     4.000    
  -------------------------------------------------------------------
                         required time                          4.000    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                 -5.948    

Slack (VIOLATED) :        -5.948ns  (required time - arrival time)
  Source:                 input_A_pmux
                            (input port)
  Destination:            un1_remainder_reg_3[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        9.948ns  (logic 3.206ns (32.224%)  route 6.742ns (67.776%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B33                                               0.000     0.000 r  input_A_pmux (IN)
                         net (fo=0)                   0.000     0.000    input_A_pmux_ibuf/I
    B33                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.663     0.663 r  input_A_pmux_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.663    input_A_pmux_ibuf/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.663 r  input_A_pmux_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           5.483     6.146    dut_inst/input_A_pmux
    SLR Crossing[2->0]   
    SLICE_X358Y298       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     6.185 r  dut_inst/input_A_pmux_RNI5MM72/O
                         net (fo=1, routed)           1.259     7.444    un1_remainder_reg_3_0[0]
    BG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.503     9.948 r  un1_remainder_reg_3_obuf[0]/O
                         net (fo=0)                   0.000     9.948    un1_remainder_reg_3[0]
    BG14                                                              r  un1_remainder_reg_3[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
                         output delay                -0.000     4.000    
  -------------------------------------------------------------------
                         required time                          4.000    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                 -5.948    

Slack (VIOLATED) :        -5.948ns  (required time - arrival time)
  Source:                 input_A_pmux
                            (input port)
  Destination:            un1_remainder_reg_3[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        9.948ns  (logic 3.206ns (32.224%)  route 6.742ns (67.776%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B33                                               0.000     0.000 f  input_A_pmux (IN)
                         net (fo=0)                   0.000     0.000    input_A_pmux_ibuf/I
    B33                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.663     0.663 f  input_A_pmux_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.663    input_A_pmux_ibuf/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.663 f  input_A_pmux_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           5.483     6.146    dut_inst/input_A_pmux
    SLR Crossing[2->0]   
    SLICE_X358Y298       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     6.185 f  dut_inst/input_A_pmux_RNI5MM72/O
                         net (fo=1, routed)           1.259     7.444    un1_remainder_reg_3_0[0]
    BG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.503     9.948 f  un1_remainder_reg_3_obuf[0]/O
                         net (fo=0)                   0.000     9.948    un1_remainder_reg_3[0]
    BG14                                                              f  un1_remainder_reg_3[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
                         output delay                -0.000     4.000    
  -------------------------------------------------------------------
                         required time                          4.000    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                 -5.948    





