Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Feb  6 10:23:03 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : report_drc -file EQ_27_band_wrapper_drc_opted.rpt -pb EQ_27_band_wrapper_drc_opted.pb -rpx EQ_27_band_wrapper_drc_opted.rpx
| Design       : EQ_27_band_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 96
+--------+----------+------------------------+------------+
| Rule   | Severity | Description            | Violations |
+--------+----------+------------------------+------------+
| DPIP-1 | Warning  | Input pipelining       | 32         |
| DPOP-1 | Warning  | PREG Output pipelining | 32         |
| DPOP-2 | Warning  | MREG Output pipelining | 32         |
+--------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__3 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__4 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__6 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__3 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__4 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__3 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__4 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__5 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__6 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__3 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__4 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__5 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__6 input EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__3 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__4 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__6 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__3 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__4 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__3 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__4 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__5 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__6 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__3 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__4 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#31 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__5 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#32 Warning
PREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__6 output EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__3 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__4 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__6 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__3 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__4 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__3 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__4 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__5 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__6 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__3 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__4 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__5 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__6 multiplier stage EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>


