#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Dec  4 06:34:33 2025
# Process ID: 12788
# Current directory: C:/Users/joann/Desktop/FINAL_FINAL_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11296 C:\Users\joann\Desktop\FINAL_FINAL_FPGA\FINAL_FINAL_FPGA.xpr
# Log file: C:/Users/joann/Desktop/FINAL_FINAL_FPGA/vivado.log
# Journal file: C:/Users/joann/Desktop/FINAL_FINAL_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/joann/Desktop/FINAL_FINAL_FPGA/FINAL_FINAL_FPGA.xpr
update_compile_order -fileset sources_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/joann/Desktop/FINAL_FINAL_FPGA/FINAL_FINAL_FPGA.runs/impl_1/cla5_registered.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/joann/Desktop/FINAL_FINAL_FPGA/FINAL_FINAL_FPGA.runs/impl_1/cla5_registered.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/joann/Desktop/FINAL_FINAL_FPGA/FINAL_FINAL_FPGA.runs/impl_1/cla5_registered.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
