Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1031b59ab1514754b361328b3182f843 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot raifes_top_tb_behav xil_defaultlib.raifes_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'debug_state' [U:/vivado_ws/raifes_fpga_bram/raifes_fpga_bram.srcs/sources_1/imports/src/raifes_top.v:230]
WARNING: [VRFC 10-3091] actual bit length 81 differs from formal bit length 80 for port 'key_input' [U:/vivado_ws/raifes_fpga_bram/raifes_fpga_bram.srcs/sources_1/new/crypto_module.v:147]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
