Timing Report Max Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Fri Jan 21 21:09:18 2022


Design: DRM2_top
Family: IGLOO2
Die: M2GL090T
Package: 676 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: BEST, TYPICAL, WORST


-----------------------------------------------------
SUMMARY

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           1.269
Operating Conditions:       BEST

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           0.387
Operating Conditions:       WORST

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           -0.767
Operating Conditions:       WORST

Clock Domain:               CAEN_LINK_instance/I_conet_interf/endpck:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               CAEN_LINK_instance/I_conet_interf/token:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               EPCS_Demo_instance/CCC_0/GL0
Required Period (ns):       50.000
Required Frequency (MHz):   20.000
Worst Slack (ns):           38.953
Operating Conditions:       WORST

Clock Domain:               EPCS_Demo_instance/CCC_0/GL1
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           20.565
Operating Conditions:       WORST

Clock Domain:               EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
Required Period (ns):       200.000
Required Frequency (MHz):   5.000
Worst Slack (ns):           1.172
Operating Conditions:       BEST

Clock Domain:               EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           16.842
Operating Conditions:       WORST

Clock Domain:               atck
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               vme_int_instance/DS:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DCLK0
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           1.456
Operating Conditions:       WORST

Clock Domain:               tx_clk
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           1.709
Operating Conditions:       WORST

Clock Domain:               rx_clk
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           1.615
Operating Conditions:       WORST

Clock Domain:               FPGACK40
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           -1.790
Operating Conditions:       WORST

                            Input to Output
Max Delay (ns):             16.106

END SUMMARY
-----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D
  Delay (ns):              0.867
  Slack (ns):              2.664
  Arrival (ns):            6.490
  Required (ns):           9.154
  Setup (ns):              0.254
  Minimum Period (ns):     2.672
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[3]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[3]:D
  Delay (ns):              0.795
  Slack (ns):              2.764
  Arrival (ns):            6.409
  Required (ns):           9.173
  Setup (ns):              0.254
  Minimum Period (ns):     2.472
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[7]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[7]:D
  Delay (ns):              0.604
  Slack (ns):              2.921
  Arrival (ns):            6.218
  Required (ns):           9.139
  Setup (ns):              0.254
  Minimum Period (ns):     2.158
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[8]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[8]:D
  Delay (ns):              0.577
  Slack (ns):              2.935
  Arrival (ns):            6.219
  Required (ns):           9.154
  Setup (ns):              0.254
  Minimum Period (ns):     2.130
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[6]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[6]:D
  Delay (ns):              0.464
  Slack (ns):              3.054
  Arrival (ns):            6.094
  Required (ns):           9.148
  Setup (ns):              0.254
  Minimum Period (ns):     1.892
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D
  data required time                                  9.154
  data arrival time                          -        6.490
  slack                                               2.664
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (f)
               +     3.872          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.872                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (r)
               +     0.384          cell: ADLIB:GBM
  4.256                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (r)
               +     0.574          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.830                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB9:An (r)
               +     0.248          cell: ADLIB:RGB
  5.078                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB9:YL (f)
               +     0.545          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB9_rgbl_net_1
  5.623                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.710                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:Q (r)
               +     0.780          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]
  6.490                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D (r)
                                    
  6.490                        data arrival time
  ________________________________________________________
  Data required time calculation
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  7.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  7.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.592          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  8.584                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB5:An (f)
               +     0.317          cell: ADLIB:RGB
  8.901                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB5:YL (r)
               +     0.507          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB5_rgbl_net_1
  9.408                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  9.154                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D
                                    
  9.154                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[5]:ALn
  Delay (ns):              2.863
  Slack (ns):              4.767
  Arrival (ns):            8.265
  Required (ns):          13.032
  Recovery (ns):           0.353
  Minimum Period (ns):     3.233
  Skew (ns):               0.017
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/comma_n_low[5]:ALn
  Delay (ns):              2.649
  Slack (ns):              4.989
  Arrival (ns):            8.051
  Required (ns):          13.040
  Recovery (ns):           0.353
  Minimum Period (ns):     3.011
  Skew (ns):               0.009
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/buf_data[5]:ALn
  Delay (ns):              2.649
  Slack (ns):              4.989
  Arrival (ns):            8.051
  Required (ns):          13.040
  Recovery (ns):           0.353
  Minimum Period (ns):     3.011
  Skew (ns):               0.009
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/buf_data[4]:ALn
  Delay (ns):              2.648
  Slack (ns):              4.991
  Arrival (ns):            8.050
  Required (ns):          13.041
  Recovery (ns):           0.353
  Minimum Period (ns):     3.009
  Skew (ns):               0.008
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/buf_data[15]:ALn
  Delay (ns):              2.642
  Slack (ns):              4.994
  Arrival (ns):            8.044
  Required (ns):          13.038
  Recovery (ns):           0.353
  Minimum Period (ns):     3.006
  Skew (ns):               0.011
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[5]:ALn
  data required time                                 13.032
  data arrival time                          -        8.265
  slack                                               4.767
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.596          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.588                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB7:An (f)
               +     0.317          cell: ADLIB:RGB
  4.905                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB7:YL (r)
               +     0.497          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB7_rgbl_net_1
  5.402                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.489                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:Q (r)
               +     0.305          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]
  5.794                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:B (r)
               +     0.100          cell: ADLIB:CFG2
  5.894                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:Y (f)
               +     2.371          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n_0
  8.265                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[5]:ALn (r)
                                    
  8.265                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  11.618                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  11.992                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.591          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  12.583                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:An (f)
               +     0.317          cell: ADLIB:RGB
  12.900                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:YL (r)
               +     0.485          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2_rgbl_net_1
  13.385                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[5]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  13.032                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[5]:ALn
                                    
  13.032                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

No Path 

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

SET rx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/full_r:D
  Delay (ns):              1.438
  Slack (ns):              9.743
  Arrival (ns):            1.793
  Required (ns):          11.536
  Setup (ns):              0.202
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/full_r:D
  Delay (ns):              1.230
  Slack (ns):              9.951
  Arrival (ns):            1.585
  Required (ns):          11.536
  Setup (ns):              0.202
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/full_r:D
  Delay (ns):              1.182
  Slack (ns):              9.992
  Arrival (ns):            1.544
  Required (ns):          11.536
  Setup (ns):              0.202
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/full_r:D
  Delay (ns):              0.804
  Slack (ns):             10.377
  Arrival (ns):            1.159
  Required (ns):          11.536
  Setup (ns):              0.202
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[4]:D
  Delay (ns):              0.768
  Slack (ns):             10.400
  Arrival (ns):            1.123
  Required (ns):          11.523
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[1]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/full_r:D
  data required time                                 11.536
  data arrival time                          -        1.793
  slack                                               9.743
  ________________________________________________________
  Data arrival time calculation
  0.000                        rx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.355          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  0.355                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[1]:CLK (r)
               +     0.074          cell: ADLIB:SLE
  0.429                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[1]:Q (f)
               +     0.364          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[1]
  0.793                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/T11.un4_fullilto3_0:C (f)
               +     0.065          cell: ADLIB:CFG4
  0.858                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/T11.un4_fullilto3_0:Y (r)
               +     0.120          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/un4_fullilto3_0
  0.978                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/T11.un4_fullilto3_1:C (r)
               +     0.204          cell: ADLIB:CFG4
  1.182                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/T11.un4_fullilto3_1:Y (r)
               +     0.158          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/un4_fullilto3_1
  1.340                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/T11.un4_fullilto3:C (r)
               +     0.132          cell: ADLIB:CFG4
  1.472                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/T11.un4_fullilto3:Y (r)
               +     0.157          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/un4_fullilt4
  1.629                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/T11.un4_fullilto4:C (r)
               +     0.117          cell: ADLIB:CFG4
  1.746                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/T11.un4_fullilto4:Y (r)
               +     0.047          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/fulli
  1.793                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/full_r:D (r)
                                    
  1.793                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     2.500          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  10.500                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.257          cell: ADLIB:GBM
  10.757                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.404          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  11.161                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0:An (f)
               +     0.219          cell: ADLIB:RGB
  11.380                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0:YL (r)
               +     0.358          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0_rgbl_net_1
  11.738                       CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/full_r:CLK (r)
               -     0.202          Library setup time: ADLIB:SLE
  11.536                       CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/full_r:D
                                    
  11.536                       data required time


Operating Conditions : BEST

END SET rx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.323
  Slack (ns):              1.269
  Arrival (ns):            3.249
  Required (ns):           4.518
  Setup (ns):              0.202
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.322
  Slack (ns):              1.270
  Arrival (ns):            3.248
  Required (ns):           4.518
  Setup (ns):              0.202
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.315
  Slack (ns):              1.276
  Arrival (ns):            3.247
  Required (ns):           4.523
  Setup (ns):              0.202
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.320
  Slack (ns):              1.286
  Arrival (ns):            3.232
  Required (ns):           4.518
  Setup (ns):              0.202
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.311
  Slack (ns):              1.291
  Arrival (ns):            3.223
  Required (ns):           4.514
  Setup (ns):              0.202
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  data required time                                  4.518
  data arrival time                          -        3.249
  slack                                               1.269
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.418          net: fpgack40_buf/U_GB_YWn
  2.343                        fpgack40_buf/U_GB_RGB1_RGB70:An (f)
               +     0.219          cell: ADLIB:RGB
  2.562                        fpgack40_buf/U_GB_RGB1_RGB70:YL (r)
               +     0.364          net: fpgack40_buf/U_GB_RGB1_RGB70_rgbl_net_1
  2.926                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK (r)
               +     0.063          cell: ADLIB:SLE
  2.989                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:Q (r)
               +     0.260          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]
  3.249                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D (r)
                                    
  3.249                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     2.500          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.500                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.257          cell: ADLIB:GBM
  3.757                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.404          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.161                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0:An (f)
               +     0.219          cell: ADLIB:RGB
  4.380                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0:YL (r)
               +     0.340          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0_rgbl_net_1
  4.720                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:CLK (r)
               -     0.202          Library setup time: ADLIB:SLE
  4.518                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
                                    
  4.518                        data required time


Operating Conditions : BEST

END SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  Delay (ns):              0.949
  Slack (ns):              0.387
  Arrival (ns):            5.901
  Required (ns):           6.288
  Setup (ns):              1.712
  Minimum Period (ns):     7.613
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[7]
  Delay (ns):              0.950
  Slack (ns):              0.445
  Arrival (ns):            5.902
  Required (ns):           6.347
  Setup (ns):              1.653
  Minimum Period (ns):     7.555
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[1]
  Delay (ns):              0.839
  Slack (ns):              0.509
  Arrival (ns):            5.791
  Required (ns):           6.300
  Setup (ns):              1.700
  Minimum Period (ns):     7.491
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[0]
  Delay (ns):              0.834
  Slack (ns):              0.525
  Arrival (ns):            5.786
  Required (ns):           6.311
  Setup (ns):              1.689
  Minimum Period (ns):     7.475
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:D
  Delay (ns):              1.032
  Slack (ns):              6.695
  Arrival (ns):            5.988
  Required (ns):          12.683
  Setup (ns):              0.254
  Minimum Period (ns):     1.305
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  data required time                                  6.288
  data arrival time                          -        5.901
  slack                                               0.387
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     3.183          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK[0]
  3.183                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:An (f)
               +     0.374          cell: ADLIB:GBM
  3.557                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:YWn (f)
               +     0.587          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_YWn
  4.144                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  4.461                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1_RGB0:YL (r)
               +     0.491          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1_RGB0_rgbl_net_1
  4.952                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.060                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:Q (f)
               +     0.421          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2_txdout[0]
  5.481                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_189:B (f)
               +     0.224          cell: ADLIB:IP_INTERFACE
  5.705                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_189:IPB (f)
               +     0.196          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXDATA_net[9]
  5.901                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9] (f)
                                    
  5.901                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               -     1.712          Library setup time: ADLIB:SERDESIF_075_IP
  6.288                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
                                    
  6.288                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
  Delay (ns):              1.724
  Slack (ns):              9.406
  Arrival (ns):            1.724
  Required (ns):          11.130
  Recovery (ns):           0.280
  Minimum Period (ns):    -1.406
  Skew (ns):              -3.410
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn
  Delay (ns):              1.400
  Slack (ns):              9.727
  Arrival (ns):            1.400
  Required (ns):          11.127
  Recovery (ns):           0.280
  Minimum Period (ns):    -1.727
  Skew (ns):              -3.407
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
  data required time                                 11.130
  data arrival time                          -        1.724
  slack                                               9.406
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     0.783          cell: ADLIB:SERDESIF_075_IP
  0.783                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXRSTN[0] (r)
               +     0.941          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_2_TX_RESET_N
  1.724                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn (r)
                                    
  1.724                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     2.199          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK[0]
  10.199                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:An (f)
               +     0.257          cell: ADLIB:GBM
  10.456                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:YWn (f)
               +     0.401          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_YWn
  10.857                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:An (f)
               +     0.219          cell: ADLIB:RGB
  11.076                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:YL (r)
               +     0.334          net: CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK
  11.410                       CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK (r)
               -     0.280          Library recovery time: ADLIB:SLE
  11.130                       CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
                                    
  11.130                       data required time


Operating Conditions : BEST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[2]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[34]
  Delay (ns):              1.199
  Slack (ns):             -0.767
  Arrival (ns):            6.676
  Required (ns):           5.909
  Setup (ns):              2.091
  Minimum Period (ns):     8.767
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[32]
  Delay (ns):              1.093
  Slack (ns):             -0.757
  Arrival (ns):            6.606
  Required (ns):           5.849
  Setup (ns):              2.151
  Minimum Period (ns):     8.757
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[3]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[35]
  Delay (ns):              1.183
  Slack (ns):             -0.750
  Arrival (ns):            6.672
  Required (ns):           5.922
  Setup (ns):              2.078
  Minimum Period (ns):     8.750
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[6]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[38]
  Delay (ns):              1.121
  Slack (ns):             -0.734
  Arrival (ns):            6.634
  Required (ns):           5.900
  Setup (ns):              2.100
  Minimum Period (ns):     8.734
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[4]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[36]
  Delay (ns):              1.174
  Slack (ns):             -0.697
  Arrival (ns):            6.663
  Required (ns):           5.966
  Setup (ns):              2.034
  Minimum Period (ns):     8.697
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[2]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[34]
  data required time                                  5.909
  data arrival time                          -        6.676
  slack                                              -0.767
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.583          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.650                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB8:An (f)
               +     0.317          cell: ADLIB:RGB
  4.967                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB8:YL (r)
               +     0.510          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB8_rgbl_net_1
  5.477                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[2]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.564                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[2]:Q (r)
               +     0.697          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0_txdout[2]
  6.261                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_122:A (r)
               +     0.194          cell: ADLIB:IP_INTERFACE
  6.455                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_122:IPA (r)
               +     0.221          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/M_RDATA_HRDATA_net[34]
  6.676                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[34] (r)
                                    
  6.676                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               -     2.091          Library setup time: ADLIB:SERDESIF_075_IP
  5.909                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[34]
                                    
  5.909                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/K28:ALn
  Delay (ns):              1.686
  Slack (ns):              5.915
  Arrival (ns):            7.196
  Required (ns):          13.111
  Recovery (ns):           0.353
  Minimum Period (ns):     2.085
  Skew (ns):               0.046
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UF/X_FLIP1:ALn
  Delay (ns):              1.686
  Slack (ns):              5.915
  Arrival (ns):            7.196
  Required (ns):          13.111
  Recovery (ns):           0.353
  Minimum Period (ns):     2.085
  Skew (ns):               0.046
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UF/X_FLIP0:ALn
  Delay (ns):              1.686
  Slack (ns):              5.915
  Arrival (ns):            7.196
  Required (ns):          13.111
  Recovery (ns):           0.353
  Minimum Period (ns):     2.085
  Skew (ns):               0.046
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UF/EN_INV_6B:ALn
  Delay (ns):              1.686
  Slack (ns):              5.915
  Arrival (ns):            7.196
  Required (ns):          13.111
  Recovery (ns):           0.353
  Minimum Period (ns):     2.085
  Skew (ns):               0.046
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UF/X_7:ALn
  Delay (ns):              1.686
  Slack (ns):              5.926
  Arrival (ns):            7.196
  Required (ns):          13.122
  Recovery (ns):           0.353
  Minimum Period (ns):     2.074
  Skew (ns):               0.035
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/K28:ALn
  data required time                                 13.111
  data arrival time                          -        7.196
  slack                                               5.915
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.589          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.656                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB7:An (f)
               +     0.317          cell: ADLIB:RGB
  4.973                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB7:YL (r)
               +     0.537          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB7_rgbl_net_1
  5.510                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.597                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:Q (r)
               +     0.322          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]
  5.919                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n:B (r)
               +     0.074          cell: ADLIB:CFG2
  5.993                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n:Y (r)
               +     1.203          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n
  7.196                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/K28:ALn (r)
                                    
  7.196                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  11.693                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  12.067                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.589          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  12.656                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB7:An (f)
               +     0.317          cell: ADLIB:RGB
  12.973                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB7:YL (r)
               +     0.491          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB7_rgbl_net_1
  13.464                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/K28:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  13.111                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/K28:ALn
                                    
  13.111                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

No Path 

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET CAEN_LINK_instance/I_conet_interf/token:Q to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

No Path 

END SET CAEN_LINK_instance/I_conet_interf/token:Q to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET tx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR_CLK
  To:   CAEN_LINK_instance/I_conet_interf/irq1:D
  Delay (ns):              1.885
  Slack (ns):              9.305
  Arrival (ns):            2.327
  Required (ns):          11.632
  Setup (ns):              0.138
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR_CLK
  To: CAEN_LINK_instance/I_conet_interf/irq1:D
  data required time                                 11.632
  data arrival time                          -        2.327
  slack                                               9.305
  ________________________________________________________
  Data arrival time calculation
  0.000                        tx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.339          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  0.339                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/FF_0:CLK (r)
               +     0.041          cell: ADLIB:SLE_IP_CLK
  0.380                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/FF_0:IPCLKn (f)
               +     0.062          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/A_ADDR_CLK_net
  0.442                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR_CLK (r)
               +     1.197          cell: ADLIB:RAM64x18_IP
  1.639                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_DOUT[0] (f)
               +     0.688          net: CAEN_LINK_instance/I_conet_interf/irq_tclk
  2.327                        CAEN_LINK_instance/I_conet_interf/irq1:D (f)
                                    
  2.327                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     2.551          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  10.551                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.257          cell: ADLIB:GBM
  10.808                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.397          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  11.205                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB4:An (f)
               +     0.219          cell: ADLIB:RGB
  11.424                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB4:YL (r)
               +     0.346          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB4_rgbl_net_1
  11.770                       CAEN_LINK_instance/I_conet_interf/irq1:CLK (r)
               -     0.138          Library setup time: ADLIB:SLE
  11.632                       CAEN_LINK_instance/I_conet_interf/irq1:D
                                    
  11.632                       data required time


Operating Conditions : BEST

END SET tx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To:   CAEN_LINK_instance/I_conet_interf/inc[0]:D
  Delay (ns):              0.530
  Slack (ns):              1.138
  Arrival (ns):            3.438
  Required (ns):           4.576
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.327
  Slack (ns):              1.310
  Arrival (ns):            3.245
  Required (ns):           4.555
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.323
  Slack (ns):              1.314
  Arrival (ns):            3.241
  Required (ns):           4.555
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.329
  Slack (ns):              1.316
  Arrival (ns):            3.239
  Required (ns):           4.555
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.320
  Slack (ns):              1.327
  Arrival (ns):            3.223
  Required (ns):           4.550
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To: CAEN_LINK_instance/I_conet_interf/inc[0]:D
  data required time                                  4.576
  data arrival time                          -        3.438
  slack                                               1.138
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.419          net: fpgack40_buf/U_GB_YWn
  2.344                        fpgack40_buf/U_GB_RGB1_RGB72:An (f)
               +     0.219          cell: ADLIB:RGB
  2.563                        fpgack40_buf/U_GB_RGB1_RGB72:YL (r)
               +     0.345          net: fpgack40_buf/U_GB_RGB1_RGB72_rgbl_net_1
  2.908                        CAEN_LINK_instance/I_conet_interf/pckw:CLK (r)
               +     0.060          cell: ADLIB:SLE
  2.968                        CAEN_LINK_instance/I_conet_interf/pckw:Q (r)
               +     0.470          net: CAEN_LINK_instance/I_conet_interf/pckw
  3.438                        CAEN_LINK_instance/I_conet_interf/inc[0]:D (r)
                                    
  3.438                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     2.551          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.551                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.257          cell: ADLIB:GBM
  3.808                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.397          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.205                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB3:An (f)
               +     0.219          cell: ADLIB:RGB
  4.424                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB3:YL (r)
               +     0.353          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB3_rgbl_net_1
  4.777                        CAEN_LINK_instance/I_conet_interf/inc[0]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  4.576                        CAEN_LINK_instance/I_conet_interf/inc[0]:D
                                    
  4.576                        data required time


Operating Conditions : BEST

END SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_conet_interf/endpck:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/Q_arst0_i_rs:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_conet_interf/token:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/toksr:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain EPCS_Demo_instance/CCC_0/GL0

SET Register to Register

Path 1
  From: EPCS_Demo_instance/ConfigMaster_0/state[3]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  Delay (ns):             10.796
  Slack (ns):             38.953
  Arrival (ns):           18.038
  Required (ns):          56.991
  Setup (ns):              0.254
  Minimum Period (ns):    11.047
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/ConfigMaster_0/state[3]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[14]:D
  Delay (ns):             10.739
  Slack (ns):             38.999
  Arrival (ns):           17.981
  Required (ns):          56.980
  Setup (ns):              0.254
  Minimum Period (ns):    11.001
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/ConfigMaster_0/state[10]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  Delay (ns):             10.684
  Slack (ns):             39.045
  Arrival (ns):           17.946
  Required (ns):          56.991
  Setup (ns):              0.254
  Minimum Period (ns):    10.955
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/ConfigMaster_0/state[3]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[12]:D
  Delay (ns):             10.677
  Slack (ns):             39.061
  Arrival (ns):           17.919
  Required (ns):          56.980
  Setup (ns):              0.254
  Minimum Period (ns):    10.939
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/ConfigMaster_0/state[3]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[9]:D
  Delay (ns):             10.671
  Slack (ns):             39.082
  Arrival (ns):           17.913
  Required (ns):          56.995
  Setup (ns):              0.254
  Minimum Period (ns):    10.918
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/ConfigMaster_0/state[3]:CLK
  To: EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  data required time                                 56.991
  data arrival time                          -       18.038
  slack                                              38.953
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  5.164                        
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  5.622                        EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.800                        EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.621          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  6.421                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB6:An (f)
               +     0.316          cell: ADLIB:RGB
  6.737                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB6:YR (r)
               +     0.505          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1
  7.242                        EPCS_Demo_instance/ConfigMaster_0/state[3]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.350                        EPCS_Demo_instance/ConfigMaster_0/state[3]:Q (f)
               +     0.633          net: EPCS_Demo_instance/ConfigMaster_0/state_dup[3]
  7.983                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0_2[5]:D (f)
               +     0.234          cell: ADLIB:CFG4
  8.217                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0_2[5]:Y (r)
               +     0.610          net: EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0_2[5]
  8.827                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0[5]:B (r)
               +     0.072          cell: ADLIB:CFG3
  8.899                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0[5]:Y (r)
               +     0.608          net: EPCS_Demo_instance/ConfigMaster_0/N_462
  9.507                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2[5]:C (r)
               +     0.158          cell: ADLIB:CFG3
  9.665                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2[5]:Y (r)
               +     0.737          net: EPCS_Demo_instance/ConfigMaster_0/N_441
  10.402                       EPCS_Demo_instance/ConfigMaster_0/d_state88_1_0:D (r)
               +     0.270          cell: ADLIB:CFG4
  10.672                       EPCS_Demo_instance/ConfigMaster_0/d_state88_1_0:Y (r)
               +     0.700          net: EPCS_Demo_instance/ConfigMaster_0/busy_228_1_0
  11.372                       EPCS_Demo_instance/ConfigMaster_0/d_state101:C (r)
               +     0.202          cell: ADLIB:CFG3
  11.574                       EPCS_Demo_instance/ConfigMaster_0/d_state101:Y (r)
               +     0.243          net: EPCS_Demo_instance/ConfigMaster_0/d_state101
  11.817                       EPCS_Demo_instance/ConfigMaster_0/un1_d_HWDATA_1_sqmuxa_tz:D (r)
               +     0.202          cell: ADLIB:CFG4
  12.019                       EPCS_Demo_instance/ConfigMaster_0/un1_d_HWDATA_1_sqmuxa_tz:Y (r)
               +     1.145          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m1
  13.164                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]:B (r)
               +     0.257          cell: ADLIB:ARI1_CC
  13.421                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]:P (f)
               +     0.000          net: NET_CC_CONFIG4125
  13.421                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]_CC_0:P[0] (f)
               +     0.260          cell: ADLIB:CC_CONFIG
  13.681                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]_CC_0:CC[1] (r)
               +     0.000          net: NET_CC_CONFIG4130
  13.681                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNIGEO52[1]:CC (r)
               +     0.066          cell: ADLIB:ARI1_CC
  13.747                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNIGEO52[1]:S (r)
               +     1.062          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m1Z[1]
  14.809                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]:D (r)
               +     0.404          cell: ADLIB:ARI1_CC
  15.213                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]:UB (f)
               +     0.000          net: NET_CC_CONFIG4243
  15.213                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_0:UB[10] (f)
               +     0.413          cell: ADLIB:CC_CONFIG
  15.626                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_0:CO (r)
               +     0.000          net: CI_TO_CO4240
  15.626                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_1:CI (r)
               +     0.353          cell: ADLIB:CC_CONFIG
  15.979                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_1:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG4274
  15.979                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI35UKU2[11]:CC (r)
               +     0.054          cell: ADLIB:ARI1_CC
  16.033                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI35UKU2[11]:S (f)
               +     0.689          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m2[11]
  16.722                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIN3H26E[11]:D (f)
               +     0.407          cell: ADLIB:ARI1_CC
  17.129                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIN3H26E[11]:UB (r)
               +     0.000          net: NET_CC_CONFIG387
  17.129                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI3DMB8[2]_CC_1:UB[1] (r)
               +     0.778          cell: ADLIB:CC_CONFIG
  17.907                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI3DMB8[2]_CC_1:CC[5] (f)
               +     0.000          net: NET_CC_CONFIG400
  17.907                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNO[15]:CC (f)
               +     0.056          cell: ADLIB:ARI1_CC
  17.963                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNO[15]:S (r)
               +     0.075          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m3[15]
  18.038                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D (r)
                                    
  18.038                       data arrival time
  ________________________________________________________
  Data required time calculation
  50.000                       EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  50.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  55.164                       
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  55.622                       EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  55.800                       EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.625          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  56.425                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB3:An (f)
               +     0.316          cell: ADLIB:RGB
  56.741                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB3:YR (r)
               +     0.504          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB3_rgbr_net_1
  57.245                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  56.991                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
                                    
  56.991                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_clk_base:ALn
  Delay (ns):              2.901
  Slack (ns):             46.689
  Arrival (ns):           10.152
  Required (ns):          56.841
  Recovery (ns):           0.353
  Minimum Period (ns):     3.311
  Skew (ns):               0.057
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_q1:ALn
  Delay (ns):              2.901
  Slack (ns):             46.690
  Arrival (ns):           10.152
  Required (ns):          56.842
  Recovery (ns):           0.353
  Minimum Period (ns):     3.310
  Skew (ns):               0.056
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/rdata[13]:ALn
  Delay (ns):              2.728
  Slack (ns):             46.926
  Arrival (ns):            9.979
  Required (ns):          56.905
  Recovery (ns):           0.353
  Minimum Period (ns):     3.074
  Skew (ns):              -0.007
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/expected[10]:ALn
  Delay (ns):              2.728
  Slack (ns):             46.926
  Arrival (ns):            9.979
  Required (ns):          56.905
  Recovery (ns):           0.353
  Minimum Period (ns):     3.074
  Skew (ns):              -0.007
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/expected[13]:ALn
  Delay (ns):              2.727
  Slack (ns):             46.927
  Arrival (ns):            9.978
  Required (ns):          56.905
  Recovery (ns):           0.353
  Minimum Period (ns):     3.073
  Skew (ns):              -0.007
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int:CLK
  To: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_clk_base:ALn
  data required time                                 56.841
  data arrival time                          -       10.152
  slack                                              46.689
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  5.164                        
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  5.622                        EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.800                        EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.624          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  6.424                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB9:An (f)
               +     0.316          cell: ADLIB:RGB
  6.740                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB9:YR (r)
               +     0.511          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB9_rgbr_net_1
  7.251                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.338                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int:Q (r)
               +     0.319          net: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int
  7.657                        EPCS_Demo_instance/CORERESETP_0/sm0_areset_n:A (r)
               +     0.074          cell: ADLIB:CFG2
  7.731                        EPCS_Demo_instance/CORERESETP_0/sm0_areset_n:Y (r)
               +     2.421          net: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_i
  10.152                       EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_clk_base:ALn (r)
                                    
  10.152                       data arrival time
  ________________________________________________________
  Data required time calculation
  50.000                       EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  50.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  55.164                       
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  55.622                       EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  55.800                       EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.576          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  56.376                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB11:An (f)
               +     0.317          cell: ADLIB:RGB
  56.693                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB11:YL (r)
               +     0.501          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB11_rgbl_net_1
  57.194                       EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_clk_base:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  56.841                       EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_clk_base:ALn
                                    
  56.841                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB to EPCS_Demo_instance/CCC_0/GL0

No Path 

END SET EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB to EPCS_Demo_instance/CCC_0/GL0

----------------------------------------------------

SET EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to EPCS_Demo_instance/CCC_0/GL0

No Path 

END SET EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to EPCS_Demo_instance/CCC_0/GL0

----------------------------------------------------

Clock Domain EPCS_Demo_instance/CCC_0/GL1

SET Register to Register

Path 1
  From: clock_counter[5]:CLK
  To:   state_clock[0]:D
  Delay (ns):              3.285
  Slack (ns):             21.411
  Arrival (ns):           10.158
  Required (ns):          31.569
  Setup (ns):              0.254
  Minimum Period (ns):     3.589
  Operating Conditions:    WORST

Path 2
  From: clock_counter[4]:CLK
  To:   state_clock[0]:D
  Delay (ns):              3.146
  Slack (ns):             21.560
  Arrival (ns):           10.009
  Required (ns):          31.569
  Setup (ns):              0.254
  Minimum Period (ns):     3.440
  Operating Conditions:    WORST

Path 3
  From: clock_counter[14]:CLK
  To:   state_clock[0]:D
  Delay (ns):              3.125
  Slack (ns):             21.581
  Arrival (ns):            9.988
  Required (ns):          31.569
  Setup (ns):              0.254
  Minimum Period (ns):     3.419
  Operating Conditions:    WORST

Path 4
  From: clock_counter[2]:CLK
  To:   state_clock[0]:D
  Delay (ns):              3.067
  Slack (ns):             21.640
  Arrival (ns):            9.929
  Required (ns):          31.569
  Setup (ns):              0.254
  Minimum Period (ns):     3.360
  Operating Conditions:    WORST

Path 5
  From: clock_counter[11]:CLK
  To:   state_clock[0]:D
  Delay (ns):              3.032
  Slack (ns):             21.663
  Arrival (ns):            9.906
  Required (ns):          31.569
  Setup (ns):              0.254
  Minimum Period (ns):     3.337
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_counter[5]:CLK
  To: state_clock[0]:D
  data required time                                 31.569
  data arrival time                          -       10.158
  slack                                              21.411
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  5.471                        EPCS_Demo_instance/CCC_0/GL1_INST:YWn (f)
               +     0.557          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn
  6.028                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  6.344                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YR (r)
               +     0.529          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_YR
  6.873                        clock_counter[5]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  6.960                        clock_counter[5]:Q (r)
               +     0.436          net: clock_counter[5]
  7.396                        state_clock_ns_1_0_.m15_e_11:A (r)
               +     0.270          cell: ADLIB:CFG4
  7.666                        state_clock_ns_1_0_.m15_e_11:Y (r)
               +     0.436          net: state_clock_ns_1_0_.m15_e_11
  8.102                        state_clock_ns_1_0_.m15_e:A (r)
               +     0.202          cell: ADLIB:CFG4
  8.304                        state_clock_ns_1_0_.m15_e:Y (r)
               +     1.126          net: state_clock_ns_1_0_.N_43_mux
  9.430                        state_clock_ns_1_0_.m17:A (r)
               +     0.158          cell: ADLIB:CFG3
  9.588                        state_clock_ns_1_0_.m17:Y (r)
               +     0.192          net: state_clock_ns_1_0_.N_44_mux
  9.780                        state_clock_ns_1_0_.m24:D (r)
               +     0.303          cell: ADLIB:CFG4
  10.083                       state_clock_ns_1_0_.m24:Y (r)
               +     0.075          net: state_clock_ns[0]
  10.158                       state_clock[0]:D (r)
                                    
  10.158                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  29.835                       
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  30.294                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  30.472                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.551          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  31.023                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  31.340                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB1:YL (r)
               +     0.483          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB1_rgbl_net_1
  31.823                       state_clock[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  31.569                       state_clock[0]:D
                                    
  31.569                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: lvCLKLOS
  To:   clock_selection[0]:D
  Delay (ns):              6.222
  Arrival (ns):            6.222
  Setup (ns):              0.254
  External Setup (ns):    -0.157
  Operating Conditions:    WORST

Path 2
  From: lvCLKLOS
  To:   state_clock[0]:D
  Delay (ns):              6.224
  Arrival (ns):            6.224
  Setup (ns):              0.174
  External Setup (ns):    -0.234
  Operating Conditions:    WORST

Path 3
  From: lvCLKLOS
  To:   state_clock[1]:D
  Delay (ns):              4.010
  Arrival (ns):            4.010
  Setup (ns):              0.138
  External Setup (ns):    -0.438
  Operating Conditions:     BEST

Path 4
  From: lvCLKLOS
  To:   clock_selection[1]:D
  Delay (ns):              3.714
  Arrival (ns):            3.714
  Setup (ns):              0.201
  External Setup (ns):    -0.665
  Operating Conditions:     BEST


Expanded Path 1
  From: lvCLKLOS
  To: clock_selection[0]:D
  data required time                                    N/C
  data arrival time                          -        6.222
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        lvCLKLOS (r)
               +     0.000          net: lvCLKLOS
  0.000                        lvCLKLOS_ibuf/U0/U_IOPAD:PAD (r)
               +     1.960          cell: ADLIB:IOPAD_IN
  1.960                        lvCLKLOS_ibuf/U0/U_IOPAD:Y (r)
               +     0.030          net: lvCLKLOS_ibuf/U0/YIN1
  1.990                        lvCLKLOS_ibuf/U0/U_IOINFF:A (r)
               +     0.088          cell: ADLIB:IOINFF_BYPASS
  2.078                        lvCLKLOS_ibuf/U0/U_IOINFF:Y (r)
               +     3.221          net: lvCLKLOS_0
  5.299                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/clock_selection_process.un29_state_clock:B (r)
               +     0.225          cell: ADLIB:CFG2
  5.524                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/clock_selection_process.un29_state_clock:Y (f)
               +     0.299          net: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/un29_state_clock
  5.823                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/un1_state_clock_1:C (f)
               +     0.324          cell: ADLIB:CFG4
  6.147                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/un1_state_clock_1:Y (r)
               +     0.075          net: un1_state_clock_1
  6.222                        clock_selection[0]:D (r)
                                    
  6.222                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  N/C                          EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.690          Clock generation
  N/C                          
               +     0.445          net: EPCS_Demo_instance/CCC_0/GL1_net
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.173          cell: ADLIB:GBM
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.534          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB1:An (f)
               +     0.307          cell: ADLIB:RGB
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB1:YL (r)
               +     0.484          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB1_rgbl_net_1
  N/C                          clock_selection[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  N/C                          clock_selection[0]:D


Operating Conditions : WORST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: clock_selection[1]:CLK
  To:   CLK_SEL2
  Delay (ns):              8.517
  Arrival (ns):           15.355
  Clock to Out (ns):      15.355
  Operating Conditions:    WORST

Path 2
  From: clock_selection[1]:CLK
  To:   CLKLEDG
  Delay (ns):              7.430
  Arrival (ns):           14.268
  Clock to Out (ns):      14.268
  Operating Conditions:    WORST

Path 3
  From: clock_selection[0]:CLK
  To:   CLK_SEL1
  Delay (ns):              7.333
  Arrival (ns):           14.172
  Clock to Out (ns):      14.172
  Operating Conditions:    WORST

Path 4
  From: clock_selection[0]:CLK
  To:   CLKLEDR
  Delay (ns):              6.685
  Arrival (ns):           13.524
  Clock to Out (ns):      13.524
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_selection[1]:CLK
  To: CLK_SEL2
  data required time                                    N/C
  data arrival time                          -       15.355
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.472                        EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.551          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  6.023                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  6.340                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB1:YL (r)
               +     0.498          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB1_rgbl_net_1
  6.838                        clock_selection[1]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.946                        clock_selection[1]:Q (f)
               +     5.580          net: CLKLEDG_c
  12.526                       CLK_SEL2_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  12.856                       CLK_SEL2_obuf/U0/U_IOOUTFF:Y (f)
               +     0.095          net: CLK_SEL2_obuf/U0/DOUT
  12.951                       CLK_SEL2_obuf/U0/U_IOPAD:D (f)
               +     2.404          cell: ADLIB:IOPAD_TRI
  15.355                       CLK_SEL2_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: CLK_SEL2
  15.355                       CLK_SEL2 (f)
                                    
  15.355                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  N/C                          EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  N/C                          
                                    
  N/C                          CLK_SEL2 (f)


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/CCC_0/GL1

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

SET FPGACK40 to EPCS_Demo_instance/CCC_0/GL1

Path 1
  From: vme_int_instance/regs.clocksel[0]:CLK
  To:   state_clock[0]:D
  Delay (ns):              1.060
  Slack (ns):             25.514
  Arrival (ns):            3.996
  Required (ns):          29.510
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: vme_int_instance/regs.clocksel[1]:CLK
  To:   clock_selection[0]:D
  Delay (ns):              1.043
  Slack (ns):             25.531
  Arrival (ns):            3.979
  Required (ns):          29.510
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: vme_int_instance/regs.clocksel[2]:CLK
  To:   clock_selection[0]:D
  Delay (ns):              0.934
  Slack (ns):             25.641
  Arrival (ns):            3.869
  Required (ns):          29.510
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: vme_int_instance/regs.clocksel[0]:CLK
  To:   state_clock[1]:D
  Delay (ns):              0.835
  Slack (ns):             25.745
  Arrival (ns):            3.771
  Required (ns):          29.516
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: vme_int_instance/regs.clocksel[1]:CLK
  To:   clock_selection[1]:D
  Delay (ns):              0.606
  Slack (ns):             25.968
  Arrival (ns):            3.542
  Required (ns):          29.510
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: vme_int_instance/regs.clocksel[0]:CLK
  To: state_clock[0]:D
  data required time                                 29.510
  data arrival time                          -        3.996
  slack                                              25.514
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YEn (f)
               +     0.424          net: fpgack40_buf/U_GB_YWn_GEast
  2.349                        fpgack40_buf/U_GB_RGB1_RGB36:An (f)
               +     0.219          cell: ADLIB:RGB
  2.568                        fpgack40_buf/U_GB_RGB1_RGB36:YL (r)
               +     0.368          net: fpgack40_buf/U_GB_RGB1_RGB36_rgbl_net_1
  2.936                        vme_int_instance/regs.clocksel[0]:CLK (r)
               +     0.074          cell: ADLIB:SLE
  3.010                        vme_int_instance/regs.clocksel[0]:Q (f)
               +     0.438          net: regs.clocksel[0]
  3.448                        state_clock_ns_1_0_.m17:B (f)
               +     0.153          cell: ADLIB:CFG3
  3.601                        state_clock_ns_1_0_.m17:Y (r)
               +     0.133          net: state_clock_ns_1_0_.N_44_mux
  3.734                        state_clock_ns_1_0_.m24:D (r)
               +     0.210          cell: ADLIB:CFG4
  3.944                        state_clock_ns_1_0_.m24:Y (r)
               +     0.052          net: state_clock_ns[0]
  3.996                        state_clock[0]:D (r)
                                    
  3.996                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     3.341          Clock generation
  28.341                       
               +     0.317          net: EPCS_Demo_instance/CCC_0/GL1_net
  28.658                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.122          cell: ADLIB:GBM
  28.780                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.378          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  29.158                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB1:An (f)
               +     0.219          cell: ADLIB:RGB
  29.377                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB1:YL (r)
               +     0.334          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB1_rgbl_net_1
  29.711                       state_clock[0]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  29.510                       state_clock[0]:D
                                    
  29.510                       data required time


Operating Conditions : BEST

END SET FPGACK40 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

SET DCLK0 to EPCS_Demo_instance/CCC_0/GL1

Path 1
  From: GBTX_RXRDY
  To:   state_clock[0]:D
  Delay (ns):              6.893
  Slack (ns):             20.565
  Arrival (ns):           10.893
  Required (ns):          31.458
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 2
  From: GBTX_RXRDY
  To:   state_clock[1]:D
  Delay (ns):              6.636
  Slack (ns):             20.832
  Arrival (ns):           10.636
  Required (ns):          31.468
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 3
  From: GBTX_RXRDY
  To:   clock_selection[0]:D
  Delay (ns):              6.281
  Slack (ns):             21.098
  Arrival (ns):           10.281
  Required (ns):          31.379
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTX_RXRDY
  To: state_clock[0]:D
  data required time                                 31.458
  data arrival time                          -       10.893
  slack                                              20.565
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        GBTX_RXRDY (f)
               +     0.000          net: GBTX_RXRDY
  4.000                        GBTX_RXRDY_ibuf/U0/U_IOPAD:PAD (f)
               +     1.916          cell: ADLIB:IOPAD_IN
  5.916                        GBTX_RXRDY_ibuf/U0/U_IOPAD:Y (f)
               +     0.098          net: GBTX_RXRDY_ibuf/U0/YIN1
  6.014                        GBTX_RXRDY_ibuf/U0/U_IOINFF:A (f)
               +     0.141          cell: ADLIB:IOINFF_BYPASS
  6.155                        GBTX_RXRDY_ibuf/U0/U_IOINFF:Y (f)
               +     3.952          net: GBTX_RXRDY_0
  10.107                       state_clock_ns_1_0_.m22_1_0:A (f)
               +     0.087          cell: ADLIB:CFG3
  10.194                       state_clock_ns_1_0_.m22_1_0:Y (f)
               +     0.093          net: state_clock_ns_1_0_.m22_1_0
  10.287                       state_clock_ns_1_0_.m22:C (f)
               +     0.087          cell: ADLIB:CFG3
  10.374                       state_clock_ns_1_0_.m22:Y (f)
               +     0.234          net: state_clock_ns_1_0_.N_31_mux
  10.608                       state_clock_ns_1_0_.m24:C (f)
               +     0.209          cell: ADLIB:CFG4
  10.817                       state_clock_ns_1_0_.m24:Y (f)
               +     0.076          net: state_clock_ns[0]
  10.893                       state_clock[0]:D (f)
                                    
  10.893                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.690          Clock generation
  29.690                       
               +     0.445          net: EPCS_Demo_instance/CCC_0/GL1_net
  30.135                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.173          cell: ADLIB:GBM
  30.308                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.534          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  30.842                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB1:An (f)
               +     0.307          cell: ADLIB:RGB
  31.149                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB1:YL (r)
               +     0.483          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB1_rgbl_net_1
  31.632                       state_clock[0]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  31.458                       state_clock[0]:D
                                    
  31.458                       data required time


Operating Conditions : WORST

END SET DCLK0 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

Clock Domain EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

SET Register to Register

Path 1
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  Delay (ns):              2.374
  Slack (ns):              1.172
  Arrival (ns):            2.374
  Required (ns):           3.546
  Setup (ns):              0.245
  Minimum Period (ns):    -1.172
  Operating Conditions:     BEST

Path 2
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:D
  Delay (ns):              1.825
  Slack (ns):              1.759
  Arrival (ns):            1.825
  Required (ns):           3.584
  Setup (ns):              0.201
  Minimum Period (ns):    -1.759
  Operating Conditions:     BEST

Path 3
  From: EPCS_Demo_instance/CORECONFIGP_0/psel:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
  Delay (ns):              6.862
  Slack (ns):             90.609
  Arrival (ns):           12.510
  Required (ns):         103.119
  Setup (ns):              2.663
  Minimum Period (ns):    18.782
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORECONFIGP_0/SDIF0_PENABLE_0:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PENABLE
  Delay (ns):              6.433
  Slack (ns):             92.978
  Arrival (ns):           12.089
  Required (ns):         105.067
  Setup (ns):              0.715
  Minimum Period (ns):    14.044
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORECONFIGP_0/psel:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[11]:D
  Delay (ns):              4.643
  Slack (ns):             94.953
  Arrival (ns):           10.291
  Required (ns):         105.244
  Setup (ns):              0.254
  Minimum Period (ns):    10.094
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To: EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  data required time                                  3.546
  data arrival time                          -        2.374
  slack                                               1.172
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     0.587          cell: ADLIB:MSS_075_IP
  0.587                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:PER2_FABRIC_PENABLE (r)
               +     0.919          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_TMP_0_FIC_2_APB_MASTER_PENABLE
  1.506                        EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel:A (r)
               +     0.098          cell: ADLIB:CFG2
  1.604                        EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel:Y (f)
               +     0.069          net: EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel_i_0
  1.673                        EPCS_Demo_instance/CORECONFIGP_0/un1_next_state_0_sqmuxa_i_m4:A (f)
               +     0.060          cell: ADLIB:CFG3
  1.733                        EPCS_Demo_instance/CORECONFIGP_0/un1_next_state_0_sqmuxa_i_m4:Y (f)
               +     0.064          net: EPCS_Demo_instance/CORECONFIGP_0/N_41
  1.797                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:B (f)
               +     0.060          cell: ADLIB:CFG3
  1.857                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:Y (f)
               +     0.517          net: EPCS_Demo_instance/CORECONFIGP_0/N_40_i
  2.374                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN (f)
                                    
  2.374                        data arrival time
  ________________________________________________________
  Data required time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     2.543          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  2.543                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.257          cell: ADLIB:GBM
  2.800                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.423          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  3.223                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.218          cell: ADLIB:RGB
  3.441                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.350          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  3.791                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:CLK (r)
               -     0.245          Library setup time: ADLIB:SLE
  3.546                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
                                    
  3.546                        data required time


Operating Conditions : BEST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn
  Delay (ns):              1.639
  Slack (ns):            197.983
  Arrival (ns):            7.149
  Required (ns):         205.132
  Recovery (ns):           0.353
  Minimum Period (ns):     2.017
  Skew (ns):               0.025
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
  Delay (ns):              1.639
  Slack (ns):            197.984
  Arrival (ns):            7.149
  Required (ns):         205.133
  Recovery (ns):           0.353
  Minimum Period (ns):     2.016
  Skew (ns):               0.024
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To: EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn
  data required time                                205.132
  data arrival time                          -        7.149
  slack                                             197.983
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.680          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  3.680                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.374          cell: ADLIB:GBM
  4.054                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.617          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  4.671                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  4.987                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.523          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  5.510                        EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.618                        EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:Q (f)
               +     0.331          net: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1_0
  5.949                        EPCS_Demo_instance/CORECONFIGP_0/state_4:A (f)
               +     0.147          cell: ADLIB:CFG2
  6.096                        EPCS_Demo_instance/CORECONFIGP_0/state_4:Y (r)
               +     1.053          net: EPCS_Demo_instance/CORECONFIGP_0/N_26_i
  7.149                        EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn (r)
                                    
  7.149                        data arrival time
  ________________________________________________________
  Data required time calculation
  200.000                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  200.000                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.680          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  203.680                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.374          cell: ADLIB:GBM
  204.054                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.617          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  204.671                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  204.987                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.498          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  205.485                      EPCS_Demo_instance/CORECONFIGP_0/state[0]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  205.132                      EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn
                                    
  205.132                      data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

----------------------------------------------------

Clock Domain EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

SET Register to Register

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[4]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.812
  Slack (ns):             16.842
  Arrival (ns):           11.414
  Required (ns):          28.256
  Setup (ns):              0.308
  Minimum Period (ns):     3.158
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[3]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.492
  Slack (ns):             17.152
  Arrival (ns):           11.104
  Required (ns):          28.256
  Setup (ns):              0.308
  Minimum Period (ns):     2.848
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[7]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.486
  Slack (ns):             17.158
  Arrival (ns):           11.098
  Required (ns):          28.256
  Setup (ns):              0.308
  Minimum Period (ns):     2.842
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[11]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.284
  Slack (ns):             17.385
  Arrival (ns):           10.871
  Required (ns):          28.256
  Setup (ns):              0.308
  Minimum Period (ns):     2.615
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[9]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.278
  Slack (ns):             17.391
  Arrival (ns):           10.865
  Required (ns):          28.256
  Setup (ns):              0.308
  Minimum Period (ns):     2.609
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[4]:CLK
  To: EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  data required time                                 28.256
  data arrival time                          -       11.414
  slack                                              16.842
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  3.101                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  3.253                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.817                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  7.191                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.572          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.763                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  8.080                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YL (r)
               +     0.522          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbl_net_1
  8.602                        EPCS_Demo_instance/CORERESETP_0/count_sdif0[4]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.689                        EPCS_Demo_instance/CORERESETP_0/count_sdif0[4]:Q (r)
               +     0.749          net: EPCS_Demo_instance/CORERESETP_0/count_sdif0[4]
  9.438                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_7:C (r)
               +     0.326          cell: ADLIB:CFG4
  9.764                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_7:Y (f)
               +     0.301          net: EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_7
  10.065                       EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0:B (f)
               +     0.287          cell: ADLIB:CFG4
  10.352                       EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0:Y (f)
               +     1.062          net: EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0
  11.414                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN (f)
                                    
  11.414                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  23.101                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  23.253                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.817                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  27.191                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.572          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.763                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  28.080                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YL (r)
               +     0.484          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbl_net_1
  28.564                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:CLK (r)
               -     0.308          Library setup time: ADLIB:SLE
  28.256                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
                                    
  28.256                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif2_core:ALn
  Delay (ns):              1.722
  Slack (ns):             17.930
  Arrival (ns):           10.300
  Required (ns):          28.230
  Recovery (ns):           0.353
  Minimum Period (ns):     2.070
  Skew (ns):              -0.005
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif1_core:ALn
  Delay (ns):              1.722
  Slack (ns):             17.930
  Arrival (ns):           10.300
  Required (ns):          28.230
  Recovery (ns):           0.353
  Minimum Period (ns):     2.070
  Skew (ns):              -0.005
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[6]:ALn
  Delay (ns):              1.722
  Slack (ns):             17.930
  Arrival (ns):           10.300
  Required (ns):          28.230
  Recovery (ns):           0.353
  Minimum Period (ns):     2.070
  Skew (ns):              -0.005
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[2]:ALn
  Delay (ns):              1.722
  Slack (ns):             17.930
  Arrival (ns):           10.300
  Required (ns):          28.230
  Recovery (ns):           0.353
  Minimum Period (ns):     2.070
  Skew (ns):              -0.005
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[0]:ALn
  Delay (ns):              1.722
  Slack (ns):             17.930
  Arrival (ns):           10.300
  Required (ns):          28.230
  Recovery (ns):           0.353
  Minimum Period (ns):     2.070
  Skew (ns):              -0.005
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To: EPCS_Demo_instance/CORERESETP_0/release_sdif2_core:ALn
  data required time                                 28.230
  data arrival time                          -       10.300
  slack                                              17.930
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  3.101                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  3.253                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.817                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  7.191                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.568          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.759                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  8.076                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YL (r)
               +     0.502          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_O2F
  8.578                        EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.665                        EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:Q (r)
               +     1.635          net: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc
  10.300                       EPCS_Demo_instance/CORERESETP_0/release_sdif2_core:ALn (r)
                                    
  10.300                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  23.101                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  23.253                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.817                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  27.191                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.572          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.763                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  28.080                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YL (r)
               +     0.503          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbl_net_1
  28.583                       EPCS_Demo_instance/CORERESETP_0/release_sdif2_core:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  28.230                       EPCS_Demo_instance/CORERESETP_0/release_sdif2_core:ALn
                                    
  28.230                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

----------------------------------------------------

Clock Domain atck

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK

SET Register to Register

Path 1
  From: ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              9.078
  Arrival (ns):           17.822
  Setup (ns):             -0.985
  Minimum Period (ns):    33.674
  Operating Conditions:    WORST

Path 2
  From: ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              8.099
  Arrival (ns):           16.799
  Setup (ns):             -0.941
  Minimum Period (ns):    31.716
  Operating Conditions:    WORST

Path 3
  From: ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              8.034
  Arrival (ns):           16.767
  Setup (ns):             -0.985
  Minimum Period (ns):    31.564
  Operating Conditions:    WORST

Path 4
  From: ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.913
  Arrival (ns):           16.625
  Setup (ns):             -0.941
  Minimum Period (ns):    31.368
  Operating Conditions:    WORST

Path 5
  From: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):             16.138
  Arrival (ns):           16.138
  Setup (ns):             -0.941
  Minimum Period (ns):    15.197
  Operating Conditions:    WORST


Expanded Path 1
  From: ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:CLK
  To: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  data required time                                    N/C
  data arrival time                          -       17.822
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atck
               +     0.000          Clock source
  0.000                        atck (r)
               +     0.000          net: atck
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     3.088          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  3.088                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     3.825          net: ident_coreinst/comm_block_INST/jtagi/identify_clk_int
  6.913                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:An (f)
               +     0.374          cell: ADLIB:GBM
  7.287                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:YEn (f)
               +     0.606          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_YWn_GEast
  7.893                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB14:An (f)
               +     0.317          cell: ADLIB:RGB
  8.210                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB14:YL (r)
               +     0.534          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB14_rgbl_net_1
  8.744                        ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.831                        ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:Q (r)
               +     1.523          net: ident_coreinst/IICE_INST/b10_OFWNT9_Y2x
  10.354                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_15_1_i_m2:B (r)
               +     0.202          cell: ADLIB:CFG3
  10.556                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_15_1_i_m2:Y (r)
               +     0.427          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/N_35
  10.983                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2_1:D (r)
               +     0.158          cell: ADLIB:CFG4
  11.141                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2_1:Y (r)
               +     0.232          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/N_63
  11.373                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1:C (r)
               +     0.202          cell: ADLIB:CFG4
  11.575                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1:Y (r)
               +     0.222          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1
  11.797                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_2:C (r)
               +     0.158          cell: ADLIB:CFG4
  11.955                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_2:Y (r)
               +     0.523          net: ident_coreinst/b3_PLF_0_2
  12.478                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:C (r)
               +     0.100          cell: ADLIB:CFG4
  12.578                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:Y (f)
               +     0.345          net: ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1
  12.923                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:B (f)
               +     0.099          cell: ADLIB:CFG3
  13.022                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:Y (r)
               +     0.307          net: ident_coreinst/comm_block_INST/b6_PLF_Bq
  13.329                       ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:C (r)
               +     0.292          cell: ADLIB:CFG4
  13.621                       ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:Y (r)
               +     2.694          net: ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2
  16.315                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/IP_INTERFACE_0:A (r)
               +     0.194          cell: ADLIB:IP_INTERFACE
  16.509                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/IP_INTERFACE_0:IPA (r)
               +     1.313          net: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/UTDO_net
  17.822                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO (r)
                                    
  17.822                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (f)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (f)
               -    -0.985          Library setup time: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[4]:D
  Delay (ns):              4.088
  Arrival (ns):            4.088
  Setup (ns):              0.201
  External Setup (ns):    -1.499
  Operating Conditions:     BEST

Path 2
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b15_vABZ3qsY_ub3Rme:D
  Delay (ns):              3.857
  Arrival (ns):            3.857
  Setup (ns):              0.201
  External Setup (ns):    -1.725
  Operating Conditions:     BEST

Path 3
  From: atdi
  To:   ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[7]:D
  Delay (ns):              3.858
  Arrival (ns):            3.858
  Setup (ns):              0.201
  External Setup (ns):    -1.731
  Operating Conditions:     BEST

Path 4
  From: atdi
  To:   ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D
  Delay (ns):              3.834
  Arrival (ns):            3.834
  Setup (ns):              0.201
  External Setup (ns):    -1.747
  Operating Conditions:     BEST

Path 5
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[22]:D
  Delay (ns):              3.486
  Arrival (ns):            3.486
  Setup (ns):              0.201
  External Setup (ns):    -2.105
  Operating Conditions:     BEST


Expanded Path 1
  From: atdi
  To: ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[4]:D
  data required time                                    N/C
  data arrival time                          -        4.088
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atdi (r)
               +     0.000          net: atdi
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TDI (r)
               +     1.370          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  1.370                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDI (r)
               +     2.718          net: ident_coreinst/IICE_comm2iice[7]
  4.088                        ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[4]:D (r)
                                    
  4.088                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (r)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     2.024          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     2.563          net: ident_coreinst/comm_block_INST/jtagi/identify_clk_int
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:An (f)
               +     0.250          cell: ADLIB:GBM
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:YEn (f)
               +     0.389          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_YWn_GEast
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB11:An (f)
               +     0.213          cell: ADLIB:RGB
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB11:YL (r)
               +     0.349          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB11_rgbl_net_1
  N/C                          ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[4]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  N/C                          ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[4]:D


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FPGACK40 to atck

No Path 

END SET FPGACK40 to atck

----------------------------------------------------

Clock Domain vme_int_instance/DS:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin vme_int_instance/DSINHIB:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: vme_int_instance/DSINHIB:CLK
  To:   DS0L
  Delay (ns):              6.651
  Arrival (ns):            7.359
  Clock to Out (ns):       7.359
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/DSINHIB:CLK
  To:   DS1L
  Delay (ns):              6.586
  Arrival (ns):            7.294
  Clock to Out (ns):       7.294
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DSINHIB:CLK
  To: DS0L
  data required time                                    N/C
  data arrival time                          -        7.359
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        vme_int_instance/DS:Q
               +     0.000          Clock source
  0.000                        vme_int_instance/DS:Q (r)
               +     0.708          net: vme_int_instance/DS
  0.708                        vme_int_instance/DSINHIB:CLK (r)
               +     0.108          cell: ADLIB:SLE
  0.816                        vme_int_instance/DSINHIB:Q (f)
               +     0.652          net: vme_int_instance/DSINHIB
  1.468                        vme_int_instance/DS1L:A (f)
               +     0.087          cell: ADLIB:CFG3
  1.555                        vme_int_instance/DS1L:Y (f)
               +     2.573          net: DS0L_c
  4.128                        DS0L_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  4.458                        DS0L_obuf/U0/U_IOOUTFF:Y (f)
               +     0.497          net: DS0L_obuf/U0/DOUT
  4.955                        DS0L_obuf/U0/U_IOPAD:D (f)
               +     2.404          cell: ADLIB:IOPAD_TRI
  7.359                        DS0L_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: DS0L
  7.359                        DS0L (f)
                                    
  7.359                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          vme_int_instance/DS:Q
               +     0.000          Clock source
  N/C                          vme_int_instance/DS:Q (r)
                                    
  N/C                          DS0L (f)


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FPGACK40 to vme_int_instance/DS:Q

No Path 

END SET FPGACK40 to vme_int_instance/DS:Q

----------------------------------------------------

Clock Domain DCLK0

SET Register to Register

Path 1
  From: dout_inbuf_instance.21.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[42]:D
  Delay (ns):              3.783
  Slack (ns):              8.281
  Arrival (ns):            7.571
  Required (ns):          15.852
  Setup (ns):              0.254
  Minimum Period (ns):     8.438
  Operating Conditions:    WORST

Path 2
  From: dout_inbuf_instance.14.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[29]:D
  Delay (ns):              3.410
  Slack (ns):              8.644
  Arrival (ns):            7.201
  Required (ns):          15.845
  Setup (ns):              0.254
  Minimum Period (ns):     7.712
  Operating Conditions:    WORST

Path 3
  From: dout_inbuf_instance.14.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[28]:D
  Delay (ns):              3.376
  Slack (ns):              8.678
  Arrival (ns):            7.167
  Required (ns):          15.845
  Setup (ns):              0.254
  Minimum Period (ns):     7.644
  Operating Conditions:    WORST

Path 4
  From: dout_inbuf_instance.37.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[75]:D
  Delay (ns):              2.724
  Slack (ns):              9.348
  Arrival (ns):            6.519
  Required (ns):          15.867
  Setup (ns):              0.254
  Minimum Period (ns):     6.304
  Operating Conditions:    WORST

Path 5
  From: dout_inbuf_instance.20.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[40]:D
  Delay (ns):              2.726
  Slack (ns):              9.393
  Arrival (ns):            6.469
  Required (ns):          15.862
  Setup (ns):              0.254
  Minimum Period (ns):     6.214
  Operating Conditions:    WORST


Expanded Path 1
  From: dout_inbuf_instance.21.DDR_IN_inst:CLK
  To: GBTx_interface_instance/data_from_gbtx[42]:D
  data required time                                 15.852
  data arrival time                          -        7.571
  slack                                               8.281
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (f)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.733          cell: ADLIB:IOPADP_IN
  1.733                        DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.536          net: DCLK00_buf/YOUT
  2.269                        DCLK00_buf/U_GB:An (r)
               +     0.082          cell: ADLIB:GBM
  2.351                        DCLK00_buf/U_GB:YWn (r)
               +     0.601          net: DCLK00_buf/U_GB_YWn
  2.952                        DCLK00_buf/U_GB_RGB1_RGB2:An (r)
               +     0.248          cell: ADLIB:RGB
  3.200                        DCLK00_buf/U_GB_RGB1_RGB2:YL (f)
               +     0.588          net: DCLK00_buf/U_GB_RGB1_RGB2_rgbl_net_1
  3.788                        dout_inbuf_instance.21.DDR_IN_inst:CLK (r)
               +     0.126          cell: ADLIB:DDR_IN_UNIT
  3.914                        dout_inbuf_instance.21.DDR_IN_inst:QR (r)
               +     3.657          net: GBTX_DOUT_rise[21]
  7.571                        GBTx_interface_instance/data_from_gbtx[42]:D (r)
                                    
  7.571                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (r)
               +     0.000          net: DCLK00_P
  12.500                       DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  14.205                       DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  14.638                       DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  14.727                       DCLK00_buf/U_GB:YWn (f)
               +     0.581          net: DCLK00_buf/U_GB_YWn
  15.308                       DCLK00_buf/U_GB_RGB1_RGB44:An (f)
               +     0.316          cell: ADLIB:RGB
  15.624                       DCLK00_buf/U_GB_RGB1_RGB44:YR (r)
               +     0.482          net: DCLK00_buf/U_GB_RGB1_RGB44_rgbr_net_1
  16.106                       GBTx_interface_instance/data_from_gbtx[42]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.852                       GBTx_interface_instance/data_from_gbtx[42]:D
                                    
  15.852                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: DO_P[22]
  To:   dout_inbuf_instance.22.DDR_IN_inst:D
  Delay (ns):              1.182
  Slack (ns):              9.458
  Arrival (ns):            5.182
  Required (ns):          14.640
  Setup (ns):              0.262
  External Setup (ns):    -0.958
  Operating Conditions:     BEST

Path 2
  From: DO_N[22]
  To:   dout_inbuf_instance.22.DDR_IN_inst:D
  Delay (ns):              1.182
  Slack (ns):              9.458
  Arrival (ns):            5.182
  Required (ns):          14.640
  Setup (ns):              0.262
  External Setup (ns):    -0.958
  Operating Conditions:     BEST

Path 3
  From: DO_P[5]
  To:   dout_inbuf_instance.5.DDR_IN_inst:D
  Delay (ns):              1.136
  Slack (ns):              9.518
  Arrival (ns):            5.136
  Required (ns):          14.654
  Setup (ns):              0.242
  External Setup (ns):    -1.018
  Operating Conditions:     BEST

Path 4
  From: DO_N[5]
  To:   dout_inbuf_instance.5.DDR_IN_inst:D
  Delay (ns):              1.136
  Slack (ns):              9.518
  Arrival (ns):            5.136
  Required (ns):          14.654
  Setup (ns):              0.242
  External Setup (ns):    -1.018
  Operating Conditions:     BEST

Path 5
  From: DO_N[3]
  To:   dout_inbuf_instance.3.DDR_IN_inst:D
  Delay (ns):              1.142
  Slack (ns):              9.526
  Arrival (ns):            5.142
  Required (ns):          14.668
  Setup (ns):              0.228
  External Setup (ns):    -1.026
  Operating Conditions:     BEST


Expanded Path 1
  From: DO_P[22]
  To: dout_inbuf_instance.22.DDR_IN_inst:D
  data required time                                 14.640
  data arrival time                          -        5.182
  slack                                               9.458
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        DO_P[22] (r)
               +     0.000          net: DO_P[22]
  4.000                        dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADP:PAD_P (r)
               +     1.086          cell: ADLIB:IOPADP_IN
  5.086                        dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADP:IOUT_P (r)
               +     0.096          net: dout_inbuf_instance.22.inbuf_instance_low/U0/NET1
  5.182                        dout_inbuf_instance.22.DDR_IN_inst:D (r)
                                    
  5.182                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (f)
               +     0.000          net: DCLK00_P
  12.500                       DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.031          cell: ADLIB:IOPADP_IN
  13.531                       DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.357          net: DCLK00_buf/YOUT
  13.888                       DCLK00_buf/U_GB:An (r)
               +     0.056          cell: ADLIB:GBM
  13.944                       DCLK00_buf/U_GB:YEn (r)
               +     0.386          net: DCLK00_buf/U_GB_YWn_GEast
  14.330                       DCLK00_buf/U_GB_RGB1_RGB78:An (r)
               +     0.165          cell: ADLIB:RGB
  14.495                       DCLK00_buf/U_GB_RGB1_RGB78:YL (f)
               +     0.407          net: DCLK00_buf/U_GB_RGB1_RGB78_rgbl_net_1
  14.902                       dout_inbuf_instance.22.DDR_IN_inst:CLK (r)
               -     0.262          Library setup time: ADLIB:DDR_IN_UNIT
  14.640                       dout_inbuf_instance.22.DDR_IN_inst:D
                                    
  14.640                       data required time


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_N[1]
  Delay (ns):              3.268
  Slack (ns):              1.456
  Arrival (ns):            7.044
  Required (ns):           8.500
  Clock to Out (ns):       7.044
  Operating Conditions:    WORST

Path 2
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_P[1]
  Delay (ns):              3.266
  Slack (ns):              1.458
  Arrival (ns):            7.042
  Required (ns):           8.500
  Clock to Out (ns):       7.042
  Operating Conditions:    WORST

Path 3
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_N[11]
  Delay (ns):              2.971
  Slack (ns):              1.761
  Arrival (ns):            6.739
  Required (ns):           8.500
  Clock to Out (ns):       6.739
  Operating Conditions:    WORST

Path 4
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_P[11]
  Delay (ns):              2.969
  Slack (ns):              1.763
  Arrival (ns):            6.737
  Required (ns):           8.500
  Clock to Out (ns):       6.737
  Operating Conditions:    WORST

Path 5
  From: din_outbuf_instance.22.DDR_OUT_inst:CLK
  To:   DI_N[22]
  Delay (ns):              2.915
  Slack (ns):              1.811
  Arrival (ns):            6.689
  Required (ns):           8.500
  Clock to Out (ns):       6.689
  Operating Conditions:    WORST


Expanded Path 1
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To: DI_N[1]
  data required time                                  8.500
  data arrival time                          -        7.044
  slack                                               1.456
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (f)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.733          cell: ADLIB:IOPADP_IN
  1.733                        DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.536          net: DCLK00_buf/YOUT
  2.269                        DCLK00_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  2.352                        DCLK00_buf/U_GB:YEn (r)
               +     0.577          net: DCLK00_buf/U_GB_YWn_GEast
  2.929                        DCLK00_buf/U_GB_RGB1_RGB78:An (r)
               +     0.248          cell: ADLIB:RGB
  3.177                        DCLK00_buf/U_GB_RGB1_RGB78:YR (f)
               +     0.599          net: DCLK00_buf/U_GB_RGB1_RGB78_rgbr_net_1
  3.776                        din_outbuf_instance.1.DDR_OUT_inst:CLK (f)
               +     0.227          cell: ADLIB:DDR_OE_UNIT
  4.003                        din_outbuf_instance.1.DDR_OUT_inst:Q (r)
               +     0.873          net: din_outbuf_instance.1.outbuf_instance_low/U0/DOUT
  4.876                        din_outbuf_instance.1.outbuf_instance_low/U0/U_IOPADN:OIN_P (r)
               +     2.168          cell: ADLIB:IOPADN_TRI
  7.044                        din_outbuf_instance.1.outbuf_instance_low/U0/U_IOPADN:PAD_P (r)
               +     0.000          net: DI_N[1]
  7.044                        DI_N[1] (r)
                                    
  7.044                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (r)
               -     4.000          Output Delay Constraint
  8.500                        DI_N[1] (r)
                                    
  8.500                        data required time


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:ALn
  Delay (ns):              2.510
  Slack (ns):             22.153
  Arrival (ns):            6.121
  Required (ns):          28.274
  Recovery (ns):           0.353
  Minimum Period (ns):     2.847
  Skew (ns):              -0.016
  Operating Conditions:    WORST

Path 2
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:ALn
  Delay (ns):              2.510
  Slack (ns):             22.153
  Arrival (ns):            6.121
  Required (ns):          28.274
  Recovery (ns):           0.353
  Minimum Period (ns):     2.847
  Skew (ns):              -0.016
  Operating Conditions:    WORST

Path 3
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[4]:ALn
  Delay (ns):              2.510
  Slack (ns):             22.153
  Arrival (ns):            6.121
  Required (ns):          28.274
  Recovery (ns):           0.353
  Minimum Period (ns):     2.847
  Skew (ns):              -0.016
  Operating Conditions:    WORST

Path 4
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[1]:ALn
  Delay (ns):              2.510
  Slack (ns):             22.153
  Arrival (ns):            6.121
  Required (ns):          28.274
  Recovery (ns):           0.353
  Minimum Period (ns):     2.847
  Skew (ns):              -0.016
  Operating Conditions:    WORST

Path 5
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[0]:ALn
  Delay (ns):              2.510
  Slack (ns):             22.153
  Arrival (ns):            6.121
  Required (ns):          28.274
  Recovery (ns):           0.353
  Minimum Period (ns):     2.847
  Skew (ns):              -0.016
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To: GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:ALn
  data required time                                 28.274
  data arrival time                          -        6.121
  slack                                              22.153
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (r)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  1.705                        DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  2.138                        DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.227                        DCLK00_buf/U_GB:YEn (f)
               +     0.564          net: DCLK00_buf/U_GB_YWn_GEast
  2.791                        DCLK00_buf/U_GB_RGB1_RGB49:An (f)
               +     0.317          cell: ADLIB:RGB
  3.108                        DCLK00_buf/U_GB_RGB1_RGB49:YL (r)
               +     0.503          net: DCLK00_buf/U_GB_RGB1_RGB49_rgbl_net_1
  3.611                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  3.698                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:Q (r)
               +     2.423          net: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]
  6.121                        GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:ALn (r)
                                    
  6.121                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       DCLK0
               +     0.000          Clock source
  25.000                       DCLK00_P (r)
               +     0.000          net: DCLK00_P
  25.000                       DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  26.705                       DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  27.138                       DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  27.227                       DCLK00_buf/U_GB:YEn (f)
               +     0.564          net: DCLK00_buf/U_GB_YWn_GEast
  27.791                       DCLK00_buf/U_GB_RGB1_RGB49:An (f)
               +     0.317          cell: ADLIB:RGB
  28.108                       DCLK00_buf/U_GB_RGB1_RGB49:YL (r)
               +     0.519          net: DCLK00_buf/U_GB_RGB1_RGB49_rgbl_net_1
  28.627                       GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  28.274                       GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:ALn
                                    
  28.274                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to DCLK0

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to DCLK0

----------------------------------------------------

SET FPGACK40 to DCLK0

Path 1
  From: I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK
  To:   GBTX_RESETB
  Delay (ns):              6.494
  Slack (ns):             11.240
  Arrival (ns):           10.760
  Required (ns):          22.000
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C8/INST_RAM64x18_IP:B_ADDR_ARST_N
  Delay (ns):              8.745
  Slack (ns):             15.523
  Arrival (ns):           13.039
  Required (ns):          28.562
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C3/INST_RAM64x18_IP:B_ADDR_ARST_N
  Delay (ns):              8.740
  Slack (ns):             15.523
  Arrival (ns):           13.034
  Required (ns):          28.557
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C9/INST_RAM64x18_IP:A_ADDR_ARST_N
  Delay (ns):              8.675
  Slack (ns):             15.567
  Arrival (ns):           12.969
  Required (ns):          28.536
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/L1.fifo_corefifo_sync_scntr/sc_r[1]:ALn
  Delay (ns):              8.232
  Slack (ns):             15.733
  Arrival (ns):           12.526
  Required (ns):          28.259
  Operating Conditions:    WORST


Expanded Path 1
  From: I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK
  To: GBTX_RESETB
  data required time                                 22.000
  data arrival time                          -       10.760
  slack                                              11.240
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.594          net: fpgack40_buf/U_GB_YWn
  3.443                        fpgack40_buf/U_GB_RGB1_RGB39:An (f)
               +     0.316          cell: ADLIB:RGB
  3.759                        fpgack40_buf/U_GB_RGB1_RGB39:YR (r)
               +     0.507          net: fpgack40_buf/U_GB_RGB1_RGB39_rgbr_net_1
  4.266                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.374                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:Q (f)
               +     3.215          net: GBTX_RESETB_c
  7.589                        GBTX_RESETB_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  7.919                        GBTX_RESETB_obuf/U0/U_IOOUTFF:Y (f)
               +     0.303          net: GBTX_RESETB_obuf/U0/DOUT
  8.222                        GBTX_RESETB_obuf/U0/U_IOPAD:D (f)
               +     2.538          cell: ADLIB:IOPAD_TRI
  10.760                       GBTX_RESETB_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: GBTX_RESETB
  10.760                       GBTX_RESETB (f)
                                    
  10.760                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       DCLK0
               +     0.000          Clock source
  25.000                       DCLK00_P (r)
               -     3.000          Output Delay Constraint
  22.000                       GBTX_RESETB (f)
                                    
  22.000                       data required time


Operating Conditions : WORST

END SET FPGACK40 to DCLK0

----------------------------------------------------

Clock Domain tx_clk

Info: The maximum frequency of this clock domain is limited by the period of pin CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to tx_clk

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_BLK[1]
  Delay (ns):              1.054
  Slack (ns):              1.709
  Arrival (ns):            6.521
  Required (ns):           8.230
  Setup (ns):              0.409
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_ADDR_EN
  Delay (ns):              1.060
  Slack (ns):              1.866
  Arrival (ns):            6.527
  Required (ns):           8.393
  Setup (ns):              0.246
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/memraddr_r[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR[2]
  Delay (ns):              0.976
  Slack (ns):              1.944
  Arrival (ns):            6.454
  Required (ns):           8.398
  Setup (ns):              0.239
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/memraddr_r[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR[3]
  Delay (ns):              0.992
  Slack (ns):              1.975
  Arrival (ns):            6.459
  Required (ns):           8.434
  Setup (ns):              0.203
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/memraddr_r[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_ADDR[3]
  Delay (ns):              1.007
  Slack (ns):              1.984
  Arrival (ns):            6.474
  Required (ns):           8.458
  Setup (ns):              0.181
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_BLK[1]
  data required time                                  8.230
  data arrival time                          -        6.521
  slack                                               1.709
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.574          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.641                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  4.958                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB0:YL (r)
               +     0.509          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB0_rgbl_net_1
  5.467                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.575                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:Q (f)
               +     0.828          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r
  6.403                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/FF_35:EN (r)
               +     0.056          cell: ADLIB:SLE_IP_EN
  6.459                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/FF_35:IPENn (f)
               +     0.062          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/B_BLK_net[1]
  6.521                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_BLK[1] (r)
                                    
  6.521                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        tx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.490          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  8.490                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/FF_24:CLK (r)
               +     0.059          cell: ADLIB:SLE_IP_CLK
  8.549                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/FF_24:IPCLKn (f)
               +     0.090          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/B_ADDR_CLK_net
  8.639                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_ADDR_CLK (r)
               -     0.409          Library setup time: ADLIB:RAM64x18_IP
  8.230                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_BLK[1]
                                    
  8.230                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to tx_clk

----------------------------------------------------

Clock Domain rx_clk

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[4]:D
  Delay (ns):              1.120
  Slack (ns):              6.612
  Arrival (ns):            1.633
  Required (ns):           8.245
  Setup (ns):              0.254
  Minimum Period (ns):     1.388
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:D
  Delay (ns):              1.014
  Slack (ns):              6.727
  Arrival (ns):            1.527
  Required (ns):           8.254
  Setup (ns):              0.254
  Minimum Period (ns):     1.273
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[3]:D
  Delay (ns):              0.994
  Slack (ns):              6.737
  Arrival (ns):            1.507
  Required (ns):           8.244
  Setup (ns):              0.254
  Minimum Period (ns):     1.263
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[2]:D
  Delay (ns):              0.993
  Slack (ns):              6.748
  Arrival (ns):            1.506
  Required (ns):           8.254
  Setup (ns):              0.254
  Minimum Period (ns):     1.252
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[4]:D
  Delay (ns):              0.827
  Slack (ns):              6.905
  Arrival (ns):            1.340
  Required (ns):           8.245
  Setup (ns):              0.254
  Minimum Period (ns):     1.095
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[1]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[4]:D
  data required time                                  8.245
  data arrival time                          -        1.633
  slack                                               6.612
  ________________________________________________________
  Data arrival time calculation
  0.000                        rx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.513          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  0.513                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[1]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  0.621                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[1]:Q (f)
               +     0.445          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[1]
  1.066                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_c1:B (f)
               +     0.164          cell: ADLIB:CFG2
  1.230                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_c1:Y (f)
               +     0.229          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_c1
  1.459                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_n4:B (f)
               +     0.099          cell: ADLIB:CFG4
  1.558                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_n4:Y (r)
               +     0.075          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_n4
  1.633                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[4]:D (r)
                                    
  1.633                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        rx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.499          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  8.499                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[4]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  8.245                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[4]:D
                                    
  8.245                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to rx_clk

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[4]:D
  Delay (ns):              1.199
  Slack (ns):              1.615
  Arrival (ns):            6.630
  Required (ns):           8.245
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:D
  Delay (ns):              1.119
  Slack (ns):              1.704
  Arrival (ns):            6.550
  Required (ns):           8.254
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[4]:D
  Delay (ns):              1.120
  Slack (ns):              1.714
  Arrival (ns):            6.531
  Required (ns):           8.245
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[3]:D
  Delay (ns):              1.073
  Slack (ns):              1.740
  Arrival (ns):            6.504
  Required (ns):           8.244
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[2]:D
  Delay (ns):              1.072
  Slack (ns):              1.751
  Arrival (ns):            6.503
  Required (ns):           8.254
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[0]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[4]:D
  data required time                                  8.245
  data arrival time                          -        6.630
  slack                                               1.615
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.589          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.581                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  4.898                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0:YL (r)
               +     0.533          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0_rgbl_net_1
  5.431                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[0]:CLK (r)
               +     0.110          cell: ADLIB:SLE
  5.541                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[0]:Q (f)
               +     0.599          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[0]
  6.140                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_c1:A (f)
               +     0.087          cell: ADLIB:CFG2
  6.227                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_c1:Y (f)
               +     0.229          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_c1
  6.456                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_n4:B (f)
               +     0.099          cell: ADLIB:CFG4
  6.555                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_n4:Y (r)
               +     0.075          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_n4
  6.630                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[4]:D (r)
                                    
  6.630                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        rx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.499          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  8.499                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[4]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  8.245                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr[4]:D
                                    
  8.245                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to rx_clk

----------------------------------------------------

Clock Domain FPGACK40

SET Register to Register

Path 1
  From: vme_int_instance/CYC2ESST:CLK
  To:   vme_int_instance/DTACKSN:D
  Delay (ns):              0.822
  Slack (ns):             11.338
  Arrival (ns):            5.112
  Required (ns):          16.450
  Setup (ns):              0.254
  Minimum Period (ns):     2.324
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/DTACKS:CLK
  To:   vme_int_instance/DTACKSN:D
  Delay (ns):              0.666
  Slack (ns):             11.485
  Arrival (ns):            4.965
  Required (ns):          16.450
  Setup (ns):              0.254
  Minimum Period (ns):     2.030
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/WPULSE[2]:CLK
  To:   I2C_CORE_instance/I2CSFTTEMP_0/I2CSFPTEMPctrl_0/smsfpi2cctrl[4]:D
  Delay (ns):             10.548
  Slack (ns):             14.157
  Arrival (ns):           14.842
  Required (ns):          28.999
  Setup (ns):              0.254
  Minimum Period (ns):    10.843
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/WPULSE[2]:CLK
  To:   I2C_CORE_instance/I2CSFTTEMP_0/I2CSFPTEMPctrl_0/rTempIGLOO2[5]:EN
  Delay (ns):             10.546
  Slack (ns):             14.183
  Arrival (ns):           14.840
  Required (ns):          29.023
  Setup (ns):              0.254
  Minimum Period (ns):    10.817
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/WPULSE[2]:CLK
  To:   I2C_CORE_instance/I2CSFTTEMP_0/I2CSFPTEMPctrl_0/rTempIGLOO2[3]:EN
  Delay (ns):             10.546
  Slack (ns):             14.184
  Arrival (ns):           14.840
  Required (ns):          29.024
  Setup (ns):              0.254
  Minimum Period (ns):    10.816
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/CYC2ESST:CLK
  To: vme_int_instance/DTACKSN:D
  data required time                                 16.450
  data arrival time                          -        5.112
  slack                                              11.338
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.616          net: fpgack40_buf/U_GB_YWn_GEast
  3.465                        fpgack40_buf/U_GB_RGB1_RGB44:An (f)
               +     0.317          cell: ADLIB:RGB
  3.782                        fpgack40_buf/U_GB_RGB1_RGB44:YL (r)
               +     0.508          net: fpgack40_buf/U_GB_RGB1_RGB44_rgbl_net_1
  4.290                        vme_int_instance/CYC2ESST:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.398                        vme_int_instance/CYC2ESST:Q (f)
               +     0.542          net: vme_int_instance/CYC2ESST
  4.940                        vme_int_instance/DTACKSN_3:B (f)
               +     0.099          cell: ADLIB:CFG2
  5.039                        vme_int_instance/DTACKSN_3:Y (r)
               +     0.073          net: vme_int_instance/DTACKSN_3
  5.112                        vme_int_instance/DTACKSN:D (r)
                                    
  5.112                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       FPGACK40
               +     0.000          Clock source
  12.500                       FPGACK40_P (f)
               +     0.000          net: FPGACK40_P
  12.500                       fpgack40_buf/U_IOPADP:PAD_P (f)
               +     1.299          cell: ADLIB:IOPADP_IN
  13.799                       fpgack40_buf/U_IOPADP:IOUT_P (f)
               +     1.452          net: fpgack40_buf/YOUT
  15.251                       fpgack40_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  15.334                       fpgack40_buf/U_GB:YEn (r)
               +     0.597          net: fpgack40_buf/U_GB_YWn_GEast
  15.931                       fpgack40_buf/U_GB_RGB1_RGB44:An (r)
               +     0.248          cell: ADLIB:RGB
  16.179                       fpgack40_buf/U_GB_RGB1_RGB44:YR (f)
               +     0.525          net: fpgack40_buf/U_GB_RGB1_RGB44_rgbr_net_1
  16.704                       vme_int_instance/DTACKSN:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  16.450                       vme_int_instance/DTACKSN:D
                                    
  16.450                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: VDB[9]
  To:   vme_int_instance/lb_rdata_i[8]:D
  Delay (ns):              8.256
  Slack (ns):             16.653
  Arrival (ns):           12.256
  Required (ns):          28.909
  Setup (ns):              0.254
  External Setup (ns):     4.347
  Operating Conditions:    WORST

Path 2
  From: VDB[8]
  To:   vme_int_instance/lb_rdata_i[7]:D
  Delay (ns):              8.118
  Slack (ns):             16.786
  Arrival (ns):           12.118
  Required (ns):          28.904
  Setup (ns):              0.254
  External Setup (ns):     4.214
  Operating Conditions:    WORST

Path 3
  From: VDB[7]
  To:   vme_int_instance/lb_rdata_i[6]:D
  Delay (ns):              8.005
  Slack (ns):             16.890
  Arrival (ns):           12.005
  Required (ns):          28.895
  Setup (ns):              0.254
  External Setup (ns):     4.110
  Operating Conditions:    WORST

Path 4
  From: VDB[10]
  To:   vme_int_instance/event_data[25]:D
  Delay (ns):              7.944
  Slack (ns):             16.964
  Arrival (ns):           11.944
  Required (ns):          28.908
  Setup (ns):              0.254
  External Setup (ns):     4.036
  Operating Conditions:    WORST

Path 5
  From: VDB[5]
  To:   vme_int_instance/lb_rdata_i[4]:D
  Delay (ns):              7.990
  Slack (ns):             16.994
  Arrival (ns):           11.990
  Required (ns):          28.984
  Setup (ns):              0.174
  External Setup (ns):     4.006
  Operating Conditions:    WORST


Expanded Path 1
  From: VDB[9]
  To: vme_int_instance/lb_rdata_i[8]:D
  data required time                                 28.909
  data arrival time                          -       12.256
  slack                                              16.653
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     4.000          Input Delay Constraint
  4.000                        VDB[9] (f)
               +     0.000          net: VDB[9]
  4.000                        VDB_iobuf[9]/U0/U_IOPAD:PAD (f)
               +     1.150          cell: ADLIB:IOPAD_BI
  5.150                        VDB_iobuf[9]/U0/U_IOPAD:Y (f)
               +     0.007          net: VDB_iobuf[9]/U0/YIN1
  5.157                        VDB_iobuf[9]/U0/U_IOINFF:A (f)
               +     0.084          cell: ADLIB:IOINFF_BYPASS
  5.241                        VDB_iobuf[9]/U0/U_IOINFF:Y (f)
               +     5.345          net: VDB_in[9]
  10.586                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux[8]:C (f)
               +     0.209          cell: ADLIB:ARI1_CC
  10.795                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux[8]:Y (f)
               +     0.095          net: vme_int_instance/lb_rdata_i_38_m23_1_0_y0[8]
  10.890                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux_0[8]:A (f)
               +     0.099          cell: ADLIB:ARI1_CC
  10.989                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux_0[8]:Y (r)
               +     0.744          net: vme_int_instance/lb_rdata_i_38_m23[8]
  11.733                       vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[8]:D (r)
               +     0.282          cell: ADLIB:ARI1_CC
  12.015                       vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[8]:Y (r)
               +     0.092          net: vme_int_instance/lb_rdata_i_38_m29[8]
  12.107                       vme_int_instance/lb_rdata_i_38[8]:D (r)
               +     0.074          cell: ADLIB:CFG4
  12.181                       vme_int_instance/lb_rdata_i_38[8]:Y (r)
               +     0.075          net: vme_int_instance/lb_rdata_i_38[8]
  12.256                       vme_int_instance/lb_rdata_i[8]:D (r)
                                    
  12.256                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.422          cell: ADLIB:IOPADP_IN
  26.422                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.255          net: fpgack40_buf/YOUT
  27.677                       fpgack40_buf/U_GB:An (f)
               +     0.086          cell: ADLIB:GBM
  27.763                       fpgack40_buf/U_GB:YEn (f)
               +     0.599          net: fpgack40_buf/U_GB_YWn_GEast
  28.362                       fpgack40_buf/U_GB_RGB1_RGB36:An (f)
               +     0.307          cell: ADLIB:RGB
  28.669                       fpgack40_buf/U_GB_RGB1_RGB36:YL (r)
               +     0.494          net: fpgack40_buf/U_GB_RGB1_RGB36_rgbl_net_1
  29.163                       vme_int_instance/lb_rdata_i[8]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  28.909                       vme_int_instance/lb_rdata_i[8]:D
                                    
  28.909                       data required time


Operating Conditions : WORST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[2]
  Delay (ns):              9.488
  Slack (ns):              7.229
  Arrival (ns):           13.771
  Required (ns):          21.000
  Clock to Out (ns):      13.771
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[4]
  Delay (ns):              9.476
  Slack (ns):              7.241
  Arrival (ns):           13.759
  Required (ns):          21.000
  Clock to Out (ns):      13.759
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[5]
  Delay (ns):              9.008
  Slack (ns):              7.709
  Arrival (ns):           13.291
  Required (ns):          21.000
  Clock to Out (ns):      13.291
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[3]
  Delay (ns):              9.004
  Slack (ns):              7.713
  Arrival (ns):           13.287
  Required (ns):          21.000
  Clock to Out (ns):      13.287
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[0]
  Delay (ns):              8.912
  Slack (ns):              7.805
  Arrival (ns):           13.195
  Required (ns):          21.000
  Clock to Out (ns):      13.195
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/NOEADWi:CLK
  To: AML[2]
  data required time                                 21.000
  data arrival time                          -       13.771
  slack                                               7.229
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.613          net: fpgack40_buf/U_GB_YWn_GEast
  3.462                        fpgack40_buf/U_GB_RGB1_RGB46:An (f)
               +     0.316          cell: ADLIB:RGB
  3.778                        fpgack40_buf/U_GB_RGB1_RGB46:YR (r)
               +     0.505          net: fpgack40_buf/U_GB_RGB1_RGB46_rgbr_net_1
  4.283                        vme_int_instance/NOEADWi:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.370                        vme_int_instance/NOEADWi:Q (r)
               +     1.333          net: NOEADW_c
  5.703                        vme_int_instance/NOEADWi_RNIR2B5:A (r)
               +     0.100          cell: ADLIB:CFG1
  5.803                        vme_int_instance/NOEADWi_RNIR2B5:Y (f)
               +     2.251          net: NOEADW_c_i
  8.054                        AML_obuft[2]/U0/U_IOENFF:A (f)
               +     0.330          cell: ADLIB:IOENFF_BYPASS
  8.384                        AML_obuft[2]/U0/U_IOENFF:Y (f)
               +     0.655          net: AML_obuft[2]/U0/EOUT
  9.039                        AML_obuft[2]/U0/U_IOPAD:E (f)
               +     4.732          cell: ADLIB:IOPAD_TRI
  13.771                       AML_obuft[2]/U0/U_IOPAD:PAD (f)
               +     0.000          net: AML[2]
  13.771                       AML[2] (f)
                                    
  13.771                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_N (r)
               -     4.000          Output Delay Constraint
  21.000                       AML[2] (f)
                                    
  21.000                       data required time


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: vme_int_instance/DTACKSN:CLK
  To:   vme_int_instance/DRLTC:ALn
  Delay (ns):              1.221
  Slack (ns):             10.960
  Arrival (ns):            5.441
  Required (ns):          16.401
  Recovery (ns):           0.353
  Minimum Period (ns):     3.080
  Skew (ns):              -0.034
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C0/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):             10.192
  Slack (ns):             14.660
  Arrival (ns):           14.486
  Required (ns):          29.146
  Recovery (ns):           0.327
  Minimum Period (ns):    10.340
  Skew (ns):              -0.179
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              9.835
  Slack (ns):             15.018
  Arrival (ns):           14.129
  Required (ns):          29.147
  Recovery (ns):           0.327
  Minimum Period (ns):     9.982
  Skew (ns):              -0.180
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C4/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              9.785
  Slack (ns):             15.068
  Arrival (ns):           14.079
  Required (ns):          29.147
  Recovery (ns):           0.327
  Minimum Period (ns):     9.932
  Skew (ns):              -0.180
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C14/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              9.642
  Slack (ns):             15.212
  Arrival (ns):           13.936
  Required (ns):          29.148
  Recovery (ns):           0.327
  Minimum Period (ns):     9.788
  Skew (ns):              -0.181
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DTACKSN:CLK
  To: vme_int_instance/DRLTC:ALn
  data required time                                 16.401
  data arrival time                          -        5.441
  slack                                              10.960
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (f)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (f)
               +     1.299          cell: ADLIB:IOPADP_IN
  1.299                        fpgack40_buf/U_IOPADP:IOUT_P (f)
               +     1.452          net: fpgack40_buf/YOUT
  2.751                        fpgack40_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  2.834                        fpgack40_buf/U_GB:YEn (r)
               +     0.597          net: fpgack40_buf/U_GB_YWn_GEast
  3.431                        fpgack40_buf/U_GB_RGB1_RGB44:An (r)
               +     0.248          cell: ADLIB:RGB
  3.679                        fpgack40_buf/U_GB_RGB1_RGB44:YR (f)
               +     0.541          net: fpgack40_buf/U_GB_RGB1_RGB44_rgbr_net_1
  4.220                        vme_int_instance/DTACKSN:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.328                        vme_int_instance/DTACKSN:Q (f)
               +     0.305          net: vme_int_instance/DTACKSN
  4.633                        vme_int_instance/un23_active_high_reset:B (f)
               +     0.099          cell: ADLIB:CFG3
  4.732                        vme_int_instance/un23_active_high_reset:Y (r)
               +     0.709          net: vme_int_instance/un23_active_high_reset_i
  5.441                        vme_int_instance/DRLTC:ALn (r)
                                    
  5.441                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       FPGACK40
               +     0.000          Clock source
  12.500                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  12.500                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  13.966                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  15.260                       fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  15.349                       fpgack40_buf/U_GB:YEn (f)
               +     0.616          net: fpgack40_buf/U_GB_YWn_GEast
  15.965                       fpgack40_buf/U_GB_RGB1_RGB44:An (f)
               +     0.316          cell: ADLIB:RGB
  16.281                       fpgack40_buf/U_GB_RGB1_RGB44:YR (r)
               +     0.473          net: fpgack40_buf/U_GB_RGB1_RGB44_rgbr_net_1
  16.754                       vme_int_instance/DRLTC:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  16.401                       vme_int_instance/DRLTC:ALn
                                    
  16.401                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to FPGACK40

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to FPGACK40

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL1 to FPGACK40

Path 1
  From: clock_selection[1]:CLK
  To:   vme_int_instance/lb_rdata_i[9]:D
  Delay (ns):              2.863
  Slack (ns):             19.302
  Arrival (ns):            9.701
  Required (ns):          29.003
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: clock_selection[0]:CLK
  To:   vme_int_instance/lb_rdata_i[3]:D
  Delay (ns):              2.629
  Slack (ns):             19.544
  Arrival (ns):            9.468
  Required (ns):          29.012
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: clock_selection[0]:CLK
  To:   vme_int_instance/event_data[16]:D
  Delay (ns):              2.518
  Slack (ns):             19.666
  Arrival (ns):            9.357
  Required (ns):          29.023
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: clock_selection[1]:CLK
  To:   vme_int_instance/event_data[17]:D
  Delay (ns):              2.467
  Slack (ns):             19.714
  Arrival (ns):            9.305
  Required (ns):          29.019
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_selection[1]:CLK
  To: vme_int_instance/lb_rdata_i[9]:D
  data required time                                 29.003
  data arrival time                          -        9.701
  slack                                              19.302
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.472                        EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.551          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  6.023                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  6.340                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB1:YL (r)
               +     0.498          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB1_rgbl_net_1
  6.838                        clock_selection[1]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.946                        clock_selection[1]:Q (f)
               +     0.896          net: CLKLEDG_c
  7.842                        vme_int_instance/lb_rdata_i_38_m20[9]:D (f)
               +     0.209          cell: ADLIB:CFG4
  8.051                        vme_int_instance/lb_rdata_i_38_m20[9]:Y (f)
               +     1.009          net: vme_int_instance/lb_rdata_i_38_m20[9]
  9.060                        vme_int_instance/lb_rdata_i_38_m29_1_0_wmux[9]:D (f)
               +     0.209          cell: ADLIB:ARI1_CC
  9.269                        vme_int_instance/lb_rdata_i_38_m29_1_0_wmux[9]:Y (f)
               +     0.095          net: vme_int_instance/lb_rdata_i_38_m29_1_0_y0[9]
  9.364                        vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[9]:A (f)
               +     0.099          cell: ADLIB:ARI1_CC
  9.463                        vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[9]:Y (r)
               +     0.089          net: vme_int_instance/lb_rdata_i_38_m29[9]
  9.552                        vme_int_instance/lb_rdata_i_38[9]:D (r)
               +     0.074          cell: ADLIB:CFG4
  9.626                        vme_int_instance/lb_rdata_i_38[9]:Y (r)
               +     0.075          net: vme_int_instance/lb_rdata_i_38[9]
  9.701                        vme_int_instance/lb_rdata_i[9]:D (r)
                                    
  9.701                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  26.466                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  27.760                       fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  27.849                       fpgack40_buf/U_GB:YEn (f)
               +     0.618          net: fpgack40_buf/U_GB_YWn_GEast
  28.467                       fpgack40_buf/U_GB_RGB1_RGB36:An (f)
               +     0.317          cell: ADLIB:RGB
  28.784                       fpgack40_buf/U_GB_RGB1_RGB36:YL (r)
               +     0.473          net: fpgack40_buf/U_GB_RGB1_RGB36_rgbl_net_1
  29.257                       vme_int_instance/lb_rdata_i[9]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  29.003                       vme_int_instance/lb_rdata_i[9]:D
                                    
  29.003                       data required time


Operating Conditions : WORST

END SET EPCS_Demo_instance/CCC_0/GL1 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/endpck:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
  Delay (ns):              1.310
  Slack (ns):             -1.790
  Arrival (ns):            6.715
  Required (ns):           4.925
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.078
  Slack (ns):             -1.610
  Arrival (ns):            6.510
  Required (ns):           4.900
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.078
  Slack (ns):             -1.610
  Arrival (ns):            6.510
  Required (ns):           4.900
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.476
  Slack (ns):             -0.891
  Arrival (ns):            5.898
  Required (ns):           5.007
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.478
  Slack (ns):             -0.883
  Arrival (ns):            5.889
  Required (ns):           5.006
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/endpck:CLK
  To: CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
  data required time                                  4.925
  data arrival time                          -        6.715
  slack                                              -1.790
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.589          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.581                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  4.898                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0:YL (r)
               +     0.507          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0_rgbl_net_1
  5.405                        CAEN_LINK_instance/I_conet_interf/endpck:CLK (r)
               +     0.110          cell: ADLIB:SLE
  5.515                        CAEN_LINK_instance/I_conet_interf/endpck:Q (f)
               +     1.200          net: CAEN_LINK_instance/I_conet_interf/endpck
  6.715                        CAEN_LINK_instance/I_conet_interf/endpck_set:ALn (r)
                                    
  6.715                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  2.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  3.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  3.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.612          net: fpgack40_buf/U_GB_YWn
  4.461                        fpgack40_buf/U_GB_RGB1_RGB76:An (f)
               +     0.317          cell: ADLIB:RGB
  4.778                        fpgack40_buf/U_GB_RGB1_RGB76:YL (r)
               +     0.500          net: fpgack40_buf/U_GB_RGB1_RGB76_rgbl_net_1
  5.278                        CAEN_LINK_instance/I_conet_interf/endpck_set:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  4.925                        CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
                                    
  4.925                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.097
  Slack (ns):             -1.665
  Arrival (ns):            6.565
  Required (ns):           4.900
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.097
  Slack (ns):             -1.665
  Arrival (ns):            6.565
  Required (ns):           4.900
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.475
  Slack (ns):             -0.960
  Arrival (ns):            5.955
  Required (ns):           4.995
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.476
  Slack (ns):             -0.959
  Arrival (ns):            5.957
  Required (ns):           4.998
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.482
  Slack (ns):             -0.954
  Arrival (ns):            5.952
  Required (ns):           4.998
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To: CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  data required time                                  4.900
  data arrival time                          -        6.565
  slack                                              -1.665
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.579          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.646                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB4:An (f)
               +     0.317          cell: ADLIB:RGB
  4.963                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB4:YL (r)
               +     0.505          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB4_rgbl_net_1
  5.468                        CAEN_LINK_instance/I_conet_interf/tl_rd:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.576                        CAEN_LINK_instance/I_conet_interf/tl_rd:Q (f)
               +     0.318          net: CAEN_LINK_instance/I_conet_interf/N_1023_i
  5.894                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:B (f)
               +     0.147          cell: ADLIB:CFG2
  6.041                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:Y (r)
               +     0.524          net: CAEN_LINK_instance/I_conet_interf/N_43_i_i
  6.565                        CAEN_LINK_instance/I_conet_interf/tmonos:ALn (r)
                                    
  6.565                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  2.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  3.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  3.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.611          net: fpgack40_buf/U_GB_YWn
  4.460                        fpgack40_buf/U_GB_RGB1_RGB74:An (f)
               +     0.317          cell: ADLIB:RGB
  4.777                        fpgack40_buf/U_GB_RGB1_RGB74:YL (r)
               +     0.476          net: fpgack40_buf/U_GB_RGB1_RGB74_rgbl_net_1
  5.253                        CAEN_LINK_instance/I_conet_interf/tmonos:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  4.900                        CAEN_LINK_instance/I_conet_interf/tmonos:ALn
                                    
  4.900                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to FPGACK40

----------------------------------------------------

SET DCLK0 to FPGACK40

Path 1
  From: GBTX_RXRDY
  To:   vme_int_instance/BUNCH_RES:Dn
  Delay (ns):              9.695
  Slack (ns):             15.343
  Arrival (ns):           13.695
  Required (ns):          29.038
  Setup (ns):              0.159
  Operating Conditions:    WORST

Path 2
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[9]:D
  Delay (ns):              8.674
  Slack (ns):             16.317
  Arrival (ns):           12.674
  Required (ns):          28.991
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 3
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[8]:D
  Delay (ns):              8.426
  Slack (ns):             16.473
  Arrival (ns):           12.426
  Required (ns):          28.899
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[6]:D
  Delay (ns):              8.426
  Slack (ns):             16.473
  Arrival (ns):           12.426
  Required (ns):          28.899
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[11]:D
  Delay (ns):              8.426
  Slack (ns):             16.473
  Arrival (ns):           12.426
  Required (ns):          28.899
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTX_RXRDY
  To: vme_int_instance/BUNCH_RES:Dn
  data required time                                 29.038
  data arrival time                          -       13.695
  slack                                              15.343
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        GBTX_RXRDY (f)
               +     0.000          net: GBTX_RXRDY
  4.000                        GBTX_RXRDY_ibuf/U0/U_IOPAD:PAD (f)
               +     1.916          cell: ADLIB:IOPAD_IN
  5.916                        GBTX_RXRDY_ibuf/U0/U_IOPAD:Y (f)
               +     0.098          net: GBTX_RXRDY_ibuf/U0/YIN1
  6.014                        GBTX_RXRDY_ibuf/U0/U_IOINFF:A (f)
               +     0.141          cell: ADLIB:IOINFF_BYPASS
  6.155                        GBTX_RXRDY_ibuf/U0/U_IOINFF:Y (f)
               +     3.624          net: GBTX_RXRDY_0
  9.779                        GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_clk_u:C (f)
               +     0.087          cell: ADLIB:CFG4
  9.866                        GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_clk_u:Y (f)
               +     0.834          net: GBTx_interface_instance/bunch_reset_clk
  10.700                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_delay:D (f)
               +     0.164          cell: ADLIB:CFG4
  10.864                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_delay:Y (f)
               +     0.352          net: bunch_reset_delay
  11.216                       vme_int_instance/p2_trigger_signals_process.BUNCH_RES_2:B (f)
               +     0.087          cell: ADLIB:CFG3
  11.303                       vme_int_instance/p2_trigger_signals_process.BUNCH_RES_2:Y (f)
               +     2.392          net: vme_int_instance/BUNCH_RES_2
  13.695                       vme_int_instance/BUNCH_RES:Dn (r)
                                    
  13.695                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.422          cell: ADLIB:IOPADP_IN
  26.422                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.255          net: fpgack40_buf/YOUT
  27.677                       fpgack40_buf/U_GB:An (f)
               +     0.086          cell: ADLIB:GBM
  27.763                       fpgack40_buf/U_GB:YEn (f)
               +     0.598          net: fpgack40_buf/U_GB_YWn_GEast
  28.361                       fpgack40_buf/U_GB_RGB1_RGB32:An (f)
               +     0.307          cell: ADLIB:RGB
  28.668                       fpgack40_buf/U_GB_RGB1_RGB32:YR (r)
               +     0.529          net: fpgack40_buf/U_GB_RGB1_RGB32_rgbr_net_1
  29.197                       vme_int_instance/BUNCH_RES:CLK (r)
               -     0.159          Library setup time: ADLIB:IOOEFF
  29.038                       vme_int_instance/BUNCH_RES:Dn
                                    
  29.038                       data required time


Operating Conditions : WORST

END SET DCLK0 to FPGACK40

----------------------------------------------------

SET rx_clk to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.329
  Slack (ns):              3.006
  Arrival (ns):            0.691
  Required (ns):           3.697
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.330
  Slack (ns):              3.011
  Arrival (ns):            0.685
  Required (ns):           3.696
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.329
  Slack (ns):              3.012
  Arrival (ns):            0.691
  Required (ns):           3.703
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.323
  Slack (ns):              3.018
  Arrival (ns):            0.685
  Required (ns):           3.703
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  data required time                                  3.697
  data arrival time                          -        0.691
  slack                                               3.006
  ________________________________________________________
  Data arrival time calculation
  0.000                        rx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.362          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  0.362                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK (r)
               +     0.060          cell: ADLIB:SLE
  0.422                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:Q (r)
               +     0.269          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]
  0.691                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D (r)
                                    
  0.691                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  1.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  2.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  2.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.418          net: fpgack40_buf/U_GB_YWn
  3.343                        fpgack40_buf/U_GB_RGB1_RGB69:An (f)
               +     0.219          cell: ADLIB:RGB
  3.562                        fpgack40_buf/U_GB_RGB1_RGB69:YL (r)
               +     0.336          net: fpgack40_buf/U_GB_RGB1_RGB69_rgbl_net_1
  3.898                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  3.697                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
                                    
  3.697                        data required time


Operating Conditions : BEST

END SET rx_clk to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_conet_interf/endpck:Q to FPGACK40

No Path 

END SET CAEN_LINK_instance/I_conet_interf/endpck:Q to FPGACK40

----------------------------------------------------

SET atck to FPGACK40

No Path 

END SET atck to FPGACK40

----------------------------------------------------

SET vme_int_instance/DS:Q to FPGACK40

No Path 

END SET vme_int_instance/DS:Q to FPGACK40

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

Path 1
  From: FPGACK40_P
  To:   lvFPGA_SCOPE
  Delay (ns):             12.260
  Arrival (ns):           12.260

Path 2
  From: FPGACK40_N
  To:   lvFPGA_SCOPE
  Delay (ns):             12.260
  Arrival (ns):           12.260

Path 3
  From: FPGACK40_P
  To:   lvFPGAIO1
  Delay (ns):             12.081
  Arrival (ns):           12.081

Path 4
  From: FPGACK40_N
  To:   lvFPGAIO1
  Delay (ns):             12.081
  Arrival (ns):           12.081

Path 5
  From: DCLK00_P
  To:   lvFPGA_SCOPE
  Delay (ns):             12.061
  Arrival (ns):           12.061


Expanded Path 1
  From: FPGACK40_P
  To: lvFPGA_SCOPE
  data required time                                    N/C
  data arrival time                          -       12.260
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.616          net: fpgack40_buf/U_GB_YWn_GEast
  3.465                        fpgack40_buf/U_GB_RGB1_RGB32:An (f)
               +     0.317          cell: ADLIB:RGB
  3.782                        fpgack40_buf/U_GB_RGB1_RGB32:YL (r)
               +     0.476          net: fpgack40_buf/U_GB_RGB1_RGB32_rgbl_net_1
  4.258                        lvFPGA_SCOPE_m2:C (r)
               +     0.158          cell: ADLIB:CFG3
  4.416                        lvFPGA_SCOPE_m2:Y (r)
               +     0.227          net: lvFPGA_SCOPE_m2
  4.643                        lvFPGA_SCOPE_1_2:B (r)
               +     0.143          cell: ADLIB:CFG3
  4.786                        lvFPGA_SCOPE_1_2:Y (f)
               +     0.221          net: lvFPGA_SCOPE_1_2
  5.007                        lvFPGA_SCOPE:B (f)
               +     0.147          cell: ADLIB:CFG3
  5.154                        lvFPGA_SCOPE:Y (r)
               +     3.515          net: lvFPGA_SCOPE_c
  8.669                        lvFPGA_SCOPE_obuf/U0/U_IOOUTFF:A (r)
               +     0.186          cell: ADLIB:IOOUTFF_BYPASS
  8.855                        lvFPGA_SCOPE_obuf/U0/U_IOOUTFF:Y (r)
               +     0.238          net: lvFPGA_SCOPE_obuf/U0/DOUT
  9.093                        lvFPGA_SCOPE_obuf/U0/U_IOPAD:D (r)
               +     3.167          cell: ADLIB:IOPAD_TRI
  12.260                       lvFPGA_SCOPE_obuf/U0/U_IOPAD:PAD (r)
               +     0.000          net: lvFPGA_SCOPE
  12.260                       lvFPGA_SCOPE (r)
                                    
  12.260                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FPGACK40_P (r)
                                    
  N/C                          lvFPGA_SCOPE (r)
                                    
  N/C                          data required time


Operating Conditions : WORST

END SET Input to Output

----------------------------------------------------

Path set User Sets

